<stg><name>(anonymous namespace)StdDev<ap_int<8>, float, 5u></name>


<trans_list>

<trans id="485" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="5" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="11" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="65" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="0"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %cols_log_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols_log

]]></Node>
<StgValue><ssdm name="cols_log_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:3 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %cols_log_c20, i32 %cols_log_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rows_c17, i32 %rows_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %cols = shl i32 1, i32 %cols_log_read

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %temp1 = uitodp i32 %cols

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %trunc_ln = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %cols, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %temp1 = uitodp i32 %cols

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %temp1 = uitodp i32 %cols

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_log, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_log_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stddev8, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mean_a6, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_b2, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %temp1 = uitodp i32 %cols

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %icmp_ln160_1 = icmp_eq  i32 %rows_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln160_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:15 %br_ln160 = br i1 %icmp_ln160_1, void %StdDev.split.preheader, void %for.cond.cleanup.loopexit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
StdDev.split.preheader:0 %br_ln160 = br void %StdDev.split

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
StdDev.split:0 %k6 = phi i32 %k, void %for.inc26, i32 0, void %StdDev.split.preheader

]]></Node>
<StgValue><ssdm name="k6"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
StdDev.split:1 %specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln160"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
StdDev.split:2 %mean_a6_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %mean_a6

]]></Node>
<StgValue><ssdm name="mean_a6_read"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
StdDev.split:3 %icmp_ln165_1 = icmp_eq  i27 %trunc_ln, i27 0

]]></Node>
<StgValue><ssdm name="icmp_ln165_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
StdDev.split:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
StdDev.split:5 %k = add i32 %k6, i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
StdDev.split:6 %br_ln165 = br i1 %icmp_ln165_1, void %for.inc.preheader, void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:0 %br_ln165 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0">
<![CDATA[
for.inc:0 %j4 = phi i27 %j, void %for.inc, i27 0, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="j4"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc:4 %p_Val2_s = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %data_copy_b2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="256">
<![CDATA[
for.inc:5 %l_val_V = trunc i256 %p_Val2_s

]]></Node>
<StgValue><ssdm name="l_val_V"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:6 %l_val_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="l_val_V_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:7 %l_val_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="l_val_V_2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:8 %l_val_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="l_val_V_3"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:9 %l_val_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="l_val_V_4"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:10 %l_val_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="l_val_V_5"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:11 %l_val_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="l_val_V_6"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:12 %l_val_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="l_val_V_7"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:13 %l_val_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="l_val_V_8"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:14 %l_val_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="l_val_V_9"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:15 %l_val_V_10 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="l_val_V_10"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:16 %l_val_V_11 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="l_val_V_11"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:17 %l_val_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="l_val_V_12"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:18 %l_val_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="l_val_V_13"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:19 %l_val_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="l_val_V_14"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:20 %l_val_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="l_val_V_15"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:21 %l_val_V_16 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="l_val_V_16"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:22 %l_val_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="l_val_V_17"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:23 %l_val_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="l_val_V_18"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:24 %l_val_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="l_val_V_19"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:25 %l_val_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="l_val_V_20"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:26 %l_val_V_21 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="l_val_V_21"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:27 %l_val_V_22 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="l_val_V_22"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:28 %l_val_V_23 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="l_val_V_23"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:29 %l_val_V_24 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="l_val_V_24"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:30 %l_val_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="l_val_V_25"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:31 %l_val_V_26 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="l_val_V_26"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:32 %l_val_V_27 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="l_val_V_27"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:33 %l_val_V_28 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="l_val_V_28"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:34 %l_val_V_29 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="l_val_V_29"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:35 %l_val_V_30 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="l_val_V_30"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:36 %l_val_V_31 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="l_val_V_31"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="8">
<![CDATA[
for.inc:37 %sext_ln1496 = sext i8 %l_val_V

]]></Node>
<StgValue><ssdm name="sext_ln1496"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8">
<![CDATA[
for.inc:38 %sext_ln1496_1 = sext i8 %mean_a6_read

]]></Node>
<StgValue><ssdm name="sext_ln1496_1"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:39 %ret_V = sub i9 %sext_ln1496, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="9">
<![CDATA[
for.inc:40 %sext_ln172 = sext i9 %ret_V

]]></Node>
<StgValue><ssdm name="sext_ln172"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:41 %mul_ln173 = mul i18 %sext_ln172, i18 %sext_ln172

]]></Node>
<StgValue><ssdm name="mul_ln173"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8">
<![CDATA[
for.inc:46 %sext_ln1496_3 = sext i8 %l_val_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1496_3"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:47 %ret_V_2 = sub i9 %sext_ln1496_3, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="9">
<![CDATA[
for.inc:48 %sext_ln172_2 = sext i9 %ret_V_2

]]></Node>
<StgValue><ssdm name="sext_ln172_2"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:49 %mul_ln173_2 = mul i18 %sext_ln172_2, i18 %sext_ln172_2

]]></Node>
<StgValue><ssdm name="mul_ln173_2"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8">
<![CDATA[
for.inc:54 %sext_ln1496_5 = sext i8 %l_val_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1496_5"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:55 %ret_V_4 = sub i9 %sext_ln1496_5, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="9">
<![CDATA[
for.inc:56 %sext_ln172_4 = sext i9 %ret_V_4

]]></Node>
<StgValue><ssdm name="sext_ln172_4"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:57 %mul_ln173_4 = mul i18 %sext_ln172_4, i18 %sext_ln172_4

]]></Node>
<StgValue><ssdm name="mul_ln173_4"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8">
<![CDATA[
for.inc:62 %sext_ln1496_7 = sext i8 %l_val_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1496_7"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:63 %ret_V_6 = sub i9 %sext_ln1496_7, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="9">
<![CDATA[
for.inc:64 %sext_ln172_6 = sext i9 %ret_V_6

]]></Node>
<StgValue><ssdm name="sext_ln172_6"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:65 %mul_ln173_6 = mul i18 %sext_ln172_6, i18 %sext_ln172_6

]]></Node>
<StgValue><ssdm name="mul_ln173_6"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
for.inc:70 %sext_ln1496_9 = sext i8 %l_val_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1496_9"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:71 %ret_V_8 = sub i9 %sext_ln1496_9, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="9">
<![CDATA[
for.inc:72 %sext_ln172_8 = sext i9 %ret_V_8

]]></Node>
<StgValue><ssdm name="sext_ln172_8"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:73 %mul_ln173_8 = mul i18 %sext_ln172_8, i18 %sext_ln172_8

]]></Node>
<StgValue><ssdm name="mul_ln173_8"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="8">
<![CDATA[
for.inc:78 %sext_ln1496_11 = sext i8 %l_val_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1496_11"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:79 %ret_V_10 = sub i9 %sext_ln1496_11, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="9">
<![CDATA[
for.inc:80 %sext_ln172_10 = sext i9 %ret_V_10

]]></Node>
<StgValue><ssdm name="sext_ln172_10"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:81 %mul_ln173_10 = mul i18 %sext_ln172_10, i18 %sext_ln172_10

]]></Node>
<StgValue><ssdm name="mul_ln173_10"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="8">
<![CDATA[
for.inc:86 %sext_ln1496_13 = sext i8 %l_val_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1496_13"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:87 %ret_V_12 = sub i9 %sext_ln1496_13, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="9">
<![CDATA[
for.inc:88 %sext_ln172_12 = sext i9 %ret_V_12

]]></Node>
<StgValue><ssdm name="sext_ln172_12"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:89 %mul_ln173_12 = mul i18 %sext_ln172_12, i18 %sext_ln172_12

]]></Node>
<StgValue><ssdm name="mul_ln173_12"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="8">
<![CDATA[
for.inc:94 %sext_ln1496_15 = sext i8 %l_val_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1496_15"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:95 %ret_V_14 = sub i9 %sext_ln1496_15, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="9">
<![CDATA[
for.inc:96 %sext_ln172_14 = sext i9 %ret_V_14

]]></Node>
<StgValue><ssdm name="sext_ln172_14"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:97 %mul_ln173_14 = mul i18 %sext_ln172_14, i18 %sext_ln172_14

]]></Node>
<StgValue><ssdm name="mul_ln173_14"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="8">
<![CDATA[
for.inc:102 %sext_ln1496_17 = sext i8 %l_val_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1496_17"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:103 %ret_V_16 = sub i9 %sext_ln1496_17, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="9">
<![CDATA[
for.inc:104 %sext_ln172_16 = sext i9 %ret_V_16

]]></Node>
<StgValue><ssdm name="sext_ln172_16"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:105 %mul_ln173_16 = mul i18 %sext_ln172_16, i18 %sext_ln172_16

]]></Node>
<StgValue><ssdm name="mul_ln173_16"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="8">
<![CDATA[
for.inc:110 %sext_ln1496_19 = sext i8 %l_val_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1496_19"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:111 %ret_V_18 = sub i9 %sext_ln1496_19, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="9">
<![CDATA[
for.inc:112 %sext_ln172_18 = sext i9 %ret_V_18

]]></Node>
<StgValue><ssdm name="sext_ln172_18"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:113 %mul_ln173_18 = mul i18 %sext_ln172_18, i18 %sext_ln172_18

]]></Node>
<StgValue><ssdm name="mul_ln173_18"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="8">
<![CDATA[
for.inc:118 %sext_ln1496_21 = sext i8 %l_val_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1496_21"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:119 %ret_V_20 = sub i9 %sext_ln1496_21, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="9">
<![CDATA[
for.inc:120 %sext_ln172_20 = sext i9 %ret_V_20

]]></Node>
<StgValue><ssdm name="sext_ln172_20"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:121 %mul_ln173_20 = mul i18 %sext_ln172_20, i18 %sext_ln172_20

]]></Node>
<StgValue><ssdm name="mul_ln173_20"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="8">
<![CDATA[
for.inc:126 %sext_ln1496_23 = sext i8 %l_val_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1496_23"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:127 %ret_V_22 = sub i9 %sext_ln1496_23, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="18" op_0_bw="9">
<![CDATA[
for.inc:128 %sext_ln172_22 = sext i9 %ret_V_22

]]></Node>
<StgValue><ssdm name="sext_ln172_22"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:129 %mul_ln173_22 = mul i18 %sext_ln172_22, i18 %sext_ln172_22

]]></Node>
<StgValue><ssdm name="mul_ln173_22"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="8">
<![CDATA[
for.inc:134 %sext_ln1496_25 = sext i8 %l_val_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1496_25"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:135 %ret_V_24 = sub i9 %sext_ln1496_25, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="18" op_0_bw="9">
<![CDATA[
for.inc:136 %sext_ln172_24 = sext i9 %ret_V_24

]]></Node>
<StgValue><ssdm name="sext_ln172_24"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:137 %mul_ln173_24 = mul i18 %sext_ln172_24, i18 %sext_ln172_24

]]></Node>
<StgValue><ssdm name="mul_ln173_24"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="8">
<![CDATA[
for.inc:142 %sext_ln1496_27 = sext i8 %l_val_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1496_27"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:143 %ret_V_26 = sub i9 %sext_ln1496_27, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="9">
<![CDATA[
for.inc:144 %sext_ln172_26 = sext i9 %ret_V_26

]]></Node>
<StgValue><ssdm name="sext_ln172_26"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:145 %mul_ln173_26 = mul i18 %sext_ln172_26, i18 %sext_ln172_26

]]></Node>
<StgValue><ssdm name="mul_ln173_26"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="8">
<![CDATA[
for.inc:150 %sext_ln1496_29 = sext i8 %l_val_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1496_29"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:151 %ret_V_28 = sub i9 %sext_ln1496_29, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="9">
<![CDATA[
for.inc:152 %sext_ln172_28 = sext i9 %ret_V_28

]]></Node>
<StgValue><ssdm name="sext_ln172_28"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:153 %mul_ln173_28 = mul i18 %sext_ln172_28, i18 %sext_ln172_28

]]></Node>
<StgValue><ssdm name="mul_ln173_28"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8">
<![CDATA[
for.inc:158 %sext_ln1496_31 = sext i8 %l_val_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1496_31"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:159 %ret_V_30 = sub i9 %sext_ln1496_31, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="18" op_0_bw="9">
<![CDATA[
for.inc:160 %sext_ln172_30 = sext i9 %ret_V_30

]]></Node>
<StgValue><ssdm name="sext_ln172_30"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:161 %mul_ln173_30 = mul i18 %sext_ln172_30, i18 %sext_ln172_30

]]></Node>
<StgValue><ssdm name="mul_ln173_30"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc:229 %j = add i27 %j4, i27 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc:230 %icmp_ln165 = icmp_eq  i27 %j, i27 %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:232 %br_ln165 = br i1 %icmp_ln165, void %for.inc, void %for.inc26.loopexit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="196" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:41 %mul_ln173 = mul i18 %sext_ln172, i18 %sext_ln172

]]></Node>
<StgValue><ssdm name="mul_ln173"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
for.inc:42 %sext_ln1496_2 = sext i8 %l_val_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1496_2"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:43 %ret_V_1 = sub i9 %sext_ln1496_2, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="9">
<![CDATA[
for.inc:44 %sext_ln172_1 = sext i9 %ret_V_1

]]></Node>
<StgValue><ssdm name="sext_ln172_1"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:45 %mul_ln173_1 = mul i18 %sext_ln172_1, i18 %sext_ln172_1

]]></Node>
<StgValue><ssdm name="mul_ln173_1"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:49 %mul_ln173_2 = mul i18 %sext_ln172_2, i18 %sext_ln172_2

]]></Node>
<StgValue><ssdm name="mul_ln173_2"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8">
<![CDATA[
for.inc:50 %sext_ln1496_4 = sext i8 %l_val_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1496_4"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:51 %ret_V_3 = sub i9 %sext_ln1496_4, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="9">
<![CDATA[
for.inc:52 %sext_ln172_3 = sext i9 %ret_V_3

]]></Node>
<StgValue><ssdm name="sext_ln172_3"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:53 %mul_ln173_3 = mul i18 %sext_ln172_3, i18 %sext_ln172_3

]]></Node>
<StgValue><ssdm name="mul_ln173_3"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:57 %mul_ln173_4 = mul i18 %sext_ln172_4, i18 %sext_ln172_4

]]></Node>
<StgValue><ssdm name="mul_ln173_4"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
for.inc:58 %sext_ln1496_6 = sext i8 %l_val_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1496_6"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:59 %ret_V_5 = sub i9 %sext_ln1496_6, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="9">
<![CDATA[
for.inc:60 %sext_ln172_5 = sext i9 %ret_V_5

]]></Node>
<StgValue><ssdm name="sext_ln172_5"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:61 %mul_ln173_5 = mul i18 %sext_ln172_5, i18 %sext_ln172_5

]]></Node>
<StgValue><ssdm name="mul_ln173_5"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:65 %mul_ln173_6 = mul i18 %sext_ln172_6, i18 %sext_ln172_6

]]></Node>
<StgValue><ssdm name="mul_ln173_6"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
for.inc:66 %sext_ln1496_8 = sext i8 %l_val_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1496_8"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:67 %ret_V_7 = sub i9 %sext_ln1496_8, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="9">
<![CDATA[
for.inc:68 %sext_ln172_7 = sext i9 %ret_V_7

]]></Node>
<StgValue><ssdm name="sext_ln172_7"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:69 %mul_ln173_7 = mul i18 %sext_ln172_7, i18 %sext_ln172_7

]]></Node>
<StgValue><ssdm name="mul_ln173_7"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:73 %mul_ln173_8 = mul i18 %sext_ln172_8, i18 %sext_ln172_8

]]></Node>
<StgValue><ssdm name="mul_ln173_8"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="8">
<![CDATA[
for.inc:74 %sext_ln1496_10 = sext i8 %l_val_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1496_10"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:75 %ret_V_9 = sub i9 %sext_ln1496_10, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="9">
<![CDATA[
for.inc:76 %sext_ln172_9 = sext i9 %ret_V_9

]]></Node>
<StgValue><ssdm name="sext_ln172_9"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:77 %mul_ln173_9 = mul i18 %sext_ln172_9, i18 %sext_ln172_9

]]></Node>
<StgValue><ssdm name="mul_ln173_9"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:81 %mul_ln173_10 = mul i18 %sext_ln172_10, i18 %sext_ln172_10

]]></Node>
<StgValue><ssdm name="mul_ln173_10"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="8">
<![CDATA[
for.inc:82 %sext_ln1496_12 = sext i8 %l_val_V_11

]]></Node>
<StgValue><ssdm name="sext_ln1496_12"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:83 %ret_V_11 = sub i9 %sext_ln1496_12, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="9">
<![CDATA[
for.inc:84 %sext_ln172_11 = sext i9 %ret_V_11

]]></Node>
<StgValue><ssdm name="sext_ln172_11"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:85 %mul_ln173_11 = mul i18 %sext_ln172_11, i18 %sext_ln172_11

]]></Node>
<StgValue><ssdm name="mul_ln173_11"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:89 %mul_ln173_12 = mul i18 %sext_ln172_12, i18 %sext_ln172_12

]]></Node>
<StgValue><ssdm name="mul_ln173_12"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8">
<![CDATA[
for.inc:90 %sext_ln1496_14 = sext i8 %l_val_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1496_14"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:91 %ret_V_13 = sub i9 %sext_ln1496_14, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="9">
<![CDATA[
for.inc:92 %sext_ln172_13 = sext i9 %ret_V_13

]]></Node>
<StgValue><ssdm name="sext_ln172_13"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:93 %mul_ln173_13 = mul i18 %sext_ln172_13, i18 %sext_ln172_13

]]></Node>
<StgValue><ssdm name="mul_ln173_13"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:97 %mul_ln173_14 = mul i18 %sext_ln172_14, i18 %sext_ln172_14

]]></Node>
<StgValue><ssdm name="mul_ln173_14"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="8">
<![CDATA[
for.inc:98 %sext_ln1496_16 = sext i8 %l_val_V_15

]]></Node>
<StgValue><ssdm name="sext_ln1496_16"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:99 %ret_V_15 = sub i9 %sext_ln1496_16, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="9">
<![CDATA[
for.inc:100 %sext_ln172_15 = sext i9 %ret_V_15

]]></Node>
<StgValue><ssdm name="sext_ln172_15"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:101 %mul_ln173_15 = mul i18 %sext_ln172_15, i18 %sext_ln172_15

]]></Node>
<StgValue><ssdm name="mul_ln173_15"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:105 %mul_ln173_16 = mul i18 %sext_ln172_16, i18 %sext_ln172_16

]]></Node>
<StgValue><ssdm name="mul_ln173_16"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8">
<![CDATA[
for.inc:106 %sext_ln1496_18 = sext i8 %l_val_V_17

]]></Node>
<StgValue><ssdm name="sext_ln1496_18"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:107 %ret_V_17 = sub i9 %sext_ln1496_18, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="9">
<![CDATA[
for.inc:108 %sext_ln172_17 = sext i9 %ret_V_17

]]></Node>
<StgValue><ssdm name="sext_ln172_17"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:109 %mul_ln173_17 = mul i18 %sext_ln172_17, i18 %sext_ln172_17

]]></Node>
<StgValue><ssdm name="mul_ln173_17"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:113 %mul_ln173_18 = mul i18 %sext_ln172_18, i18 %sext_ln172_18

]]></Node>
<StgValue><ssdm name="mul_ln173_18"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="8">
<![CDATA[
for.inc:114 %sext_ln1496_20 = sext i8 %l_val_V_19

]]></Node>
<StgValue><ssdm name="sext_ln1496_20"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:115 %ret_V_19 = sub i9 %sext_ln1496_20, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="9">
<![CDATA[
for.inc:116 %sext_ln172_19 = sext i9 %ret_V_19

]]></Node>
<StgValue><ssdm name="sext_ln172_19"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:117 %mul_ln173_19 = mul i18 %sext_ln172_19, i18 %sext_ln172_19

]]></Node>
<StgValue><ssdm name="mul_ln173_19"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:121 %mul_ln173_20 = mul i18 %sext_ln172_20, i18 %sext_ln172_20

]]></Node>
<StgValue><ssdm name="mul_ln173_20"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="8">
<![CDATA[
for.inc:122 %sext_ln1496_22 = sext i8 %l_val_V_21

]]></Node>
<StgValue><ssdm name="sext_ln1496_22"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:123 %ret_V_21 = sub i9 %sext_ln1496_22, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="18" op_0_bw="9">
<![CDATA[
for.inc:124 %sext_ln172_21 = sext i9 %ret_V_21

]]></Node>
<StgValue><ssdm name="sext_ln172_21"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:125 %mul_ln173_21 = mul i18 %sext_ln172_21, i18 %sext_ln172_21

]]></Node>
<StgValue><ssdm name="mul_ln173_21"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:129 %mul_ln173_22 = mul i18 %sext_ln172_22, i18 %sext_ln172_22

]]></Node>
<StgValue><ssdm name="mul_ln173_22"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8">
<![CDATA[
for.inc:130 %sext_ln1496_24 = sext i8 %l_val_V_23

]]></Node>
<StgValue><ssdm name="sext_ln1496_24"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:131 %ret_V_23 = sub i9 %sext_ln1496_24, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="9">
<![CDATA[
for.inc:132 %sext_ln172_23 = sext i9 %ret_V_23

]]></Node>
<StgValue><ssdm name="sext_ln172_23"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:133 %mul_ln173_23 = mul i18 %sext_ln172_23, i18 %sext_ln172_23

]]></Node>
<StgValue><ssdm name="mul_ln173_23"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:137 %mul_ln173_24 = mul i18 %sext_ln172_24, i18 %sext_ln172_24

]]></Node>
<StgValue><ssdm name="mul_ln173_24"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="8">
<![CDATA[
for.inc:138 %sext_ln1496_26 = sext i8 %l_val_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1496_26"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:139 %ret_V_25 = sub i9 %sext_ln1496_26, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="9">
<![CDATA[
for.inc:140 %sext_ln172_25 = sext i9 %ret_V_25

]]></Node>
<StgValue><ssdm name="sext_ln172_25"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:141 %mul_ln173_25 = mul i18 %sext_ln172_25, i18 %sext_ln172_25

]]></Node>
<StgValue><ssdm name="mul_ln173_25"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:145 %mul_ln173_26 = mul i18 %sext_ln172_26, i18 %sext_ln172_26

]]></Node>
<StgValue><ssdm name="mul_ln173_26"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="8">
<![CDATA[
for.inc:146 %sext_ln1496_28 = sext i8 %l_val_V_27

]]></Node>
<StgValue><ssdm name="sext_ln1496_28"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:147 %ret_V_27 = sub i9 %sext_ln1496_28, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="9">
<![CDATA[
for.inc:148 %sext_ln172_27 = sext i9 %ret_V_27

]]></Node>
<StgValue><ssdm name="sext_ln172_27"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:149 %mul_ln173_27 = mul i18 %sext_ln172_27, i18 %sext_ln172_27

]]></Node>
<StgValue><ssdm name="mul_ln173_27"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:153 %mul_ln173_28 = mul i18 %sext_ln172_28, i18 %sext_ln172_28

]]></Node>
<StgValue><ssdm name="mul_ln173_28"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="8">
<![CDATA[
for.inc:154 %sext_ln1496_30 = sext i8 %l_val_V_29

]]></Node>
<StgValue><ssdm name="sext_ln1496_30"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:155 %ret_V_29 = sub i9 %sext_ln1496_30, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="9">
<![CDATA[
for.inc:156 %sext_ln172_29 = sext i9 %ret_V_29

]]></Node>
<StgValue><ssdm name="sext_ln172_29"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:157 %mul_ln173_29 = mul i18 %sext_ln172_29, i18 %sext_ln172_29

]]></Node>
<StgValue><ssdm name="mul_ln173_29"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:161 %mul_ln173_30 = mul i18 %sext_ln172_30, i18 %sext_ln172_30

]]></Node>
<StgValue><ssdm name="mul_ln173_30"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="8">
<![CDATA[
for.inc:162 %sext_ln1496_32 = sext i8 %l_val_V_31

]]></Node>
<StgValue><ssdm name="sext_ln1496_32"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:163 %ret_V_31 = sub i9 %sext_ln1496_32, i9 %sext_ln1496_1

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="9">
<![CDATA[
for.inc:164 %sext_ln172_31 = sext i9 %ret_V_31

]]></Node>
<StgValue><ssdm name="sext_ln172_31"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:165 %mul_ln173_31 = mul i18 %sext_ln172_31, i18 %sext_ln172_31

]]></Node>
<StgValue><ssdm name="mul_ln173_31"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="276" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:41 %mul_ln173 = mul i18 %sext_ln172, i18 %sext_ln172

]]></Node>
<StgValue><ssdm name="mul_ln173"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:45 %mul_ln173_1 = mul i18 %sext_ln172_1, i18 %sext_ln172_1

]]></Node>
<StgValue><ssdm name="mul_ln173_1"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:49 %mul_ln173_2 = mul i18 %sext_ln172_2, i18 %sext_ln172_2

]]></Node>
<StgValue><ssdm name="mul_ln173_2"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:53 %mul_ln173_3 = mul i18 %sext_ln172_3, i18 %sext_ln172_3

]]></Node>
<StgValue><ssdm name="mul_ln173_3"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:57 %mul_ln173_4 = mul i18 %sext_ln172_4, i18 %sext_ln172_4

]]></Node>
<StgValue><ssdm name="mul_ln173_4"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:61 %mul_ln173_5 = mul i18 %sext_ln172_5, i18 %sext_ln172_5

]]></Node>
<StgValue><ssdm name="mul_ln173_5"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:65 %mul_ln173_6 = mul i18 %sext_ln172_6, i18 %sext_ln172_6

]]></Node>
<StgValue><ssdm name="mul_ln173_6"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:69 %mul_ln173_7 = mul i18 %sext_ln172_7, i18 %sext_ln172_7

]]></Node>
<StgValue><ssdm name="mul_ln173_7"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:73 %mul_ln173_8 = mul i18 %sext_ln172_8, i18 %sext_ln172_8

]]></Node>
<StgValue><ssdm name="mul_ln173_8"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:77 %mul_ln173_9 = mul i18 %sext_ln172_9, i18 %sext_ln172_9

]]></Node>
<StgValue><ssdm name="mul_ln173_9"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:81 %mul_ln173_10 = mul i18 %sext_ln172_10, i18 %sext_ln172_10

]]></Node>
<StgValue><ssdm name="mul_ln173_10"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:85 %mul_ln173_11 = mul i18 %sext_ln172_11, i18 %sext_ln172_11

]]></Node>
<StgValue><ssdm name="mul_ln173_11"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:89 %mul_ln173_12 = mul i18 %sext_ln172_12, i18 %sext_ln172_12

]]></Node>
<StgValue><ssdm name="mul_ln173_12"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:93 %mul_ln173_13 = mul i18 %sext_ln172_13, i18 %sext_ln172_13

]]></Node>
<StgValue><ssdm name="mul_ln173_13"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:97 %mul_ln173_14 = mul i18 %sext_ln172_14, i18 %sext_ln172_14

]]></Node>
<StgValue><ssdm name="mul_ln173_14"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:101 %mul_ln173_15 = mul i18 %sext_ln172_15, i18 %sext_ln172_15

]]></Node>
<StgValue><ssdm name="mul_ln173_15"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:105 %mul_ln173_16 = mul i18 %sext_ln172_16, i18 %sext_ln172_16

]]></Node>
<StgValue><ssdm name="mul_ln173_16"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:109 %mul_ln173_17 = mul i18 %sext_ln172_17, i18 %sext_ln172_17

]]></Node>
<StgValue><ssdm name="mul_ln173_17"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:113 %mul_ln173_18 = mul i18 %sext_ln172_18, i18 %sext_ln172_18

]]></Node>
<StgValue><ssdm name="mul_ln173_18"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:117 %mul_ln173_19 = mul i18 %sext_ln172_19, i18 %sext_ln172_19

]]></Node>
<StgValue><ssdm name="mul_ln173_19"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:121 %mul_ln173_20 = mul i18 %sext_ln172_20, i18 %sext_ln172_20

]]></Node>
<StgValue><ssdm name="mul_ln173_20"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:125 %mul_ln173_21 = mul i18 %sext_ln172_21, i18 %sext_ln172_21

]]></Node>
<StgValue><ssdm name="mul_ln173_21"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:129 %mul_ln173_22 = mul i18 %sext_ln172_22, i18 %sext_ln172_22

]]></Node>
<StgValue><ssdm name="mul_ln173_22"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:133 %mul_ln173_23 = mul i18 %sext_ln172_23, i18 %sext_ln172_23

]]></Node>
<StgValue><ssdm name="mul_ln173_23"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:137 %mul_ln173_24 = mul i18 %sext_ln172_24, i18 %sext_ln172_24

]]></Node>
<StgValue><ssdm name="mul_ln173_24"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:141 %mul_ln173_25 = mul i18 %sext_ln172_25, i18 %sext_ln172_25

]]></Node>
<StgValue><ssdm name="mul_ln173_25"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:145 %mul_ln173_26 = mul i18 %sext_ln172_26, i18 %sext_ln172_26

]]></Node>
<StgValue><ssdm name="mul_ln173_26"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:149 %mul_ln173_27 = mul i18 %sext_ln172_27, i18 %sext_ln172_27

]]></Node>
<StgValue><ssdm name="mul_ln173_27"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:153 %mul_ln173_28 = mul i18 %sext_ln172_28, i18 %sext_ln172_28

]]></Node>
<StgValue><ssdm name="mul_ln173_28"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:157 %mul_ln173_29 = mul i18 %sext_ln172_29, i18 %sext_ln172_29

]]></Node>
<StgValue><ssdm name="mul_ln173_29"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:161 %mul_ln173_30 = mul i18 %sext_ln172_30, i18 %sext_ln172_30

]]></Node>
<StgValue><ssdm name="mul_ln173_30"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:165 %mul_ln173_31 = mul i18 %sext_ln172_31, i18 %sext_ln172_31

]]></Node>
<StgValue><ssdm name="mul_ln173_31"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="308" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:41 %mul_ln173 = mul i18 %sext_ln172, i18 %sext_ln172

]]></Node>
<StgValue><ssdm name="mul_ln173"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:45 %mul_ln173_1 = mul i18 %sext_ln172_1, i18 %sext_ln172_1

]]></Node>
<StgValue><ssdm name="mul_ln173_1"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:49 %mul_ln173_2 = mul i18 %sext_ln172_2, i18 %sext_ln172_2

]]></Node>
<StgValue><ssdm name="mul_ln173_2"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:53 %mul_ln173_3 = mul i18 %sext_ln172_3, i18 %sext_ln172_3

]]></Node>
<StgValue><ssdm name="mul_ln173_3"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:57 %mul_ln173_4 = mul i18 %sext_ln172_4, i18 %sext_ln172_4

]]></Node>
<StgValue><ssdm name="mul_ln173_4"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:61 %mul_ln173_5 = mul i18 %sext_ln172_5, i18 %sext_ln172_5

]]></Node>
<StgValue><ssdm name="mul_ln173_5"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:65 %mul_ln173_6 = mul i18 %sext_ln172_6, i18 %sext_ln172_6

]]></Node>
<StgValue><ssdm name="mul_ln173_6"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:69 %mul_ln173_7 = mul i18 %sext_ln172_7, i18 %sext_ln172_7

]]></Node>
<StgValue><ssdm name="mul_ln173_7"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:73 %mul_ln173_8 = mul i18 %sext_ln172_8, i18 %sext_ln172_8

]]></Node>
<StgValue><ssdm name="mul_ln173_8"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:77 %mul_ln173_9 = mul i18 %sext_ln172_9, i18 %sext_ln172_9

]]></Node>
<StgValue><ssdm name="mul_ln173_9"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:81 %mul_ln173_10 = mul i18 %sext_ln172_10, i18 %sext_ln172_10

]]></Node>
<StgValue><ssdm name="mul_ln173_10"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:85 %mul_ln173_11 = mul i18 %sext_ln172_11, i18 %sext_ln172_11

]]></Node>
<StgValue><ssdm name="mul_ln173_11"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:89 %mul_ln173_12 = mul i18 %sext_ln172_12, i18 %sext_ln172_12

]]></Node>
<StgValue><ssdm name="mul_ln173_12"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:93 %mul_ln173_13 = mul i18 %sext_ln172_13, i18 %sext_ln172_13

]]></Node>
<StgValue><ssdm name="mul_ln173_13"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:97 %mul_ln173_14 = mul i18 %sext_ln172_14, i18 %sext_ln172_14

]]></Node>
<StgValue><ssdm name="mul_ln173_14"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:101 %mul_ln173_15 = mul i18 %sext_ln172_15, i18 %sext_ln172_15

]]></Node>
<StgValue><ssdm name="mul_ln173_15"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:105 %mul_ln173_16 = mul i18 %sext_ln172_16, i18 %sext_ln172_16

]]></Node>
<StgValue><ssdm name="mul_ln173_16"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:109 %mul_ln173_17 = mul i18 %sext_ln172_17, i18 %sext_ln172_17

]]></Node>
<StgValue><ssdm name="mul_ln173_17"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:113 %mul_ln173_18 = mul i18 %sext_ln172_18, i18 %sext_ln172_18

]]></Node>
<StgValue><ssdm name="mul_ln173_18"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:117 %mul_ln173_19 = mul i18 %sext_ln172_19, i18 %sext_ln172_19

]]></Node>
<StgValue><ssdm name="mul_ln173_19"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:121 %mul_ln173_20 = mul i18 %sext_ln172_20, i18 %sext_ln172_20

]]></Node>
<StgValue><ssdm name="mul_ln173_20"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:125 %mul_ln173_21 = mul i18 %sext_ln172_21, i18 %sext_ln172_21

]]></Node>
<StgValue><ssdm name="mul_ln173_21"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:129 %mul_ln173_22 = mul i18 %sext_ln172_22, i18 %sext_ln172_22

]]></Node>
<StgValue><ssdm name="mul_ln173_22"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:133 %mul_ln173_23 = mul i18 %sext_ln172_23, i18 %sext_ln172_23

]]></Node>
<StgValue><ssdm name="mul_ln173_23"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:137 %mul_ln173_24 = mul i18 %sext_ln172_24, i18 %sext_ln172_24

]]></Node>
<StgValue><ssdm name="mul_ln173_24"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:141 %mul_ln173_25 = mul i18 %sext_ln172_25, i18 %sext_ln172_25

]]></Node>
<StgValue><ssdm name="mul_ln173_25"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:145 %mul_ln173_26 = mul i18 %sext_ln172_26, i18 %sext_ln172_26

]]></Node>
<StgValue><ssdm name="mul_ln173_26"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:149 %mul_ln173_27 = mul i18 %sext_ln172_27, i18 %sext_ln172_27

]]></Node>
<StgValue><ssdm name="mul_ln173_27"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:153 %mul_ln173_28 = mul i18 %sext_ln172_28, i18 %sext_ln172_28

]]></Node>
<StgValue><ssdm name="mul_ln173_28"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:157 %mul_ln173_29 = mul i18 %sext_ln172_29, i18 %sext_ln172_29

]]></Node>
<StgValue><ssdm name="mul_ln173_29"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:161 %mul_ln173_30 = mul i18 %sext_ln172_30, i18 %sext_ln172_30

]]></Node>
<StgValue><ssdm name="mul_ln173_30"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:165 %mul_ln173_31 = mul i18 %sext_ln172_31, i18 %sext_ln172_31

]]></Node>
<StgValue><ssdm name="mul_ln173_31"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:166 %add_ln173 = add i18 %mul_ln173, i18 %mul_ln173_1

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:168 %add_ln173_1 = add i18 %mul_ln173_2, i18 %mul_ln173_3

]]></Node>
<StgValue><ssdm name="add_ln173_1"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:172 %add_ln173_3 = add i18 %mul_ln173_4, i18 %mul_ln173_5

]]></Node>
<StgValue><ssdm name="add_ln173_3"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:174 %add_ln173_4 = add i18 %mul_ln173_6, i18 %mul_ln173_7

]]></Node>
<StgValue><ssdm name="add_ln173_4"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:180 %add_ln173_7 = add i18 %mul_ln173_8, i18 %mul_ln173_9

]]></Node>
<StgValue><ssdm name="add_ln173_7"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:182 %add_ln173_8 = add i18 %mul_ln173_10, i18 %mul_ln173_11

]]></Node>
<StgValue><ssdm name="add_ln173_8"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:186 %add_ln173_10 = add i18 %mul_ln173_12, i18 %mul_ln173_13

]]></Node>
<StgValue><ssdm name="add_ln173_10"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:188 %add_ln173_11 = add i18 %mul_ln173_14, i18 %mul_ln173_15

]]></Node>
<StgValue><ssdm name="add_ln173_11"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:196 %add_ln173_15 = add i18 %mul_ln173_16, i18 %mul_ln173_17

]]></Node>
<StgValue><ssdm name="add_ln173_15"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:198 %add_ln173_16 = add i18 %mul_ln173_18, i18 %mul_ln173_19

]]></Node>
<StgValue><ssdm name="add_ln173_16"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:202 %add_ln173_18 = add i18 %mul_ln173_20, i18 %mul_ln173_21

]]></Node>
<StgValue><ssdm name="add_ln173_18"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:204 %add_ln173_19 = add i18 %mul_ln173_22, i18 %mul_ln173_23

]]></Node>
<StgValue><ssdm name="add_ln173_19"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:210 %add_ln173_22 = add i18 %mul_ln173_24, i18 %mul_ln173_25

]]></Node>
<StgValue><ssdm name="add_ln173_22"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:212 %add_ln173_23 = add i18 %mul_ln173_26, i18 %mul_ln173_27

]]></Node>
<StgValue><ssdm name="add_ln173_23"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:216 %add_ln173_25 = add i18 %mul_ln173_28, i18 %mul_ln173_29

]]></Node>
<StgValue><ssdm name="add_ln173_25"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:218 %add_ln173_26 = add i18 %mul_ln173_30, i18 %mul_ln173_31

]]></Node>
<StgValue><ssdm name="add_ln173_26"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %diff_sum2 = phi i32 %diff_sum, void %for.inc, i32 0, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="diff_sum2"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:2 %specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln167"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc:3 %specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln168"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:166 %add_ln173 = add i18 %mul_ln173, i18 %mul_ln173_1

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="19" op_0_bw="18">
<![CDATA[
for.inc:167 %sext_ln173 = sext i18 %add_ln173

]]></Node>
<StgValue><ssdm name="sext_ln173"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:168 %add_ln173_1 = add i18 %mul_ln173_2, i18 %mul_ln173_3

]]></Node>
<StgValue><ssdm name="add_ln173_1"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="19" op_0_bw="18">
<![CDATA[
for.inc:169 %sext_ln173_1 = sext i18 %add_ln173_1

]]></Node>
<StgValue><ssdm name="sext_ln173_1"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:170 %add_ln173_2 = add i19 %sext_ln173_1, i19 %sext_ln173

]]></Node>
<StgValue><ssdm name="add_ln173_2"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="20" op_0_bw="19">
<![CDATA[
for.inc:171 %sext_ln173_2 = sext i19 %add_ln173_2

]]></Node>
<StgValue><ssdm name="sext_ln173_2"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:172 %add_ln173_3 = add i18 %mul_ln173_4, i18 %mul_ln173_5

]]></Node>
<StgValue><ssdm name="add_ln173_3"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="19" op_0_bw="18">
<![CDATA[
for.inc:173 %sext_ln173_3 = sext i18 %add_ln173_3

]]></Node>
<StgValue><ssdm name="sext_ln173_3"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:174 %add_ln173_4 = add i18 %mul_ln173_6, i18 %mul_ln173_7

]]></Node>
<StgValue><ssdm name="add_ln173_4"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="19" op_0_bw="18">
<![CDATA[
for.inc:175 %sext_ln173_4 = sext i18 %add_ln173_4

]]></Node>
<StgValue><ssdm name="sext_ln173_4"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:176 %add_ln173_5 = add i19 %sext_ln173_4, i19 %sext_ln173_3

]]></Node>
<StgValue><ssdm name="add_ln173_5"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="20" op_0_bw="19">
<![CDATA[
for.inc:177 %sext_ln173_5 = sext i19 %add_ln173_5

]]></Node>
<StgValue><ssdm name="sext_ln173_5"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc:178 %add_ln173_6 = add i20 %sext_ln173_5, i20 %sext_ln173_2

]]></Node>
<StgValue><ssdm name="add_ln173_6"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="20">
<![CDATA[
for.inc:179 %sext_ln173_6 = sext i20 %add_ln173_6

]]></Node>
<StgValue><ssdm name="sext_ln173_6"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:180 %add_ln173_7 = add i18 %mul_ln173_8, i18 %mul_ln173_9

]]></Node>
<StgValue><ssdm name="add_ln173_7"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="19" op_0_bw="18">
<![CDATA[
for.inc:181 %sext_ln173_7 = sext i18 %add_ln173_7

]]></Node>
<StgValue><ssdm name="sext_ln173_7"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:182 %add_ln173_8 = add i18 %mul_ln173_10, i18 %mul_ln173_11

]]></Node>
<StgValue><ssdm name="add_ln173_8"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="19" op_0_bw="18">
<![CDATA[
for.inc:183 %sext_ln173_8 = sext i18 %add_ln173_8

]]></Node>
<StgValue><ssdm name="sext_ln173_8"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:184 %add_ln173_9 = add i19 %sext_ln173_8, i19 %sext_ln173_7

]]></Node>
<StgValue><ssdm name="add_ln173_9"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="20" op_0_bw="19">
<![CDATA[
for.inc:185 %sext_ln173_9 = sext i19 %add_ln173_9

]]></Node>
<StgValue><ssdm name="sext_ln173_9"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:186 %add_ln173_10 = add i18 %mul_ln173_12, i18 %mul_ln173_13

]]></Node>
<StgValue><ssdm name="add_ln173_10"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="19" op_0_bw="18">
<![CDATA[
for.inc:187 %sext_ln173_10 = sext i18 %add_ln173_10

]]></Node>
<StgValue><ssdm name="sext_ln173_10"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:188 %add_ln173_11 = add i18 %mul_ln173_14, i18 %mul_ln173_15

]]></Node>
<StgValue><ssdm name="add_ln173_11"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="19" op_0_bw="18">
<![CDATA[
for.inc:189 %sext_ln173_11 = sext i18 %add_ln173_11

]]></Node>
<StgValue><ssdm name="sext_ln173_11"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:190 %add_ln173_12 = add i19 %sext_ln173_11, i19 %sext_ln173_10

]]></Node>
<StgValue><ssdm name="add_ln173_12"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="20" op_0_bw="19">
<![CDATA[
for.inc:191 %sext_ln173_12 = sext i19 %add_ln173_12

]]></Node>
<StgValue><ssdm name="sext_ln173_12"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc:192 %add_ln173_13 = add i20 %sext_ln173_12, i20 %sext_ln173_9

]]></Node>
<StgValue><ssdm name="add_ln173_13"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="21" op_0_bw="20">
<![CDATA[
for.inc:193 %sext_ln173_13 = sext i20 %add_ln173_13

]]></Node>
<StgValue><ssdm name="sext_ln173_13"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc:194 %add_ln173_14 = add i21 %sext_ln173_13, i21 %sext_ln173_6

]]></Node>
<StgValue><ssdm name="add_ln173_14"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="22" op_0_bw="21">
<![CDATA[
for.inc:195 %sext_ln173_14 = sext i21 %add_ln173_14

]]></Node>
<StgValue><ssdm name="sext_ln173_14"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:196 %add_ln173_15 = add i18 %mul_ln173_16, i18 %mul_ln173_17

]]></Node>
<StgValue><ssdm name="add_ln173_15"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="19" op_0_bw="18">
<![CDATA[
for.inc:197 %sext_ln173_15 = sext i18 %add_ln173_15

]]></Node>
<StgValue><ssdm name="sext_ln173_15"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:198 %add_ln173_16 = add i18 %mul_ln173_18, i18 %mul_ln173_19

]]></Node>
<StgValue><ssdm name="add_ln173_16"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="19" op_0_bw="18">
<![CDATA[
for.inc:199 %sext_ln173_16 = sext i18 %add_ln173_16

]]></Node>
<StgValue><ssdm name="sext_ln173_16"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:200 %add_ln173_17 = add i19 %sext_ln173_16, i19 %sext_ln173_15

]]></Node>
<StgValue><ssdm name="add_ln173_17"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="20" op_0_bw="19">
<![CDATA[
for.inc:201 %sext_ln173_17 = sext i19 %add_ln173_17

]]></Node>
<StgValue><ssdm name="sext_ln173_17"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:202 %add_ln173_18 = add i18 %mul_ln173_20, i18 %mul_ln173_21

]]></Node>
<StgValue><ssdm name="add_ln173_18"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="19" op_0_bw="18">
<![CDATA[
for.inc:203 %sext_ln173_18 = sext i18 %add_ln173_18

]]></Node>
<StgValue><ssdm name="sext_ln173_18"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:204 %add_ln173_19 = add i18 %mul_ln173_22, i18 %mul_ln173_23

]]></Node>
<StgValue><ssdm name="add_ln173_19"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="19" op_0_bw="18">
<![CDATA[
for.inc:205 %sext_ln173_19 = sext i18 %add_ln173_19

]]></Node>
<StgValue><ssdm name="sext_ln173_19"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:206 %add_ln173_20 = add i19 %sext_ln173_19, i19 %sext_ln173_18

]]></Node>
<StgValue><ssdm name="add_ln173_20"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="20" op_0_bw="19">
<![CDATA[
for.inc:207 %sext_ln173_20 = sext i19 %add_ln173_20

]]></Node>
<StgValue><ssdm name="sext_ln173_20"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc:208 %add_ln173_21 = add i20 %sext_ln173_20, i20 %sext_ln173_17

]]></Node>
<StgValue><ssdm name="add_ln173_21"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="21" op_0_bw="20">
<![CDATA[
for.inc:209 %sext_ln173_21 = sext i20 %add_ln173_21

]]></Node>
<StgValue><ssdm name="sext_ln173_21"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:210 %add_ln173_22 = add i18 %mul_ln173_24, i18 %mul_ln173_25

]]></Node>
<StgValue><ssdm name="add_ln173_22"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="19" op_0_bw="18">
<![CDATA[
for.inc:211 %sext_ln173_22 = sext i18 %add_ln173_22

]]></Node>
<StgValue><ssdm name="sext_ln173_22"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:212 %add_ln173_23 = add i18 %mul_ln173_26, i18 %mul_ln173_27

]]></Node>
<StgValue><ssdm name="add_ln173_23"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="19" op_0_bw="18">
<![CDATA[
for.inc:213 %sext_ln173_23 = sext i18 %add_ln173_23

]]></Node>
<StgValue><ssdm name="sext_ln173_23"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:214 %add_ln173_24 = add i19 %sext_ln173_23, i19 %sext_ln173_22

]]></Node>
<StgValue><ssdm name="add_ln173_24"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="20" op_0_bw="19">
<![CDATA[
for.inc:215 %sext_ln173_24 = sext i19 %add_ln173_24

]]></Node>
<StgValue><ssdm name="sext_ln173_24"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:216 %add_ln173_25 = add i18 %mul_ln173_28, i18 %mul_ln173_29

]]></Node>
<StgValue><ssdm name="add_ln173_25"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="19" op_0_bw="18">
<![CDATA[
for.inc:217 %sext_ln173_25 = sext i18 %add_ln173_25

]]></Node>
<StgValue><ssdm name="sext_ln173_25"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:218 %add_ln173_26 = add i18 %mul_ln173_30, i18 %mul_ln173_31

]]></Node>
<StgValue><ssdm name="add_ln173_26"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="19" op_0_bw="18">
<![CDATA[
for.inc:219 %sext_ln173_26 = sext i18 %add_ln173_26

]]></Node>
<StgValue><ssdm name="sext_ln173_26"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc:220 %add_ln173_27 = add i19 %sext_ln173_26, i19 %sext_ln173_25

]]></Node>
<StgValue><ssdm name="add_ln173_27"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="20" op_0_bw="19">
<![CDATA[
for.inc:221 %sext_ln173_27 = sext i19 %add_ln173_27

]]></Node>
<StgValue><ssdm name="sext_ln173_27"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc:222 %add_ln173_28 = add i20 %sext_ln173_27, i20 %sext_ln173_24

]]></Node>
<StgValue><ssdm name="add_ln173_28"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="21" op_0_bw="20">
<![CDATA[
for.inc:223 %sext_ln173_28 = sext i20 %add_ln173_28

]]></Node>
<StgValue><ssdm name="sext_ln173_28"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc:224 %add_ln173_29 = add i21 %sext_ln173_28, i21 %sext_ln173_21

]]></Node>
<StgValue><ssdm name="add_ln173_29"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="22" op_0_bw="21">
<![CDATA[
for.inc:225 %sext_ln173_29 = sext i21 %add_ln173_29

]]></Node>
<StgValue><ssdm name="sext_ln173_29"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc:226 %add_ln173_30 = add i22 %sext_ln173_29, i22 %sext_ln173_14

]]></Node>
<StgValue><ssdm name="add_ln173_30"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="22">
<![CDATA[
for.inc:227 %sext_ln173_30 = sext i22 %add_ln173_30

]]></Node>
<StgValue><ssdm name="sext_ln173_30"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:228 %diff_sum = add i32 %diff_sum2, i32 %sext_ln173_30

]]></Node>
<StgValue><ssdm name="diff_sum"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:231 %empty_236 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="423" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
for.inc26.loopexit:0 %br_ln0 = br void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc26:0 %diff_sum3 = phi i32 0, void %StdDev.split, i32 %diff_sum, void %for.inc26.loopexit

]]></Node>
<StgValue><ssdm name="diff_sum3"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
for.inc26:1 %conv = sitodp i32 %diff_sum3

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc26:8 %icmp_ln160 = icmp_eq  i32 %k, i32 %rows_read

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="427" st_id="13" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
for.inc26:1 %conv = sitodp i32 %diff_sum3

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="428" st_id="14" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
for.inc26:1 %conv = sitodp i32 %diff_sum3

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="429" st_id="15" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
for.inc26:1 %conv = sitodp i32 %diff_sum3

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="430" st_id="16" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="431" st_id="17" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="432" st_id="18" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="433" st_id="19" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="434" st_id="20" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="435" st_id="21" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="436" st_id="22" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="437" st_id="23" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="438" st_id="24" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="439" st_id="25" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="440" st_id="26" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="441" st_id="27" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="442" st_id="28" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="443" st_id="29" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="444" st_id="30" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="445" st_id="31" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="446" st_id="32" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="447" st_id="33" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="448" st_id="34" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="449" st_id="35" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="450" st_id="36" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="451" st_id="37" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:2 %div = ddiv i64 %conv, i64 %temp1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="452" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:3 %temp = dadd i64 %div, i64 1e-05

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="453" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:3 %temp = dadd i64 %div, i64 1e-05

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="454" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:3 %temp = dadd i64 %div, i64 1e-05

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="455" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:3 %temp = dadd i64 %div, i64 1e-05

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="456" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:3 %temp = dadd i64 %div, i64 1e-05

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="457" st_id="43" stage="21" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="458" st_id="44" stage="20" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="459" st_id="45" stage="19" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="460" st_id="46" stage="18" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="461" st_id="47" stage="17" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="462" st_id="48" stage="16" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="463" st_id="49" stage="15" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="464" st_id="50" stage="14" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="465" st_id="51" stage="13" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="466" st_id="52" stage="12" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="467" st_id="53" stage="11" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="468" st_id="54" stage="10" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="469" st_id="55" stage="9" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="470" st_id="56" stage="8" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="471" st_id="57" stage="7" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="472" st_id="58" stage="6" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="473" st_id="59" stage="5" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="474" st_id="60" stage="4" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="475" st_id="61" stage="3" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="476" st_id="62" stage="2" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="477" st_id="63" stage="1" lat="21">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26:4 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="478" st_id="64" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="64">
<![CDATA[
for.inc26:5 %conv1 = fptrunc i64 %tmp

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="479" st_id="65" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="64">
<![CDATA[
for.inc26:5 %conv1 = fptrunc i64 %tmp

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="480" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
for.inc26:6 %l_val_V_33 = bitcast i32 %conv1

]]></Node>
<StgValue><ssdm name="l_val_V_33"/></StgValue>
</operation>

<operation id="481" st_id="65" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc26:7 %write_ln178 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %stddev8, i32 %l_val_V_33

]]></Node>
<StgValue><ssdm name="write_ln178"/></StgValue>
</operation>

<operation id="482" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc26:9 %br_ln160 = br i1 %icmp_ln160, void %StdDev.split, void %for.cond.cleanup.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="483" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup.loopexit.loopexit:0 %br_ln0 = br void %for.cond.cleanup.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="484" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp><and_exp><literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0">
<![CDATA[
for.cond.cleanup.loopexit:0 %ret_ln180 = ret

]]></Node>
<StgValue><ssdm name="ret_ln180"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
