// Seed: 1003776503
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri id_4 = 1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    output supply1 id_2,
    output wor id_3,
    input tri0 id_4,
    inout tri0 id_5,
    input wand id_6,
    input uwire id_7,
    input wor id_8,
    input tri id_9,
    output wor id_10,
    input supply0 id_11,
    output tri id_12
);
  if (id_9) begin : LABEL_0
    tri id_14 = id_9;
    for (id_15 = 1; id_7 == 1; id_10 = id_11 == 1) begin : LABEL_0
      wire id_16;
    end
  end
  xor primCall (id_2, id_0, id_5, id_11, id_8, id_16, id_14, id_6, id_7, id_9, id_4);
  assign id_2 = 1 ^ 'b0 ~^ id_9;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
