// Seed: 1240353606
`define pp_3 0
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2
);
  type_5(
      1'h0, ~id_0
  );
  assign id_0 = 1;
endmodule : id_3
