

================================================================
== Vitis HLS Report for 'decode_can_message_Pipeline_VITIS_LOOP_84_1'
================================================================
* Date:           Tue Dec 17 11:28:02 2024

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        CAN_decoder
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.283 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%hash_index = alloca i32 1" [can_message_decoder.cpp:76]   --->   Operation 5 'alloca' 'hash_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %empty"   --->   Operation 6 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln84_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln84"   --->   Operation 7 'read' 'zext_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln84_cast = zext i9 %zext_ln84_read"   --->   Operation 8 'zext' 'zext_ln84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i29 %hash_table_message_id, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln76 = store i10 %zext_ln84_cast, i10 %hash_index" [can_message_decoder.cpp:76]   --->   Operation 10 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%hash_index_1 = load i10 %hash_index" [can_message_decoder.cpp:76]   --->   Operation 12 'load' 'hash_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i10 %hash_index_1" [can_message_decoder.cpp:76]   --->   Operation 13 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i10 %hash_index_1" [can_message_decoder.cpp:76]   --->   Operation 14 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hash_table_message_id_addr = getelementptr i29 %hash_table_message_id, i64 0, i64 %zext_ln76" [can_message_decoder.cpp:84]   --->   Operation 15 'getelementptr' 'hash_table_message_id_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%hash_table_message_id_load = load i9 %hash_table_message_id_addr" [can_message_decoder.cpp:84]   --->   Operation 16 'load' 'hash_table_message_id_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %hash_index_1, i6 0" [can_message_decoder.cpp:164]   --->   Operation 17 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hash_index_1, i2 0" [can_message_decoder.cpp:164]   --->   Operation 18 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i12 %tmp_2" [can_message_decoder.cpp:84]   --->   Operation 19 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.07ns)   --->   "%add_ln84 = add i16 %tmp_1, i16 %zext_ln84_1" [can_message_decoder.cpp:84]   --->   Operation 20 'add' 'add_ln84' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%hash_table_message_id_load = load i9 %hash_table_message_id_addr" [can_message_decoder.cpp:84]   --->   Operation 21 'load' 'hash_table_message_id_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 512> <RAM>
ST_2 : Operation 22 [1/1] (2.46ns)   --->   "%icmp_ln84 = icmp_ne  i29 %hash_table_message_id_load, i29 %tmp" [can_message_decoder.cpp:84]   --->   Operation 22 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln84)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %hash_index_1, i32 9" [can_message_decoder.cpp:84]   --->   Operation 23 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln84)   --->   "%xor_ln84 = xor i1 %tmp_3, i1 1" [can_message_decoder.cpp:84]   --->   Operation 24 'xor' 'xor_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln84 = and i1 %icmp_ln84, i1 %xor_ln84" [can_message_decoder.cpp:84]   --->   Operation 25 'and' 'and_ln84' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %and_ln84, void %while.end.exitStub, void %while.body" [can_message_decoder.cpp:84]   --->   Operation 26 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [can_message_decoder.cpp:88]   --->   Operation 27 'specpipeline' 'specpipeline_ln88' <Predicate = (and_ln84)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [can_message_decoder.cpp:84]   --->   Operation 28 'specloopname' 'specloopname_ln84' <Predicate = (and_ln84)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln88 = add i10 %hash_index_1, i10 1" [can_message_decoder.cpp:88]   --->   Operation 29 'add' 'add_ln88' <Predicate = (and_ln84)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln76 = store i10 %add_ln88, i10 %hash_index" [can_message_decoder.cpp:76]   --->   Operation 30 'store' 'store_ln76' <Predicate = (and_ln84)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln84 = br void %while.cond" [can_message_decoder.cpp:84]   --->   Operation 31 'br' 'br_ln84' <Predicate = (and_ln84)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %hash_index_1_out, i9 %trunc_ln76" [can_message_decoder.cpp:76]   --->   Operation 32 'write' 'write_ln76' <Predicate = (!and_ln84)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mul_ln164_out, i16 %add_ln84" [can_message_decoder.cpp:84]   --->   Operation 33 'write' 'write_ln84' <Predicate = (!and_ln84)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln84_out, i1 %icmp_ln84" [can_message_decoder.cpp:84]   --->   Operation 34 'write' 'write_ln84' <Predicate = (!and_ln84)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (!and_ln84)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 0.500ns.

 <State 1>: 4.842ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln76', can_message_decoder.cpp:76) of variable 'zext_ln84_cast' on local variable 'hash_index', can_message_decoder.cpp:76 [12]  (1.588 ns)
	'load' operation 10 bit ('hash_index', can_message_decoder.cpp:76) on local variable 'hash_index', can_message_decoder.cpp:76 [15]  (0.000 ns)
	'getelementptr' operation 9 bit ('hash_table_message_id_addr', can_message_decoder.cpp:84) [22]  (0.000 ns)
	'load' operation 29 bit ('hash_table_message_id_load', can_message_decoder.cpp:84) on array 'hash_table_message_id' [23]  (3.254 ns)

 <State 2>: 8.283ns
The critical path consists of the following:
	'load' operation 29 bit ('hash_table_message_id_load', can_message_decoder.cpp:84) on array 'hash_table_message_id' [23]  (3.254 ns)
	'icmp' operation 1 bit ('icmp_ln84', can_message_decoder.cpp:84) [24]  (2.463 ns)
	'and' operation 1 bit ('and_ln84', can_message_decoder.cpp:84) [27]  (0.978 ns)
	'store' operation 0 bit ('store_ln76', can_message_decoder.cpp:76) of variable 'add_ln88', can_message_decoder.cpp:88 on local variable 'hash_index', can_message_decoder.cpp:76 [33]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
