Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Oct  9 16:53:22 2023


Cell Usage:
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    5 uses
GTP_DFF                      76 uses
GTP_DFF_C                  2565 uses
GTP_DFF_CE                 1525 uses
GTP_DFF_P                   102 uses
GTP_DFF_PE                   46 uses
GTP_DFF_R                    49 uses
GTP_DFF_S                     5 uses
GTP_DLATCH_C                428 uses
GTP_DLL                       1 use
GTP_DRM18K                   32 uses
GTP_GRS                       1 use
GTP_INV                      21 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     44 uses
GTP_LUT2                    464 uses
GTP_LUT3                    761 uses
GTP_LUT4                   1114 uses
GTP_LUT5                   1783 uses
GTP_LUT5CARRY              1005 uses
GTP_LUT5M                   513 uses
GTP_MUX2LUT6                136 uses
GTP_MUX2LUT7                 42 uses
GTP_MUX2LUT8                 17 uses
GTP_OSERDES                  53 uses
GTP_PLL_E3                    2 uses
GTP_RAM16X1DP                72 uses
GTP_ROM32X1                   4 uses

I/O ports: 86
GTP_INBUF                  24 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  7 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 5760 of 22560 (25.53%)
	LUTs as dram: 72 of 7568 (0.95%)
	LUTs as logic: 5688
Total Registers: 4368 of 33840 (12.91%)
Total Latches: 428

DRM18K:
Total DRM18K = 32.0 of 60 (53.33%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 89 of 226 (39.38%)


Overview of Control Sets:

Number of unique control sets : 172

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 0                 5
  [2, 4)      | 25       | 0                 25
  [4, 6)      | 21       | 1                 20
  [6, 8)      | 12       | 1                 11
  [8, 10)     | 18       | 0                 18
  [10, 12)    | 10       | 0                 10
  [12, 14)    | 10       | 0                 10
  [14, 16)    | 19       | 0                 19
  [16, Inf)   | 52       | 3                 49
--------------------------------------------------------------
  The maximum fanout: 1238
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 76
  NO              NO                YES                2667
  NO              YES               NO                 54
  YES             NO                NO                 0
  YES             NO                YES                1571
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             428
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_dual_ov5640_hdmi_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                   | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_dual_ov5640_hdmi                               | 5760     | 4368     | 72                  | 0       | 32      | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 89     | 1           | 0           | 2            | 0        | 1005          | 136          | 42           | 17           | 0       | 0        | 2       | 0        | 0          | 0             | 1         | 0        | 2        
| + u_ddr3_ctrl_top                                  | 4516     | 3897     | 72                  | 0       | 32      | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 1           | 0           | 2            | 0        | 835           | 24           | 1            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_aq_axi_master                                | 113      | 86       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_fifo_ctrl_top                           | 487      | 506      | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 206           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ctrl_fifo_1                                | 227      | 255      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 97            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_rd_fifo                                  | 111      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_rd_fifo                      | 111      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                       | 111      | 110      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                          | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_wr_fifo                                  | 112      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_wr_fifo                      | 112      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                       | 112      | 110      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                          | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ctrl_fifo_2                                | 225      | 238      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 97            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_rd_fifo                                  | 111      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_rd_fifo                      | 111      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                       | 111      | 110      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                          | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_wr_fifo                                  | 112      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_wr_fifo                      | 112      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                       | 112      | 110      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                          | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_ip                                      | 3474     | 3198     | 72                  | 0       | 0       | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 1           | 0           | 2            | 0        | 488           | 24           | 1            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                             | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                 | 2105     | 1816     | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 0           | 0           | 0            | 0        | 377           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                           | 787      | 545      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                | 30       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                              | 136      | 92       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                         | 13       | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                             | 44       | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                    | 338      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                    | 225      | 307      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                 | 225      | 385      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                     | 11       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_gate_update_ctrl                    | 41       | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[0].ddrphy_drift_ctrl     | 21       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[1].ddrphy_drift_ctrl     | 19       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                | 96       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                          | 75       | 58       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                 | 45       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                           | 864      | 698      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 5        | 0             | 0         | 0         | 0        | 48     | 0           | 0           | 0            | 0        | 211           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice       | 460      | 294      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 105           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 171      | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 75       | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 96       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 57       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 168      | 84       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 9        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice       | 395      | 271      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 106           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 121      | 67       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 31       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 90       | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 55       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 159      | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                       | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                     | 3        | 130      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                       | 6        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                             | 1368     | 1380     | 72                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 111           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                           | 0        | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                               | 12       | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                               | 153      | 131      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                              | 100      | 67       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                       | 17       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                              | 53       | 64       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                               | 820      | 584      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 71            | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                       | 537      | 388      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing       | 8        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                    | 10       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                            | 24       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                        | 27       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                       | 15       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                        | 19       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                         | 10       | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                             | 233      | 148      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 67            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                             | 50       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                   | 74       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                | 149      | 276      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                           | 70       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                          | 24       | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                             | 160      | 254      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                   | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 2        | 0        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr         | 24       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                             | 0        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                           | 132      | 232      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll                           | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_rw_ctrl                                 | 440      | 104      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_top                                       | 448      | 217      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 120           | 17           | 3            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_hdmi_disply                                  | 89       | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 17           | 3            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb2dvi_0                                    | 287      | 155      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_b                                    | 79       | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_g                                    | 79       | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_r                                    | 77       | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + reset_syn                                    | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_b                                 | 16       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_clk                               | 9        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_g                                 | 12       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_r                                 | 15       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_driver                                 | 72       | 46       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov5640_dri_1                                   | 387      | 127      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 46           | 19           | 9            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cmos_capture_data                            | 35       | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_cfg                                      | 260      | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 43           | 19           | 9            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_dri                                      | 92       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov5640_dri_2                                   | 393      | 127      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 49           | 19           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cmos_capture_data                            | 35       | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_cfg                                      | 266      | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 46           | 19           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_dri                                      | 92       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                                        | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                               
******************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                      
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           7  {sys_clk}                                           
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3746           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT}  
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT} 
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT} 
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKOUT}   
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      79           0  {u_pll_clk/u_pll_e3/CLKOUT2}                        
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      60           0  {u_pll_clk/u_pll_e3/CLKOUT1}                        
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)     304           0  {u_pll_clk/u_pll_e3/CLKOUT0}                        
 cam_pclk_1                                     20.0000      {0.0000 10.0000}    Declared                110           0  {cam_pclk_1}                                        
 cam_pclk_2                                     20.0000      {0.0000 10.0000}    Declared                110           0  {cam_pclk_2}                                        
==============================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 cam_pclk_1                 50.0000 MHz    221.4839 MHz        20.0000         4.5150         15.485
 cam_pclk_2                 50.0000 MHz    221.4839 MHz        20.0000         4.5150         15.485
 ui_clk                    100.0000 MHz    118.1056 MHz        10.0000         8.4670          1.533
 ioclk1                    400.0000 MHz    708.2153 MHz         2.5000         1.4120          1.088
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            50.0000 MHz    201.2882 MHz        20.0000         4.9680         15.032
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                           375.0938 MHz    578.7037 MHz         2.6660         1.7280          0.938
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            75.0019 MHz    151.8603 MHz        13.3330         6.5850          6.748
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                  15.485       0.000              0            236
 ui_clk                 cam_pclk_1                   5.893       0.000              0             11
 cam_pclk_2             cam_pclk_2                  15.485       0.000              0            236
 ui_clk                 cam_pclk_2                   5.893       0.000              0             11
 ui_clk                 ui_clk                       1.533       0.000              0           5934
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       5.076       0.000              0             29
 cam_pclk_1             ui_clk                      11.614       0.000              0             15
 cam_pclk_2             ui_clk                      11.614       0.000              0             15
 ioclk1                 ioclk1                       1.088       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    15.032       0.000              0            115
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.915       0.000              0             35
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.938       0.000              0             60
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.617       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.748       0.000              0            543
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -1.675     -36.850             22             22
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   0.740       0.000              0            236
 ui_clk                 cam_pclk_1                   3.988       0.000              0             11
 cam_pclk_2             cam_pclk_2                   0.740       0.000              0            236
 ui_clk                 cam_pclk_2                   3.988       0.000              0             11
 ui_clk                 ui_clk                       0.342       0.000              0           5934
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -3.708    -106.968             29             29
 cam_pclk_1             ui_clk                      -2.908     -43.233             15             15
 cam_pclk_2             ui_clk                      -2.908     -43.233             15             15
 ioclk1                 ioclk1                       1.193       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.740       0.000              0            115
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.288       0.000              0             35
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.872       0.000              0             60
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.193       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            543
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.689       0.000              0             22
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                  17.342       0.000              0             59
 ui_clk                 cam_pclk_1                   3.940       0.000              0             33
 cam_pclk_2             cam_pclk_2                  17.342       0.000              0             59
 ui_clk                 cam_pclk_2                   3.940       0.000              0             33
 ui_clk                 ui_clk                       6.406       0.000              0           1968
 cam_pclk_1             ui_clk                      10.336       0.000              0             67
 cam_pclk_2             ui_clk                      10.336       0.000              0             67
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       9.088       0.000              0           1434
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    16.805       0.000              0             65
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -3.637    -596.798            166            166
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.405       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   2.208       0.000              0             59
 ui_clk                 cam_pclk_1                   5.663       0.000              0             33
 cam_pclk_2             cam_pclk_2                   2.208       0.000              0             59
 ui_clk                 cam_pclk_2                   5.663       0.000              0             33
 ui_clk                 ui_clk                       0.847       0.000              0           1968
 cam_pclk_1             ui_clk                      -1.440     -94.168             67             67
 cam_pclk_2             ui_clk                      -1.440     -94.168             67             67
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -1.795    -163.473           1434           1434
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     1.250       0.000              0             65
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.148       0.000              0            166
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.487       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1                                          9.102       0.000              0            110
 cam_pclk_2                                          9.102       0.000              0            110
 ui_clk                                              3.100       0.000              0           3746
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.380       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.380       0.000              0             79
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        -0.184      -1.472              8             60
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.768       0.000              0            304
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[10]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.385         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [10]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_4/I0 (GTP_LUT5)
                                   td                    0.299       5.684 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.289         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [6]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_8/I4 (GTP_LUT5)
                                   td                    0.185       6.474 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_8/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.027         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[3]_1/I3 (GTP_LUT4)
                                   td                    0.185       7.212 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[3]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.676         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N50965
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.909 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.909         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.939 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.939         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [4]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.969 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.969         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.999 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.999         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [8]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.029 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.029         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.265 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.729         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174/I4 (GTP_LUT5)
                                   td                    0.185       8.914 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.914         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.914         Logic Levels: 6  
                                                                                   Logic: 1.772ns(39.387%), Route: 2.727ns(60.613%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   8.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=21)       0.853       5.597         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.289       5.886 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.886         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4831
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.916 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.916         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4832
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.946 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.946         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4833
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.976 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.976         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4834
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.006 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.006         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4835
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.036 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.036         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4836
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.066 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.066         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4837
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.096 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.096         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4838
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.126 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.126         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4839
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.156 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.156         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4840
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.186 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.186         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4841
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.216 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.216         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4842
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.452 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_13/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.093         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [12]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_12/I3 (GTP_LUT5)
                                   td                    0.258       7.351 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.351         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wgnext [12]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/D (GTP_DFF_C)

 Data arrival time                                                   7.351         Logic Levels: 5  
                                                                                   Logic: 1.442ns(49.114%), Route: 1.494ns(50.886%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=21)       0.853       5.597         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.289       5.886 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.886         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4831
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.916 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.916         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4832
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.946 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.946         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4833
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.976 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.976         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4834
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.006 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.006         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4835
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.036 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.036         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4836
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.066 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.066         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4837
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.096 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.096         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4838
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.126 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.126         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4839
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.156 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.156         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4840
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.186 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.186         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4841
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.422 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.063         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_11/I4 (GTP_LUT5)
                                   td                    0.258       7.321 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.321         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wgnext [11]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/D (GTP_DFF_C)

 Data arrival time                                                   7.321         Logic Levels: 4  
                                                                                   Logic: 1.412ns(48.589%), Route: 1.494ns(51.411%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      18.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  18.506         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  18.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      18.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  18.506         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  18.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      18.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  18.506         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  18.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  28.500         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  28.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  28.500         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  28.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  28.500         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  28.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[10]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.385         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [10]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_4/I4 (GTP_LUT5)
                                   td                    0.299       5.684 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.289         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [6]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_8/I4 (GTP_LUT5)
                                   td                    0.185       6.474 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_8/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.027         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[3]_1/I3 (GTP_LUT4)
                                   td                    0.185       7.212 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[3]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.676         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N50961
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.909 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.909         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.939 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.939         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [4]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.969 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.969         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.999 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.999         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [8]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.029 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.029         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.265 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.729         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174/I1 (GTP_LUT5)
                                   td                    0.185       8.914 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.914         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.914         Logic Levels: 6  
                                                                                   Logic: 1.772ns(39.387%), Route: 2.727ns(60.613%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   8.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=21)       0.853       5.597         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.289       5.886 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.886         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4885
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.916 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.916         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4886
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.946 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.946         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4887
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.976 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.976         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4888
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.006 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.006         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4889
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.036 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.036         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4890
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.066 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.066         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4891
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.096 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.096         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4892
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.126 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.126         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4893
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.156 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.156         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4894
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.186 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.186         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4895
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.216 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.216         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4896
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.452 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_13/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.093         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [12]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_12/I2 (GTP_LUT5)
                                   td                    0.258       7.351 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.351         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wgnext [12]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/D (GTP_DFF_C)

 Data arrival time                                                   7.351         Logic Levels: 5  
                                                                                   Logic: 1.442ns(49.114%), Route: 1.494ns(50.886%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=21)       0.853       5.597         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.289       5.886 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.886         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4885
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.916 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.916         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4886
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.946 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.946         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4887
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.976 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.976         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4888
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.006 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.006         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4889
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.036 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.036         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4890
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.066 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.066         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4891
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.096 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.096         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4892
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.126 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.126         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4893
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.156 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.156         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4894
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.186 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.186         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4895
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.422 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.063         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_11/I3 (GTP_LUT5)
                                   td                    0.258       7.321 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.321         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wgnext [11]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/D (GTP_DFF_C)

 Data arrival time                                                   7.321         Logic Levels: 4  
                                                                                   Logic: 1.412ns(48.589%), Route: 1.494ns(51.411%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      18.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  18.506         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  18.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      18.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  18.506         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  18.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      18.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  18.506         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  18.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  28.500         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  28.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  28.500         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  28.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  28.500         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  28.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.876         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.274       9.150 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       9.703         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185       9.888 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.352         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N16691
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      10.537 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.178         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.363 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.108         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/I0 (GTP_LUT2)
                                   td                    0.185      12.293 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.051         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.236 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      14.007         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11796
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.192 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      14.656         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11825
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      14.889 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.889         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.919 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.919         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.949 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.949         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.979 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.979         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [4]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.215 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.679         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11835
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/I2 (GTP_LUT3)
                                   td                    0.185      15.864 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      15.864         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)

 Data arrival time                                                  15.864         Logic Levels: 10 
                                                                                   Logic: 2.457ns(30.144%), Route: 5.694ns(69.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Setup time                                              0.034      17.397                          

 Data required time                                                 17.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.397                          
 Data arrival time                                                  15.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.876         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.274       9.150 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       9.703         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185       9.888 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.352         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N16691
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      10.537 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.178         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.363 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.108         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/I0 (GTP_LUT2)
                                   td                    0.185      12.293 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.051         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.236 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      14.007         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11796
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.192 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      14.656         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11825
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      14.889 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.889         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.919 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.919         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.949 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.949         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.185 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.649         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11834
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[4]/I2 (GTP_LUT3)
                                   td                    0.185      15.834 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      15.834         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [4]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/D (GTP_DFF_CE)

 Data arrival time                                                  15.834         Logic Levels: 9  
                                                                                   Logic: 2.427ns(29.885%), Route: 5.694ns(70.115%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Setup time                                              0.034      17.397                          

 Data required time                                                 17.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.397                          
 Data arrival time                                                  15.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.876         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.274       9.150 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       9.703         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185       9.888 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.352         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N16691
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      10.537 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.178         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.363 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.108         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/I0 (GTP_LUT2)
                                   td                    0.185      12.293 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.051         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.236 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      14.007         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11796
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.192 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      14.656         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11825
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      14.889 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.889         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.919 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.919         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.155 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.619         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11833
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[3]/I2 (GTP_LUT3)
                                   td                    0.185      15.804 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[3]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      15.804         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [3]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/D (GTP_DFF_CE)

 Data arrival time                                                  15.804         Logic Levels: 9  
                                                                                   Logic: 2.397ns(29.626%), Route: 5.694ns(70.374%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Setup time                                              0.034      17.397                          

 Data required time                                                 17.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.397                          
 Data arrival time                                                  15.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.036 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.589         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.589         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.200       7.913                          

 Hold time                                               0.334       8.247                          

 Data required time                                                  8.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.247                          
 Data arrival time                                                   8.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.036 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.589         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.589         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.200       7.913                          

 Hold time                                               0.334       8.247                          

 Data required time                                                  8.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.247                          
 Data arrival time                                                   8.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.036 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.589         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.589         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.200       7.913                          

 Hold time                                               0.334       8.247                          

 Data required time                                                  8.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.247                          
 Data arrival time                                                   8.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      30.281         pixel_clk        
                                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329      30.610 r       u_hdmi_top/u_video_driver/cnt_v[0]/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.758      31.368         u_hdmi_top/u_video_driver/cnt_v [0]
                                                                                   u_hdmi_top/u_video_driver/N6_mux2/I0 (GTP_LUT3)
                                   td                    0.231      31.599 f       u_hdmi_top/u_video_driver/N6_mux2/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      32.063         u_hdmi_top/u_video_driver/_N1648
                                                                                   u_hdmi_top/u_video_driver/N7_1/I3 (GTP_LUT4)
                                   td                    0.258      32.321 f       u_hdmi_top/u_video_driver/N7_1/Z (GTP_LUT4)
                                   net (fanout=2)        0.000      32.321         video_vs         
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/D (GTP_DFF_C)

 Data arrival time                                                  32.321         Logic Levels: 2  
                                                                                   Logic: 0.818ns(40.098%), Route: 1.222ns(59.902%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      32.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      33.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      33.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      33.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      34.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      34.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      37.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      37.713                          
 clock uncertainty                                      -0.350      37.363                          

 Setup time                                              0.034      37.397                          

 Data required time                                                 37.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.397                          
 Data arrival time                                                  32.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      30.281         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      30.610 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      31.074         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  31.074         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      32.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      33.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      33.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      33.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      34.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      34.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      37.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      37.713                          
 clock uncertainty                                      -0.350      37.363                          

 Setup time                                              0.034      37.397                          

 Data required time                                                 37.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.397                          
 Data arrival time                                                  31.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      30.281         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      30.610 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      31.074         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  31.074         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      32.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      33.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      33.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      33.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      34.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      34.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      37.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      37.713                          
 clock uncertainty                                      -0.350      37.363                          

 Setup time                                              0.034      37.397                          

 Data required time                                                 37.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.397                          
 Data arrival time                                                  31.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.938 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.402         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.402         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Hold time                                               0.047       8.110                          

 Data required time                                                  8.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.110                          
 Data arrival time                                                   4.402                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.938 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.402         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.402         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Hold time                                               0.047       8.110                          

 Data required time                                                  8.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.110                          
 Data arrival time                                                   4.402                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.938 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.402         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.402         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Hold time                                               0.047       8.110                          

 Data required time                                                  8.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.110                          
 Data arrival time                                                   4.402                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=21)       0.853       5.597         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
                                                                                   u_ov5640_dri_1/u_cmos_capture_data/N2/I1 (GTP_LUT2)
                                   td                    0.186       5.783 r       u_ov5640_dri_1/u_cmos_capture_data/N2/Z (GTP_LUT2)
                                   net (fanout=2)        0.000       5.783         cmos_frame_vsync_1
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/D (GTP_DFF_C)

 Data arrival time                                                   5.783         Logic Levels: 1  
                                                                                   Logic: 0.515ns(37.646%), Route: 0.853ns(62.354%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Setup time                                              0.034      17.397                          

 Data required time                                                 17.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.397                          
 Data arrival time                                                   5.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Setup time                                              0.034      17.397                          

 Data required time                                                 17.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.397                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Setup time                                              0.034      17.397                          

 Data required time                                                 17.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.397                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Hold time                                               0.047       8.110                          

 Data required time                                                  8.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.110                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.908                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Hold time                                               0.047       8.110                          

 Data required time                                                  8.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.110                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.908                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Hold time                                               0.047       8.110                          

 Data required time                                                  8.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.110                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.908                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=21)       0.853       5.597         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
                                                                                   u_ov5640_dri_2/u_cmos_capture_data/N2/I1 (GTP_LUT2)
                                   td                    0.186       5.783 r       u_ov5640_dri_2/u_cmos_capture_data/N2/Z (GTP_LUT2)
                                   net (fanout=2)        0.000       5.783         cmos_frame_vsync_2
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/D (GTP_DFF_C)

 Data arrival time                                                   5.783         Logic Levels: 1  
                                                                                   Logic: 0.515ns(37.646%), Route: 0.853ns(62.354%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Setup time                                              0.034      17.397                          

 Data required time                                                 17.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.397                          
 Data arrival time                                                   5.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Setup time                                              0.034      17.397                          

 Data required time                                                 17.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.397                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Setup time                                              0.034      17.397                          

 Data required time                                                 17.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.397                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Hold time                                               0.047       8.110                          

 Data required time                                                  8.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.110                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.908                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Hold time                                               0.047       8.110                          

 Data required time                                                  8.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.110                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.908                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Hold time                                               0.047       8.110                          

 Data required time                                                  8.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.110                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.908                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.714
  Launch Clock Delay      :  5.714
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.873 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.714         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.908         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.908         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.893 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       5.534         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.534 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.368         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.462 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.067         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.373 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.214         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.214                          
 clock uncertainty                                      -0.150       8.064                          

 Setup time                                             -0.068       7.996                          

 Data required time                                                  7.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.996                          
 Data arrival time                                                   6.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.714
  Launch Clock Delay      :  5.714
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.873 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.714         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.908         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.908         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.893 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       5.534         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.534 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.368         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.462 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.067         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.373 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.214         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.214                          
 clock uncertainty                                      -0.150       8.064                          

 Setup time                                             -0.068       7.996                          

 Data required time                                                  7.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.996                          
 Data arrival time                                                   6.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.714
  Launch Clock Delay      :  5.714
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.873 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.714         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.908         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.908         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.893 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       5.534         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.534 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.368         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.462 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.067         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.373 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.214         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.214                          
 clock uncertainty                                      -0.150       8.064                          

 Setup time                                             -0.068       7.996                          

 Data required time                                                  7.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.996                          
 Data arrival time                                                   6.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.714
  Launch Clock Delay      :  5.714
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.873 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.714         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.908         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.908         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.873 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.714         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.714                          
 clock uncertainty                                       0.000       5.714                          

 Hold time                                               0.001       5.715                          

 Data required time                                                  5.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.715                          
 Data arrival time                                                   6.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.714
  Launch Clock Delay      :  5.714
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.873 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.714         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.908         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.908         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.873 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.714         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.714                          
 clock uncertainty                                       0.000       5.714                          

 Hold time                                               0.001       5.715                          

 Data required time                                                  5.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.715                          
 Data arrival time                                                   6.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.714
  Launch Clock Delay      :  5.714
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.873 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.714         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.178 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.908         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.908         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.873 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.714         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.714                          
 clock uncertainty                                       0.000       5.714                          

 Hold time                                               0.001       5.715                          

 Data required time                                                  5.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.715                          
 Data arrival time                                                   6.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       6.112         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       6.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.894         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50731
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       7.079 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.632         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50734
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.817 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       8.664         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.836 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       9.506         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.506         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                      -0.150      25.080                          

 Setup time                                             -0.542      24.538                          

 Data required time                                                 24.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.538                          
 Data arrival time                                                   9.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       6.112         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       6.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.894         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50731
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       7.079 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.632         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50734
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.817 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       8.664         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.836 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       9.506         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.506         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                      -0.150      25.080                          

 Setup time                                             -0.542      24.538                          

 Data required time                                                 24.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.538                          
 Data arrival time                                                   9.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       6.112         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       6.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.894         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50731
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       7.079 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.632         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50734
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.817 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       8.664         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.836 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       9.506         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.506         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                      -0.150      25.080                          

 Setup time                                             -0.542      24.538                          

 Data required time                                                 24.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.538                          
 Data arrival time                                                   9.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.553 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.017         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.017         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.230                          
 clock uncertainty                                       0.000       5.230                          

 Hold time                                               0.047       5.277                          

 Data required time                                                  5.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.277                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       5.553 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.017         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.017         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.230                          
 clock uncertainty                                       0.000       5.230                          

 Hold time                                               0.047       5.277                          

 Data required time                                                  5.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.277                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.553 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.017         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.017         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.230                          
 clock uncertainty                                       0.000       5.230                          

 Hold time                                               0.047       5.277                          

 Data required time                                                  5.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.277                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713      18.755         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      18.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      19.665         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6735_inv/I0 (GTP_LUT5)
                                   td                    0.185      19.850 r       _N6735_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      20.580         _N6735           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.813 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.813         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5086
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.843         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5087
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.873         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5088
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.903 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.903         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5089
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.933 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.933         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5090
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.963 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.963         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5091
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.199 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.199         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [7]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)

 Data arrival time                                                  21.199         Logic Levels: 4  
                                                                                   Logic: 1.350ns(38.726%), Route: 2.136ns(61.274%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                      -0.150      25.080                          

 Setup time                                              0.034      25.114                          

 Data required time                                                 25.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.114                          
 Data arrival time                                                  21.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713      18.755         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      18.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      19.665         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6735_inv/I0 (GTP_LUT5)
                                   td                    0.185      19.850 r       _N6735_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      20.580         _N6735           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.813 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.813         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5086
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.843         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5087
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.873         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5088
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.903 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.903         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5089
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.933 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.933         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5090
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.169 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.169         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [6]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/D (GTP_DFF_CE)

 Data arrival time                                                  21.169         Logic Levels: 4  
                                                                                   Logic: 1.320ns(38.194%), Route: 2.136ns(61.806%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                      -0.150      25.080                          

 Setup time                                              0.034      25.114                          

 Data required time                                                 25.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.114                          
 Data arrival time                                                  21.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713      18.755         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      18.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      19.665         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6735_inv/I0 (GTP_LUT5)
                                   td                    0.185      19.850 r       _N6735_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      20.580         _N6735           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.813 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.813         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5086
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.843         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5087
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.873         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5088
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.903 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.903         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5089
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.139 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.139         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/D (GTP_DFF_CE)

 Data arrival time                                                  21.139         Logic Levels: 4  
                                                                                   Logic: 1.290ns(37.653%), Route: 2.136ns(62.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                      -0.150      25.080                          

 Setup time                                              0.034      25.114                          

 Data required time                                                 25.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.114                          
 Data arrival time                                                  21.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.975                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.500         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N9/I0 (GTP_LUT2)
                                   td                    0.215      28.715 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N9/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      28.715         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/wrlvl_error
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/D (GTP_DFF_C)

 Data arrival time                                                  28.715         Logic Levels: 1  
                                                                                   Logic: 0.538ns(53.693%), Route: 0.464ns(46.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                       0.150      25.380                          

 Hold time                                               0.047      25.427                          

 Data required time                                                 25.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.427                          
 Data arrival time                                                  28.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713      28.749         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_60/I2 (GTP_LUT5)
                                   td                    0.215      28.964 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_60/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      28.964         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N21
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/D (GTP_DFF_CE)

 Data arrival time                                                  28.964         Logic Levels: 1  
                                                                                   Logic: 0.538ns(43.006%), Route: 0.713ns(56.994%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                       0.150      25.380                          

 Hold time                                               0.047      25.427                          

 Data required time                                                 25.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.427                          
 Data arrival time                                                  28.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713      28.749         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_67_3/I3 (GTP_LUT5)
                                   td                    0.215      28.964 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_67_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      28.964         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N26
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/D (GTP_DFF_CE)

 Data arrival time                                                  28.964         Logic Levels: 1  
                                                                                   Logic: 0.538ns(43.006%), Route: 0.713ns(56.994%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                       0.150      25.380                          

 Hold time                                               0.047      25.427                          

 Data required time                                                 25.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.427                          
 Data arrival time                                                  28.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.633 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.186         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_b/N29/I0 (GTP_LUT1)
                                   td                    0.172       4.358 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/N29/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.449         u_hdmi_top/u_rgb2dvi_0/serializer_b/N29
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[0] (GTP_OSERDES)

 Data arrival time                                                   5.449         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.057 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.597         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.597                          
 clock uncertainty                                      -0.150       6.447                          

 Setup time                                             -0.060       6.387                          

 Data required time                                                  6.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.387                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.633 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.186         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/I0 (GTP_LUT1)
                                   td                    0.172       4.358 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.449         u_hdmi_top/u_rgb2dvi_0/serializer_b/N28
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[1] (GTP_OSERDES)

 Data arrival time                                                   5.449         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.057 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.597         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.597                          
 clock uncertainty                                      -0.150       6.447                          

 Setup time                                             -0.060       6.387                          

 Data required time                                                  6.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.387                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.633 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.186         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/I0 (GTP_LUT1)
                                   td                    0.172       4.358 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.449         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DI[0] (GTP_OSERDES)

 Data arrival time                                                   5.449         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.057 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.597         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.597                          
 clock uncertainty                                      -0.150       6.447                          

 Setup time                                             -0.060       6.387                          

 Data required time                                                  6.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.387                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.627 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.807         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[0] (GTP_OSERDES)

 Data arrival time                                                   4.807         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.931         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.931                          
 clock uncertainty                                       0.000       3.931                          

 Hold time                                               0.004       3.935                          

 Data required time                                                  3.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.935                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.627 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.807         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[1] (GTP_OSERDES)

 Data arrival time                                                   4.807         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.931         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.931                          
 clock uncertainty                                       0.000       3.931                          

 Hold time                                               0.004       3.935                          

 Data required time                                                  3.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.935                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.627 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.807         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DI[0] (GTP_OSERDES)

 Data arrival time                                                   4.807         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.931         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.931                          
 clock uncertainty                                       0.000       3.931                          

 Hold time                                               0.004       3.935                          

 Data required time                                                  3.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.935                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      30.281         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.604 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913      31.517         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/R (GTP_DFF_R)

 Data arrival time                                                  31.517         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.717 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.630         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.630                          
 clock uncertainty                                      -0.150      32.480                          

 Setup time                                             -0.346      32.134                          

 Data required time                                                 32.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.134                          
 Data arrival time                                                  31.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      30.281         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.604 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913      31.517         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/R (GTP_DFF_R)

 Data arrival time                                                  31.517         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.717 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.630         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.630                          
 clock uncertainty                                      -0.150      32.480                          

 Setup time                                             -0.346      32.134                          

 Data required time                                                 32.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.134                          
 Data arrival time                                                  31.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      30.281         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.604 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913      31.517         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/R (GTP_DFF_R)

 Data arrival time                                                  31.517         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.717 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.630         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.630                          
 clock uncertainty                                      -0.150      32.480                          

 Setup time                                             -0.346      32.134                          

 Data required time                                                 32.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.134                          
 Data arrival time                                                  31.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.938 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.402         u_hdmi_top/u_rgb2dvi_0/red_10bit [8]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_r/N41[4]_1/I0 (GTP_LUT4)
                                   td                    0.292       4.694 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/N41[4]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.694         u_hdmi_top/u_rgb2dvi_0/serializer_r/N41 [4]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/D (GTP_DFF_R)

 Data arrival time                                                   4.694         Logic Levels: 1  
                                                                                   Logic: 0.615ns(56.997%), Route: 0.464ns(43.003%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                               0.047       3.501                          

 Data required time                                                  3.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.501                          
 Data arrival time                                                   4.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.938 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.402         u_hdmi_top/u_rgb2dvi_0/red_10bit [1]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[0]/I0 (GTP_LUT5)
                                   td                    0.305       4.707 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.707         u_hdmi_top/u_rgb2dvi_0/serializer_r/N42 [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.707         Logic Levels: 1  
                                                                                   Logic: 0.628ns(57.509%), Route: 0.464ns(42.491%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                               0.047       3.501                          

 Data required time                                                  3.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.501                          
 Data arrival time                                                   4.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.938 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.402         u_hdmi_top/u_rgb2dvi_0/red_10bit [3]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[1]/I0 (GTP_LUT5)
                                   td                    0.305       4.707 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.707         u_hdmi_top/u_rgb2dvi_0/serializer_r/N42 [1]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/D (GTP_DFF_R)

 Data arrival time                                                   4.707         Logic Levels: 1  
                                                                                   Logic: 0.628ns(57.509%), Route: 0.464ns(42.491%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                               0.047       3.501                          

 Data required time                                                  3.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.501                          
 Data arrival time                                                   4.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.944 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.746         u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       5.054 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.054         u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.co [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.084 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782       5.866         u_hdmi_top/u_rgb2dvi_0/encoder_g/N97
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N101/I1 (GTP_LUT3)
                                   td                    0.217       6.083 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N101/Z (GTP_LUT3)
                                   net (fanout=9)        0.745       6.828         u_hdmi_top/u_rgb2dvi_0/encoder_g/decision3
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj0_1/I4 (GTP_LUT5)
                                   td                    0.185       7.013 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj0_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.566         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N4996
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj1_3/I4 (GTP_LUT5)
                                   td                    0.185       7.751 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj1_3/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.356         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N5000
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_sum3_1_4/I4 (GTP_LUT5)
                                   td                    0.185       8.541 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_sum3_1_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.005         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N48163_1_inv
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_13_5/I2 (GTP_LUT5CARRY)
                                   td                    0.430       9.435 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_13_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.899         u_hdmi_top/u_rgb2dvi_0/encoder_g/nb0 [4]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N220_9[4]/I2 (GTP_LUT4)
                                   td                    0.185      10.084 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N220_9[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      10.084         u_hdmi_top/u_rgb2dvi_0/encoder_g/N220 [4]
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  10.084         Logic Levels: 7  
                                                                                   Logic: 2.054ns(31.751%), Route: 4.415ns(68.249%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      16.948         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.948                          
 clock uncertainty                                      -0.150      16.798                          

 Setup time                                              0.034      16.832                          

 Data required time                                                 16.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.832                          
 Data arrival time                                                  10.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.748                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.944 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.746         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       5.054 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.054         u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.co [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.084 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       5.548         u_hdmi_top/u_rgb2dvi_0/encoder_b/N94
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/I2 (GTP_LUT4)
                                   td                    0.185       5.733 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.286         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N214_1/I1 (GTP_LUT2)
                                   td                    0.185       6.471 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214_1/Z (GTP_LUT2)
                                   net (fanout=10)       0.758       7.229         u_hdmi_top/u_rgb2dvi_0/encoder_b/N201
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7[1]/I3 (GTP_LUT4)
                                   td                    0.185       7.414 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.878         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.111 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.111         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5081
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.347 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.900         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.133 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.133         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [3]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.163 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.163         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.399 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.863         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9[4]/I3 (GTP_LUT4)
                                   td                    0.185      10.048 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      10.048         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220 [4]
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  10.048         Logic Levels: 7  
                                                                                   Logic: 2.375ns(36.919%), Route: 4.058ns(63.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      16.948         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.948                          
 clock uncertainty                                      -0.150      16.798                          

 Setup time                                              0.034      16.832                          

 Data required time                                                 16.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.832                          
 Data arrival time                                                  10.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.944 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.746         u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       5.054 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.054         u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.co [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.084 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       5.548         u_hdmi_top/u_rgb2dvi_0/encoder_r/N94
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/I0 (GTP_LUT4)
                                   td                    0.185       5.733 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.286         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/I1 (GTP_LUT2)
                                   td                    0.185       6.471 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/Z (GTP_LUT2)
                                   net (fanout=10)       0.758       7.229         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7[1]/I0 (GTP_LUT4)
                                   td                    0.185       7.414 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.878         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.111 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.111         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N5828
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.347 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.900         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [2]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.133 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.133         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [3]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.163 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.163         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [4]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.399 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.863         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [4]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9[4]/I3 (GTP_LUT4)
                                   td                    0.185      10.048 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      10.048         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220 [4]
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  10.048         Logic Levels: 7  
                                                                                   Logic: 2.375ns(36.919%), Route: 4.058ns(63.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      16.948         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.948                          
 clock uncertainty                                      -0.150      16.798                          

 Setup time                                              0.034      16.832                          

 Data required time                                                 16.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.832                          
 Data arrival time                                                  10.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.938 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.402         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.402         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.615                          
 clock uncertainty                                       0.000       3.615                          

 Hold time                                               0.047       3.662                          

 Data required time                                                  3.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.662                          
 Data arrival time                                                   4.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.938 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.402         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.402         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.615                          
 clock uncertainty                                       0.000       3.615                          

 Hold time                                               0.047       3.662                          

 Data required time                                                  3.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.662                          
 Data arrival time                                                   4.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.938 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.402         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.402         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.615                          
 clock uncertainty                                       0.000       3.615                          

 Hold time                                               0.047       3.662                          

 Data required time                                                  3.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.662                          
 Data arrival time                                                   4.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      53.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      57.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      58.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      58.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  58.506         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      56.947         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      56.947                          
 clock uncertainty                                      -0.150      56.797                          

 Setup time                                              0.034      56.831                          

 Data required time                                                 56.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.831                          
 Data arrival time                                                  58.506                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      53.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      57.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      58.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      58.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  58.506         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      56.947         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      56.947                          
 clock uncertainty                                      -0.150      56.797                          

 Setup time                                              0.034      56.831                          

 Data required time                                                 56.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.831                          
 Data arrival time                                                  58.506                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      53.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      57.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      58.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      58.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  58.506         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      56.947         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      56.947                          
 clock uncertainty                                      -0.150      56.797                          

 Setup time                                              0.034      56.831                          

 Data required time                                                 56.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.831                          
 Data arrival time                                                  58.506                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      43.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      47.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323      48.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  48.500         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      43.614         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.614                          
 clock uncertainty                                       0.150      43.764                          

 Hold time                                               0.047      43.811                          

 Data required time                                                 43.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.811                          
 Data arrival time                                                  48.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      43.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      47.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323      48.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  48.500         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      43.614         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.614                          
 clock uncertainty                                       0.150      43.764                          

 Hold time                                               0.047      43.811                          

 Data required time                                                 43.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.811                          
 Data arrival time                                                  48.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      43.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      47.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323      48.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  48.500         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      43.614         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.614                          
 clock uncertainty                                       0.150      43.764                          

 Hold time                                               0.047      43.811                          

 Data required time                                                 43.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.811                          
 Data arrival time                                                  48.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.118      24.247                          

 Data required time                                                 24.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.118      24.247                          

 Data required time                                                 24.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.118      24.247                          

 Data required time                                                 24.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      18.683         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      18.855 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      19.883         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_1/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)

 Data arrival time                                                  19.883         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.088%), Route: 1.669ns(76.912%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ov5640_dri_1/u_cmos_capture_data/byte_flag/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  19.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      18.683         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      18.855 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      19.883         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_1/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)

 Data arrival time                                                  19.883         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.088%), Route: 1.669ns(76.912%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ov5640_dri_1/u_cmos_capture_data/byte_flag_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  19.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      18.683         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      18.855 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      19.883         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)

 Data arrival time                                                  19.883         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.088%), Route: 1.669ns(76.912%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  19.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      28.677         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      28.849 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      29.877         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_1/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)

 Data arrival time                                                  29.877         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.874%), Route: 1.669ns(77.126%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ov5640_dri_1/u_cmos_capture_data/byte_flag/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Removal time                                           -0.251      24.214                          

 Data required time                                                 24.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.214                          
 Data arrival time                                                  29.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      28.677         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      28.849 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      29.877         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_1/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)

 Data arrival time                                                  29.877         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.874%), Route: 1.669ns(77.126%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ov5640_dri_1/u_cmos_capture_data/byte_flag_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Removal time                                           -0.251      24.214                          

 Data required time                                                 24.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.214                          
 Data arrival time                                                  29.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      28.677         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      28.849 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      29.877         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)

 Data arrival time                                                  29.877         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.874%), Route: 1.669ns(77.126%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 cam_pclk_1                                              0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_1    
                                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Removal time                                           -0.251      24.214                          

 Data required time                                                 24.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.214                          
 Data arrival time                                                  29.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.118      24.247                          

 Data required time                                                 24.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.118      24.247                          

 Data required time                                                 24.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.118      24.247                          

 Data required time                                                 24.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      18.683         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      18.855 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      19.883         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_2/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)

 Data arrival time                                                  19.883         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.088%), Route: 1.669ns(76.912%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ov5640_dri_2/u_cmos_capture_data/byte_flag/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  19.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      18.683         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      18.855 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      19.883         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_2/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)

 Data arrival time                                                  19.883         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.088%), Route: 1.669ns(76.912%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ov5640_dri_2/u_cmos_capture_data/byte_flag_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  19.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.042 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      18.683         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      18.855 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      19.883         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)

 Data arrival time                                                  19.883         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.088%), Route: 1.669ns(76.912%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  19.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      28.677         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      28.849 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      29.877         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_2/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)

 Data arrival time                                                  29.877         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.874%), Route: 1.669ns(77.126%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ov5640_dri_2/u_cmos_capture_data/byte_flag/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Removal time                                           -0.251      24.214                          

 Data required time                                                 24.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.214                          
 Data arrival time                                                  29.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      28.677         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      28.849 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      29.877         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_2/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)

 Data arrival time                                                  29.877         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.874%), Route: 1.669ns(77.126%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ov5640_dri_2/u_cmos_capture_data/byte_flag_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Removal time                                           -0.251      24.214                          

 Data required time                                                 24.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.214                          
 Data arrival time                                                  29.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      27.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      28.036 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      28.677         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I1 (GTP_LUT3)
                                   td                    0.172      28.849 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=200)      1.028      29.877         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)

 Data arrival time                                                  29.877         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.874%), Route: 1.669ns(77.126%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 cam_pclk_2                                              0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000      20.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk_2    
                                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Removal time                                           -0.251      24.214                          

 Data required time                                                 24.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.214                          
 Data arrival time                                                  29.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.042         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.042 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373      10.415         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                  10.415         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.542      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                  10.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.042         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.042 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373      10.415         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                  10.415         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.542      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                  10.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.042         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.042 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373      10.415         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                  10.415         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.542      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                  10.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.036 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.749         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.749         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.200       7.913                          

 Removal time                                           -0.011       7.902                          

 Data required time                                                  7.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.902                          
 Data arrival time                                                   8.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.036 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.749         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.749         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.200       7.913                          

 Removal time                                           -0.011       7.902                          

 Data required time                                                  7.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.902                          
 Data arrival time                                                   8.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.036 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.749         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.749         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.200       7.913                          

 Removal time                                           -0.011       7.902                          

 Data required time                                                  7.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.902                          
 Data arrival time                                                   8.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.122      17.241                          

 Data required time                                                 17.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.241                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.122      17.241                          

 Data required time                                                 17.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.241                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.122      17.241                          

 Data required time                                                 17.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.241                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Removal time                                           -0.251       7.812                          

 Data required time                                                  7.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.812                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Removal time                                           -0.251       7.812                          

 Data required time                                                  7.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.812                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 cam_pclk_1                                              0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_1       
                                                                                   cam_pclk_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_1_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_1    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Removal time                                           -0.251       7.812                          

 Data required time                                                  7.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.812                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.122      17.241                          

 Data required time                                                 17.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.241                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.122      17.241                          

 Data required time                                                 17.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.241                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.122      17.241                          

 Data required time                                                 17.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.241                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Removal time                                           -0.251       7.812                          

 Data required time                                                  7.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.812                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Removal time                                           -0.251       7.812                          

 Data required time                                                  7.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.812                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 cam_pclk_2                                              0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_pclk_2       
                                                                                   cam_pclk_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_2_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk_2    
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Removal time                                           -0.251       7.812                          

 Data required time                                                  7.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.812                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.559         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.559 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.733         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/C (GTP_DFF_C)

 Data arrival time                                                   7.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.542      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                   7.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.559         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.559 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.733         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/C (GTP_DFF_C)

 Data arrival time                                                   7.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.542      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                   7.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.559         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.559 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.733         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/C (GTP_DFF_C)

 Data arrival time                                                   7.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      12.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      17.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.713                          
 clock uncertainty                                      -0.350      17.363                          

 Recovery time                                          -0.542      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                   7.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/P (GTP_DFF_P)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)

                                   tco                   0.323       5.553 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       6.017         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/P (GTP_DFF_P)

 Data arrival time                                                   6.017         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Removal time                                           -0.251       7.812                          

 Data required time                                                  7.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.812                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.795                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/P (GTP_DFF_P)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)

                                   tco                   0.323       5.553 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       6.017         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/P (GTP_DFF_P)

 Data arrival time                                                   6.017         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Removal time                                           -0.251       7.812                          

 Data required time                                                  7.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.812                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.795                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.713
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/CLK (GTP_DFF_C)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.559         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       5.559 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=2)        0.464       6.023         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)

 Data arrival time                                                   6.023         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.713                          
 clock uncertainty                                       0.350       8.063                          

 Removal time                                           -0.251       7.812                          

 Data required time                                                  7.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.812                          
 Data arrival time                                                   6.023                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.559         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.559 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.733         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                      -0.150      25.080                          

 Recovery time                                          -0.542      24.538                          

 Data required time                                                 24.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.538                          
 Data arrival time                                                   7.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.559         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.559 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.733         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                      -0.150      25.080                          

 Recovery time                                          -0.542      24.538                          

 Data required time                                                 24.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.538                          
 Data arrival time                                                   7.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.559         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.559 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       7.733         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      22.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      23.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.230                          
 clock uncertainty                                      -0.150      25.080                          

 Recovery time                                          -0.542      24.538                          

 Data required time                                                 24.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.538                          
 Data arrival time                                                   7.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.559         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.559 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.229         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   6.229         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.230                          
 clock uncertainty                                       0.000       5.230                          

 Removal time                                           -0.251       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.559         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.559 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.229         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   6.229         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.230                          
 clock uncertainty                                       0.000       5.230                          

 Removal time                                           -0.251       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       5.559 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.559         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.559 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.229         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   6.229         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.230         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.230                          
 clock uncertainty                                       0.000       5.230                          

 Removal time                                           -0.251       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      53.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      57.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329      58.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      58.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/I1 (GTP_LUT2)
                                   td                    0.172      58.678 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/Z (GTP_LUT2)
                                   net (fanout=252)      1.214      59.892         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                  59.892         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.992%), Route: 1.678ns(77.008%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      56.947         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      56.947                          
 clock uncertainty                                      -0.150      56.797                          

 Recovery time                                          -0.542      56.255                          

 Data required time                                                 56.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.255                          
 Data arrival time                                                  59.892                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      53.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      57.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329      58.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      58.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/I1 (GTP_LUT2)
                                   td                    0.172      58.678 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/Z (GTP_LUT2)
                                   net (fanout=252)      1.214      59.892         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  59.892         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.992%), Route: 1.678ns(77.008%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      56.947         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      56.947                          
 clock uncertainty                                      -0.150      56.797                          

 Recovery time                                          -0.542      56.255                          

 Data required time                                                 56.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.255                          
 Data arrival time                                                  59.892                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      52.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      53.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      53.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      54.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      54.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      57.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329      58.042 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      58.506         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/I1 (GTP_LUT2)
                                   td                    0.172      58.678 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/Z (GTP_LUT2)
                                   net (fanout=252)      1.214      59.892         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                  59.892         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.992%), Route: 1.678ns(77.008%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      55.728 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      56.947         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      56.947                          
 clock uncertainty                                      -0.150      56.797                          

 Recovery time                                          -0.542      56.255                          

 Data required time                                                 56.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.255                          
 Data arrival time                                                  59.892                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.584  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.129
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      43.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      47.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      48.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/I1 (GTP_LUT2)
                                   td                    0.172      48.672 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/Z (GTP_LUT2)
                                   net (fanout=252)      1.728      50.400         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  50.400         Logic Levels: 1  
                                                                                   Logic: 0.495ns(18.422%), Route: 2.192ns(81.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.733      44.128         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      44.128                          
 clock uncertainty                                       0.150      44.278                          

 Removal time                                           -0.026      44.252                          

 Data required time                                                 44.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.252                          
 Data arrival time                                                  50.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.584  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.129
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      43.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      47.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      48.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/I1 (GTP_LUT2)
                                   td                    0.172      48.672 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/Z (GTP_LUT2)
                                   net (fanout=252)      1.728      50.400         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  50.400         Logic Levels: 1  
                                                                                   Logic: 0.495ns(18.422%), Route: 2.192ns(81.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.733      44.128         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      44.128                          
 clock uncertainty                                       0.150      44.278                          

 Removal time                                           -0.026      44.252                          

 Data required time                                                 44.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.252                          
 Data arrival time                                                  50.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.584  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.129
  Launch Clock Delay      :  7.713
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      43.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      43.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      43.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      44.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      44.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146      47.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      48.036 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      48.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/I1 (GTP_LUT2)
                                   td                    0.172      48.672 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/Z (GTP_LUT2)
                                   net (fanout=252)      1.728      50.400         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
                                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  50.400         Logic Levels: 1  
                                                                                   Logic: 0.495ns(18.422%), Route: 2.192ns(81.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.395 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.733      44.128         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      44.128                          
 clock uncertainty                                       0.150      44.278                          

 Removal time                                           -0.026      44.252                          

 Data required time                                                 44.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.252                          
 Data arrival time                                                  50.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.938 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.851         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   4.851         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      16.948         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.948                          
 clock uncertainty                                      -0.150      16.798                          

 Recovery time                                          -0.542      16.256                          

 Data required time                                                 16.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.256                          
 Data arrival time                                                   4.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.938 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.851         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   4.851         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      16.948         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.948                          
 clock uncertainty                                      -0.150      16.798                          

 Recovery time                                          -0.542      16.256                          

 Data required time                                                 16.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.256                          
 Data arrival time                                                   4.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.938 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.851         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   4.851         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219      16.948         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.948                          
 clock uncertainty                                      -0.150      16.798                          

 Recovery time                                          -0.542      16.256                          

 Data required time                                                 16.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.256                          
 Data arrival time                                                   4.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.938 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.851         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   4.851         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.615                          
 clock uncertainty                                       0.000       3.615                          

 Removal time                                           -0.251       3.364                          

 Data required time                                                  3.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.364                          
 Data arrival time                                                   4.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.938 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.851         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   4.851         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.615                          
 clock uncertainty                                       0.000       3.615                          

 Removal time                                           -0.251       3.364                          

 Data required time                                                  3.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.364                          
 Data arrival time                                                   4.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.938 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.851         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   4.851         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=304)      1.219       3.615         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.615                          
 clock uncertainty                                       0.000       3.615                          

 Removal time                                           -0.251       3.364                          

 Data required time                                                  3.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.364                          
 Data arrival time                                                   4.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.034         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.868         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.962 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.567         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.567 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3746)     3.146       7.713         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       8.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=188)      1.720       9.762         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/I0 (GTP_LUT2)
                                   td                    0.172       9.934 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      11.025         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.828 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.828         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  13.828         Logic Levels: 2  
                                                                                   Logic: 3.304ns(54.031%), Route: 2.811ns(45.969%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.088       2.491 f       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       4.031         pixel_clk_5x     
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)

                                   tco                   0.682       4.713 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       5.804         u_hdmi_top/u_rgb2dvi_0/serializer_clk/ddr_data_n
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/I (GTP_OUTBUFT)
                                   td                    2.803       8.607 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       8.607         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                   8.607         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.088       2.491 f       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       4.031         pixel_clk_5x     
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)

                                   tco                   0.682       4.713 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       5.804         u_hdmi_top/u_rgb2dvi_0/serializer_clk/ddr_data_p
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/I (GTP_OUTBUFT)
                                   td                    2.803       8.607 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       8.607         tmds_clk_p       
 tmds_clk_p                                                                f       tmds_clk_p (port)

 Data arrival time                                                   8.607         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : cam_vsync_1 (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cam_vsync_1                                             0.000       0.000 r       cam_vsync_1 (port)
                                   net (fanout=1)        0.000       0.000         cam_vsync_1      
                                                                                   cam_vsync_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_vsync_1_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cam_vsync_1   
                                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cam_vsync_2 (port)
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cam_vsync_2                                             0.000       0.000 r       cam_vsync_2 (port)
                                   net (fanout=1)        0.000       0.000         cam_vsync_2      
                                                                                   cam_vsync_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_vsync_2_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cam_vsync_2   
                                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data_1[0] (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cam_data_1[0]                                           0.000       0.000 r       cam_data_1[0] (port)
                                   net (fanout=1)        0.000       0.000         cam_data_1[0]    
                                                                                   cam_data_1_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_data_1_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_cam_data_1[0] 
                                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.391         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.648%), Route: 1.180ns(49.352%)
====================================================================================================

{cam_pclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.102       10.000          0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{cam_pclk_2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.102       10.000          0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           Low Pulse Width                           u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK
 -0.184      1.333           1.517           High Pulse Width                          u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK
 -0.184      1.333           1.517           Low Pulse Width                           u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 5.768       6.666           0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
 5.768       6.666           0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                          
+----------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/compile/top_dual_ov5640_hdmi_comp.adf               
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/source/top_dual_ov5640_hdmi_pin.fdc                 
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/synthesize/top_dual_ov5640_hdmi_syn.adf             
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/synthesize/top_dual_ov5640_hdmi_syn.vm              
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/synthesize/top_dual_ov5640_hdmi_controlsets.txt     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/synthesize/snr.db                                   
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/synthesize/top_dual_ov5640_hdmi.snr                 
+----------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 473 MB
Total CPU time to synthesize completion : 0h:0m:24s
Process Total CPU time to synthesize completion : 0h:0m:25s
Total real time to synthesize completion : 0h:0m:28s
