"C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/lab1_as.sv=verilog,work,System Verilog"
"C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_seven_seg.sv=verilog,work,System Verilog"
"C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_led_builtin.sv=verilog,work,System Verilog"
