INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adamp/Digital.electronics.1/labs/projekt/project/project.srcs/sources_1/new/UART_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adamp/Digital.electronics.1/labs/projekt/project/project.srcs/sources_1/new/UART_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adamp/Digital.electronics.1/labs/projekt/project/project.srcs/sources_1/new/button_debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adamp/Digital.electronics.1/labs/projekt/project/project.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adamp/Digital.electronics.1/labs/projekt/project/project.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
