{"vcs1":{"timestamp_begin":1698783057.017896987, "rt":0.37, "ut":0.14, "st":0.13}}
{"vcselab":{"timestamp_begin":1698783057.437500784, "rt":0.27, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1698783057.742408482, "rt":0.34, "ut":0.12, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698783056.680112389}
{"VCS_COMP_START_TIME": 1698783056.680112389}
{"VCS_COMP_END_TIME": 1698783058.139380933}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337888}}
{"stitch_vcselab": {"peak_mem": 222552}}
