

================================================================
== Vitis HLS Report for 'export_output_buffer_c1_Pipeline_4'
================================================================
* Date:           Thu Nov  2 04:31:55 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_1 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln127_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln127_1"   --->   Operation 7 'read' 'trunc_ln127_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln134_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln134_1"   --->   Operation 8 'read' 'sub_ln134_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln141_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln141_1"   --->   Operation 9 'read' 'sext_ln141_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln141_1_cast = sext i62 %sext_ln141_1_read"   --->   Operation 10 'sext' 'sext_ln141_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_28, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_1_load = load i8 %loop_index_1"   --->   Operation 14 'load' 'loop_index_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%exitcond3810 = icmp_eq  i8 %loop_index_1_load, i8 255"   --->   Operation 15 'icmp' 'exitcond3810' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%empty = add i8 %loop_index_1_load, i8 1"   --->   Operation 16 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3810, void %load-store-loop.1.split, void %for.inc45.1.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index_1_cast1 = zext i8 %loop_index_1_load"   --->   Operation 18 'zext' 'loop_index_1_cast1' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%empty_40 = add i12 %sub_ln134_1_read, i12 %loop_index_1_cast1"   --->   Operation 19 'add' 'empty_40' <Predicate = (!exitcond3810)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_40"   --->   Operation 20 'zext' 'p_cast' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %p_cast"   --->   Operation 21 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %p_cast"   --->   Operation 22 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %p_cast"   --->   Operation 23 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %p_cast"   --->   Operation 24 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast"   --->   Operation 25 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast"   --->   Operation 26 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast"   --->   Operation 27 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast"   --->   Operation 28 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64"   --->   Operation 29 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65"   --->   Operation 30 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66"   --->   Operation 31 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67"   --->   Operation 32 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68"   --->   Operation 33 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69"   --->   Operation 34 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70"   --->   Operation 35 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71"   --->   Operation 36 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %empty, i8 %loop_index_1"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond3810)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln141_1_cast" [src/conv1.cpp:141]   --->   Operation 38 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64"   --->   Operation 40 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65"   --->   Operation 41 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66"   --->   Operation 42 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67"   --->   Operation 43 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68"   --->   Operation 44 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69"   --->   Operation 45 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70"   --->   Operation 46 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71"   --->   Operation 47 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 48 [1/1] (0.72ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_78, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_79, i3 %trunc_ln127_1_read"   --->   Operation 48 'mux' 'tmp_3' <Predicate = (!exitcond3810)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (exitcond3810)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_41 = bitcast i32 %tmp_3"   --->   Operation 50 'bitcast' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (7.30ns)   --->   "%write_ln141 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %i2_addr, i32 %empty_41, i4 15" [src/conv1.cpp:141]   --->   Operation 51 'write' 'write_ln141' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.046ns
The critical path consists of the following:
	'alloca' operation ('loop_index_1') [13]  (0.000 ns)
	'load' operation ('loop_index_1_load') on local variable 'loop_index_1' [22]  (0.000 ns)
	'add' operation ('empty_40') [30]  (0.809 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64') [32]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72') on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' [41]  (1.237 ns)

 <State 2>: 1.958ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72') on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' [41]  (1.237 ns)
	'mux' operation ('tmp_3') [49]  (0.721 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln141', src/conv1.cpp:141) on port 'i2' (src/conv1.cpp:141) [51]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
