<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>The NEORV32 RISC-V Processor - Software Framework: sw/example/bit_manipulation/neorv32_b_extension_intrinsics.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_transparent_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">The NEORV32 RISC-V Processor - Software Framework
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_f0f9b27afba2e8cc2da6e5fddcc1a8c9.html">example</a></li><li class="navelem"><a class="el" href="dir_ca76764dbdf722d8ff26537410b7d7cc.html">bit_manipulation</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">neorv32_b_extension_intrinsics.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>"Intrinsic" library for the NEORV32 bit manipulation (B.Zbb) extension. Also provides emulation functions for all intrinsics (functionality re-built in pure software).  
<a href="#details">More...</a></p>

<p><a href="neorv32__b__extension__intrinsics_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Custom instructions helper macros</div></td></tr>
<tr class="memitem:aabea237c99adb3ae800aeba6c7fe1e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aabea237c99adb3ae800aeba6c7fe1e1e">STR1</a>(x)&#160;&#160;&#160;#x</td></tr>
<tr class="separator:aabea237c99adb3ae800aeba6c7fe1e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d295a837ac71add5578860b55e5502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a18d295a837ac71add5578860b55e5502">STR</a>(x)&#160;&#160;&#160;<a class="el" href="neorv32__b__extension__intrinsics_8h.html#aabea237c99adb3ae800aeba6c7fe1e1e">STR1</a>(x)</td></tr>
<tr class="separator:a18d295a837ac71add5578860b55e5502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54fa0962f6f2735e1a3dcd477a54077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(x)&#160;&#160;&#160;REG_ADDR_##x</td></tr>
<tr class="separator:af54fa0962f6f2735e1a3dcd477a54077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3c8e29dbb55eb29f5bff10e050b2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a7a3c8e29dbb55eb29f5bff10e050b2b4">REG_ADDR_x0</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7a3c8e29dbb55eb29f5bff10e050b2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4ea2bc7d9d98ee6cbbe54f53a740bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aff4ea2bc7d9d98ee6cbbe54f53a740bc">REG_ADDR_x1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aff4ea2bc7d9d98ee6cbbe54f53a740bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c530558027f06e64bc76204fc9341a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a52c530558027f06e64bc76204fc9341a">REG_ADDR_x2</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a52c530558027f06e64bc76204fc9341a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a971e890243d9f2ca5c8dabeb47cc472e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a971e890243d9f2ca5c8dabeb47cc472e">REG_ADDR_x3</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a971e890243d9f2ca5c8dabeb47cc472e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bdee2cac4d6f37d64ad6ad87c6157ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a9bdee2cac4d6f37d64ad6ad87c6157ff">REG_ADDR_x4</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a9bdee2cac4d6f37d64ad6ad87c6157ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6afec65da59b8c19abbcf1420c3956d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a6afec65da59b8c19abbcf1420c3956d9">REG_ADDR_x5</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a6afec65da59b8c19abbcf1420c3956d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb51d869aa13b7b4094f020d61d41f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#acb51d869aa13b7b4094f020d61d41f8f">REG_ADDR_x6</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:acb51d869aa13b7b4094f020d61d41f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa2dc69a72c540407dfe63aeebf55e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a1fa2dc69a72c540407dfe63aeebf55e6">REG_ADDR_x7</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a1fa2dc69a72c540407dfe63aeebf55e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34327b4a2cc999eb8d3261a6a4fe5381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a34327b4a2cc999eb8d3261a6a4fe5381">REG_ADDR_x8</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a34327b4a2cc999eb8d3261a6a4fe5381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9716ac2549d4c7ba71b9f8600507972e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a9716ac2549d4c7ba71b9f8600507972e">REG_ADDR_x9</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a9716ac2549d4c7ba71b9f8600507972e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb92c46da2563328d82fa3ef9bce2ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aeb92c46da2563328d82fa3ef9bce2ecb">REG_ADDR_x10</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aeb92c46da2563328d82fa3ef9bce2ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f9d5127e6cda709ede78e77275569d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aa1f9d5127e6cda709ede78e77275569d">REG_ADDR_x11</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:aa1f9d5127e6cda709ede78e77275569d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a840d4e1f0c9eb0a8c1efd1e4a7d52af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a840d4e1f0c9eb0a8c1efd1e4a7d52af5">REG_ADDR_x12</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a840d4e1f0c9eb0a8c1efd1e4a7d52af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad2e453418e01c336d5e4fced5e44e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aaad2e453418e01c336d5e4fced5e44e8">REG_ADDR_x13</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:aaad2e453418e01c336d5e4fced5e44e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a95aca150a7cf66e442a1f18acf97de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a8a95aca150a7cf66e442a1f18acf97de">REG_ADDR_x14</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a8a95aca150a7cf66e442a1f18acf97de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad116130cc2d2f36d82cb4917d340730a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ad116130cc2d2f36d82cb4917d340730a">REG_ADDR_x15</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ad116130cc2d2f36d82cb4917d340730a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada08581d627e25da84a8f60956b36b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ada08581d627e25da84a8f60956b36b56">REG_ADDR_x16</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ada08581d627e25da84a8f60956b36b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe7a129cec07532edbf8cbe058a8ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#affe7a129cec07532edbf8cbe058a8ae0">REG_ADDR_x17</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:affe7a129cec07532edbf8cbe058a8ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200ba3e83a319f0e530e4df5291c3812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a200ba3e83a319f0e530e4df5291c3812">REG_ADDR_x18</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a200ba3e83a319f0e530e4df5291c3812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df1654244a38435fc26a4acffee9ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a0df1654244a38435fc26a4acffee9ff4">REG_ADDR_x19</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a0df1654244a38435fc26a4acffee9ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ed4fc88ba1c7c8259db8ff50c0c3dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a08ed4fc88ba1c7c8259db8ff50c0c3dc">REG_ADDR_x20</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a08ed4fc88ba1c7c8259db8ff50c0c3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cdb92575e90e649d54aee8d2fe84bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ab3cdb92575e90e649d54aee8d2fe84bd">REG_ADDR_x21</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ab3cdb92575e90e649d54aee8d2fe84bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2958f7ae02381d71535dc7fdcb5877d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a2958f7ae02381d71535dc7fdcb5877d2">REG_ADDR_x22</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:a2958f7ae02381d71535dc7fdcb5877d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7460c7ec3ecf69f84c438e97985d8d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a7460c7ec3ecf69f84c438e97985d8d69">REG_ADDR_x23</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:a7460c7ec3ecf69f84c438e97985d8d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac233c2f7deb40f3e30d8d2749cd5e601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ac233c2f7deb40f3e30d8d2749cd5e601">REG_ADDR_x24</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ac233c2f7deb40f3e30d8d2749cd5e601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a610669813c9a330b14174fa7190dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a3a610669813c9a330b14174fa7190dc3">REG_ADDR_x25</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:a3a610669813c9a330b14174fa7190dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0cc6cab536af7214b51d65c7d61bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#adb0cc6cab536af7214b51d65c7d61bb0">REG_ADDR_x26</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:adb0cc6cab536af7214b51d65c7d61bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede68d809b17abd1288bba7929b5b6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aede68d809b17abd1288bba7929b5b6ec">REG_ADDR_x27</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:aede68d809b17abd1288bba7929b5b6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc1cdad00f647e5977a7a7cd10ee2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aebc1cdad00f647e5977a7a7cd10ee2c1">REG_ADDR_x28</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:aebc1cdad00f647e5977a7a7cd10ee2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c010b490e6981825c780810fe32fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ae1c010b490e6981825c780810fe32fac">REG_ADDR_x29</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ae1c010b490e6981825c780810fe32fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982366a45a6254af85cdb2f04679b157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a982366a45a6254af85cdb2f04679b157">REG_ADDR_x30</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a982366a45a6254af85cdb2f04679b157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f1ac6ec193d50851beb0f0f62c1f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ae6f1ac6ec193d50851beb0f0f62c1f3a">REG_ADDR_x31</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ae6f1ac6ec193d50851beb0f0f62c1f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43b3a8495a9c594dc83c42e8e908b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ad43b3a8495a9c594dc83c42e8e908b9a">REG_ADDR_zero</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad43b3a8495a9c594dc83c42e8e908b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6fdc1d82bf2655d683aa82ab9fdd876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aa6fdc1d82bf2655d683aa82ab9fdd876">REG_ADDR_ra</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aa6fdc1d82bf2655d683aa82ab9fdd876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0650e02877050c7d1ff9b3d193e324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a0c0650e02877050c7d1ff9b3d193e324">REG_ADDR_sp</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a0c0650e02877050c7d1ff9b3d193e324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ae20c2ca8c664617d777f192e4a7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a04ae20c2ca8c664617d777f192e4a7c8">REG_ADDR_gp</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a04ae20c2ca8c664617d777f192e4a7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706f50f66ff667b628d22b17bf9be0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a706f50f66ff667b628d22b17bf9be0e8">REG_ADDR_tp</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a706f50f66ff667b628d22b17bf9be0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa957e0abd82d9a016ac8b2a818562f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a9aa957e0abd82d9a016ac8b2a818562f">REG_ADDR_t0</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a9aa957e0abd82d9a016ac8b2a818562f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae1d7248ec9da6b00c27af3b2a4d90d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aaae1d7248ec9da6b00c27af3b2a4d90d">REG_ADDR_t1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aaae1d7248ec9da6b00c27af3b2a4d90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bd3c2b144f2806ff6731a6f7dc38e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a49bd3c2b144f2806ff6731a6f7dc38e4">REG_ADDR_t2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a49bd3c2b144f2806ff6731a6f7dc38e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5afdae6320f7a0953c7e59477953c0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ad5afdae6320f7a0953c7e59477953c0d">REG_ADDR_s0</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ad5afdae6320f7a0953c7e59477953c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c31dcd5af5541f02a02a66cae1d8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a13c31dcd5af5541f02a02a66cae1d8f8">REG_ADDR_s1</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a13c31dcd5af5541f02a02a66cae1d8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3b806503eb4bb558bed85603857b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ada3b806503eb4bb558bed85603857b6f">REG_ADDR_a0</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ada3b806503eb4bb558bed85603857b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac23a88fc4a8a5a43386d6b890a7967d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ac23a88fc4a8a5a43386d6b890a7967d7">REG_ADDR_a1</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ac23a88fc4a8a5a43386d6b890a7967d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf3b9105a2f30631e594da6f3675396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#adcf3b9105a2f30631e594da6f3675396">REG_ADDR_a2</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:adcf3b9105a2f30631e594da6f3675396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657a4a42b0475dbb2c44a8e1cbbbccec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a657a4a42b0475dbb2c44a8e1cbbbccec">REG_ADDR_a3</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a657a4a42b0475dbb2c44a8e1cbbbccec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8edb1473b0f68c93d38e31a65166a84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a8edb1473b0f68c93d38e31a65166a84b">REG_ADDR_a4</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a8edb1473b0f68c93d38e31a65166a84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b92d0331e7ee8603108f8d8c5ea257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a99b92d0331e7ee8603108f8d8c5ea257">REG_ADDR_a5</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a99b92d0331e7ee8603108f8d8c5ea257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8baa3f79c4bc2379d102b0629c379c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a8baa3f79c4bc2379d102b0629c379c81">REG_ADDR_a6</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a8baa3f79c4bc2379d102b0629c379c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc045e57f58df8654fbb1b9b7e8b6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a0fc045e57f58df8654fbb1b9b7e8b6b7">REG_ADDR_a7</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a0fc045e57f58df8654fbb1b9b7e8b6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba159067855b7bcb0e69f54200044b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aba159067855b7bcb0e69f54200044b83">REG_ADDR_s2</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:aba159067855b7bcb0e69f54200044b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4725c87b564ba49b75ae27a3ed67b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aee4725c87b564ba49b75ae27a3ed67b5">REG_ADDR_s3</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:aee4725c87b564ba49b75ae27a3ed67b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488334d3f05c73aa8bab1e6357117343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a488334d3f05c73aa8bab1e6357117343">REG_ADDR_s4</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a488334d3f05c73aa8bab1e6357117343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1e5dfe837e397f9fd47a8f46eba800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a5b1e5dfe837e397f9fd47a8f46eba800">REG_ADDR_s5</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a5b1e5dfe837e397f9fd47a8f46eba800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb3b932e84ac7028c3a31c361543a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a7cb3b932e84ac7028c3a31c361543a8e">REG_ADDR_s6</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:a7cb3b932e84ac7028c3a31c361543a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7f1655846f46aef8e271d9884b881a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aed7f1655846f46aef8e271d9884b881a">REG_ADDR_s7</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:aed7f1655846f46aef8e271d9884b881a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3973ccdf7904ebf183d7da19168d66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#af3973ccdf7904ebf183d7da19168d66c">REG_ADDR_s8</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:af3973ccdf7904ebf183d7da19168d66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ae3c5d34ff60c27ac8b429efaf3a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a08ae3c5d34ff60c27ac8b429efaf3a1d">REG_ADDR_s9</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:a08ae3c5d34ff60c27ac8b429efaf3a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aab32a1e6ef3d7647aa2371cb640f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a6aab32a1e6ef3d7647aa2371cb640f4d">REG_ADDR_s10</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:a6aab32a1e6ef3d7647aa2371cb640f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c94d6d0e08233585c290a41c5e882c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ad9c94d6d0e08233585c290a41c5e882c">REG_ADDR_s11</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ad9c94d6d0e08233585c290a41c5e882c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaac896a7ef352c3d320bf4d103d6df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#abaac896a7ef352c3d320bf4d103d6df6">REG_ADDR_t3</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:abaac896a7ef352c3d320bf4d103d6df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ccb6c496a8ce1c153bf69bd24f41c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ac1ccb6c496a8ce1c153bf69bd24f41c0">REG_ADDR_t4</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ac1ccb6c496a8ce1c153bf69bd24f41c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8994439f920ba8e51e592324d147de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#afc8994439f920ba8e51e592324d147de">REG_ADDR_t5</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:afc8994439f920ba8e51e592324d147de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234f9a796d6f0ff6f5c95f4cdac2825c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a234f9a796d6f0ff6f5c95f4cdac2825c">REG_ADDR_t6</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a234f9a796d6f0ff6f5c95f4cdac2825c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ca5d30498da35e3bb706364c2d11adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a3ca5d30498da35e3bb706364c2d11adc">CMD_WORD_R_TYPE</a>(funct7,  rs2,  rs1,  funct3,  rd,  opcode)</td></tr>
<tr class="separator:a3ca5d30498da35e3bb706364c2d11adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9dfa23a041bbb3c8516303d3d4a09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#afd9dfa23a041bbb3c8516303d3d4a09b">CMD_WORD_I_TYPE</a>(imm12,  rs1_f5,  funct3,  rd,  opcode)</td></tr>
<tr class="separator:afd9dfa23a041bbb3c8516303d3d4a09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebeabe9bc57e481e56e0cccb61870f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aebeabe9bc57e481e56e0cccb61870f0c">CUSTOM_INSTR_R_TYPE</a>(funct7,  rs2,  rs1,  funct3,  rd,  opcode)&#160;&#160;&#160;  asm volatile (&quot;.word &quot;STR(<a class="el" href="neorv32__b__extension__intrinsics_8h.html#a3ca5d30498da35e3bb706364c2d11adc">CMD_WORD_R_TYPE</a>(funct7, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rs2), <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rs1), funct3, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rd), opcode))&quot;\n&quot;);</td></tr>
<tr class="separator:aebeabe9bc57e481e56e0cccb61870f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b0a567dabc066b6a703757245fba65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a49b0a567dabc066b6a703757245fba65">CUSTOM_INSTR_R1_TYPE</a>(funct7,  funct5,  rs1,  funct3,  rd,  opcode)&#160;&#160;&#160;  asm volatile (&quot;.word &quot;STR(<a class="el" href="neorv32__b__extension__intrinsics_8h.html#a3ca5d30498da35e3bb706364c2d11adc">CMD_WORD_R_TYPE</a>(funct7, funct5, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rs1), funct3, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rd), opcode))&quot;\n&quot;);</td></tr>
<tr class="separator:a49b0a567dabc066b6a703757245fba65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e524cf8bf0eb4d64cea654a4fbd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a5f5e524cf8bf0eb4d64cea654a4fbd88">CUSTOM_INSTR_I_TYPE</a>(imm12,  rs1,  funct3,  rd,  opcode)&#160;&#160;&#160;  asm volatile (&quot;.word &quot;STR(<a class="el" href="neorv32__b__extension__intrinsics_8h.html#afd9dfa23a041bbb3c8516303d3d4a09b">CMD_WORD_I_TYPE</a>(imm12, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rs1), funct3, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rd), opcode))&quot;\n&quot;);</td></tr>
<tr class="separator:a5f5e524cf8bf0eb4d64cea654a4fbd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a0587da51a61e102573d287ed155eb191"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a0587da51a61e102573d287ed155eb191">riscv_intrinsic_clz</a> (uint32_t rs1)</td></tr>
<tr class="separator:a0587da51a61e102573d287ed155eb191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3642ea67049c55c8bbfef6baf7e6d29"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ad3642ea67049c55c8bbfef6baf7e6d29">riscv_intrinsic_ctz</a> (uint32_t rs1)</td></tr>
<tr class="separator:ad3642ea67049c55c8bbfef6baf7e6d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97c070e03b910a0482282abf91ea54f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ad97c070e03b910a0482282abf91ea54f">riscv_intrinsic_cpop</a> (uint32_t rs1)</td></tr>
<tr class="separator:ad97c070e03b910a0482282abf91ea54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07299caa102ec15f5a2d70bdc7b178c5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a07299caa102ec15f5a2d70bdc7b178c5">riscv_intrinsic_sextb</a> (uint32_t rs1)</td></tr>
<tr class="separator:a07299caa102ec15f5a2d70bdc7b178c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06a03f1c541c04ff40165e9dac5cece"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ae06a03f1c541c04ff40165e9dac5cece">riscv_intrinsic_sexth</a> (uint32_t rs1)</td></tr>
<tr class="separator:ae06a03f1c541c04ff40165e9dac5cece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf9fcb8b8abfce28d8c360b20519fa8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aebf9fcb8b8abfce28d8c360b20519fa8">riscv_intrinsic_min</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:aebf9fcb8b8abfce28d8c360b20519fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f2c6379cc26601ad65e22fd9ba7366"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#af7f2c6379cc26601ad65e22fd9ba7366">riscv_intrinsic_minu</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:af7f2c6379cc26601ad65e22fd9ba7366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c60f2cf4bcc94064b8c842b3e5e9409"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a9c60f2cf4bcc94064b8c842b3e5e9409">riscv_intrinsic_max</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a9c60f2cf4bcc94064b8c842b3e5e9409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb83f978bd81607e4134c8178e37e5e0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#afb83f978bd81607e4134c8178e37e5e0">riscv_intrinsic_maxu</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:afb83f978bd81607e4134c8178e37e5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f752788a72fde86fea8cbafafff9ab"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a88f752788a72fde86fea8cbafafff9ab">riscv_intrinsic_pack</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a88f752788a72fde86fea8cbafafff9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c1f1a213fbef1d3ba368d4a7827d52"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aa7c1f1a213fbef1d3ba368d4a7827d52">riscv_intrinsic_andn</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:aa7c1f1a213fbef1d3ba368d4a7827d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b79c4aab93a2df5d72e033ac572af62"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a5b79c4aab93a2df5d72e033ac572af62">riscv_intrinsic_orn</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a5b79c4aab93a2df5d72e033ac572af62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1b7f718c65ac2679ee4597f5576500"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ada1b7f718c65ac2679ee4597f5576500">riscv_intrinsic_xnor</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:ada1b7f718c65ac2679ee4597f5576500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a416e63fe0c0ec465007ca8955e50e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a60a416e63fe0c0ec465007ca8955e50e">riscv_intrinsic_rol</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a60a416e63fe0c0ec465007ca8955e50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41380d9ff38b7c13d7dd59aac7493ae3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a41380d9ff38b7c13d7dd59aac7493ae3">riscv_intrinsic_ror</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a41380d9ff38b7c13d7dd59aac7493ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a604be6f0aba2fb66ffb4ce05c5312e8f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a604be6f0aba2fb66ffb4ce05c5312e8f">riscv_intrinsic_rori20</a> (uint32_t rs1)</td></tr>
<tr class="separator:a604be6f0aba2fb66ffb4ce05c5312e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8303293b4dea9fa86400a0337e2bb4fa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a8303293b4dea9fa86400a0337e2bb4fa">riscv_intrinsic_orcb</a> (uint32_t rs1)</td></tr>
<tr class="separator:a8303293b4dea9fa86400a0337e2bb4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e32bd0a34fdb6a26b95e293bcf1695"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a38e32bd0a34fdb6a26b95e293bcf1695">riscv_intrinsic_rev8</a> (uint32_t rs1)</td></tr>
<tr class="separator:a38e32bd0a34fdb6a26b95e293bcf1695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb4d0fdd42bbff897fec41328b28cbf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#acfb4d0fdd42bbff897fec41328b28cbf">riscv_intrinsic_sbclr</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:acfb4d0fdd42bbff897fec41328b28cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bedd8d5949415498996a8367608cdf1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a9bedd8d5949415498996a8367608cdf1">riscv_intrinsic_sbset</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a9bedd8d5949415498996a8367608cdf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6304145a3ccb338e42226bcd183a0beb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a6304145a3ccb338e42226bcd183a0beb">riscv_intrinsic_sbinv</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a6304145a3ccb338e42226bcd183a0beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c691ba562df53f83e7fcd02350c407"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a32c691ba562df53f83e7fcd02350c407">riscv_intrinsic_sbext</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a32c691ba562df53f83e7fcd02350c407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900b661e90e1a5f9927e59d9c15fb899"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a900b661e90e1a5f9927e59d9c15fb899">riscv_intrinsic_sbclri20</a> (uint32_t rs1)</td></tr>
<tr class="separator:a900b661e90e1a5f9927e59d9c15fb899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c892bc92a53b573d3313190149cfd8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a28c892bc92a53b573d3313190149cfd8">riscv_intrinsic_sbseti20</a> (uint32_t rs1)</td></tr>
<tr class="separator:a28c892bc92a53b573d3313190149cfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad856e3227addb6a8796f914e96721fb2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ad856e3227addb6a8796f914e96721fb2">riscv_intrinsic_sbinvi20</a> (uint32_t rs1)</td></tr>
<tr class="separator:ad856e3227addb6a8796f914e96721fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b35ff72ddcbf92aa7ef1af82bcc311"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a95b35ff72ddcbf92aa7ef1af82bcc311">riscv_intrinsic_sbexti20</a> (uint32_t rs1)</td></tr>
<tr class="separator:a95b35ff72ddcbf92aa7ef1af82bcc311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9755f1969427bcffa5aaed4843376698"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a9755f1969427bcffa5aaed4843376698">riscv_emulate_clz</a> (uint32_t rs1)</td></tr>
<tr class="separator:a9755f1969427bcffa5aaed4843376698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac809501c70627d6fd8ba72f904fd3dc1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ac809501c70627d6fd8ba72f904fd3dc1">riscv_emulate_ctz</a> (uint32_t rs1)</td></tr>
<tr class="separator:ac809501c70627d6fd8ba72f904fd3dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b2270eb366e1d366c56d15d438a861"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ac3b2270eb366e1d366c56d15d438a861">riscv_emulate_cpop</a> (uint32_t rs1)</td></tr>
<tr class="separator:ac3b2270eb366e1d366c56d15d438a861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528514b6c24fb84d79c600c2e521ad38"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a528514b6c24fb84d79c600c2e521ad38">riscv_emulate_sextb</a> (uint32_t rs1)</td></tr>
<tr class="separator:a528514b6c24fb84d79c600c2e521ad38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1cc93e42bc84209500928bf4d38a17"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a5b1cc93e42bc84209500928bf4d38a17">riscv_emulate_sexth</a> (uint32_t rs1)</td></tr>
<tr class="separator:a5b1cc93e42bc84209500928bf4d38a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e68cd5ffbc1accc907708aa6a5f2b3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ac4e68cd5ffbc1accc907708aa6a5f2b3">riscv_emulate_min</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:ac4e68cd5ffbc1accc907708aa6a5f2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d8fbea2fa82e1d86304a51d7af70e91"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a8d8fbea2fa82e1d86304a51d7af70e91">riscv_emulate_minu</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a8d8fbea2fa82e1d86304a51d7af70e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86857428180d19ba115534cfd11366aa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a86857428180d19ba115534cfd11366aa">riscv_emulate_max</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a86857428180d19ba115534cfd11366aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62f65ded7c91ad6bd5b296f53f945ad3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a62f65ded7c91ad6bd5b296f53f945ad3">riscv_emulate_maxu</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a62f65ded7c91ad6bd5b296f53f945ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd0f7ed218622df7bec3ff630f76240"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a9cd0f7ed218622df7bec3ff630f76240">riscv_emulate_pack</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a9cd0f7ed218622df7bec3ff630f76240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d85ff612fc7c38edcc0f4d5795de036"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a7d85ff612fc7c38edcc0f4d5795de036">riscv_emulate_andn</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a7d85ff612fc7c38edcc0f4d5795de036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267ebddfdb5ae859cfafb6c918a7764c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a267ebddfdb5ae859cfafb6c918a7764c">riscv_emulate_orn</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a267ebddfdb5ae859cfafb6c918a7764c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f938b0871d4006abda4e9847750efe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a17f938b0871d4006abda4e9847750efe">riscv_emulate_xnor</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a17f938b0871d4006abda4e9847750efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade30a3bcfd7873fcf1f5f378fc0d9f7b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ade30a3bcfd7873fcf1f5f378fc0d9f7b">riscv_emulate_rol</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:ade30a3bcfd7873fcf1f5f378fc0d9f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599dc2f9b237aac6720ab6382e5837d9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a599dc2f9b237aac6720ab6382e5837d9">riscv_emulate_ror</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a599dc2f9b237aac6720ab6382e5837d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04fe6e658ee1f12e9789beeed5bfa01b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a04fe6e658ee1f12e9789beeed5bfa01b">riscv_emulate_rev8</a> (uint32_t rs1)</td></tr>
<tr class="separator:a04fe6e658ee1f12e9789beeed5bfa01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456a5ad819e5d1cb672fb927a76b5d36"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a456a5ad819e5d1cb672fb927a76b5d36">riscv_emulate_orcb</a> (uint32_t rs1)</td></tr>
<tr class="separator:a456a5ad819e5d1cb672fb927a76b5d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0468fec082340e06bef060ca814c4d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a0f0468fec082340e06bef060ca814c4d">riscv_emulate_sbclr</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a0f0468fec082340e06bef060ca814c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70454eda0124003f565329dfb6ae9fc5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a70454eda0124003f565329dfb6ae9fc5">riscv_emulate_sbset</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a70454eda0124003f565329dfb6ae9fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8716ae310425fd88d7462474ea31fa42"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a8716ae310425fd88d7462474ea31fa42">riscv_emulate_sbinv</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a8716ae310425fd88d7462474ea31fa42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44000ff539f48c35d47259080e86c747"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a44000ff539f48c35d47259080e86c747">riscv_emulate_sbext</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a44000ff539f48c35d47259080e86c747"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>"Intrinsic" library for the NEORV32 bit manipulation (B.Zbb) extension. Also provides emulation functions for all intrinsics (functionality re-built in pure software). </p>
<dl class="section author"><dt>Author</dt><dd>Stephan Nolting</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This library is just a temporary fall-back until the B/Zbb extensions are supported by the upstream RISC-V GCC port. </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="afd9dfa23a041bbb3c8516303d3d4a09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9dfa23a041bbb3c8516303d3d4a09b">&#9670;&nbsp;</a></span>CMD_WORD_I_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_WORD_I_TYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm12, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rs1_f5, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">funct3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">opcode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  ( (opcode &amp; 0x7f)  &lt;&lt;  0 ) + \</div>
<div class="line">  ( (rd     &amp; 0x1f)  &lt;&lt;  7 ) + \</div>
<div class="line">  ( (rs1_f5 &amp; 0x1f)  &lt;&lt; 15 ) + \</div>
<div class="line">  ( (imm12  &amp; 0xfff) &lt;&lt; 20 ) + \</div>
<div class="line">  ( (funct3 &amp; 0x1f)  &lt;&lt; 12 )</div>
</div><!-- fragment --><p>register 0 </p>

</div>
</div>
<a id="a3ca5d30498da35e3bb706364c2d11adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ca5d30498da35e3bb706364c2d11adc">&#9670;&nbsp;</a></span>CMD_WORD_R_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_WORD_R_TYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">funct7, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rs2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rs1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">funct3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">opcode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  ( (opcode &amp; 0x7f) &lt;&lt;  0 ) + \</div>
<div class="line">  ( (rd     &amp; 0x1f) &lt;&lt;  7 ) + \</div>
<div class="line">  ( (rs1    &amp; 0x1f) &lt;&lt; 15 ) + \</div>
<div class="line">  ( (rs2    &amp; 0x1f) &lt;&lt; 20 ) + \</div>
<div class="line">  ( (funct7 &amp; 0x7f) &lt;&lt; 25 ) + \</div>
<div class="line">  ( (funct3 &amp; 0x1f) &lt;&lt; 12 )</div>
</div><!-- fragment --><p>register 0 </p>

</div>
</div>
<a id="a5f5e524cf8bf0eb4d64cea654a4fbd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e524cf8bf0eb4d64cea654a4fbd88">&#9670;&nbsp;</a></span>CUSTOM_INSTR_I_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CUSTOM_INSTR_I_TYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm12, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rs1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">funct3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">opcode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;  asm volatile (&quot;.word &quot;STR(<a class="el" href="neorv32__b__extension__intrinsics_8h.html#afd9dfa23a041bbb3c8516303d3d4a09b">CMD_WORD_I_TYPE</a>(imm12, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rs1), funct3, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rd), opcode))&quot;\n&quot;);</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 0 </p>

</div>
</div>
<a id="a49b0a567dabc066b6a703757245fba65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b0a567dabc066b6a703757245fba65">&#9670;&nbsp;</a></span>CUSTOM_INSTR_R1_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CUSTOM_INSTR_R1_TYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">funct7, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">funct5, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rs1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">funct3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">opcode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;  asm volatile (&quot;.word &quot;STR(<a class="el" href="neorv32__b__extension__intrinsics_8h.html#a3ca5d30498da35e3bb706364c2d11adc">CMD_WORD_R_TYPE</a>(funct7, funct5, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rs1), funct3, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rd), opcode))&quot;\n&quot;);</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 0 </p>

</div>
</div>
<a id="aebeabe9bc57e481e56e0cccb61870f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebeabe9bc57e481e56e0cccb61870f0c">&#9670;&nbsp;</a></span>CUSTOM_INSTR_R_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CUSTOM_INSTR_R_TYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">funct7, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rs2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rs1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">funct3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">opcode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;  asm volatile (&quot;.word &quot;STR(<a class="el" href="neorv32__b__extension__intrinsics_8h.html#a3ca5d30498da35e3bb706364c2d11adc">CMD_WORD_R_TYPE</a>(funct7, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rs2), <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rs1), funct3, <a class="el" href="neorv32__b__extension__intrinsics_8h.html#af54fa0962f6f2735e1a3dcd477a54077">GET_REG_ADDR</a>(rd), opcode))&quot;\n&quot;);</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 0 </p>

</div>
</div>
<a id="af54fa0962f6f2735e1a3dcd477a54077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54fa0962f6f2735e1a3dcd477a54077">&#9670;&nbsp;</a></span>GET_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REG_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;REG_ADDR_##x</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 0 </p>

</div>
</div>
<a id="ada3b806503eb4bb558bed85603857b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada3b806503eb4bb558bed85603857b6f">&#9670;&nbsp;</a></span>REG_ADDR_a0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_a0&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 10 - according to calling convention </p>

</div>
</div>
<a id="ac23a88fc4a8a5a43386d6b890a7967d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac23a88fc4a8a5a43386d6b890a7967d7">&#9670;&nbsp;</a></span>REG_ADDR_a1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_a1&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 11 - according to calling convention </p>

</div>
</div>
<a id="adcf3b9105a2f30631e594da6f3675396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf3b9105a2f30631e594da6f3675396">&#9670;&nbsp;</a></span>REG_ADDR_a2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_a2&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 12 - according to calling convention </p>

</div>
</div>
<a id="a657a4a42b0475dbb2c44a8e1cbbbccec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657a4a42b0475dbb2c44a8e1cbbbccec">&#9670;&nbsp;</a></span>REG_ADDR_a3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_a3&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 13 - according to calling convention </p>

</div>
</div>
<a id="a8edb1473b0f68c93d38e31a65166a84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8edb1473b0f68c93d38e31a65166a84b">&#9670;&nbsp;</a></span>REG_ADDR_a4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_a4&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 14 - according to calling convention </p>

</div>
</div>
<a id="a99b92d0331e7ee8603108f8d8c5ea257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99b92d0331e7ee8603108f8d8c5ea257">&#9670;&nbsp;</a></span>REG_ADDR_a5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_a5&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 15 - according to calling convention </p>

</div>
</div>
<a id="a8baa3f79c4bc2379d102b0629c379c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8baa3f79c4bc2379d102b0629c379c81">&#9670;&nbsp;</a></span>REG_ADDR_a6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_a6&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 16 - according to calling convention </p>

</div>
</div>
<a id="a0fc045e57f58df8654fbb1b9b7e8b6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fc045e57f58df8654fbb1b9b7e8b6b7">&#9670;&nbsp;</a></span>REG_ADDR_a7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_a7&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 17 - according to calling convention </p>

</div>
</div>
<a id="a04ae20c2ca8c664617d777f192e4a7c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ae20c2ca8c664617d777f192e4a7c8">&#9670;&nbsp;</a></span>REG_ADDR_gp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_gp&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 3 - according to calling convention </p>

</div>
</div>
<a id="aa6fdc1d82bf2655d683aa82ab9fdd876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6fdc1d82bf2655d683aa82ab9fdd876">&#9670;&nbsp;</a></span>REG_ADDR_ra</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_ra&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 1 - according to calling convention </p>

</div>
</div>
<a id="ad5afdae6320f7a0953c7e59477953c0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5afdae6320f7a0953c7e59477953c0d">&#9670;&nbsp;</a></span>REG_ADDR_s0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 8 - according to calling convention </p>

</div>
</div>
<a id="a13c31dcd5af5541f02a02a66cae1d8f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c31dcd5af5541f02a02a66cae1d8f8">&#9670;&nbsp;</a></span>REG_ADDR_s1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s1&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 9 - according to calling convention </p>

</div>
</div>
<a id="a6aab32a1e6ef3d7647aa2371cb640f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aab32a1e6ef3d7647aa2371cb640f4d">&#9670;&nbsp;</a></span>REG_ADDR_s10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s10&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 26 - according to calling convention </p>

</div>
</div>
<a id="ad9c94d6d0e08233585c290a41c5e882c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c94d6d0e08233585c290a41c5e882c">&#9670;&nbsp;</a></span>REG_ADDR_s11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s11&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 27 - according to calling convention </p>

</div>
</div>
<a id="aba159067855b7bcb0e69f54200044b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba159067855b7bcb0e69f54200044b83">&#9670;&nbsp;</a></span>REG_ADDR_s2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s2&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 18 - according to calling convention </p>

</div>
</div>
<a id="aee4725c87b564ba49b75ae27a3ed67b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4725c87b564ba49b75ae27a3ed67b5">&#9670;&nbsp;</a></span>REG_ADDR_s3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s3&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 19 - according to calling convention </p>

</div>
</div>
<a id="a488334d3f05c73aa8bab1e6357117343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488334d3f05c73aa8bab1e6357117343">&#9670;&nbsp;</a></span>REG_ADDR_s4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s4&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 20 - according to calling convention </p>

</div>
</div>
<a id="a5b1e5dfe837e397f9fd47a8f46eba800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1e5dfe837e397f9fd47a8f46eba800">&#9670;&nbsp;</a></span>REG_ADDR_s5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s5&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 21 - according to calling convention </p>

</div>
</div>
<a id="a7cb3b932e84ac7028c3a31c361543a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb3b932e84ac7028c3a31c361543a8e">&#9670;&nbsp;</a></span>REG_ADDR_s6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s6&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 22 - according to calling convention </p>

</div>
</div>
<a id="aed7f1655846f46aef8e271d9884b881a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7f1655846f46aef8e271d9884b881a">&#9670;&nbsp;</a></span>REG_ADDR_s7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s7&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 23 - according to calling convention </p>

</div>
</div>
<a id="af3973ccdf7904ebf183d7da19168d66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3973ccdf7904ebf183d7da19168d66c">&#9670;&nbsp;</a></span>REG_ADDR_s8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s8&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 24 - according to calling convention </p>

</div>
</div>
<a id="a08ae3c5d34ff60c27ac8b429efaf3a1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ae3c5d34ff60c27ac8b429efaf3a1d">&#9670;&nbsp;</a></span>REG_ADDR_s9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_s9&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 25 - according to calling convention </p>

</div>
</div>
<a id="a0c0650e02877050c7d1ff9b3d193e324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c0650e02877050c7d1ff9b3d193e324">&#9670;&nbsp;</a></span>REG_ADDR_sp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_sp&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 2 - according to calling convention </p>

</div>
</div>
<a id="a9aa957e0abd82d9a016ac8b2a818562f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa957e0abd82d9a016ac8b2a818562f">&#9670;&nbsp;</a></span>REG_ADDR_t0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_t0&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 5 - according to calling convention </p>

</div>
</div>
<a id="aaae1d7248ec9da6b00c27af3b2a4d90d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae1d7248ec9da6b00c27af3b2a4d90d">&#9670;&nbsp;</a></span>REG_ADDR_t1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_t1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 6 - according to calling convention </p>

</div>
</div>
<a id="a49bd3c2b144f2806ff6731a6f7dc38e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49bd3c2b144f2806ff6731a6f7dc38e4">&#9670;&nbsp;</a></span>REG_ADDR_t2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_t2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 7 - according to calling convention </p>

</div>
</div>
<a id="abaac896a7ef352c3d320bf4d103d6df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaac896a7ef352c3d320bf4d103d6df6">&#9670;&nbsp;</a></span>REG_ADDR_t3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_t3&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 28 - according to calling convention </p>

</div>
</div>
<a id="ac1ccb6c496a8ce1c153bf69bd24f41c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ccb6c496a8ce1c153bf69bd24f41c0">&#9670;&nbsp;</a></span>REG_ADDR_t4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_t4&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 29 - according to calling convention </p>

</div>
</div>
<a id="afc8994439f920ba8e51e592324d147de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8994439f920ba8e51e592324d147de">&#9670;&nbsp;</a></span>REG_ADDR_t5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_t5&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 30 - according to calling convention </p>

</div>
</div>
<a id="a234f9a796d6f0ff6f5c95f4cdac2825c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a234f9a796d6f0ff6f5c95f4cdac2825c">&#9670;&nbsp;</a></span>REG_ADDR_t6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_t6&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 31 - according to calling convention </p>

</div>
</div>
<a id="a706f50f66ff667b628d22b17bf9be0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706f50f66ff667b628d22b17bf9be0e8">&#9670;&nbsp;</a></span>REG_ADDR_tp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_tp&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 4 - according to calling convention </p>

</div>
</div>
<a id="a7a3c8e29dbb55eb29f5bff10e050b2b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a3c8e29dbb55eb29f5bff10e050b2b4">&#9670;&nbsp;</a></span>REG_ADDR_x0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 0 </p>

</div>
</div>
<a id="aff4ea2bc7d9d98ee6cbbe54f53a740bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4ea2bc7d9d98ee6cbbe54f53a740bc">&#9670;&nbsp;</a></span>REG_ADDR_x1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 1 </p>

</div>
</div>
<a id="aeb92c46da2563328d82fa3ef9bce2ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb92c46da2563328d82fa3ef9bce2ecb">&#9670;&nbsp;</a></span>REG_ADDR_x10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x10&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 10 </p>

</div>
</div>
<a id="aa1f9d5127e6cda709ede78e77275569d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f9d5127e6cda709ede78e77275569d">&#9670;&nbsp;</a></span>REG_ADDR_x11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x11&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 11 </p>

</div>
</div>
<a id="a840d4e1f0c9eb0a8c1efd1e4a7d52af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a840d4e1f0c9eb0a8c1efd1e4a7d52af5">&#9670;&nbsp;</a></span>REG_ADDR_x12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x12&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 12 </p>

</div>
</div>
<a id="aaad2e453418e01c336d5e4fced5e44e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad2e453418e01c336d5e4fced5e44e8">&#9670;&nbsp;</a></span>REG_ADDR_x13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x13&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 13 </p>

</div>
</div>
<a id="a8a95aca150a7cf66e442a1f18acf97de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a95aca150a7cf66e442a1f18acf97de">&#9670;&nbsp;</a></span>REG_ADDR_x14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x14&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 14 </p>

</div>
</div>
<a id="ad116130cc2d2f36d82cb4917d340730a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad116130cc2d2f36d82cb4917d340730a">&#9670;&nbsp;</a></span>REG_ADDR_x15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x15&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 15 </p>

</div>
</div>
<a id="ada08581d627e25da84a8f60956b36b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada08581d627e25da84a8f60956b36b56">&#9670;&nbsp;</a></span>REG_ADDR_x16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x16&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 16 </p>

</div>
</div>
<a id="affe7a129cec07532edbf8cbe058a8ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe7a129cec07532edbf8cbe058a8ae0">&#9670;&nbsp;</a></span>REG_ADDR_x17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x17&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 17 </p>

</div>
</div>
<a id="a200ba3e83a319f0e530e4df5291c3812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a200ba3e83a319f0e530e4df5291c3812">&#9670;&nbsp;</a></span>REG_ADDR_x18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x18&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 18 </p>

</div>
</div>
<a id="a0df1654244a38435fc26a4acffee9ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0df1654244a38435fc26a4acffee9ff4">&#9670;&nbsp;</a></span>REG_ADDR_x19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x19&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 19 </p>

</div>
</div>
<a id="a52c530558027f06e64bc76204fc9341a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c530558027f06e64bc76204fc9341a">&#9670;&nbsp;</a></span>REG_ADDR_x2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x2&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 2 </p>

</div>
</div>
<a id="a08ed4fc88ba1c7c8259db8ff50c0c3dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ed4fc88ba1c7c8259db8ff50c0c3dc">&#9670;&nbsp;</a></span>REG_ADDR_x20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x20&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 20 </p>

</div>
</div>
<a id="ab3cdb92575e90e649d54aee8d2fe84bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3cdb92575e90e649d54aee8d2fe84bd">&#9670;&nbsp;</a></span>REG_ADDR_x21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x21&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 21 </p>

</div>
</div>
<a id="a2958f7ae02381d71535dc7fdcb5877d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2958f7ae02381d71535dc7fdcb5877d2">&#9670;&nbsp;</a></span>REG_ADDR_x22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x22&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 22 </p>

</div>
</div>
<a id="a7460c7ec3ecf69f84c438e97985d8d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7460c7ec3ecf69f84c438e97985d8d69">&#9670;&nbsp;</a></span>REG_ADDR_x23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x23&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 23 </p>

</div>
</div>
<a id="ac233c2f7deb40f3e30d8d2749cd5e601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac233c2f7deb40f3e30d8d2749cd5e601">&#9670;&nbsp;</a></span>REG_ADDR_x24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x24&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 24 </p>

</div>
</div>
<a id="a3a610669813c9a330b14174fa7190dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a610669813c9a330b14174fa7190dc3">&#9670;&nbsp;</a></span>REG_ADDR_x25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x25&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 25 </p>

</div>
</div>
<a id="adb0cc6cab536af7214b51d65c7d61bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0cc6cab536af7214b51d65c7d61bb0">&#9670;&nbsp;</a></span>REG_ADDR_x26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x26&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 26 </p>

</div>
</div>
<a id="aede68d809b17abd1288bba7929b5b6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede68d809b17abd1288bba7929b5b6ec">&#9670;&nbsp;</a></span>REG_ADDR_x27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x27&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 27 </p>

</div>
</div>
<a id="aebc1cdad00f647e5977a7a7cd10ee2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc1cdad00f647e5977a7a7cd10ee2c1">&#9670;&nbsp;</a></span>REG_ADDR_x28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x28&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 28 </p>

</div>
</div>
<a id="ae1c010b490e6981825c780810fe32fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c010b490e6981825c780810fe32fac">&#9670;&nbsp;</a></span>REG_ADDR_x29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x29&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 29 </p>

</div>
</div>
<a id="a971e890243d9f2ca5c8dabeb47cc472e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a971e890243d9f2ca5c8dabeb47cc472e">&#9670;&nbsp;</a></span>REG_ADDR_x3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x3&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 3 </p>

</div>
</div>
<a id="a982366a45a6254af85cdb2f04679b157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a982366a45a6254af85cdb2f04679b157">&#9670;&nbsp;</a></span>REG_ADDR_x30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x30&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 30 </p>

</div>
</div>
<a id="ae6f1ac6ec193d50851beb0f0f62c1f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f1ac6ec193d50851beb0f0f62c1f3a">&#9670;&nbsp;</a></span>REG_ADDR_x31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x31&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 31 </p>

</div>
</div>
<a id="a9bdee2cac4d6f37d64ad6ad87c6157ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bdee2cac4d6f37d64ad6ad87c6157ff">&#9670;&nbsp;</a></span>REG_ADDR_x4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 4 </p>

</div>
</div>
<a id="a6afec65da59b8c19abbcf1420c3956d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6afec65da59b8c19abbcf1420c3956d9">&#9670;&nbsp;</a></span>REG_ADDR_x5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x5&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 5 </p>

</div>
</div>
<a id="acb51d869aa13b7b4094f020d61d41f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb51d869aa13b7b4094f020d61d41f8f">&#9670;&nbsp;</a></span>REG_ADDR_x6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x6&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 6 </p>

</div>
</div>
<a id="a1fa2dc69a72c540407dfe63aeebf55e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa2dc69a72c540407dfe63aeebf55e6">&#9670;&nbsp;</a></span>REG_ADDR_x7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x7&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 7 </p>

</div>
</div>
<a id="a34327b4a2cc999eb8d3261a6a4fe5381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34327b4a2cc999eb8d3261a6a4fe5381">&#9670;&nbsp;</a></span>REG_ADDR_x8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x8&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 8 </p>

</div>
</div>
<a id="a9716ac2549d4c7ba71b9f8600507972e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9716ac2549d4c7ba71b9f8600507972e">&#9670;&nbsp;</a></span>REG_ADDR_x9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_x9&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 9 </p>

</div>
</div>
<a id="ad43b3a8495a9c594dc83c42e8e908b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad43b3a8495a9c594dc83c42e8e908b9a">&#9670;&nbsp;</a></span>REG_ADDR_zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADDR_zero&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 0 - according to calling convention </p>

</div>
</div>
<a id="a18d295a837ac71add5578860b55e5502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18d295a837ac71add5578860b55e5502">&#9670;&nbsp;</a></span>STR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="neorv32__b__extension__intrinsics_8h.html#aabea237c99adb3ae800aeba6c7fe1e1e">STR1</a>(x)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 0 </p>

</div>
</div>
<a id="aabea237c99adb3ae800aeba6c7fe1e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabea237c99adb3ae800aeba6c7fe1e1e">&#9670;&nbsp;</a></span>STR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;#x</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register 0 </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a7d85ff612fc7c38edcc0f4d5795de036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d85ff612fc7c38edcc0f4d5795de036">&#9670;&nbsp;</a></span>riscv_emulate_andn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_andn </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ANDN (logical and-negate) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 AND NOT operand 2. </dd></dl>

</div>
</div>
<a id="a9755f1969427bcffa5aaed4843376698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9755f1969427bcffa5aaed4843376698">&#9670;&nbsp;</a></span>riscv_emulate_clz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_clz </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CLZ (count leading zeros) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of leading zeros in source operand. </dd></dl>

</div>
</div>
<a id="ac3b2270eb366e1d366c56d15d438a861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3b2270eb366e1d366c56d15d438a861">&#9670;&nbsp;</a></span>riscv_emulate_cpop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_cpop </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CPOP (population count) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of set bits in source operand. </dd></dl>

</div>
</div>
<a id="ac809501c70627d6fd8ba72f904fd3dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac809501c70627d6fd8ba72f904fd3dc1">&#9670;&nbsp;</a></span>riscv_emulate_ctz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_ctz </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CTZ (count trailing zeros) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of trailing zeros in source operand. </dd></dl>

</div>
</div>
<a id="a86857428180d19ba115534cfd11366aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86857428180d19ba115534cfd11366aa">&#9670;&nbsp;</a></span>riscv_emulate_max()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_max </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MAX (select signed maximum) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Signed maximum. </dd></dl>

</div>
</div>
<a id="a62f65ded7c91ad6bd5b296f53f945ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62f65ded7c91ad6bd5b296f53f945ad3">&#9670;&nbsp;</a></span>riscv_emulate_maxu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_maxu </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MAXU (select unsigned maximum) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned maximum. </dd></dl>

</div>
</div>
<a id="ac4e68cd5ffbc1accc907708aa6a5f2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4e68cd5ffbc1accc907708aa6a5f2b3">&#9670;&nbsp;</a></span>riscv_emulate_min()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_min </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MIN (select signed minimum) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Signed minimum. </dd></dl>

</div>
</div>
<a id="a8d8fbea2fa82e1d86304a51d7af70e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d8fbea2fa82e1d86304a51d7af70e91">&#9670;&nbsp;</a></span>riscv_emulate_minu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_minu </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MINU (select unsigned minimum) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned minimum. </dd></dl>

</div>
</div>
<a id="a456a5ad819e5d1cb672fb927a76b5d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456a5ad819e5d1cb672fb927a76b5d36">&#9670;&nbsp;</a></span>riscv_emulate_orcb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_orcb </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ORCB (or-combine bytes) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>OR-combined bytes of operand 1. </dd></dl>

</div>
</div>
<a id="a267ebddfdb5ae859cfafb6c918a7764c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267ebddfdb5ae859cfafb6c918a7764c">&#9670;&nbsp;</a></span>riscv_emulate_orn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_orn </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ORN (logical or-negate) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 OR NOT operand 2. </dd></dl>

</div>
</div>
<a id="a9cd0f7ed218622df7bec3ff630f76240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cd0f7ed218622df7bec3ff630f76240">&#9670;&nbsp;</a></span>riscv_emulate_pack()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_pack </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation PACK (pack lower words) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned maximum. </dd></dl>

</div>
</div>
<a id="a04fe6e658ee1f12e9789beeed5bfa01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04fe6e658ee1f12e9789beeed5bfa01b">&#9670;&nbsp;</a></span>riscv_emulate_rev8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_rev8 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation REV8 (byte swap) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 byte swapped. </dd></dl>

</div>
</div>
<a id="ade30a3bcfd7873fcf1f5f378fc0d9f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade30a3bcfd7873fcf1f5f378fc0d9f7b">&#9670;&nbsp;</a></span>riscv_emulate_rol()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_rol </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ROL (rotate-left) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 rotated left by operand_2(4:0) positions. </dd></dl>

</div>
</div>
<a id="a599dc2f9b237aac6720ab6382e5837d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599dc2f9b237aac6720ab6382e5837d9">&#9670;&nbsp;</a></span>riscv_emulate_ror()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_ror </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ROR (rotate-right) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 rotated right by operand_2(4:0) positions. </dd></dl>

</div>
</div>
<a id="a0f0468fec082340e06bef060ca814c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0468fec082340e06bef060ca814c4d">&#9670;&nbsp;</a></span>riscv_emulate_sbclr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sbclr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBCLR (clear single bit) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] cleared in operand 1. </dd></dl>

</div>
</div>
<a id="a44000ff539f48c35d47259080e86c747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44000ff539f48c35d47259080e86c747">&#9670;&nbsp;</a></span>riscv_emulate_sbext()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sbext </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBEXT (extract single bit) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Extracted bit (indexed by operand 2) from operand 1 in bit 0. </dd></dl>

</div>
</div>
<a id="a8716ae310425fd88d7462474ea31fa42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8716ae310425fd88d7462474ea31fa42">&#9670;&nbsp;</a></span>riscv_emulate_sbinv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sbinv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBINV (invert single bit) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] inverted in operand 1. </dd></dl>

</div>
</div>
<a id="a70454eda0124003f565329dfb6ae9fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70454eda0124003f565329dfb6ae9fc5">&#9670;&nbsp;</a></span>riscv_emulate_sbset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sbset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBSET (set single bit) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] set in operand 1. </dd></dl>

</div>
</div>
<a id="a528514b6c24fb84d79c600c2e521ad38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528514b6c24fb84d79c600c2e521ad38">&#9670;&nbsp;</a></span>riscv_emulate_sextb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sextb </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SEXT.B (sign-extend byte) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Sign-extended byte (operand(7:0)). </dd></dl>

</div>
</div>
<a id="a5b1cc93e42bc84209500928bf4d38a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1cc93e42bc84209500928bf4d38a17">&#9670;&nbsp;</a></span>riscv_emulate_sexth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sexth </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SEXT.H (sign-extend half-word) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Sign-extended half-word (operand(15:0)). </dd></dl>

</div>
</div>
<a id="a17f938b0871d4006abda4e9847750efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f938b0871d4006abda4e9847750efe">&#9670;&nbsp;</a></span>riscv_emulate_xnor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_xnor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation XNOR (logical xor-negate) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 XOR NOT operand 2. </dd></dl>

</div>
</div>
<a id="aa7c1f1a213fbef1d3ba368d4a7827d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c1f1a213fbef1d3ba368d4a7827d52">&#9670;&nbsp;</a></span>riscv_intrinsic_andn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_andn </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ANDN (logical and-negate) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 AND NOT operand 2. </dd></dl>

</div>
</div>
<a id="a0587da51a61e102573d287ed155eb191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0587da51a61e102573d287ed155eb191">&#9670;&nbsp;</a></span>riscv_intrinsic_clz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_clz </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CLZ (count leading zeros) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of leading zeros in source operand. </dd></dl>

</div>
</div>
<a id="ad97c070e03b910a0482282abf91ea54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97c070e03b910a0482282abf91ea54f">&#9670;&nbsp;</a></span>riscv_intrinsic_cpop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_cpop </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CPOP (count set bits) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of set bits in source operand. </dd></dl>

</div>
</div>
<a id="ad3642ea67049c55c8bbfef6baf7e6d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3642ea67049c55c8bbfef6baf7e6d29">&#9670;&nbsp;</a></span>riscv_intrinsic_ctz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_ctz </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CTZ (count trailing zeros) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of trailing zeros in source operand. </dd></dl>

</div>
</div>
<a id="a9c60f2cf4bcc94064b8c842b3e5e9409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c60f2cf4bcc94064b8c842b3e5e9409">&#9670;&nbsp;</a></span>riscv_intrinsic_max()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_max </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MAX (select signed maximum) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Signed maximum. </dd></dl>

</div>
</div>
<a id="afb83f978bd81607e4134c8178e37e5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb83f978bd81607e4134c8178e37e5e0">&#9670;&nbsp;</a></span>riscv_intrinsic_maxu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_maxu </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MAXU (select unsigned maximum) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned maximum. </dd></dl>

</div>
</div>
<a id="aebf9fcb8b8abfce28d8c360b20519fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf9fcb8b8abfce28d8c360b20519fa8">&#9670;&nbsp;</a></span>riscv_intrinsic_min()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_min </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MIN (select signed minimum) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Signed minimum. </dd></dl>

</div>
</div>
<a id="af7f2c6379cc26601ad65e22fd9ba7366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f2c6379cc26601ad65e22fd9ba7366">&#9670;&nbsp;</a></span>riscv_intrinsic_minu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_minu </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MINU (select unsigned minimum) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned minimum. </dd></dl>

</div>
</div>
<a id="a8303293b4dea9fa86400a0337e2bb4fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8303293b4dea9fa86400a0337e2bb4fa">&#9670;&nbsp;</a></span>riscv_intrinsic_orcb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_orcb </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ORC.B (or-combine byte) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>OR-combined bytes of operand 1. </dd></dl>

</div>
</div>
<a id="a5b79c4aab93a2df5d72e033ac572af62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b79c4aab93a2df5d72e033ac572af62">&#9670;&nbsp;</a></span>riscv_intrinsic_orn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_orn </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ORN (logical or-negate) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 OR NOT operand 2. </dd></dl>

</div>
</div>
<a id="a88f752788a72fde86fea8cbafafff9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f752788a72fde86fea8cbafafff9ab">&#9670;&nbsp;</a></span>riscv_intrinsic_pack()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_pack </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation PACK (pack lower words) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Packed lower words. </dd></dl>

</div>
</div>
<a id="a38e32bd0a34fdb6a26b95e293bcf1695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e32bd0a34fdb6a26b95e293bcf1695">&#9670;&nbsp;</a></span>riscv_intrinsic_rev8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_rev8 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation REV8 (byte-swap) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Byte swap of operand 1 </dd></dl>

</div>
</div>
<a id="a60a416e63fe0c0ec465007ca8955e50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a416e63fe0c0ec465007ca8955e50e">&#9670;&nbsp;</a></span>riscv_intrinsic_rol()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_rol </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ROL (rotate-left) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 rotated left by operand_2(4:0) positions. </dd></dl>

</div>
</div>
<a id="a41380d9ff38b7c13d7dd59aac7493ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41380d9ff38b7c13d7dd59aac7493ae3">&#9670;&nbsp;</a></span>riscv_intrinsic_ror()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_ror </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ROR (rotate-right) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 rotated right by operand_2(4:0) positions. </dd></dl>

</div>
</div>
<a id="a604be6f0aba2fb66ffb4ce05c5312e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a604be6f0aba2fb66ffb4ce05c5312e8f">&#9670;&nbsp;</a></span>riscv_intrinsic_rori20()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_rori20 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation RORI (rotate-right) by 20 positions. [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Fixed shift amount (20) for now.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 rotated right by 20 positions. </dd></dl>

</div>
</div>
<a id="acfb4d0fdd42bbff897fec41328b28cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb4d0fdd42bbff897fec41328b28cbf">&#9670;&nbsp;</a></span>riscv_intrinsic_sbclr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbclr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBCLR (clear single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] cleared in operand 1. </dd></dl>

</div>
</div>
<a id="a900b661e90e1a5f9927e59d9c15fb899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900b661e90e1a5f9927e59d9c15fb899">&#9670;&nbsp;</a></span>riscv_intrinsic_sbclri20()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbclri20 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBCLR (clear single bit), bit 20 [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Fixed shift amount (20) for now.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit 20 cleared in operand 1. </dd></dl>

</div>
</div>
<a id="a32c691ba562df53f83e7fcd02350c407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c691ba562df53f83e7fcd02350c407">&#9670;&nbsp;</a></span>riscv_intrinsic_sbext()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbext </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBEXT (extract single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Extracted bit (indexed by operand 2) from operand 1 in bit 0. </dd></dl>

</div>
</div>
<a id="a95b35ff72ddcbf92aa7ef1af82bcc311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b35ff72ddcbf92aa7ef1af82bcc311">&#9670;&nbsp;</a></span>riscv_intrinsic_sbexti20()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbexti20 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBEXT (extract single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Fixed shift amount (20) for now.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Extracted bit (20) from operand 1 in bit 0. </dd></dl>

</div>
</div>
<a id="a6304145a3ccb338e42226bcd183a0beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6304145a3ccb338e42226bcd183a0beb">&#9670;&nbsp;</a></span>riscv_intrinsic_sbinv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbinv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBINV (invert single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] inverted in operand 1. </dd></dl>

</div>
</div>
<a id="ad856e3227addb6a8796f914e96721fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad856e3227addb6a8796f914e96721fb2">&#9670;&nbsp;</a></span>riscv_intrinsic_sbinvi20()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbinvi20 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBINV (invert single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Fixed shift amount (20) for now.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit 20 inverted in operand 1. </dd></dl>

</div>
</div>
<a id="a9bedd8d5949415498996a8367608cdf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bedd8d5949415498996a8367608cdf1">&#9670;&nbsp;</a></span>riscv_intrinsic_sbset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBSET (set single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] set in operand 1. </dd></dl>

</div>
</div>
<a id="a28c892bc92a53b573d3313190149cfd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28c892bc92a53b573d3313190149cfd8">&#9670;&nbsp;</a></span>riscv_intrinsic_sbseti20()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbseti20 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBSET (set single bit), bit 20 [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Fixed shift amount (20) for now.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit 20 set in operand 1. </dd></dl>

</div>
</div>
<a id="a07299caa102ec15f5a2d70bdc7b178c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07299caa102ec15f5a2d70bdc7b178c5">&#9670;&nbsp;</a></span>riscv_intrinsic_sextb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sextb </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SEXT.B (sign-extend byte) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Sign extended byte (operand(7:0)). </dd></dl>

</div>
</div>
<a id="ae06a03f1c541c04ff40165e9dac5cece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06a03f1c541c04ff40165e9dac5cece">&#9670;&nbsp;</a></span>riscv_intrinsic_sexth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sexth </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SEXT.H (sign-extend half-word) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Sign extended half-word (operand(15:0)). </dd></dl>

</div>
</div>
<a id="ada1b7f718c65ac2679ee4597f5576500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1b7f718c65ac2679ee4597f5576500">&#9670;&nbsp;</a></span>riscv_intrinsic_xnor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_xnor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation XNOR (logical xor-negate) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 XOR NOT operand 2. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
