<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release Libero SoC v11.8 SP1 (Version 11.8.1.12)</text>
<text>Date: Fri Sep 08 12:08:04 2017
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[1] </cell>
 <cell>(435, 108)</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell>332</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[4] </cell>
 <cell>(438, 108)</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell>314</cell>
</row>
<row>
 <cell>3</cell>
 <cell>GB[11] </cell>
 <cell>(449, 108)</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell>258</cell>
</row>
<row>
 <cell>4</cell>
 <cell>GB[8] </cell>
 <cell>(446, 108)</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_YWn_GEast</cell>
 <cell>228</cell>
</row>
<row>
 <cell>5</cell>
 <cell>GB[7] </cell>
 <cell>(441, 108)</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_YWn_GEast</cell>
 <cell>183</cell>
</row>
<row>
 <cell>6</cell>
 <cell>GB[14] </cell>
 <cell>(452, 108)</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_YWn_GEast</cell>
 <cell>158</cell>
</row>
<row>
 <cell>7</cell>
 <cell>GB[9] </cell>
 <cell>(447, 108)</cell>
 <cell>CommsFPGA_top_0/long_reset_RNIUA27/U0_YWn_GEast</cell>
 <cell>103</cell>
</row>
<row>
 <cell>8</cell>
 <cell>GB[15] </cell>
 <cell>(453, 108)</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_YWn_GEast</cell>
 <cell>77</cell>
</row>
<row>
 <cell>9</cell>
 <cell>GB[13] </cell>
 <cell>(451, 108)</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_YWn_GEast</cell>
 <cell>75</cell>
</row>
<row>
 <cell>10</cell>
 <cell>GB[6] </cell>
 <cell>(440, 108)</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_YWn_GEast</cell>
 <cell>49</cell>
</row>
<row>
 <cell>11</cell>
 <cell>GB[3] </cell>
 <cell>(437, 108)</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell>20</cell>
</row>
<row>
 <cell>12</cell>
 <cell>GB[10] </cell>
 <cell>(448, 108)</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_YWn_GEast</cell>
 <cell>19</cell>
</row>
<row>
 <cell>13</cell>
 <cell>GB[12] </cell>
 <cell>(450, 108)</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_YWn_GEast</cell>
 <cell>18</cell>
</row>
<row>
 <cell>14</cell>
 <cell>GB[0] </cell>
 <cell>(434, 108)</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0_YWn_GEast</cell>
 <cell>16</cell>
</row>
<row>
 <cell>15</cell>
 <cell>GB[2] </cell>
 <cell>(436, 108)</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_YWn_GEast</cell>
 <cell>16</cell>
</row>
<row>
 <cell>16</cell>
 <cell>GB[5] </cell>
 <cell>(439, 108)</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell>2</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>(782, 160)</cell>
 <cell>GB[11] </cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell>ROUTED</cell>
 <cell>5</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:Y</cell>
 <cell>(675, 165)</cell>
 <cell>GB[8] </cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2</cell>
 <cell>ROUTED</cell>
 <cell>18</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:Y</cell>
 <cell>(697, 168)</cell>
 <cell>GB[7] </cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst:Y</cell>
 <cell>(738, 174)</cell>
 <cell>GB[14] </cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>(613, 187)</cell>
 <cell>GB[9] </cell>
 <cell>CommsFPGA_top_0/long_reset_0</cell>
 <cell>ROUTED</cell>
 <cell>9</cell>
</row>
<row>
 <cell>6</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CONFIG_PRESET_N</cell>
 <cell>(780, 206)</cell>
 <cell>GB[15] </cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/CONFIG_PRESET_N</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_CONFIG_APB</cell>
 <cell>(780, 206)</cell>
 <cell>GB[13] </cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:Y</cell>
 <cell>(721, 168)</cell>
 <cell>GB[6] </cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>9</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>(25, 194)</cell>
 <cell>GB[3] </cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>10</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:Q</cell>
 <cell>(757, 181)</cell>
 <cell>GB[10] </cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>11</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:Q</cell>
 <cell>(767, 181)</cell>
 <cell>GB[12] </cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>12</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ:Y</cell>
 <cell>(702, 168)</cell>
 <cell>GB[0] </cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>13</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset:Y</cell>
 <cell>(691, 162)</cell>
 <cell>GB[2] </cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell>Pin Swapped for Back Annotation Only</cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>CCC-NW0 (0, 194)</cell>
 <cell>GL0 =&gt; GL1</cell>
 <cell>GB[1] </cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>CCC-NW1 (18, 194)</cell>
 <cell>None</cell>
 <cell>GB[4] </cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>CCC-NW1 (18, 194)</cell>
 <cell>None</cell>
 <cell>GB[5] </cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<text>(none)</text>
</section>
<section>
<name>Local Clock Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Clock Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[1] </cell>
 <cell>(435, 108)</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell>332</cell>
 <cell>1</cell>
 <cell>(663, 195)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(664, 180)</cell>
 <cell>51</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(664, 186)</cell>
 <cell>30</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(664, 192)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(664, 201)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(664, 204)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(665, 177)</cell>
 <cell>48</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(665, 183)</cell>
 <cell>48</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(666, 162)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(666, 168)</cell>
 <cell>11</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(667, 165)</cell>
 <cell>20</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(667, 171)</cell>
 <cell>11</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(667, 174)</cell>
 <cell>31</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(667, 189)</cell>
 <cell>30</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(668, 159)</cell>
 <cell>9</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[4] </cell>
 <cell>(438, 108)</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell>314</cell>
 <cell>1</cell>
 <cell>(663, 192)</cell>
 <cell>5</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(664, 147)</cell>
 <cell>34</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(664, 153)</cell>
 <cell>7</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(664, 156)</cell>
 <cell>28</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(664, 162)</cell>
 <cell>47</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(664, 168)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(664, 177)</cell>
 <cell>11</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(664, 183)</cell>
 <cell>23</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(665, 150)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(665, 165)</cell>
 <cell>16</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(665, 171)</cell>
 <cell>61</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(665, 174)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(666, 159)</cell>
 <cell>61</cell>
</row>
<row>
 <cell>3</cell>
 <cell>GB[11] </cell>
 <cell>(449, 108)</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell>258</cell>
 <cell>1</cell>
 <cell>(662, 144)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(662, 192)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(663, 90)</cell>
 <cell>17</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(663, 141)</cell>
 <cell>17</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(663, 153)</cell>
 <cell>37</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(663, 162)</cell>
 <cell>29</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(663, 168)</cell>
 <cell>47</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(663, 186)</cell>
 <cell>5</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(664, 150)</cell>
 <cell>21</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(664, 159)</cell>
 <cell>15</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(664, 165)</cell>
 <cell>21</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(664, 171)</cell>
 <cell>19</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(664, 174)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(664, 189)</cell>
 <cell>15</cell>
</row>
<row>
 <cell>4</cell>
 <cell>GB[8] </cell>
 <cell>(446, 108)</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_YWn_GEast</cell>
 <cell>228</cell>
 <cell>1</cell>
 <cell>(662, 90)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(662, 141)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(662, 147)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(662, 150)</cell>
 <cell>14</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(662, 153)</cell>
 <cell>28</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(662, 156)</cell>
 <cell>11</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(662, 159)</cell>
 <cell>62</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(662, 162)</cell>
 <cell>75</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(662, 165)</cell>
 <cell>5</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(662, 168)</cell>
 <cell>19</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(662, 171)</cell>
 <cell>5</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(662, 174)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(662, 177)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(662, 180)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>GB[7] </cell>
 <cell>(441, 108)</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_YWn_GEast</cell>
 <cell>183</cell>
 <cell>1</cell>
 <cell>(663, 171)</cell>
 <cell>51</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(663, 174)</cell>
 <cell>15</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(663, 177)</cell>
 <cell>38</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(663, 180)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(663, 183)</cell>
 <cell>45</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(663, 189)</cell>
 <cell>10</cell>
</row>
<row>
 <cell>6</cell>
 <cell>GB[14] </cell>
 <cell>(452, 108)</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_YWn_GEast</cell>
 <cell>158</cell>
 <cell>1</cell>
 <cell>(662, 195)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(663, 144)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(665, 162)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(665, 168)</cell>
 <cell>46</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(665, 189)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(666, 165)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(666, 171)</cell>
 <cell>19</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(666, 174)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(667, 159)</cell>
 <cell>9</cell>
</row>
<row>
 <cell>7</cell>
 <cell>GB[9] </cell>
 <cell>(447, 108)</cell>
 <cell>CommsFPGA_top_0/long_reset_RNIUA27/U0_YWn_GEast</cell>
 <cell>103</cell>
 <cell>1</cell>
 <cell>(666, 177)</cell>
 <cell>19</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(666, 180)</cell>
 <cell>20</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(666, 186)</cell>
 <cell>22</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(667, 183)</cell>
 <cell>18</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(668, 171)</cell>
 <cell>11</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(668, 174)</cell>
 <cell>13</cell>
</row>
<row>
 <cell>8</cell>
 <cell>GB[15] </cell>
 <cell>(453, 108)</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_YWn_GEast</cell>
 <cell>77</cell>
 <cell>1</cell>
 <cell>(663, 201)</cell>
 <cell>74</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(663, 204)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(666, 189)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>9</cell>
 <cell>GB[13] </cell>
 <cell>(451, 108)</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_YWn_GEast</cell>
 <cell>75</cell>
 <cell>1</cell>
 <cell>(662, 201)</cell>
 <cell>74</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(662, 204)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>10</cell>
 <cell>GB[6] </cell>
 <cell>(440, 108)</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_YWn_GEast</cell>
 <cell>49</cell>
 <cell>1</cell>
 <cell>(663, 147)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(663, 150)</cell>
 <cell>17</cell>
</row>
<row>
 <cell>11</cell>
 <cell>GB[3] </cell>
 <cell>(437, 108)</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell>20</cell>
 <cell>1</cell>
 <cell>(665, 180)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(665, 186)</cell>
 <cell>16</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(666, 183)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>12</cell>
 <cell>GB[10] </cell>
 <cell>(448, 108)</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_YWn_GEast</cell>
 <cell>19</cell>
 <cell>1</cell>
 <cell>(662, 183)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(662, 186)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(662, 189)</cell>
 <cell>12</cell>
</row>
<row>
 <cell>13</cell>
 <cell>GB[12] </cell>
 <cell>(450, 108)</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_YWn_GEast</cell>
 <cell>18</cell>
 <cell>1</cell>
 <cell>(667, 186)</cell>
 <cell>16</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(668, 183)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>14</cell>
 <cell>GB[0] </cell>
 <cell>(434, 108)</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0_YWn_GEast</cell>
 <cell>16</cell>
 <cell> </cell>
 <cell>(663, 165)</cell>
 <cell>16</cell>
</row>
<row>
 <cell>15</cell>
 <cell>GB[2] </cell>
 <cell>(436, 108)</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_YWn_GEast</cell>
 <cell>16</cell>
 <cell>1</cell>
 <cell>(663, 156)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(665, 159)</cell>
 <cell>4</cell>
</row>
<row>
 <cell>16</cell>
 <cell>GB[5] </cell>
 <cell>(439, 108)</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell>2</cell>
 <cell> </cell>
 <cell>(663, 159)</cell>
 <cell>2</cell>
</row>
</table>
<text></text>
</section>
</doc>
