Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Ramen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Ramen.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Ramen"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Ramen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\vga_controller.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\Debouncer.v" into library work
Parsing module <Debouncer>.
Analyzing Verilog file "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\vga_display.v" into library work
Parsing module <vga_display>.
Analyzing Verilog file "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\FSM.v" into library work
Parsing module <FSM>.
Analyzing Verilog file "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\Ramen.v" into library work
Parsing module <Ramen>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Ramen>.

Elaborating module <FSM>.

Elaborating module <clock_divider>.

Elaborating module <Debouncer>.
"\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\FSM.v" Line 208. $display Error in case statement.
WARNING:HDLCompiler:413 - "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\Ramen.v" Line 62: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\Ramen.v" Line 64: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <vga_display>.

Elaborating module <vga_controller_640_60>.
WARNING:HDLCompiler:634 - "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\Ramen.v" Line 66: Net <reset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Ramen>.
    Related source file is "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\Ramen.v".
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_2_OUT> created at line 62.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_5_OUT> created at line 64.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <Ramen> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\FSM.v".
        set = 0
        count = 1
        pause = 2
    Found 3-bit register for signal <five>.
    Found 6-bit register for signal <min>.
    Found 6-bit register for signal <sec>.
    Found 1-bit register for signal <timeUp>.
    Found 1-bit register for signal <internal_pause>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_out (rising_edge)                          |
    | Reset              | debounced<3> (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <min[5]_GND_2_o_sub_37_OUT> created at line 169.
    Found 6-bit subtractor for signal <sec[5]_GND_2_o_sub_40_OUT> created at line 174.
    Found 3-bit adder for signal <five[2]_GND_2_o_add_5_OUT> created at line 123.
    Found 6-bit adder for signal <min[5]_GND_2_o_add_9_OUT> created at line 130.
    Found 6-bit adder for signal <sec[5]_GND_2_o_add_11_OUT> created at line 136.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred  42 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\clock_divider.v".
    Found 1-bit register for signal <out_clk>.
    Found 25-bit register for signal <count2>.
    Found 25-bit adder for signal <count2[24]_GND_3_o_add_4_OUT> created at line 45.
    Found 25-bit comparator greater for signal <n0005> created at line 47
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\Debouncer.v".
    Found 1-bit register for signal <PB_sync_1>.
    Found 16-bit register for signal <PB_cnt>.
    Found 1-bit register for signal <PB_state>.
    Found 1-bit register for signal <PB_sync_0>.
    Found 16-bit adder for signal <PB_cnt[15]_GND_4_o_add_4_OUT> created at line 48.
    Found 1-bit comparator equal for signal <PB_state_PB_sync_1_equal_4_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Debouncer> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <n0165> created at line 0.
    Found 10-bit adder for signal <GND_5_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <n0169> created at line 0.
    Found 9-bit adder for signal <GND_5_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <n0173> created at line 0.
    Found 8-bit adder for signal <GND_5_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <n0177> created at line 0.
    Found 7-bit adder for signal <GND_5_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <n0181> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <n0185> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_5_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <n0189> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_5_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

Synthesizing Unit <div_32u_4u>.
    Related source file is "".
    Found 36-bit adder for signal <n2401> created at line 0.
    Found 36-bit adder for signal <GND_6_o_b[3]_add_1_OUT> created at line 0.
    Found 35-bit adder for signal <n2405> created at line 0.
    Found 35-bit adder for signal <GND_6_o_b[3]_add_3_OUT> created at line 0.
    Found 34-bit adder for signal <n2409> created at line 0.
    Found 34-bit adder for signal <GND_6_o_b[3]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <n2413> created at line 0.
    Found 33-bit adder for signal <GND_6_o_b[3]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <n2417> created at line 0.
    Found 32-bit adder for signal <a[31]_b[3]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <n2421> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <n2425> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2429> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2433> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2437> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2441> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2445> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2449> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2453> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2457> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2461> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2465> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2469> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2473> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2477> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2481> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2485> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2489> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2493> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2497> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2501> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2505> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2509> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2513> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2517> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2521> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2525> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_63_OUT[31:0]> created at line 0.
    Found 36-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_4u> synthesized.

Synthesizing Unit <vga_display>.
    Related source file is "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\vga_display.v".
        N = 2
    Found 1-bit register for signal <clk_25Mhz>.
    Found 1-bit register for signal <en0>.
    Found 1-bit register for signal <en1>.
    Found 1-bit register for signal <en2>.
    Found 1-bit register for signal <en3>.
    Found 1-bit register for signal <en4>.
    Found 1-bit register for signal <en5>.
    Found 1-bit register for signal <en6>.
    Found 1-bit register for signal <en7>.
    Found 1-bit register for signal <en8>.
    Found 1-bit register for signal <en9>.
    Found 1-bit register for signal <en02>.
    Found 1-bit register for signal <en12>.
    Found 1-bit register for signal <en22>.
    Found 1-bit register for signal <en32>.
    Found 1-bit register for signal <en42>.
    Found 1-bit register for signal <en52>.
    Found 1-bit register for signal <en62>.
    Found 1-bit register for signal <en72>.
    Found 1-bit register for signal <en82>.
    Found 1-bit register for signal <en92>.
    Found 1-bit register for signal <en03>.
    Found 1-bit register for signal <en13>.
    Found 1-bit register for signal <en23>.
    Found 1-bit register for signal <en33>.
    Found 1-bit register for signal <en43>.
    Found 1-bit register for signal <en53>.
    Found 1-bit register for signal <en63>.
    Found 1-bit register for signal <en73>.
    Found 1-bit register for signal <en83>.
    Found 1-bit register for signal <en93>.
    Found 1-bit register for signal <en04>.
    Found 1-bit register for signal <en14>.
    Found 1-bit register for signal <en24>.
    Found 1-bit register for signal <en34>.
    Found 1-bit register for signal <en44>.
    Found 1-bit register for signal <en54>.
    Found 1-bit register for signal <en64>.
    Found 1-bit register for signal <en74>.
    Found 1-bit register for signal <en84>.
    Found 1-bit register for signal <en94>.
    Found 3-bit register for signal <R>.
    Found 3-bit register for signal <Green>.
    Found 2-bit register for signal <Blue>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_7_o_add_1_OUT> created at line 55.
    Found 16x10-bit Read Only RAM for signal <_n0496>
    Found 16x10-bit Read Only RAM for signal <_n0513>
    Found 16x10-bit Read Only RAM for signal <_n0530>
    Found 16x10-bit Read Only RAM for signal <_n0547>
    Found 11-bit comparator lessequal for signal <n0004> created at line 73
    Found 11-bit comparator lessequal for signal <n0006> created at line 73
    Found 11-bit comparator lessequal for signal <n0009> created at line 73
    Found 11-bit comparator lessequal for signal <n0012> created at line 73
    Found 11-bit comparator lessequal for signal <n0016> created at line 74
    Found 11-bit comparator lessequal for signal <n0020> created at line 74
    Found 11-bit comparator lessequal for signal <n0024> created at line 75
    Found 11-bit comparator lessequal for signal <n0027> created at line 75
    Found 11-bit comparator lessequal for signal <n0031> created at line 76
    Found 11-bit comparator lessequal for signal <n0036> created at line 77
    Found 11-bit comparator lessequal for signal <n0045> created at line 79
    Found 11-bit comparator lessequal for signal <n0048> created at line 79
    Found 11-bit comparator lessequal for signal <n0052> created at line 81
    Found 11-bit comparator lessequal for signal <n0054> created at line 81
    Found 11-bit comparator lessequal for signal <n0060> created at line 82
    Found 11-bit comparator lessequal for signal <n0072> created at line 85
    Found 11-bit comparator lessequal for signal <n0084> created at line 89
    Found 11-bit comparator lessequal for signal <n0086> created at line 89
    Found 11-bit comparator lessequal for signal <n0092> created at line 90
    Found 11-bit comparator lessequal for signal <n0104> created at line 93
    Found 11-bit comparator lessequal for signal <n0116> created at line 97
    Found 11-bit comparator lessequal for signal <n0118> created at line 97
    Found 11-bit comparator lessequal for signal <n0124> created at line 98
    Found 11-bit comparator lessequal for signal <n0136> created at line 101
    Summary:
	inferred   4 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred  24 Comparator(s).
Unit <vga_display> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "\\ad\eng\users\c\h\chz\EC311labs\KitchenTimer\vga_controller.v".
        HMAX = 800
        VMAX = 525
        HLINES = 640
        HFP = 648
        HSP = 744
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_8_o_add_4_OUT> created at line 48.
    Found 11-bit adder for signal <vcounter[10]_GND_8_o_add_12_OUT> created at line 56.
    Found 11-bit comparator lessequal for signal <n0014> created at line 63
    Found 11-bit comparator greater for signal <hcounter[10]_GND_8_o_LessThan_20_o> created at line 63
    Found 11-bit comparator lessequal for signal <n0020> created at line 70
    Found 11-bit comparator greater for signal <vcounter[10]_GND_8_o_LessThan_23_o> created at line 70
    Found 11-bit comparator greater for signal <hcounter[10]_GND_8_o_LessThan_24_o> created at line 75
    Found 11-bit comparator greater for signal <vcounter[10]_GND_8_o_LessThan_25_o> created at line 75
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x10-bit single-port Read Only RAM                   : 4
# Adders/Subtractors                                   : 172
 10-bit adder                                          : 4
 11-bit adder                                          : 2
 16-bit adder                                          : 5
 2-bit adder                                           : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 112
 33-bit adder                                          : 4
 34-bit adder                                          : 4
 35-bit adder                                          : 4
 36-bit adder                                          : 4
 6-bit adder                                           : 14
 6-bit subtractor                                      : 2
 7-bit adder                                           : 4
 7-bit subtractor                                      : 2
 8-bit adder                                           : 4
 9-bit adder                                           : 4
# Registers                                            : 41
 1-bit register                                        : 22
 10-bit register                                       : 4
 11-bit register                                       : 2
 16-bit register                                       : 5
 2-bit register                                        : 2
 25-bit register                                       : 1
 3-bit register                                        : 3
 6-bit register                                        : 2
# Comparators                                          : 116
 1-bit comparator equal                                : 5
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 26
 25-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 58
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1978
 1-bit 2-to-1 multiplexer                              : 1937
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 32
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Debouncer>.
The following registers are absorbed into counter <PB_cnt>: 1 register on signal <PB_cnt>.
Unit <Debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <FSM>.
The following registers are absorbed into counter <five>: 1 register on signal <five>.
Unit <FSM> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

Synthesizing (advanced) Unit <vga_display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram__n0496> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num1>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0513> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num2>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0547> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num4>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0530> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num3>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <vga_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x10-bit single-port distributed Read Only RAM       : 4
# Adders/Subtractors                                   : 85
 25-bit adder                                          : 1
 32-bit adder carry in                                 : 64
 4-bit adder carry in                                  : 2
 6-bit adder                                           : 2
 6-bit adder carry in                                  : 12
 6-bit subtractor                                      : 2
 7-bit subtractor                                      : 2
# Counters                                             : 10
 11-bit up counter                                     : 2
 16-bit up counter                                     : 5
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 82
 Flip-Flops                                            : 82
# Comparators                                          : 116
 1-bit comparator equal                                : 5
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 26
 25-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 58
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1977
 1-bit 2-to-1 multiplexer                              : 1937
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 32
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f1/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <Ramen> ...

Optimizing unit <FSM> ...

Optimizing unit <Debouncer> ...

Optimizing unit <vga_display> ...

Optimizing unit <vga_controller_640_60> ...

Optimizing unit <mod_6u_4u> ...
WARNING:Xst:1293 - FF/Latch <v1/en73> has a constant value of 0 in block <Ramen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v1/en83> has a constant value of 0 in block <Ramen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v1/en93> has a constant value of 0 in block <Ramen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v1/en7> has a constant value of 0 in block <Ramen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v1/en8> has a constant value of 0 in block <Ramen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v1/en9> has a constant value of 0 in block <Ramen>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <f1/clk1/count2_0> in Unit <Ramen> is equivalent to the following FF/Latch, which will be removed : <v1/count_0> 
INFO:Xst:2261 - The FF/Latch <f1/clk1/count2_1> in Unit <Ramen> is equivalent to the following FF/Latch, which will be removed : <v1/count_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Ramen, actual ratio is 33.
FlipFlop f1/min_4 has been replicated 1 time(s)
FlipFlop f1/min_5 has been replicated 1 time(s)
FlipFlop f1/sec_4 has been replicated 1 time(s)
FlipFlop f1/sec_5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <Ramen> :
	Found 2-bit shift register for signal <f1/PB_debouncer5/PB_sync_1>.
	Found 2-bit shift register for signal <f1/PB_debouncer4/PB_sync_1>.
	Found 2-bit shift register for signal <f1/PB_debouncer3/PB_sync_1>.
	Found 2-bit shift register for signal <f1/PB_debouncer2/PB_sync_1>.
	Found 2-bit shift register for signal <f1/PB_debouncer/PB_sync_1>.
Unit <Ramen> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 202
 Flip-Flops                                            : 202
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Ramen.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4266
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 143
#      LUT2                        : 52
#      LUT3                        : 316
#      LUT4                        : 153
#      LUT5                        : 1111
#      LUT6                        : 521
#      MUXCY                       : 1007
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 942
# FlipFlops/Latches                : 207
#      FD                          : 69
#      FDE                         : 11
#      FDR                         : 97
#      FDRE                        : 30
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 13
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             207  out of  18224     1%  
 Number of Slice LUTs:                 2316  out of   9112    25%  
    Number used as Logic:              2311  out of   9112    25%  
    Number used as Memory:                5  out of   2176     0%  
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2323
   Number with an unused Flip Flop:    2116  out of   2323    91%  
   Number with an unused LUT:             7  out of   2323     0%  
   Number of fully used LUT-FF pairs:   200  out of   2323     8%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  25  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1/clk1/out_clk                    | BUFG                   | 23    |
clk                                | BUFGP                  | 164   |
v1/clk_25Mhz                       | BUFG                   | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.664ns (Maximum Frequency: 176.565MHz)
   Minimum input arrival time before clock: 5.678ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'f1/clk1/out_clk'
  Clock period: 5.216ns (frequency: 191.719MHz)
  Total number of paths / destination ports: 907 / 43
-------------------------------------------------------------------------
Delay:               5.216ns (Levels of Logic = 3)
  Source:            f1/sec_5 (FF)
  Destination:       f1/min_5 (FF)
  Source Clock:      f1/clk1/out_clk rising
  Destination Clock: f1/clk1/out_clk rising

  Data Path: f1/sec_5 to f1/min_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            68   0.447   1.771  f1/sec_5 (f1/sec_5)
     LUT6:I4->O            1   0.203   0.580  f1/_n0660_inv1 (f1/_n0660_inv2)
     LUT6:I5->O            1   0.205   0.684  f1/_n0660_inv2 (f1/_n0660_inv3)
     LUT6:I4->O            8   0.203   0.802  f1/_n0660_inv3 (f1/_n0660_inv)
     FDRE:CE                   0.322          f1/min_0
    ----------------------------------------
    Total                      5.216ns (1.380ns logic, 3.836ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.664ns (frequency: 176.565MHz)
  Total number of paths / destination ports: 9324 / 210
-------------------------------------------------------------------------
Delay:               5.664ns (Levels of Logic = 13)
  Source:            f1/clk1/count2_1 (FF)
  Destination:       f1/clk1/count2_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: f1/clk1/count2_1 to f1/clk1/count2_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.651  f1/clk1/count2_1 (f1/clk1/count2_1)
     LUT1:I0->O            1   0.205   0.000  f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<1>_rt (f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<1>_rt)
     MUXCY:S->O            1   0.172   0.000  f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<1> (f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<2> (f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<3> (f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<4> (f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<5> (f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<6> (f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<7> (f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_cy<7>)
     XORCY:CI->O           1   0.180   0.808  f1/clk1/Madd_count2[24]_GND_3_o_add_4_OUT_xor<8> (f1/clk1/count2[24]_GND_3_o_add_4_OUT<8>)
     LUT3:I0->O            1   0.205   0.580  f1/clk1/n000524 (f1/clk1/n000523)
     LUT6:I5->O            3   0.205   0.651  f1/clk1/n000525 (f1/clk1/n000524)
     LUT6:I5->O           13   0.205   0.933  f1/clk1/n0005_inv1 (f1/clk1/n0005_inv)
     LUT2:I1->O            1   0.205   0.000  f1/clk1/count2_24_rstpot (f1/clk1/count2_24_rstpot)
     FD:D                      0.102          f1/clk1/count2_24
    ----------------------------------------
    Total                      5.664ns (2.040ns logic, 3.624ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'v1/clk_25Mhz'
  Clock period: 5.308ns (frequency: 188.411MHz)
  Total number of paths / destination ports: 644 / 58
-------------------------------------------------------------------------
Delay:               5.308ns (Levels of Logic = 3)
  Source:            v1/vc/hcounter_2 (FF)
  Destination:       v1/vc/vcounter_10 (FF)
  Source Clock:      v1/clk_25Mhz rising
  Destination Clock: v1/clk_25Mhz rising

  Data Path: v1/vc/hcounter_2 to v1/vc/vcounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   1.201  v1/vc/hcounter_2 (v1/vc/hcounter_2)
     LUT6:I1->O            1   0.203   0.580  v1/vc/GND_8_o_GND_8_o_equal_4_o<10>_SW0 (N116)
     LUT6:I5->O           23   0.205   1.154  v1/vc/GND_8_o_GND_8_o_equal_4_o<10> (v1/vc/GND_8_o_GND_8_o_equal_4_o)
     LUT2:I1->O           11   0.205   0.882  v1/vc/_n00513 (v1/vc/_n0051)
     FDRE:R                    0.430          v1/vc/vcounter_0
    ----------------------------------------
    Total                      5.308ns (1.490ns logic, 3.818ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1/clk1/out_clk'
  Total number of paths / destination ports: 125 / 36
-------------------------------------------------------------------------
Offset:              5.678ns (Levels of Logic = 4)
  Source:            in<9> (PAD)
  Destination:       f1/min_5 (FF)
  Destination Clock: f1/clk1/out_clk rising

  Data Path: in<9> to f1/min_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.457  in_9_IBUF (in_9_IBUF)
     LUT6:I0->O            1   0.203   0.580  f1/_n0660_inv1 (f1/_n0660_inv2)
     LUT6:I5->O            1   0.205   0.684  f1/_n0660_inv2 (f1/_n0660_inv3)
     LUT6:I4->O            8   0.203   0.802  f1/_n0660_inv3 (f1/_n0660_inv)
     FDRE:CE                   0.322          f1/min_0
    ----------------------------------------
    Total                      5.678ns (2.155ns logic, 3.523ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              2.724ns (Levels of Logic = 2)
  Source:            in<9> (PAD)
  Destination:       v1/R_2 (FF)
  Destination Clock: clk rising

  Data Path: in<9> to v1/R_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.197  in_9_IBUF (in_9_IBUF)
     LUT2:I0->O            1   0.203   0.000  v1/R_2_rstpot (v1/R_2_rstpot)
     FD:D                      0.102          v1/R_2
    ----------------------------------------
    Total                      2.724ns (1.527ns logic, 1.197ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            v1/R_2 (FF)
  Destination:       R<2> (PAD)
  Source Clock:      clk rising

  Data Path: v1/R_2 to R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  v1/R_2 (v1/R_2)
     OBUF:I->O                 2.571          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'f1/clk1/out_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            f1/timeUp (FF)
  Destination:       timeUp (PAD)
  Source Clock:      f1/clk1/out_clk rising

  Data Path: f1/timeUp to timeUp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  f1/timeUp (f1/timeUp)
     OBUF:I->O                 2.571          timeUp_OBUF (timeUp)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'v1/clk_25Mhz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            v1/vc/HS (FF)
  Destination:       HS (PAD)
  Source Clock:      v1/clk_25Mhz rising

  Data Path: v1/vc/HS to HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  v1/vc/HS (v1/vc/HS)
     OBUF:I->O                 2.571          HS_OBUF (HS)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.664|         |         |         |
f1/clk1/out_clk|   95.764|         |         |         |
v1/clk_25Mhz   |   12.286|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1/clk1/out_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.005|         |         |         |
f1/clk1/out_clk|    5.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v1/clk_25Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v1/clk_25Mhz   |    5.308|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.73 secs
 
--> 

Total memory usage is 284208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    6 (   0 filtered)

