$date
	Sat Oct 22 22:53:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#317205
b1011 !
1"
#317206
b1011 &
b1011 %
1$
#317207
0"
#317210
b100010 &
b100010 %
#317214
b10001 &
b10001 %
#317218
b110100 &
b110100 %
#317222
b11010 &
b11010 %
#317226
b1101 &
b1101 %
#317230
b101000 &
b101000 %
#317234
b10100 &
b10100 %
#317238
b1010 &
b1010 %
#317242
b101 &
b101 %
#317246
b10000 &
b10000 %
#317250
b1000 &
b1000 %
#317254
b100 &
b100 %
#317258
b10 &
b10 %
#317262
b1 &
1#
b1 %
#317266
b0 &
b0 %
0#
0$
#1289778
b10010 &
b10010 %
1$
b10010 !
1"
#1289779
0"
#1289782
b1001 &
b1001 %
#1289786
b11100 &
b11100 %
#1289790
b1110 &
b1110 %
#1289794
b111 &
b111 %
#1289798
b10110 &
b10110 %
#1289802
b1011 &
b1011 %
#1289806
b100010 &
b100010 %
#1289810
b10001 &
b10001 %
#1289814
b110100 &
b110100 %
#1289818
b11010 &
b11010 %
#1289822
b1101 &
b1101 %
#1289826
b101000 &
b101000 %
#1289830
b10100 &
b10100 %
#1289834
b1010 &
b1010 %
#1289838
b101 &
b101 %
#1289842
b10000 &
b10000 %
#1289846
b1000 &
b1000 %
#1289850
b100 &
b100 %
#1289854
b10 &
b10 %
#1289858
b1 &
b1 %
1#
#1289862
b0 &
0#
b0 %
0$
#2356279
b10 !
1"
#2356282
b10 &
b10 %
1$
#2356283
0"
#2356286
b1 &
1#
b1 %
#2356290
b0 &
b0 %
0#
0$
#4500012
