
AVRASM ver. 2.2.7  C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm Wed Jul 15 16:32:47 2020

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(14): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(15): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\def_equ.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(41): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\interrupts_vector.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(42): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\interrupts.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(43): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\initialization.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(53): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\lib_delay.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(55): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\ds1302.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(56): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\tm1637.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(57): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\data_convertor.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(14): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(15): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\def_equ.inc'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(41): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\interrupts_vector.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(42): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\interrupts.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(43): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\initialization.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(53): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\lib_delay.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(55): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\ds1302.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(56): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\tm1637.asm'
C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\main.asm(57): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\attiny2313_tm1637_ds1302\attiny2313_tm1637_ds1302\data_convertor.asm'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #define _TN2313ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATtiny2313A
                                 #pragma AVRPART ADMIN PART_NAME ATtiny2313A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x91
                                 .equ	SIGNATURE_002	= 0x0a
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2
                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	OCR0B	= 0x3c
                                 .equ	GIMSK	= 0x3b
                                 .equ	EIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	OCR0A	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	TCCR0B	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	TCCR0A	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	CLKPR	= 0x26
                                 .equ	ICR1L	= 0x24
                                 .equ	ICR1H	= 0x25
                                 .equ	GTCCR	= 0x23
                                 .equ	TCCR1C	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	PCMSK0	= 0x20
                                 .equ	EEAR	= 0x1e
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	GPIOR2	= 0x15
                                 .equ	GPIOR1	= 0x14
                                 .equ	GPIOR0	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	USIDR	= 0x0f
                                 .equ	USISR	= 0x0e
                                 .equ	USICR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	BODCR	= 0x07
                                 .equ	PRR	= 0x06
                                 .equ	PCMSK2	= 0x05
                                 .equ	PCMSK1	= 0x04
                                 .equ	UCSRC	= 0x03
                                 .equ	UBRRH	= 0x02
                                 .equ	DIDR	= 0x01
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	OCIE0A	= 0	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	OCF0A	= 0	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	TCCR0	= TCCR0B	; For compatibility
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare B
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	ICIE1	= 3	; Timer/Counter1 Input Capture Interrupt Enable
                                 .equ	TICIE	= ICIE1	; For compatibility
                                 .equ	OCIE1B	= 5	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 6	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TOIE1	= 7	; Timer/Counter1 Overflow Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	ICF1	= 3	; Input Capture Flag 1
                                 .equ	OCF1B	= 5	; Output Compare Flag 1B
                                 .equ	OCF1A	= 6	; Output Compare Flag 1A
                                 .equ	TOV1	= 7	; Timer/Counter1 Overflow Flag
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART Transmission Speed
                                 .equ	UPE	= 2	; USART Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size Bit 0
                                 .equ	UCSZ1	= 2	; Character Size Bit 1
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0 	= 6	; USART Mode Select 0
                                 .equ 	UMSEL1 	= 7 ; USART Mode Select 1
                                 .equ 	UCPHA  	= 1 ; USART MSPIM Clock Phase
                                 .equ 	UDORD  	= 2 ; USART MSPIM Data Order 
                                 
                                 .equ	UBRR	= UBRRL	; For compatibility
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; 
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Data Register, Port D
                                 .equ	PORTD0	= 0	; 
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; 
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; 
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; 
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; 
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; 
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; 
                                 .equ	PD6	= 6	; For compatibility
                                 
                                 ; DDRD - Data Direction Register, Port D
                                 .equ	DDD0	= 0	; 
                                 .equ	DDD1	= 1	; 
                                 .equ	DDD2	= 2	; 
                                 .equ	DDD3	= 3	; 
                                 .equ	DDD4	= 4	; 
                                 .equ	DDD5	= 5	; 
                                 .equ	DDD6	= 6	; 
                                 
                                 ; PIND - Input Pins, Port D
                                 .equ	PIND0	= 0	; 
                                 .equ	PIND1	= 1	; 
                                 .equ	PIND2	= 2	; 
                                 .equ	PIND3	= 3	; 
                                 .equ	PIND4	= 4	; 
                                 .equ	PIND5	= 5	; 
                                 .equ	PIND6	= 6	; 
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEAR - EEPROM Read/Write Access
                                 .equ	EEARL	= EEAR	; For compatibility
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access bit 6
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEWE	= EEPE	; For compatibility
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EEMWE	= EEMPE	; For compatibility
                                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; 
                                 .equ	EEPM1	= 5	; 
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 
                                 
                                 ; ***** USI **************************
                                 ; USIDR - USI Data Register
                                 .equ	USIDR0	= 0	; USI Data Register bit 0
                                 .equ	USIDR1	= 1	; USI Data Register bit 1
                                 .equ	USIDR2	= 2	; USI Data Register bit 2
                                 .equ	USIDR3	= 3	; USI Data Register bit 3
                                 .equ	USIDR4	= 4	; USI Data Register bit 4
                                 .equ	USIDR5	= 5	; USI Data Register bit 5
                                 .equ	USIDR6	= 6	; USI Data Register bit 6
                                 .equ	USIDR7	= 7	; USI Data Register bit 7
                                 
                                 ; USISR - USI Status Register
                                 .equ	USICNT0	= 0	; USI Counter Value Bit 0
                                 .equ	USICNT1	= 1	; USI Counter Value Bit 1
                                 .equ	USICNT2	= 2	; USI Counter Value Bit 2
                                 .equ	USICNT3	= 3	; USI Counter Value Bit 3
                                 .equ	USIDC	= 4	; Data Output Collision
                                 .equ	USIPF	= 5	; Stop Condition Flag
                                 .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
                                 .equ	USISIF	= 7	; Start Condition Interrupt Flag
                                 
                                 ; USICR - USI Control Register
                                 .equ	USITC	= 0	; Toggle Clock Port Pin
                                 .equ	USICLK	= 1	; Clock Strobe
                                 .equ	USICS0	= 2	; USI Clock Source Select Bit 0
                                 .equ	USICS1	= 3	; USI Clock Source Select Bit 1
                                 .equ	USIWM0	= 4	; USI Wire Mode Bit 0
                                 .equ	USIWM1	= 5	; USI Wire Mode Bit 1
                                 .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
                                 .equ	USISIE	= 7	; Start Condition Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GIMSK - General Interrupt Mask Register
                                 .equ  PCIE1 = 3 ;
                                 .equ  PCIE2 = 4 ;
                                 .equ	PCIE0	= 5	; 
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - Extended Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	PCIF0	= 5	; 
                                 .equ  PCIF2	= 4   ;
                                 .equ  PCIF1   = 3   ;
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; PCMSK2 - Pin Change Interrupt Mask Register 2
                                 .equ	PCINT11	= 0	; Pin Change Interrupt Mask 11
                                 .equ	PCINT12	= 1	; Pin Change Interrupt Mask 12
                                 .equ	PCINT13	= 2	; Pin Change Interrupt Mask 13
                                 .equ	PCINT14	= 3	; Pin Change Interrupt Mask 14
                                 .equ	PCINT15	= 4	; Pin Change Interrupt Mask 15
                                 .equ	PCINT16	= 5	; Pin Change Interrupt Mask 16
                                 .equ	PCINT17	= 6	; Pin Change Interrupt Mask 17
                                 
                                 ; PCMSK1 - Pin Change Interrupt Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Interrupt Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Interrupt Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Interrupt Mask 10
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select Bit 0
                                 .equ	SM	= SM0	; For compatibility
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SM1	= 6	; Sleep Mode Select Bit 1
                                 .equ	PUD	= 7	; Pull-up Disable
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; MCUSR - MCU Status register
                                 .equ	PORF	= 0	; Power-On Reset Flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Register
                                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                                 
                                 ; GTCCR - General Timer Counter Control Register
                                 .equ	SFIOR	= GTCCR	; For compatibility
                                 .equ	PSR10	= 0	; 
                                 
                                 ; PCMSK - Pin-Change Mask register
                                 .equ	PCINT0	= 0	; Pin-Change Interrupt 0
                                 .equ	PCINT1	= 1	; Pin-Change Interrupt 1
                                 .equ	PCINT2	= 2	; Pin-Change Interrupt 2
                                 .equ	PCINT3	= 3	; Pin-Change Interrupt 3
                                 .equ	PCINT4	= 4	; Pin-Change Interrupt 4
                                 .equ	PCINT5	= 5	; Pin-Change Interrupt 5
                                 .equ	PCINT6	= 6	; Pin-Change Interrupt 6
                                 .equ	PCINT7	= 7	; Pin-Change Interrupt 7
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; General Purpose I/O Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose I/O Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose I/O Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose I/O Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose I/O Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose I/O Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose I/O Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose I/O Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; General Purpose I/O Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose I/O Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose I/O Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose I/O Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose I/O Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose I/O Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose I/O Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose I/O Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; General Purpose I/O Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose I/O Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose I/O Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose I/O Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose I/O Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose I/O Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose I/O Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose I/O Register 0 bit 7
                                 
                                 ; PRR - Power reduction register
                                 .equ	PRUSART	= 0	; 
                                 .equ	PRUSI	= 1	; 
                                 .equ	PRTIM0	= 2	; 
                                 .equ	PRTIM1	= 3	; 
                                 
                                 ; BODCR - BOD control register
                                 .equ	BPDSE	= 0	; 
                                 .equ	BPDS	= 1	; 
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lockbit
                                 .equ	LB2	= 1	; Lockbit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x03ff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 128
                                 .equ	RAMEND	= 0x00df
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x007f
                                 .equ	EEPROMEND	= 0x007f
                                 .equ	EEADRBITS	= 7
                                 #pragma AVRPART MEMORY PROG_FLASH 2048
                                 #pragma AVRPART MEMORY EEPROM 128
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 128
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x0
                                 .equ	NRWW_STOP_ADDR	= 0x3ff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x0
                                 .equ	PAGESIZE	= 16
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                                 .equ	ICP1addr	= 0x0003	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0004	; Timer/Counter1 Compare Match A
                                 .equ	OC1addr	= 0x0004	; For compatibility
                                 .equ	OVF1addr	= 0x0005	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0006	; Timer/Counter0 Overflow
                                 .equ	URXCaddr	= 0x0007	; USART, Rx Complete
                                 .equ	URXC0addr	= 0x0007	; For compatibility
                                 .equ	UDREaddr	= 0x0008	; USART Data Register Empty
                                 .equ	UDRE0addr	= 0x0008	; For compatibility
                                 .equ	UTXCaddr	= 0x0009	; USART, Tx Complete
                                 .equ	UTXC0addr	= 0x0009	; For compatibility
                                 .equ	ACIaddr	= 0x000a	; Analog Comparator
                                 .equ	PCIBaddr	= 0x000b	; Pin Change Interrupt Request B
                                 .equ	PCIaddr	= 0x000b	; For compatibility
                                 .equ	OC1Baddr	= 0x000c	; 
                                 .equ	OC0Aaddr	= 0x000d	; 
                                 .equ	OC0Baddr	= 0x000e	; 
                                 .equ	USI_STARTaddr	= 0x000f	; USI Start Condition
                                 .equ	USI_OVFaddr	= 0x0010	; USI Overflow
                                 .equ	ERDYaddr	= 0x0011	; 
                                 .equ	WDTaddr	= 0x0012	; Watchdog Timer Overflow
                                 .equ	PCIAaddr	= 0x0013	; Pin Change Interrupt Request A
                                 .equ	PCIDaddr	= 0x0014	; Pin Change Interrupt Request D
                                 
                                 .equ	INT_VECTORS_SIZE	= 21	; size in words
                                 
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; attiny2313_tm1637.asm
                                 ;
                                 ; Created: 30.06.2020 14:09:01
                                 ; Author : user
                                 ;
                                 
                                 ;##############################################
                                 ;##		   4-		 ##
                                 ;##		    TM1637	 ##
                                 ;##		  ds1302				 ##
                                 ;##############################################
                                 
                                 .include "tn2313adef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .include "def_equ.inc"
                                 
                                 
                                 .equ	kdel1		= 7813		 ; (1 .  16-   8)
                                 .equ	kdel0		= 5468 		 ; (0,7 .  16-   8)
                                 .equ	kdel2		= 3906		 ; (0,5 .  16-   8)
                                 ;.equ	kdel2		= 8			 ; (1 .  8-   8)
                                 
                                 ;------------------------- /    tm1637
                                 
                                 .def	reg_1       = r16
                                 .def	reg_2       = r17
                                 .def	reg_3       = r18
                                 .def	reg_4	    = r19
                                 
                                 .def	TM1637_d1   = r20
                                 .def	TM1637_d2   = r21
                                 .def	TM1637_d3   = r22
                                 .def	TM1637_d4   = r23
                                 
                                 .equ	PORT_TM1367	= PORTB
                                 .equ	DDR_TM1367	= DDRB
                                 .equ	PIN_TM1367	= PINB
                                 .equ	TM1637_CLK  = PB3
                                 .equ	TM1637_DATA = PB4
                                 
                                 ;------------------------- /    ds1302
                                 
                                 .equ	PORT_DS1302	= PORTB
                                 .equ	DDR_DS1302	= DDRB
                                 .equ	PIN_DS1302  = PINB
                                 .equ	CE			= PB0
                                 .equ	CLK			= PB1
                                 .equ	DAT			= PB2
                                 .def	BYTE		= r24	;       ds1302
                                 
                                 ;------------------------- /    
                                 
                                 .equ	PORT_BUTTON_MODE	= PORTD
                                 .equ	DDR_BUTTON_MODE		= DDRD
                                 .equ	PIN_BUTTON_MODE		= PIND
                                 .equ	BUTTON_MODE			= PD2
                                 
                                 .equ	PORT_BUTTON_SET		= PORTD
                                 .equ	DDR_BUTTON_SET		= DDRD
                                 .equ	PIN_BUTTON_SET		= PIND
                                 .equ	BUTTON_SET			= PB3
                                 
                                 ;-------------------------   
                                 
                                 .dseg							;   
                                 	.org	0x60				;    
                                 
000060                           d1:				.byte	1 		;60   
000061                           d2:				.byte	1		;61   
000062                           double_point:	.byte	1		;62     
000063                           clock_mode:		.byte	1		;63    ( == 0,  == 1,  == 2)
000064                           mode:			.byte	1		;64   ,   
                                 								; (   == 0,  == 1,  == 2,  == 3,  == 4,  == 5)
000065                           minutes:		.byte	1		;65
000066                           hours:			.byte	1		;66
000067                           day:			.byte	1		;67
000068                           month:			.byte	1		;68
000069                           year:			.byte	1		;69
                                 
                                 ;-------------------------   
                                 
                                 .cseg		 					;    
                                 	.org	0					;     
                                 
                                 start:	
                                 
                                 .include "interrupts_vector.asm"
                                 
                                 ;				  
                                 ;========================================================		
                                 
000000 c0a5                      	rjmp	init	;    
000001 c011                      	rjmp	_INT0	;   0
000002 c02e                      	rjmp	_INT1	;   1
000003 9518                      	reti			;     T1
000004 c046                      	rjmp 	_TIM1	;    T1
000005 9518                      	reti			;    T1
000006 9518                      	reti			;    T0
000007 9518                      	reti			;  UART  
000008 9518                      	reti			;  UART   
000009 9518                      	reti			;  UART  
00000a 9518                      	reti			;   
00000b 9518                      	reti			;      
00000c 9518                      	reti			; / 1.  B 
00000d 9518                      	reti 			; / 0.  A
00000e 9518                      	reti			; / 0.  B 
00000f 9518                      	reti			; USI  
000010 9518                      	reti			; USI 
000011 9518                      	reti			; EEPROM 
                                 .include "interrupts.asm"
000012 9518                      
                                 ;         
                                 ;========================================================
                                 
                                 ;--------------------------     Mode
                                 
                                 _INT0:
000013 931f                      		push	r17
000014 932f                      		push	r18
                                 
                                 	;--------------------------   mode
                                 
000015 9120 0064                 		lds		r18, mode
000017 9523                      		inc		r18
                                 
                                 	;--------------------------   mode
                                 
000018 3021                      		cpi		r18, 0x01
000019 f049                      		breq	_INT0_mode_1
                                 
00001a 3026                      		cpi		r18, 0x06
00001b f408                      		brsh	_INT0_mode_0
                                 
00001c c00f                      		rjmp	_INT0_end
                                 
                                 	;------------------------- MODE 0
                                 
                                 	_INT0_mode_0:
                                 
                                 	;-------------------------  mode -> 0,     
                                 
00001d e020                      		ldi		r18, 0x00
00001e e11e                      		ldi		r17, high(kdel1)
00001f bd1b                      		out		OCR1AH, r17
000020 e815                      		ldi		r17, low(kdel1)
000021 bd1a                      		out		OCR1AL, r17
                                 
000022 c009                      		rjmp	_INT0_end
                                 
                                 	;------------------------- MODE 1
                                 
                                 	_INT0_mode_1:
                                 
                                 	;--------------------------   0,5 .
                                 
000023 e01f                      		ldi		r17, high(kdel2)
000024 bd1b                      		out		OCR1AH, r17
000025 e412                      		ldi		r17, low(kdel2)
000026 bd1a                      		out		OCR1AL, r17
                                 
000027 e010                      		ldi		r17, 0x00
000028 bd1d                      		out		TCNT1H, r17
000029 bd1c                      		out		TCNT1L, r17
                                 
                                 	;--------------------------    ds1302 
                                 
00002a d0d7                      		rcall	DS1302_read_package_data
                                 		
00002b c000                      		rjmp	_INT0_end
                                 
                                 	_INT0_end:
00002c 9320 0064                 		sts		mode, r18
00002e 912f                      		pop		r18
00002f 911f                      		pop		r17
                                 
000030 9518                      	reti
                                 
                                 ;--------------------------     Clock mode \ Set
                                 
                                 _INT1:
000031 931f                      		push	r17
                                 
000032 9110 0064                 		lds		r17, mode
000034 3010                      		cpi		r17, 0x00
000035 f009                      		breq	_INT1_clock_mode_pressed
                                 
                                 	;--------------------------  Set
                                 
                                 	_INT1_set_pressed:
000036 c012                      		rjmp	_INT1_end
                                 
                                 	;--------------------------  Clock mode
                                 
                                 	_INT1_clock_mode_pressed:
000037 e010                      		ldi		r17, 0x00
000038 bd1e                      		out		TCCR1B, r17 ;  
                                 
000039 d136                      		rcall	TM1637_display_dash
                                 
00003a 9110 0063                 		lds		r17, clock_mode
00003c 9513                      		inc		r17
                                 
00003d 3013                      		cpi		r17, 0x03
00003e f408                      		brsh	_INT1_reset_clock_mode
00003f c001                      		rjmp	_INT1_1
                                 
                                 	_INT1_reset_clock_mode:
000040 e010                      		ldi		r17, 0x00
                                 
                                 	_INT1_1:
000041 9310 0063                 		sts		clock_mode, r17
                                 
000043 e01d                      		ldi		r17, (1 << WGM12) | (1 << CS12) | (0 << CS11) | (1 << CS10) ;    (,  = 1024) 
000044 bd1e                      		out		TCCR1B, r17
000045 e115                      		ldi		r17, high(kdel0)
000046 bd1d                      		out		TCNT1H, r17
000047 e51c                      		ldi		r17, low(kdel0)
000048 bd1c                      		out		TCNT1L, r17
                                 
                                 	_INT1_end:
000049 911f                      		pop		r17
00004a 9518                      	reti
                                 	
                                 ;--------------------------   T1	
                                 
                                 _TIM1:		
                                 
00004b 931f                      	push	r17
00004c 932f                      	push	r18
                                 
00004d 9110 0064                 	lds		r17, mode
00004f 3010                      	cpi		r17, 0x00
000050 f031                      	breq	_TIM1_mode_0
                                 
000051 3011                      	cpi		r17, 0x01
000052 f0b1                      	breq	_TIM1_mode_1
                                 
000053 3012                      	cpi		r17, 0x02
000054 f131                      	breq	_TIM1_mode_2
                                 
000055 3013                      	cpi		r17, 0x03
000056 f1b1                      	breq	_TIM1_mode_3
                                 
                                 /*	cpi		r17, 0x04
                                 	breq	_TIM1_mode_4
                                 
                                 	cpi		r17, 0x05
                                 	breq	_TIM1_mode_5*/
                                 
                                 	;-------------------------- MODE 0
                                 
                                 	_TIM1_mode_0:
000057 9110 0063                 		lds		r17, clock_mode
                                 
000059 3010                      		cpi		r17, 0x00
00005a f021                      		breq	_TIM1_time_mode
                                 
00005b 3011                      		cpi		r17, 0x01
00005c f029                      		breq	_TIM1_date_mode
                                 
00005d 3012                      		cpi		r17, 0x02
00005e f031                      		breq	_TIM1_year_mode
                                 
                                 	_TIM1_time_mode:
00005f e815                      		ldi		r17, 0x85
000060 e823                      		ldi		r18, 0x83
000061 c004                      		rjmp	_TIM1_prepare_display
                                 
                                 	_TIM1_date_mode:
000062 e817                      		ldi		r17, 0x87
000063 e829                      		ldi		r18, 0x89
000064 c001                      		rjmp	_TIM1_prepare_display
                                 
                                 	_TIM1_year_mode:
000065 e82d                      		ldi		r18, 0x8D
                                 
                                 	_TIM1_prepare_display:
000066 d163                      		rcall	prepare_display
                                 
                                 	;--------------------------     tm1637
                                 
000067 d0c0                      		rcall	TM1637_display
                                 
000068 c03a                      		rjmp	_TIM1_end
                                 
                                 	;-------------------------- MODE 1
                                 
                                 	_TIM1_mode_1:
000069 9180 0066                 		lds		BYTE, hours
00006b d10a                      		rcall	conv_ds1302_to_tm1637
00006c 9110 0060                 		lds		r17, d1
00006e 2741                      		eor		TM1637_d1, r17
00006f 9110 0061                 		lds		r17, d2
000071 2751                      		eor		TM1637_d2, r17
000072 9180 0065                 		lds		BYTE, minutes
000074 d101                      		rcall	conv_ds1302_to_tm1637
000075 9160 0060                 		lds		TM1637_d3, d1
000077 9170 0061                 		lds		TM1637_d4, d2
000079 d0ae                      		rcall	TM1637_display
                                 
00007a c028                      		rjmp	_TIM1_end
                                 
                                 	;-------------------------- MODE 2
                                 
                                 	_TIM1_mode_2:
00007b 9180 0065                 		lds		BYTE, minutes
00007d d0f8                      		rcall	conv_ds1302_to_tm1637
00007e 9110 0060                 		lds		r17, d1
000080 2761                      		eor		TM1637_d3, r17
000081 9110 0061                 		lds		r17, d2
000083 2771                      		eor		TM1637_d4, r17
000084 9180 0066                 		lds		BYTE, hours
000086 d0ef                      		rcall	conv_ds1302_to_tm1637
000087 9140 0060                 		lds		TM1637_d1, d1
000089 9150 0061                 		lds		TM1637_d2, d2
00008b d09c                      		rcall	TM1637_display
                                 
00008c c016                      		rjmp	_TIM1_end
                                 
                                 	;-------------------------- MODE 3
                                 
                                 	_TIM1_mode_3:
00008d 9180 0067                 		lds		BYTE, day
00008f d0e6                      		rcall	conv_ds1302_to_tm1637
000090 9140 0060                 		lds		TM1637_d1, d1
000092 9150 0061                 		lds		TM1637_d2, d2
000094 9110 0060                 		lds		r17, d1
000096 2741                      		eor		TM1637_d1, r17
000097 9110 0061                 		lds		r17, d2
000099 2751                      		eor		TM1637_d2, r17
00009a 9180 0068                 		lds		BYTE, month
00009c d0d9                      		rcall	conv_ds1302_to_tm1637
00009d 9160 0060                 		lds		TM1637_d3, d1
00009f 9170 0061                 		lds		TM1637_d4, d2
0000a1 d086                      		rcall	TM1637_display
                                 
0000a2 c000                      		rjmp	_TIM1_end
                                 
                                 	_TIM1_end:
0000a3 912f                      		pop		r18
0000a4 911f                      		pop		r17
                                 
                                 .include "initialization.asm"
0000a5 9518                      
                                 ;				  
                                 ;========================================================
                                 
                                 init:
                                 
                                 	;--------------------------  
                                 	
0000a6 ed1f                      	ldi		r17, RAMEND			;     
0000a7 bf1d                      	out		SPL, r17			;     
                                 
                                 	;--------------------------   
                                 
0000a8 e810                      	ldi		r17, 0x80		    ;   $80   temp
0000a9 bd16                      	out		CLKPR, r17			;    CLKPR
0000aa e010                      	ldi		r17, 0x0			;  0   temp
0000ab bd16                      	out		CLKPR, r17			;     CLKPR
                                 
                                 	;---------------------------  
                                 
0000ac e810                      	ldi 	r17, 0x80			;  
0000ad b918                      	out		ACSR, r17
                                 
                                 	;--------------------------      TM1367
                                 
0000ae 9ab8                      	sbi		DDRB, PINB0
0000af 98c0                      	cbi		PORTB, PINB0
                                 
0000b0 9abb                      	sbi		DDRB, TM1637_CLK
0000b1 9abc                      	sbi		DDRB, TM1637_DATA
                                 
                                 	;--------------------------      DS1302
                                 
0000b2 9ab8                      	sbi		DDR_DS1302, CE
0000b3 9ab9                      	sbi		DDR_DS1302, CLK
                                 
0000b4 98c0                      	cbi		PORT_DS1302, CE
0000b5 98c1                      	cbi		PORT_DS1302, CLK
                                 
                                 	;--------------------------     
                                 
0000b6 988a                      	cbi		DDR_BUTTON_MODE, BUTTON_MODE
0000b7 9a92                      	sbi		PORT_BUTTON_MODE, BUTTON_MODE
                                 
0000b8 988b                      	cbi		DDR_BUTTON_SET, BUTTON_SET
0000b9 9a93                      	sbi		PORT_BUTTON_SET, BUTTON_SET
                                 
                                 	;--------------------------  
                                 
0000ba e01d                      	ldi		r17, (1 << WGM12) | (1 << CS12) | (0 << CS11) | (1 << CS10) ;    (,  = 1024) 
0000bb bd1e                      	out		TCCR1B, r17
0000bc e11e                      	ldi		r17, high(kdel1)	;    
0000bd bd1b                      	out		OCR1AH, r17			;     .
0000be e815                      	ldi		r17, low(kdel1)		;    
0000bf bd1a                      	out		OCR1AL, r17			;     .
                                 
                                 	;---------------------------    
                                 		
0000c0 e410                      	ldi 	r17, (1 << OCIE1A); | (1 << OCIE0A)
0000c1 bf19                      	out		TIMSK, r17
                                 
                                 	;---------------------------   INT0  INT1   
                                 
0000c2 e01a                      	ldi		r17, (0 << ISC00) | (1 << ISC01) | (0 << ISC10) | (1 << ISC11)
0000c3 bf15                      	out		MCUCR, r17
                                 
0000c4 ec10                      	ldi		r17, (1 << INT0) | (1 << INT1)
0000c5 bf1b                      
                                 ;--------------------------   
                                 
0000c6 9478                      	sei						;  
0000c7 d0a8                      	rcall	TM1637_display_dash
                                 
                                 main:		
0000c8 cfff                      	rjmp	main			;   
                                 
                                 .include "lib_delay.asm"
                                 
                                 ;========================================================
                                 ;        3 .
                                 ;========================================================
                                 
                                 /*delay_1ms_t0:
                                 		push	r17
                                 		ldi		r17, kdel2
                                 		rjmp	delay_sts_1024
                                 delay_3ms_t0:
                                 		push	r17
                                 		ldi		r17, kdel0
                                 delay_sts_1024:
                                 		out		OCR0A, r17
                                 		ldi		r17, (1 << WGM01)							 ;     
                                 		out		TCCR0A, r17
                                 		ldi		r17, (1 << CS02) | (0 << CS01) | (1 << CS00) ;   = 1024 
                                 		out		TCCR0B, r17
                                 		sei
                                 delay_t0_loop:
                                 		in		r17, TCCR0B
                                 		cpi		r17, 0x00
                                 		brne	delay_t0_loop
                                 		pop		r17
                                 		ret*/
                                 
                                 .include "ds1302.asm"
                                 
                                 ;            
                                 ;========================================================
                                 
                                 DS1302_send_start:
0000c9 9ac0                      	sbi		PORT_DS1302, CE
0000ca 0000                      	nop
0000cb 9508                      	ret
                                 DS1302_send_stop:
0000cc 98c1                      	cbi		PORT_DS1302, CLK
0000cd 98c2                      	cbi		PORT_DS1302, DAT
0000ce 0000                      	nop
0000cf 98c0                      	cbi		PORT_DS1302, CE
0000d0 0000                      	nop
0000d1 9508                      	ret
                                 
                                 ;========================================================
                                 ;        
                                 ;========================================================
                                 
                                 DS1302_send_byte:
0000d2 932f                      	push	r18
0000d3 931f                      	push	r17
0000d4 930f                      	push	r16
                                 
                                 	;-------------------------  DAT  
0000d5 9aba                      	sbi		DDR_DS1302, DAT
0000d6 98c2                      	cbi		PORT_DS1302, DAT
                                 
                                 	;-------------------------  
                                 
0000d7 e010                      	ldi		r17, 0x00		
                                 
                                 	;-------------------------  
                                 
                                 	while_send:
0000d8 3018                      		cpi		r17, 0x08
0000d9 f470                      		brsh	while_send_end
                                 
0000da 98c1                      		cbi		PORT_DS1302, CLK
                                 
0000db 9586                      		lsr		BYTE			;   ,
0000dc e020                      		ldi		r18, 0x00		;    ,
0000dd e000                      		ldi		r16, 0x00		; c  (BYTE)  
0000de 0702                      		cpc		r16, r18		;
0000df f410                      		brcc	cbi_send_bit
                                 			
                                 		sbi_send_bit:
0000e0 9ac2                      			sbi		PORT_DS1302, DAT
0000e1 c001                      			rjmp	while_send_bit
                                 
                                 		cbi_send_bit:
0000e2 98c2                      			cbi		PORT_DS1302, DAT
                                 
                                 		while_send_bit:
                                 
                                 			;-------------------------  
                                 
0000e3 0000                      			nop
0000e4 9ac1                      			sbi		PORT_DS1302, CLK
0000e5 0000                      			nop
0000e6 9513                      			inc		r17
                                 
0000e7 cff0                      		rjmp	while_send
                                 
                                 	;-------------------------   
                                 
                                 	while_send_end:
0000e8 910f                      		pop		r16
0000e9 911f                      		pop		r17
0000ea 912f                      		pop		r18
                                 
0000eb 9508                      	ret
                                 
                                 ;========================================================
                                 ;        
                                 ;========================================================
                                 
                                 DS1302_transmit_byte:
0000ec 932f                      	push	r18
0000ed 931f                      	push	r17
                                 
                                 	;-------------------------  DAT  
                                 
0000ee 98c2                      	cbi		PORT_DS1302, DAT
0000ef 98ba                      	cbi		DDR_DS1302, DAT
                                 
                                 	;-------------------------  
                                 
0000f0 e010                      	ldi		r17, 0x00
0000f1 e080                      	ldi		BYTE, 0x00
                                 
                                 	;-------------------------  
                                 
                                 	while_transmit:
0000f2 3017                      		cpi		r17, 0x07
0000f3 f458                      		brsh	while_transmit_end
                                 
0000f4 98c1                      		cbi		PORT_DS1302, CLK
                                 
0000f5 99b2                      		sbic	PIN_DS1302, DAT
0000f6 6880                      		ori		BYTE, 0x80
0000f7 9bb2                      		sbis	PIN_DS1302, DAT
0000f8 778f                      		andi	BYTE, 0x7f
                                 
0000f9 9586                      		lsr		BYTE
0000fa 0000                      		nop
0000fb 9ac1                      		sbi		PORT_DS1302, CLK
0000fc 0000                      		nop
                                 
0000fd 9513                      		inc		r17
0000fe cff3                      		rjmp	while_transmit
                                 
                                 	;-------------------------   
                                 
                                 	while_transmit_end:
0000ff 911f                      		pop		r17
000100 912f                      		pop		r18
                                 
000101 9508                      	ret
                                 
                                 ;========================================================
                                 ;			   ds1302 
                                 ;			     Z			
                                 ;========================================================
                                 
                                 DS1302_read_package_data:
000102 931f                      	push	r17
                                 
                                 	;------------------------- 
                                 
000103 dfc5                      	rcall	DS1302_send_start
000104 e883                      	ldi		BYTE, 0x83
000105 dfcc                      	rcall	DS1302_send_byte
000106 dfe5                      	rcall	DS1302_transmit_byte
000107 9380 0065                 	sts		minutes, BYTE
000109 dfc2                      	rcall	DS1302_send_stop
                                 
                                 	;------------------------- 
                                 
00010a dfbe                      	rcall	DS1302_send_start
00010b e885                      	ldi		BYTE, 0x85
00010c dfc5                      	rcall	DS1302_send_byte
00010d dfde                      	rcall	DS1302_transmit_byte
00010e 9380 0066                 	sts		hours, BYTE
000110 dfbb                      	rcall	DS1302_send_stop
                                 
                                 	;------------------------- 
                                 
000111 dfb7                      	rcall	DS1302_send_start
000112 e887                      	ldi		BYTE, 0x87
000113 dfbe                      	rcall	DS1302_send_byte
000114 dfd7                      	rcall	DS1302_transmit_byte
000115 9380 0067                 	sts		day, BYTE
000117 dfb4                      	rcall	DS1302_send_stop
                                 
                                 	;------------------------- 
                                 
000118 dfb0                      	rcall	DS1302_send_start
000119 e889                      	ldi		BYTE, 0x89
00011a dfb7                      	rcall	DS1302_send_byte
00011b dfd0                      	rcall	DS1302_transmit_byte
00011c 9380 0068                 	sts		month, BYTE
00011e dfad                      	rcall	DS1302_send_stop
                                 
                                 	;------------------------- 
                                 
00011f dfa9                      	rcall	DS1302_send_start
000120 e88d                      	ldi		BYTE, 0x8D
000121 dfb0                      	rcall	DS1302_send_byte
000122 dfc9                      	rcall	DS1302_transmit_byte
000123 9380 0069                 	sts		year, BYTE
000125 dfa6                      	rcall	DS1302_send_stop
                                 
000126 911f                      	pop		r17
                                 
                                 .include "tm1637.asm"
000127 9508                      
                                 ; managed by TM1637 microchip, available at Aliexpress a lot.
                                 ;
                                 ; How to code displaying information
                                 ;
                                 ; In order to display some information call TM1637_display and fill registers
                                 ; TM1637_d1 .. TM1637_d4 with letters, that are coded next way:
                                 ;         0
                                 ;       +---+
                                 ;     5 | 6 | 1
                                 ;       +---+
                                 ;     4 |   | 2
                                 ;       +---+
                                 ;         3
                                 ; 
                                 ; Here the ordering numers is the bits layout in letters that to be passed to the called function.
                                 ; Number one coded as 0b00000110
                                 ; Number two coded as 0b01011011
                                 ; So this way, use bit=1 for diods to be burnt and bit=0 for bits that to be off.
                                 ;
                                 
                                 ;========================================================
                                 ;				  
                                 ;========================================================	
                                 
                                 TM1637_display:
                                 
                                 	;-------------------------     
                                 
000128 d030                      	rcall	TM1637_start
000129 e400                      	ldi		reg_1, 0x40			; Data command setting: Automatic address adding, Normal mode, Write data to display
00012a d013                      	rcall	TM1637_writeByte
00012b d031                      	rcall	TM1637_stop
                                 
                                 	;-------------------------   
                                 
00012c d02c                      	rcall	TM1637_start
00012d ec00                      	ldi		reg_1, 0xC0
00012e d00f                      	rcall	TM1637_writeByte
                                 
                                 	;-------------------------      
                                 
00012f 2f04                      	mov		reg_1, TM1637_d1
000130 d00d                      	rcall	TM1637_writeByte
                                 
000131 2f05                      	mov		reg_1, TM1637_d2
000132 d00b                      	rcall	TM1637_writeByte
                                 
000133 2f06                      	mov		reg_1, TM1637_d3
000134 d009                      	rcall	TM1637_writeByte
                                 
000135 2f07                      	mov		reg_1, TM1637_d4
000136 d007                      	rcall	TM1637_writeByte
                                 
000137 d025                      	rcall	TM1637_stop
                                 
                                 	;-------------------------   
                                 
000138 d020                      	rcall	TM1637_start
000139 e80f                      	ldi		reg_1, 0x8f
00013a d003                      	rcall	TM1637_writeByte
00013b d021                      	rcall	TM1637_stop
00013c 0000                      	nop
                                 
00013d 9508                      	ret
                                 
                                 ; Expected byte in reg_1
                                 ; reg_1 contains a char to be written is to be passed as an argument of the call
                                 ; used temp registers: reg_1, reg_2, reg_3
                                 ; params: reg_1 - incoming char (8-bit) that to be sent out
                                 
                                 ;========================================================
                                 ;					 
                                 ;========================================================
                                 
                                 TM1637_writeByte:
00013e e018                      	ldi		reg_2, 8
                                 
                                 	TM1637_writeByte_1:
00013f 98c3                      		cbi		PORT_TM1367, TM1637_CLK
                                 
                                 	; starting if condition
000140 2f20                      		mov		reg_3, reg_1
000141 7021                      		cbr		reg_3, 0xfe
000142 3021                      		cpi		reg_3, 0x01
000143 f411                      		brne	TM1637_writeByte_send_low
                                 
                                 	TM1637_writeByte_send_high:
000144 9ac4                      		sbi		PORT_TM1367, TM1637_DATA
000145 c002                      		rjmp	TM1637_writeByte_sync
                                 
                                 	TM1637_writeByte_send_low:
000146 98c4                      		cbi		PORT_TM1367, TM1637_DATA 
000147 c000                      		rjmp	TM1637_writeByte_sync
                                 
                                 	TM1637_writeByte_sync:
000148 0000                      		nop
000149 9506                      		lsr		reg_1 
00014a 9ac3                      		sbi		PORT_TM1367, TM1637_CLK                    
00014b 0000                      		nop
                                 
00014c 951a                      		dec		reg_2
00014d 3010                      		cpi		reg_2, 0                            ; end of 8-bit loop
00014e f781                      		brne	TM1637_writeByte_1
                                 
00014f 98c3                      		cbi		PORT_TM1367, TM1637_CLK
000150 0000                      		nop
000151 98bc                      		cbi		DDR_TM1367, TM1637_DATA
                                 
                                 	TM1637_writeByte_wait_ACK:
000152 99b4                      		sbic	PIN_TM1367, TM1637_DATA
000153 cffe                      		rjmp	TM1637_writeByte_wait_ACK          ; wait for acknowledgment
                                     
000154 9abc                      		sbi		DDR_TM1367, TM1637_DATA
000155 9ac3                      		sbi		PORT_TM1367, TM1637_CLK
000156 0000                      		nop
000157 98c3                      		cbi		PORT_TM1367, TM1637_CLK
                                 
000158 9508                      	ret
                                 
                                 ;========================================================
                                 ;            
                                 ;========================================================
                                 
                                 TM1637_start:
000159 9ac3                      	sbi		PORT_TM1367, TM1637_CLK
00015a 9ac4                      	sbi		PORT_TM1367, TM1637_DATA
00015b 98c4                      	cbi		PORT_TM1367, TM1637_DATA
                                 
00015c 9508                      	ret
                                 
                                 TM1637_stop:
00015d 98c3                      	cbi		PORT_TM1367, TM1637_CLK
00015e 98c4                      	cbi		PORT_TM1367, TM1637_DATA
00015f 9ac3                      	sbi		PORT_TM1367, TM1637_CLK
000160 9ac4                      	sbi		PORT_TM1367, TM1637_DATA
                                 
000161 9508                      	ret
                                 
                                 ;========================================================
                                 ;          
                                 ;========================================================
                                 
                                 TM1637_set_double_point:
000162 931f                      	push	r17
000163 e011                      	ldi		r17, 0x01
000164 9310 0062                 	sts		double_point, r17
000166 6870                      	ori		TM1637_d4, 0x80
000167 911f                      	pop		r17
                                 
000168 9508                      	ret
                                 
                                 TM1637_unset_double_point:
000169 931f                      	push	r17
00016a e010                      	ldi		r17, 0x00
00016b 9310 0062                 	sts		double_point, r17
00016d 777f                      	andi	TM1637_d4, 0x7f
00016e 911f                      	pop		r17
                                 
00016f 9508                      	ret
                                 
                                 ;========================================================
                                 ;           
                                 ;========================================================
                                 
                                 TM1637_display_dash:
000170 e440                      	ldi		TM1637_d1, 0b01000000
000171 e450                      	ldi		TM1637_d2, 0b01000000
000172 e460                      	ldi		TM1637_d3, 0b01000000
000173 e470                      	ldi		TM1637_d4, 0b01000000
000174 dfb3                      	rcall	TM1637_display
                                 
                                 .include "data_convertor.asm"
000175 9508                      
                                 ;		   ds1302  
                                 ;		  4-   tm1637
                                 ;		    d1  d2
                                 ;========================================================
                                 
                                 conv_ds1302_to_tm1637:
000176 931f                      	push	r17
                                 
                                 	;-------------------------      d2
                                 
000177 2f18                      	mov		r17, BYTE
000178 701f                      	andi	r17, 0x0f
000179 d00d                      	rcall	bin_to_tm1637_digit
00017a 9110 0060                 	lds		r17, d1
00017c 9310 0061                 	sts		d2, r17
                                 
                                 	;-------------------------      d1
                                 
00017e 2f18                      	mov		r17, BYTE
00017f 7710                      	andi	r17, 0x70
000180 9516                      	lsr		r17
000181 9516                      	lsr		r17
000182 9516                      	lsr		r17
000183 9516                      	lsr		r17
000184 d002                      	rcall	bin_to_tm1637_digit
000185 911f                      	pop		r17
                                 
000186 9508                      	ret
                                 
                                 ;-------------------------  .
                                 ;-------------------------    r17    
                                 ;-------------------------   7- ,   
                                 ;-------------------------  d1
                                 
                                 bin_to_tm1637_digit:
000187 931f                      	push	r17
                                 
000188 3010                      	cpi		r17, 0x00
000189 f099                      	breq	_d0
00018a 3011                      	cpi		r17, 0x01
00018b f0a9                      	breq	_d1
00018c 3012                      	cpi		r17, 0x02
00018d f0b9                      	breq	_d2
00018e 3013                      	cpi		r17, 0x03
00018f f0c9                      	breq	_d3
000190 3014                      	cpi		r17, 0x04
000191 f0d9                      	breq	_d4
000192 3015                      	cpi		r17, 0x05
000193 f0e9                      	breq	_d5
000194 3016                      	cpi		r17, 0x06
000195 f0f9                      	breq	_d6
000196 3017                      	cpi		r17, 0x07
000197 f109                      	breq	_d7
000198 3018                      	cpi		r17, 0x08
000199 f119                      	breq	_d8
00019a 3019                      	cpi		r17, 0x09
00019b f129                      	breq	_d9
                                 
00019c c028                      	rjmp	_dx
                                 
                                 	;-------------------------    0..9
                                 
                                 	_d0:
00019d e31f                      		ldi		r17, 0b00111111
00019e 9310 0060                 		sts		d1, r17
0001a0 c027                      		rjmp	bin_to_tm1637_digit_end
                                 	_d1:
0001a1 e016                      		ldi		r17, 0b00000110
0001a2 9310 0060                 		sts		d1, r17
0001a4 c023                      		rjmp	bin_to_tm1637_digit_end
                                 	_d2:
0001a5 e51b                      		ldi		r17, 0b01011011
0001a6 9310 0060                 		sts		d1, r17
0001a8 c01f                      		rjmp	bin_to_tm1637_digit_end
                                 	_d3:
0001a9 e41f                      		ldi		r17, 0b01001111
0001aa 9310 0060                 		sts		d1, r17
0001ac c01b                      		rjmp	bin_to_tm1637_digit_end
                                 	_d4:
0001ad e616                      		ldi		r17, 0b01100110
0001ae 9310 0060                 		sts		d1, r17
0001b0 c017                      		rjmp	bin_to_tm1637_digit_end
                                 	_d5:
0001b1 e61d                      		ldi		r17, 0b01101101
0001b2 9310 0060                 		sts		d1, r17
0001b4 c013                      		rjmp	bin_to_tm1637_digit_end
                                 	_d6:
0001b5 e71d                      		ldi		r17, 0b01111101
0001b6 9310 0060                 		sts		d1, r17
0001b8 c00f                      		rjmp	bin_to_tm1637_digit_end
                                 	_d7:
0001b9 e017                      		ldi		r17, 0b00000111
0001ba 9310 0060                 		sts		d1, r17
0001bc c00b                      		rjmp	bin_to_tm1637_digit_end
                                 	_d8:
0001bd e71f                      		ldi		r17, 0b01111111
0001be 9310 0060                 		sts		d1, r17
0001c0 c007                      		rjmp	bin_to_tm1637_digit_end
                                 	_d9:
0001c1 e61f                      		ldi		r17, 0b01101111
0001c2 9310 0060                 		sts		d1, r17
0001c4 c003                      		rjmp	bin_to_tm1637_digit_end
                                 	_dx:
0001c5 e419                      		ldi		r17, 0b01001001
0001c6 9310 0060                 		sts		d1, r17
                                 	
                                 	bin_to_tm1637_digit_end:
0001c8 911f                      		pop		r17
                                 
0001c9 9508                      	ret
                                 
                                 ;========================================================
                                 ;     (//)
                                 ;========================================================
                                 
                                 prepare_display:
0001ca 931f                      	push	r17
0001cb 932f                      	push	r18
                                 
                                 	;--------------------------   
                                 
0001cc 382d                      	cpi		r18, 0x8D
0001cd f479                      	brne	prepare_display_1
                                 
0001ce defa                      	rcall	DS1302_send_start
0001cf 2f82                      	mov		BYTE, r18
0001d0 df01                      	rcall	DS1302_send_byte
0001d1 df1a                      	rcall	DS1302_transmit_byte
0001d2 def9                      	rcall	DS1302_send_stop
                                 
0001d3 dfa2                      	rcall	conv_ds1302_to_tm1637
                                 
0001d4 e54b                      	ldi		TM1637_d1, 0b01011011	; 2 2000- 
0001d5 e35f                      	ldi		TM1637_d2, 0b00111111	; 0 2000- 
0001d6 9160 0060                 	lds		TM1637_d3, d1
0001d8 9170 0061                 	lds		TM1637_d4, d2
                                 
                                 	;--------------------------         ()
                                 
0001da df8e                      	rcall	TM1637_unset_double_point
0001db 775f                      	andi	TM1637_d2, 0x7f
                                 
0001dc c024                      	rjmp	prepare_display_end
                                 
                                 	prepare_display_1:
                                 
                                 		;--------------------------     r17
                                 
0001dd deeb                      		rcall	DS1302_send_start
0001de 2f81                      		mov		BYTE, r17
0001df def2                      		rcall	DS1302_send_byte
0001e0 df0b                      		rcall	DS1302_transmit_byte
0001e1 deea                      		rcall	DS1302_send_stop
                                 
0001e2 df93                      		rcall	conv_ds1302_to_tm1637
                                 
0001e3 9140 0060                 		lds		TM1637_d1, d1
0001e5 9150 0061                 		lds		TM1637_d2, d2
                                 
                                 		;--------------------------     r18
                                 
0001e7 dee1                      		rcall	DS1302_send_start
0001e8 2f82                      		mov		BYTE, r18
0001e9 dee8                      		rcall	DS1302_send_byte
0001ea df01                      		rcall	DS1302_transmit_byte
0001eb dee0                      		rcall	DS1302_send_stop
                                 
0001ec df89                      		rcall	conv_ds1302_to_tm1637
                                 
0001ed 9160 0060                 		lds		TM1637_d3, d1
0001ef 9170 0061                 		lds		TM1637_d4, d2
                                 
                                 
0001f1 9110 0063                 		lds		r17, clock_mode
                                 
0001f3 3010                      		cpi		r17, 0x00
0001f4 f011                      		breq	prepare_display_time
                                 
0001f5 3011                      		cpi		r17, 0x01
0001f6 f041                      		breq	prepare_display_date
                                 
                                 	;--------------------------         ()
                                 
                                 	prepare_display_time:
                                 
0001f7 9110 0062                 		lds		r17, double_point
0001f9 fd10                      		sbrc	r17, 0
0001fa df6e                      		rcall	TM1637_unset_double_point
0001fb ff10                      		sbrs	r17, 0
0001fc df65                      		rcall	TM1637_set_double_point
0001fd 775f                      		andi	TM1637_d2, 0x7f
                                 
0001fe c002                      		rjmp	prepare_display_end
                                 
                                 	;--------------------------         ()
                                 
                                 	prepare_display_date:
0001ff df69                      		rcall	TM1637_unset_double_point
000200 6850                      		ori		TM1637_d2, 0x80
                                 
                                 	prepare_display_end:
000201 912f                      		pop		r18
000202 911f                      		pop		r17
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny2313A" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  13 r17: 153 r18:  27 r19:   0 r20:   8 
r21:  11 r22:   7 r23:   9 r24:  26 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   0 r31:   0 
Registers used: 8 out of 35 (22.9%)

"ATtiny2313A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :   6 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   1 brcs  :   0 break :   0 breq  :  21 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   3 brpl  :   0 brsh  :   4 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :  22 cbr   :   1 clc   :   0 
clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 clt   :   0 
clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   1 cpi   :  28 
cpse  :   0 dec   :   1 eor   :   6 icall :   0 ijmp  :   0 in    :   0 
inc   :   4 ld    :   0 ldd   :   0 ldi   :  59 lds   :  34 lpm   :   0 
lsl   :   0 lsr   :   7 mov   :  10 movw  :   0 neg   :   0 nop   :  12 
or    :   0 ori   :   3 out   :  20 pop   :  17 push  :  17 rcall :  69 
ret   :  15 reti  :  18 rjmp  :  35 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :  20 sbic  :   2 sbis  :   1 sbiw  :   0 sbr   :   0 
sbrc  :   1 sbrs  :   1 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   0 std   :   0 sts   :  21 sub   :   0 subi  :   0 
swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 32 out of 105 (30.5%)

"ATtiny2313A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000408   1032      0   1032    2048  50.4%
[.dseg] 0x000060 0x00006a      0     10     10     128   7.8%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 0 warnings
