// Seed: 3043146537
module module_0 (
    input tri id_0
    , id_2
);
  initial id_2 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    output wor  id_2
);
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    input wor id_0,
    output logic id_1,
    output tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6
    , id_8
);
  always if (1 ? 1 : 1'd0) id_1 = -1 - -1;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_0 = 0;
endmodule
