// Seed: 516896475
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output tri0 id_5,
    input supply1 id_6,
    output tri id_7,
    input tri id_8,
    input supply1 id_9,
    output wire id_10,
    input uwire id_11,
    input tri1 id_12
);
  assign id_2 = 1;
  logic id_14;
  ;
  wire id_15;
  wire id_16;
  wire id_17;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd31
) (
    input tri0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output wor id_3,
    output wire id_4
    , id_10,
    input supply0 _id_5,
    input supply0 id_6,
    output wand id_7,
    input tri id_8
);
  assign id_3 = id_10 > id_5;
  always @(posedge id_6);
  assign id_4 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_3,
      id_8,
      id_8,
      id_4,
      id_6,
      id_1,
      id_0,
      id_8,
      id_1,
      id_0,
      id_8
  );
  assign modCall_1.id_12 = 0;
  logic [id_5 : -1 'b0] id_12;
endmodule
