#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 13 12:01:46 2021
# Process ID: 11320
# Current directory: D:/radar/lesson_16/vivado/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log sys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source sys_wrapper.tcl -notrace
# Log file: D:/radar/lesson_16/vivado/project_1/project_1.runs/impl_1/sys_wrapper.vdi
# Journal file: D:/radar/lesson_16/vivado/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source sys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 310.977 ; gain = 16.320
Command: link_design -top sys_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_axi_gpio_0_0/sys_axi_gpio_0_0.dcp' for cell 'sys_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_processing_system7_0_0/sys_processing_system7_0_0.dcp' for cell 'sys_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_rst_ps7_0_100M_0/sys_rst_ps7_0_100M_0.dcp' for cell 'sys_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_auto_pc_0/sys_auto_pc_0.dcp' for cell 'sys_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_processing_system7_0_0/sys_processing_system7_0_0.xdc] for cell 'sys_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_processing_system7_0_0/sys_processing_system7_0_0.xdc] for cell 'sys_i/processing_system7_0/inst'
Parsing XDC File [d:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_axi_gpio_0_0/sys_axi_gpio_0_0_board.xdc] for cell 'sys_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_axi_gpio_0_0/sys_axi_gpio_0_0_board.xdc] for cell 'sys_i/axi_gpio_0/U0'
Parsing XDC File [d:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_axi_gpio_0_0/sys_axi_gpio_0_0.xdc] for cell 'sys_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_axi_gpio_0_0/sys_axi_gpio_0_0.xdc] for cell 'sys_i/axi_gpio_0/U0'
Parsing XDC File [d:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_rst_ps7_0_100M_0/sys_rst_ps7_0_100M_0_board.xdc] for cell 'sys_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_rst_ps7_0_100M_0/sys_rst_ps7_0_100M_0_board.xdc] for cell 'sys_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_rst_ps7_0_100M_0/sys_rst_ps7_0_100M_0.xdc] for cell 'sys_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/radar/lesson_16/vivado/project_1/project_1.srcs/sources_1/bd/sys/ip/sys_rst_ps7_0_100M_0/sys_rst_ps7_0_100M_0.xdc] for cell 'sys_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 736.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 736.070 ; gain = 425.094
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 760.148 ; gain = 24.078

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19226d4b0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1286.352 ; gain = 526.203

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23c03d486

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.933 . Memory (MB): peak = 1429.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20a81c0be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.982 . Memory (MB): peak = 1429.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a329a3a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 257 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a329a3a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.598 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a329a3a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21156447e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              47  |                                              4  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               4  |             257  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1429.598 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1645d0c97

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.598 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1645d0c97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1429.598 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1645d0c97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1429.598 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1429.598 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1645d0c97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1429.598 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1429.598 ; gain = 693.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1429.598 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1429.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/radar/lesson_16/vivado/project_1/project_1.runs/impl_1/sys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sys_wrapper_drc_opted.rpt -pb sys_wrapper_drc_opted.pb -rpx sys_wrapper_drc_opted.rpx
Command: report_drc -file sys_wrapper_drc_opted.rpt -pb sys_wrapper_drc_opted.pb -rpx sys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/radar/lesson_16/vivado/project_1/project_1.runs/impl_1/sys_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1429.598 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb4f2b11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1429.598 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc7fe0d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23669c01b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23669c01b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1429.598 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 23669c01b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b9611044

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1429.598 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 22c92cdf3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1429.598 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 221d08771

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1429.598 ; gain = 0.000
Phase 2 Global Placement | Checksum: 221d08771

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23cd64af4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13fada3f3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d7897206

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18c4a5186

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1626defef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15f8b6553

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 174b684d3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1429.598 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 174b684d3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1429.598 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a7306b1c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: a7306b1c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.270 ; gain = 9.672
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.521. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15e3fab2e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.270 ; gain = 9.672
Phase 4.1 Post Commit Optimization | Checksum: 15e3fab2e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.270 ; gain = 9.672

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15e3fab2e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.270 ; gain = 9.672

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15e3fab2e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.270 ; gain = 9.672

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1439.270 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1f046d782

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.270 ; gain = 9.672
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f046d782

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.270 ; gain = 9.672
Ending Placer Task | Checksum: 11e1dda87

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.270 ; gain = 9.672
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1439.270 ; gain = 9.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1439.270 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1440.281 ; gain = 1.012
INFO: [Common 17-1381] The checkpoint 'D:/radar/lesson_16/vivado/project_1/project_1.runs/impl_1/sys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1440.281 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sys_wrapper_utilization_placed.rpt -pb sys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1440.281 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 40afa59d ConstDB: 0 ShapeSum: dd6e34ea RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e816219f

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1553.426 ; gain = 100.148
Post Restoration Checksum: NetGraph: 9c6aad5 NumContArr: de4f76ca Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e816219f

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1577.621 ; gain = 124.344

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e816219f

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1585.125 ; gain = 131.848

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e816219f

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1585.125 ; gain = 131.848
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 8e9670af

Time (s): cpu = 00:01:15 ; elapsed = 00:01:10 . Memory (MB): peak = 1606.160 ; gain = 152.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.524  | TNS=0.000  | WHS=-0.163 | THS=-16.231|

Phase 2 Router Initialization | Checksum: f2e68b52

Time (s): cpu = 00:01:15 ; elapsed = 00:01:10 . Memory (MB): peak = 1606.160 ; gain = 152.883

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1170
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1170
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a6e09718

Time (s): cpu = 00:01:16 ; elapsed = 00:01:11 . Memory (MB): peak = 1606.160 ; gain = 152.883

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.661  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bfb3994f

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.661  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26f067950

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883
Phase 4 Rip-up And Reroute | Checksum: 26f067950

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 26f067950

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26f067950

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883
Phase 5 Delay and Skew Optimization | Checksum: 26f067950

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20f7553a5

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.776  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22b6ec0be

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883
Phase 6 Post Hold Fix | Checksum: 22b6ec0be

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.147406 %
  Global Horizontal Routing Utilization  = 0.184415 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a796378c

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a796378c

Time (s): cpu = 00:01:17 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d840c8d3

Time (s): cpu = 00:01:18 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.776  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d840c8d3

Time (s): cpu = 00:01:18 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:18 ; elapsed = 00:01:12 . Memory (MB): peak = 1606.160 ; gain = 152.883

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:15 . Memory (MB): peak = 1606.160 ; gain = 165.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1606.160 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1611.926 ; gain = 5.766
INFO: [Common 17-1381] The checkpoint 'D:/radar/lesson_16/vivado/project_1/project_1.runs/impl_1/sys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sys_wrapper_drc_routed.rpt -pb sys_wrapper_drc_routed.pb -rpx sys_wrapper_drc_routed.rpx
Command: report_drc -file sys_wrapper_drc_routed.rpt -pb sys_wrapper_drc_routed.pb -rpx sys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/radar/lesson_16/vivado/project_1/project_1.runs/impl_1/sys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sys_wrapper_methodology_drc_routed.rpt -pb sys_wrapper_methodology_drc_routed.pb -rpx sys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file sys_wrapper_methodology_drc_routed.rpt -pb sys_wrapper_methodology_drc_routed.pb -rpx sys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/radar/lesson_16/vivado/project_1/project_1.runs/impl_1/sys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sys_wrapper_power_routed.rpt -pb sys_wrapper_power_summary_routed.pb -rpx sys_wrapper_power_routed.rpx
Command: report_power -file sys_wrapper_power_routed.rpt -pb sys_wrapper_power_summary_routed.pb -rpx sys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sys_wrapper_route_status.rpt -pb sys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sys_wrapper_timing_summary_routed.rpt -pb sys_wrapper_timing_summary_routed.pb -rpx sys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file sys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sys_wrapper_bus_skew_routed.rpt -pb sys_wrapper_bus_skew_routed.pb -rpx sys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan 13 12:05:08 2021...
