

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Wed Jun  1 14:55:16 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F16Q41
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.40
    14                           ; Generated 08/12/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F16Q41 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52  00FFF6                     __pcinit:
    53                           	callstack 0
    54  00FFF6                     start_initialization:
    55                           	callstack 0
    56  00FFF6                     __initialization:
    57                           	callstack 0
    58  00FFF6                     end_of_initialization:
    59                           	callstack 0
    60  00FFF6                     __end_of__initialization:
    61                           	callstack 0
    62  00FFF6  0100               	movlb	0
    63  00FFF8  EFF9  F07F         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66  000000                     __pcstackCOMRAM:
    67                           	callstack 0
    68  000000                     
    69                           ; 1 bytes @ 0x0
    70 ;;
    71 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    72 ;;
    73 ;; *************** function _main *****************
    74 ;; Defined at:
    75 ;;		line 12 in file "main.c"
    76 ;; Parameters:    Size  Location     Type
    77 ;;		None
    78 ;; Auto vars:     Size  Location     Type
    79 ;;		None
    80 ;; Return value:  Size  Location     Type
    81 ;;                  1    wreg      void 
    82 ;; Registers used:
    83 ;;		None
    84 ;; Tracked objects:
    85 ;;		On entry : 0/0
    86 ;;		On exit  : 0/0
    87 ;;		Unchanged: 0/0
    88 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
    89 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    90 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    91 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    92 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    93 ;;Total ram usage:        0 bytes
    94 ;; This function calls:
    95 ;;		Nothing
    96 ;; This function is called by:
    97 ;;		Startup code after reset
    98 ;; This function uses a non-reentrant model
    99 ;;
   100                           
   101                           	psect	text0
   102  00FFF2                     __ptext0:
   103                           	callstack 0
   104  00FFF2                     _main:
   105                           	callstack 127
   106  00FFF2  EFFE  F07F         	goto	start
   107  00FFF6                     __end_of_main:
   108                           	callstack 0
   109  0000                     
   110                           	psect	rparam
   111  0000                     
   112                           	psect	idloc
   113                           
   114                           ;Config register IDLOC0 @ 0x200000
   115                           ;	unspecified, using default values
   116  200000                     	org	2097152
   117  200000  0FFF               	dw	4095
   118                           
   119                           ;Config register IDLOC1 @ 0x200002
   120                           ;	unspecified, using default values
   121  200002                     	org	2097154
   122  200002  0FFF               	dw	4095
   123                           
   124                           ;Config register IDLOC2 @ 0x200004
   125                           ;	unspecified, using default values
   126  200004                     	org	2097156
   127  200004  0FFF               	dw	4095
   128                           
   129                           ;Config register IDLOC3 @ 0x200006
   130                           ;	unspecified, using default values
   131  200006                     	org	2097158
   132  200006  0FFF               	dw	4095
   133                           
   134                           ;Config register IDLOC4 @ 0x200008
   135                           ;	unspecified, using default values
   136  200008                     	org	2097160
   137  200008  0FFF               	dw	4095
   138                           
   139                           ;Config register IDLOC5 @ 0x20000A
   140                           ;	unspecified, using default values
   141  20000A                     	org	2097162
   142  20000A  0FFF               	dw	4095
   143                           
   144                           ;Config register IDLOC6 @ 0x20000C
   145                           ;	unspecified, using default values
   146  20000C                     	org	2097164
   147  20000C  0FFF               	dw	4095
   148                           
   149                           ;Config register IDLOC7 @ 0x20000E
   150                           ;	unspecified, using default values
   151  20000E                     	org	2097166
   152  20000E  0FFF               	dw	4095
   153                           
   154                           ;Config register IDLOC8 @ 0x200010
   155                           ;	unspecified, using default values
   156  200010                     	org	2097168
   157  200010  0FFF               	dw	4095
   158                           
   159                           ;Config register IDLOC9 @ 0x200012
   160                           ;	unspecified, using default values
   161  200012                     	org	2097170
   162  200012  0FFF               	dw	4095
   163                           
   164                           ;Config register IDLOC10 @ 0x200014
   165                           ;	unspecified, using default values
   166  200014                     	org	2097172
   167  200014  0FFF               	dw	4095
   168                           
   169                           ;Config register IDLOC11 @ 0x200016
   170                           ;	unspecified, using default values
   171  200016                     	org	2097174
   172  200016  0FFF               	dw	4095
   173                           
   174                           ;Config register IDLOC12 @ 0x200018
   175                           ;	unspecified, using default values
   176  200018                     	org	2097176
   177  200018  0FFF               	dw	4095
   178                           
   179                           ;Config register IDLOC13 @ 0x20001A
   180                           ;	unspecified, using default values
   181  20001A                     	org	2097178
   182  20001A  0FFF               	dw	4095
   183                           
   184                           ;Config register IDLOC14 @ 0x20001C
   185                           ;	unspecified, using default values
   186  20001C                     	org	2097180
   187  20001C  0FFF               	dw	4095
   188                           
   189                           ;Config register IDLOC15 @ 0x20001E
   190                           ;	unspecified, using default values
   191  20001E                     	org	2097182
   192  20001E  0FFF               	dw	4095
   193                           
   194                           ;Config register IDLOC16 @ 0x200020
   195                           ;	unspecified, using default values
   196  200020                     	org	2097184
   197  200020  0FFF               	dw	4095
   198                           
   199                           ;Config register IDLOC17 @ 0x200022
   200                           ;	unspecified, using default values
   201  200022                     	org	2097186
   202  200022  0FFF               	dw	4095
   203                           
   204                           ;Config register IDLOC18 @ 0x200024
   205                           ;	unspecified, using default values
   206  200024                     	org	2097188
   207  200024  0FFF               	dw	4095
   208                           
   209                           ;Config register IDLOC19 @ 0x200026
   210                           ;	unspecified, using default values
   211  200026                     	org	2097190
   212  200026  0FFF               	dw	4095
   213                           
   214                           ;Config register IDLOC20 @ 0x200028
   215                           ;	unspecified, using default values
   216  200028                     	org	2097192
   217  200028  0FFF               	dw	4095
   218                           
   219                           ;Config register IDLOC21 @ 0x20002A
   220                           ;	unspecified, using default values
   221  20002A                     	org	2097194
   222  20002A  0FFF               	dw	4095
   223                           
   224                           ;Config register IDLOC22 @ 0x20002C
   225                           ;	unspecified, using default values
   226  20002C                     	org	2097196
   227  20002C  0FFF               	dw	4095
   228                           
   229                           ;Config register IDLOC23 @ 0x20002E
   230                           ;	unspecified, using default values
   231  20002E                     	org	2097198
   232  20002E  0FFF               	dw	4095
   233                           
   234                           ;Config register IDLOC24 @ 0x200030
   235                           ;	unspecified, using default values
   236  200030                     	org	2097200
   237  200030  0FFF               	dw	4095
   238                           
   239                           ;Config register IDLOC25 @ 0x200032
   240                           ;	unspecified, using default values
   241  200032                     	org	2097202
   242  200032  0FFF               	dw	4095
   243                           
   244                           ;Config register IDLOC26 @ 0x200034
   245                           ;	unspecified, using default values
   246  200034                     	org	2097204
   247  200034  0FFF               	dw	4095
   248                           
   249                           ;Config register IDLOC27 @ 0x200036
   250                           ;	unspecified, using default values
   251  200036                     	org	2097206
   252  200036  0FFF               	dw	4095
   253                           
   254                           ;Config register IDLOC28 @ 0x200038
   255                           ;	unspecified, using default values
   256  200038                     	org	2097208
   257  200038  0FFF               	dw	4095
   258                           
   259                           ;Config register IDLOC29 @ 0x20003A
   260                           ;	unspecified, using default values
   261  20003A                     	org	2097210
   262  20003A  0FFF               	dw	4095
   263                           
   264                           ;Config register IDLOC30 @ 0x20003C
   265                           ;	unspecified, using default values
   266  20003C                     	org	2097212
   267  20003C  0FFF               	dw	4095
   268                           
   269                           ;Config register IDLOC31 @ 0x20003E
   270                           ;	unspecified, using default values
   271  20003E                     	org	2097214
   272  20003E  0FFF               	dw	4095
   273                           
   274                           	psect	config
   275                           
   276                           ;Config register CONFIG1 @ 0x300000
   277                           ;	External Oscillator Selection
   278                           ;	FEXTOSC = OFF, Oscillator not enabled
   279                           ;	Reset Oscillator Selection
   280                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
   281  300000                     	org	3145728
   282  300000  8C                 	db	140
   283                           
   284                           ;Config register CONFIG2 @ 0x300001
   285                           ;	Clock out Enable bit
   286                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   287                           ;	PRLOCKED One-Way Set Enable bit
   288                           ;	PR1WAY = ON, PRLOCKED bit can be cleared and set only once
   289                           ;	Clock Switch Enable bit
   290                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   291                           ;	Fail-Safe Clock Monitor Enable bit
   292                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   293                           ;	Fail-Safe Clock Monitor - Primary XTAL Enable bit
   294                           ;	FCMENP = ON, Fail-Safe Clock Monitor enabled; timer will flag FSCMP bit and OSFIF inte
      +                          rrupt on EXTOSC failure.
   295                           ;	Fail-Safe Clock Monitor - Secondary XTAL Enable bit
   296                           ;	FCMENS = ON, Fail-Safe Clock Monitor enabled; timer will flag FSCMP bit and OSFIF inte
      +                          rrupt on SOSC failure.
   297  300001                     	org	3145729
   298  300001  FF                 	db	255
   299                           
   300                           ;Config register CONFIG3 @ 0x300002
   301                           ;	MCLR Enable bit
   302                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   303                           ;	Power-up timer selection bits
   304                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   305                           ;	Multi-vector enable bit
   306                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   307                           ;	IVTLOCK bit One-way set enable bit
   308                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
   309                           ;	Low Power BOR Enable bit
   310                           ;	LPBOREN = OFF, Low-Power BOR disabled
   311                           ;	Brown-out Reset Enable bits
   312                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   313  300002                     	org	3145730
   314  300002  FF                 	db	255
   315                           
   316                           ;Config register CONFIG4 @ 0x300003
   317                           ;	Brown-out Reset Voltage Selection bits
   318                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
   319                           ;	ZCD Disable bit
   320                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
   321                           ;	PPSLOCK bit One-Way Set Enable bit
   322                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
   323                           ;	Stack Full/Underflow Reset Enable bit
   324                           ;	STVREN = ON, Stack full/underflow will cause Reset
   325                           ;	Low Voltage Programming Enable bit
   326                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   327                           ;	Extended Instruction Set Enable bit
   328                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   329  300003                     	org	3145731
   330  300003  FF                 	db	255
   331                           
   332                           ;Config register CONFIG5 @ 0x300004
   333                           ;	WDT Period selection bits
   334                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   335                           ;	WDT operating mode
   336                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   337  300004                     	org	3145732
   338  300004  9F                 	db	159
   339                           
   340                           ;Config register CONFIG6 @ 0x300005
   341                           ;	WDT Window Select bits
   342                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   343                           ;	WDT input clock selector
   344                           ;	WDTCCS = SC, Software Control
   345  300005                     	org	3145733
   346  300005  FF                 	db	255
   347                           
   348                           ;Config register CONFIG7 @ 0x300006
   349                           ;	Boot Block Size selection bits
   350                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   351                           ;	Boot Block enable bit
   352                           ;	BBEN = OFF, Boot block disabled
   353                           ;	Storage Area Flash enable bit
   354                           ;	SAFEN = OFF, SAF disabled
   355                           ;	Background Debugger
   356                           ;	DEBUG = OFF, Background Debugger disabled
   357  300006                     	org	3145734
   358  300006  FF                 	db	255
   359                           
   360                           ;Config register CONFIG8 @ 0x300007
   361                           ;	Boot Block Write Protection bit
   362                           ;	WRTB = OFF, Boot Block not Write protected
   363                           ;	Configuration Register Write Protection bit
   364                           ;	WRTC = OFF, Configuration registers not Write protected
   365                           ;	Data EEPROM Write Protection bit
   366                           ;	WRTD = OFF, Data EEPROM not Write protected
   367                           ;	SAF Write protection bit
   368                           ;	WRTSAF = OFF, SAF not Write Protected
   369                           ;	Application Block write protection bit
   370                           ;	WRTAPP = OFF, Application Block not write protected
   371  300007                     	org	3145735
   372  300007  FF                 	db	255
   373                           
   374                           ;Config register CONFIG9 @ 0x300008
   375                           ;	PFM and Data EEPROM Code Protection bit
   376                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   377  300008                     	org	3145736
   378  300008  FF                 	db	255
   379                           
   380                           ; Padding undefined space
   381  300009                     	org	3145737
   382  300009  FF                 	db	255
   383                           tosu	equ	0x4FF
   384                           tosh	equ	0x4FE
   385                           tosl	equ	0x4FD
   386                           stkptr	equ	0x4FC
   387                           pclatu	equ	0x4FB
   388                           pclath	equ	0x4FA
   389                           pcl	equ	0x4F9
   390                           tblptru	equ	0x4F8
   391                           tblptrh	equ	0x4F7
   392                           tblptrl	equ	0x4F6
   393                           tablat	equ	0x4F5
   394                           prodh	equ	0x4F4
   395                           prodl	equ	0x4F3
   396                           indf0	equ	0x4EF
   397                           postinc0	equ	0x4EE
   398                           postdec0	equ	0x4ED
   399                           preinc0	equ	0x4EC
   400                           plusw0	equ	0x4EB
   401                           fsr0h	equ	0x4EA
   402                           fsr0l	equ	0x4E9
   403                           wreg	equ	0x4E8
   404                           indf1	equ	0x4E7
   405                           postinc1	equ	0x4E6
   406                           postdec1	equ	0x4E5
   407                           preinc1	equ	0x4E4
   408                           plusw1	equ	0x4E3
   409                           fsr1h	equ	0x4E2
   410                           fsr1l	equ	0x4E1
   411                           bsr	equ	0x4E0
   412                           indf2	equ	0x4DF
   413                           postinc2	equ	0x4DE
   414                           postdec2	equ	0x4DD
   415                           preinc2	equ	0x4DC
   416                           plusw2	equ	0x4DB
   417                           fsr2h	equ	0x4DA
   418                           fsr2l	equ	0x4D9
   419                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             200      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBIGSFR_1        100      0       0      36        0.0%
BITBIGSFR          500      0       0      37        0.0%
ABS                  0      0       0      38        0.0%
BIGRAM             FFF      0       0      39        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Wed Jun  1 14:55:16 2022

                      l5 FFF2                      l681 FFF2                     _main FFF2  
                   start FFFC             ___param_bank 000000                    ?_main 0000  
        __initialization FFF6             __end_of_main FFF6                   ??_main 0000  
          __activetblptr 000000                   isa$std 000001               __accesstop 0560  
__end_of__initialization FFF6            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit FFF6  
                __ramtop 1500                  __ptext0 FFF2     end_of_initialization FFF6  
    start_initialization FFF6                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
