$date
	Fri Apr 12 23:46:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_test $end
$var wire 4 ! position [3:0] $end
$var parameter 32 " PERIOD $end
$var reg 1 # clk $end
$var reg 8 $ data [7:0] $end
$scope module ffo $end
$var wire 1 # clk $end
$var wire 8 % data [7:0] $end
$var reg 4 & cnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 &
b0 %
b0 $
1#
b0 !
$end
#5000
0#
#10000
b100 !
b100 &
1#
b11110000 $
b11110000 %
#15000
0#
#20000
b110 !
b110 &
1#
b11110110 $
b11110110 %
#25000
0#
#30000
b11 !
b11 &
1#
b11100000 $
b11100000 %
#35000
0#
#40000
b111 !
b111 &
1#
b10111111 $
b10111111 %
#45000
0#
#50000
1#
