Loading plugins phase: Elapsed time ==> 0s.321ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\SA-220.cyprj -d CYBLE-224116-01 -s C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.765ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.205ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SA-220.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\SA-220.cyprj -dcpsoc3 SA-220.v -verilog
======================================================================

======================================================================
Compiling:  SA-220.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\SA-220.cyprj -dcpsoc3 SA-220.v -verilog
======================================================================

======================================================================
Compiling:  SA-220.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\SA-220.cyprj -dcpsoc3 -verilog SA-220.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 14 15:21:55 2025


======================================================================
Compiling:  SA-220.v
Program  :   vpp
Options  :    -yv2 -q10 SA-220.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 14 15:21:55 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SA-220.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SA-220.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\SA-220.cyprj -dcpsoc3 -verilog SA-220.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 14 15:21:55 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\codegentemp\SA-220.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\codegentemp\SA-220.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SA-220.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\SA-220.cyprj -dcpsoc3 -verilog SA-220.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 14 15:21:55 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\codegentemp\SA-220.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\codegentemp\SA-220.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C:Net_1257\
	\I2C:uncfg_rx_irq\
	\I2C:Net_1099\
	\I2C:Net_1258\
	Net_1881
	Net_1882
	Net_1883
	Net_1884
	Net_1885
	Net_1886
	Net_1887
	Net_1890
	Net_1891
	Net_1898
	\ModbusUART:Net_1099\
	\ModbusUART:Net_1258\
	\ModbusUART:uncfg_rx_irq\
	Net_1859
	Net_1860
	Net_1861
	Net_1862
	Net_1863
	Net_1864
	Net_1865
	Net_1868
	Net_1869
	Net_1876
	\UART2:BUART:reset_sr\
	Net_1932
	\UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1925
	\UART2:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART2:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART2:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART2:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART2:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART2:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART2:BUART:sRX:MODULE_5:lt\
	\UART2:BUART:sRX:MODULE_5:eq\
	\UART2:BUART:sRX:MODULE_5:gt\
	\UART2:BUART:sRX:MODULE_5:gte\
	\UART2:BUART:sRX:MODULE_5:lte\
	Net_621
	\blue:Net_55\


Deleted 55 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MessageTimer:Net_66\ to \MessageTimer:Net_75\
Aliasing \MessageTimer:Net_82\ to \MessageTimer:Net_75\
Aliasing \MessageTimer:Net_72\ to \MessageTimer:Net_75\
Aliasing \BLETimer:Net_81\ to \MessageTimer:Net_81\
Aliasing \BLETimer:Net_75\ to \MessageTimer:Net_75\
Aliasing \BLETimer:Net_69\ to \MessageTimer:Net_69\
Aliasing \BLETimer:Net_66\ to \MessageTimer:Net_75\
Aliasing \BLETimer:Net_82\ to \MessageTimer:Net_75\
Aliasing \BLETimer:Net_72\ to \MessageTimer:Net_75\
Aliasing tmpOE__SW_net_1 to \MessageTimer:Net_69\
Aliasing tmpOE__SW_net_0 to \MessageTimer:Net_69\
Aliasing zero to \MessageTimer:Net_75\
Aliasing one to \MessageTimer:Net_69\
Aliasing tmpOE__EF2_net_0 to \MessageTimer:Net_69\
Aliasing \I2C:select_s_wire\ to \MessageTimer:Net_75\
Aliasing \I2C:rx_wire\ to \MessageTimer:Net_75\
Aliasing \I2C:sclk_s_wire\ to \MessageTimer:Net_75\
Aliasing \I2C:mosi_s_wire\ to \MessageTimer:Net_75\
Aliasing \I2C:miso_m_wire\ to \MessageTimer:Net_75\
Aliasing \I2C:tmpOE__sda_net_0\ to \MessageTimer:Net_69\
Aliasing \I2C:tmpOE__scl_net_0\ to \MessageTimer:Net_69\
Aliasing \I2C:cts_wire\ to \MessageTimer:Net_75\
Aliasing tmpOE__TXEN_net_0 to \MessageTimer:Net_69\
Aliasing \ModbusUART:select_s_wire\ to \MessageTimer:Net_75\
Aliasing \ModbusUART:tmpOE__rx_wake_net_0\ to \MessageTimer:Net_69\
Aliasing \ModbusUART:sclk_s_wire\ to \MessageTimer:Net_75\
Aliasing \ModbusUART:mosi_s_wire\ to \MessageTimer:Net_75\
Aliasing \ModbusUART:miso_m_wire\ to \MessageTimer:Net_75\
Aliasing \ModbusUART:tmpOE__tx_net_0\ to \MessageTimer:Net_69\
Aliasing \ModbusUART:cts_wire\ to \MessageTimer:Net_75\
Aliasing tmpOE__LEDB_net_0 to \MessageTimer:Net_69\
Aliasing tmpOE__LEDG_net_0 to \MessageTimer:Net_69\
Aliasing tmpOE__LEDR_net_0 to \MessageTimer:Net_69\
Aliasing tmpOE__Tx2_net_0 to \MessageTimer:Net_69\
Aliasing tmpOE__Rx2_net_0 to \MessageTimer:Net_69\
Aliasing \UART2:BUART:tx_hd_send_break\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:HalfDuplexSend\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:FinalParityType_1\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:FinalParityType_0\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:FinalAddrMode_2\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:FinalAddrMode_1\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:FinalAddrMode_0\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:tx_ctrl_mark\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:tx_status_6\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:tx_status_5\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:tx_status_4\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:rx_count7_bit8_wire\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \MessageTimer:Net_69\
Aliasing \UART2:BUART:sRX:s23Poll:MODIN2_1\ to \UART2:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART2:BUART:sRX:s23Poll:MODIN2_0\ to \UART2:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \MessageTimer:Net_69\
Aliasing \UART2:BUART:sRX:s23Poll:MODIN3_1\ to \UART2:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART2:BUART:sRX:s23Poll:MODIN3_0\ to \UART2:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \MessageTimer:Net_69\
Aliasing \UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:rx_status_1\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \MessageTimer:Net_69\
Aliasing \UART2:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \MessageTimer:Net_69\
Aliasing \UART2:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \MessageTimer:Net_75\
Aliasing \UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \MessageTimer:Net_69\
Aliasing \SWTimer:Net_81\ to \MessageTimer:Net_81\
Aliasing \SWTimer:Net_75\ to \MessageTimer:Net_75\
Aliasing \SWTimer:Net_69\ to \MessageTimer:Net_69\
Aliasing \SWTimer:Net_66\ to \MessageTimer:Net_75\
Aliasing \SWTimer:Net_82\ to \MessageTimer:Net_75\
Aliasing \SWTimer:Net_72\ to \MessageTimer:Net_75\
Aliasing tmpOE__SW2_net_1 to \MessageTimer:Net_69\
Aliasing tmpOE__SW2_net_0 to \MessageTimer:Net_69\
Aliasing tmpOE__EF1_net_0 to \MessageTimer:Net_69\
Aliasing \ScreenCounter:Net_81\ to \MessageTimer:Net_81\
Aliasing \ScreenCounter:Net_75\ to \MessageTimer:Net_75\
Aliasing \ScreenCounter:Net_69\ to \MessageTimer:Net_69\
Aliasing \ScreenCounter:Net_66\ to \MessageTimer:Net_75\
Aliasing \ScreenCounter:Net_82\ to \MessageTimer:Net_75\
Aliasing \ScreenCounter:Net_72\ to \MessageTimer:Net_75\
Aliasing tmpOE__RTC_RST_net_0 to \MessageTimer:Net_69\
Aliasing tmpOE__TBD_net_0 to \MessageTimer:Net_69\
Aliasing tmpOE__CSD_net_0 to \MessageTimer:Net_69\
Aliasing tmpOE__CPS_net_0 to \MessageTimer:Net_69\
Aliasing \UART2:BUART:reset_reg\\D\ to \MessageTimer:Net_75\
Aliasing Net_1931D to \MessageTimer:Net_75\
Aliasing \UART2:BUART:rx_break_status\\D\ to \MessageTimer:Net_75\
Removing Lhs of wire \MessageTimer:Net_81\[3] = Net_480[14]
Removing Lhs of wire \MessageTimer:Net_66\[6] = \MessageTimer:Net_75\[4]
Removing Lhs of wire \MessageTimer:Net_82\[7] = \MessageTimer:Net_75\[4]
Removing Lhs of wire \MessageTimer:Net_72\[8] = \MessageTimer:Net_75\[4]
Removing Lhs of wire \BLETimer:Net_81\[19] = Net_480[14]
Removing Lhs of wire \BLETimer:Net_75\[20] = \MessageTimer:Net_75\[4]
Removing Lhs of wire \BLETimer:Net_69\[21] = \MessageTimer:Net_69\[5]
Removing Lhs of wire \BLETimer:Net_66\[22] = \MessageTimer:Net_75\[4]
Removing Lhs of wire \BLETimer:Net_82\[23] = \MessageTimer:Net_75\[4]
Removing Lhs of wire \BLETimer:Net_72\[24] = \MessageTimer:Net_75\[4]
Removing Rhs of wire tmpOE__SW_net_1[33] = \MessageTimer:Net_69\[5]
Removing Lhs of wire tmpOE__SW_net_0[34] = tmpOE__SW_net_1[33]
Removing Rhs of wire zero[35] = \MessageTimer:Net_75\[4]
Removing Lhs of wire one[41] = tmpOE__SW_net_1[33]
Removing Lhs of wire tmpOE__EF2_net_0[43] = tmpOE__SW_net_1[33]
Removing Lhs of wire \I2C:select_s_wire\[50] = zero[35]
Removing Lhs of wire \I2C:rx_wire\[51] = zero[35]
Removing Lhs of wire \I2C:Net_1170\[54] = \I2C:Net_847\[49]
Removing Lhs of wire \I2C:sclk_s_wire\[55] = zero[35]
Removing Lhs of wire \I2C:mosi_s_wire\[56] = zero[35]
Removing Lhs of wire \I2C:miso_m_wire\[57] = zero[35]
Removing Lhs of wire \I2C:tmpOE__sda_net_0\[59] = tmpOE__SW_net_1[33]
Removing Lhs of wire \I2C:tmpOE__scl_net_0\[65] = tmpOE__SW_net_1[33]
Removing Lhs of wire \I2C:cts_wire\[74] = zero[35]
Removing Lhs of wire tmpOE__TXEN_net_0[101] = tmpOE__SW_net_1[33]
Removing Lhs of wire \ModbusUART:select_s_wire\[108] = zero[35]
Removing Rhs of wire \ModbusUART:rx_wire\[109] = \ModbusUART:Net_1172\[110]
Removing Lhs of wire \ModbusUART:tmpOE__rx_wake_net_0\[112] = tmpOE__SW_net_1[33]
Removing Lhs of wire \ModbusUART:Net_1257\[116] = \ModbusUART:rx_irq\[115]
Removing Lhs of wire \ModbusUART:Net_1170\[118] = \ModbusUART:Net_847\[107]
Removing Lhs of wire \ModbusUART:sclk_s_wire\[119] = zero[35]
Removing Lhs of wire \ModbusUART:mosi_s_wire\[120] = zero[35]
Removing Lhs of wire \ModbusUART:miso_m_wire\[121] = zero[35]
Removing Lhs of wire \ModbusUART:tmpOE__tx_net_0\[123] = tmpOE__SW_net_1[33]
Removing Lhs of wire \ModbusUART:cts_wire\[131] = zero[35]
Removing Lhs of wire tmpOE__LEDB_net_0[158] = tmpOE__SW_net_1[33]
Removing Lhs of wire tmpOE__LEDG_net_0[164] = tmpOE__SW_net_1[33]
Removing Lhs of wire tmpOE__LEDR_net_0[170] = tmpOE__SW_net_1[33]
Removing Rhs of wire Net_600[179] = \UART2:BUART:rx_interrupt_out\[213]
Removing Lhs of wire tmpOE__Tx2_net_0[181] = tmpOE__SW_net_1[33]
Removing Lhs of wire tmpOE__Rx2_net_0[188] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:Net_61\[196] = \UART2:Net_9\[194]
Removing Lhs of wire \UART2:BUART:tx_hd_send_break\[200] = zero[35]
Removing Lhs of wire \UART2:BUART:HalfDuplexSend\[201] = zero[35]
Removing Lhs of wire \UART2:BUART:FinalParityType_1\[202] = zero[35]
Removing Lhs of wire \UART2:BUART:FinalParityType_0\[203] = zero[35]
Removing Lhs of wire \UART2:BUART:FinalAddrMode_2\[204] = zero[35]
Removing Lhs of wire \UART2:BUART:FinalAddrMode_1\[205] = zero[35]
Removing Lhs of wire \UART2:BUART:FinalAddrMode_0\[206] = zero[35]
Removing Lhs of wire \UART2:BUART:tx_ctrl_mark\[207] = zero[35]
Removing Rhs of wire \UART2:BUART:tx_bitclk_enable_pre\[217] = \UART2:BUART:tx_bitclk_dp\[253]
Removing Lhs of wire \UART2:BUART:tx_counter_tc\[263] = \UART2:BUART:tx_counter_dp\[254]
Removing Lhs of wire \UART2:BUART:tx_status_6\[264] = zero[35]
Removing Lhs of wire \UART2:BUART:tx_status_5\[265] = zero[35]
Removing Lhs of wire \UART2:BUART:tx_status_4\[266] = zero[35]
Removing Lhs of wire \UART2:BUART:tx_status_1\[268] = \UART2:BUART:tx_fifo_empty\[231]
Removing Lhs of wire \UART2:BUART:tx_status_3\[270] = \UART2:BUART:tx_fifo_notfull\[230]
Removing Lhs of wire \UART2:BUART:rx_count7_bit8_wire\[330] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[337] = \UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[348]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[339] = \UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[349]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[340] = \UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[365]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[341] = \UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[379]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[342] = \UART2:BUART:sRX:s23Poll:MODIN1_1\[343]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODIN1_1\[343] = \UART2:BUART:pollcount_1\[336]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[344] = \UART2:BUART:sRX:s23Poll:MODIN1_0\[345]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODIN1_0\[345] = \UART2:BUART:pollcount_0\[338]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[351] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[352] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[353] = \UART2:BUART:pollcount_1\[336]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODIN2_1\[354] = \UART2:BUART:pollcount_1\[336]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[355] = \UART2:BUART:pollcount_0\[338]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODIN2_0\[356] = \UART2:BUART:pollcount_0\[338]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[357] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[358] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[359] = \UART2:BUART:pollcount_1\[336]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[360] = \UART2:BUART:pollcount_0\[338]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[361] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[362] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[367] = \UART2:BUART:pollcount_1\[336]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODIN3_1\[368] = \UART2:BUART:pollcount_1\[336]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[369] = \UART2:BUART:pollcount_0\[338]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODIN3_0\[370] = \UART2:BUART:pollcount_0\[338]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[371] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[372] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[373] = \UART2:BUART:pollcount_1\[336]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[374] = \UART2:BUART:pollcount_0\[338]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[375] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[376] = zero[35]
Removing Lhs of wire \UART2:BUART:rx_status_1\[383] = zero[35]
Removing Rhs of wire \UART2:BUART:rx_status_2\[384] = \UART2:BUART:rx_parity_error_status\[385]
Removing Rhs of wire \UART2:BUART:rx_status_3\[386] = \UART2:BUART:rx_stop_bit_error\[387]
Removing Lhs of wire \UART2:BUART:sRX:cmp_vv_vv_MODGEN_4\[397] = \UART2:BUART:sRX:MODULE_4:g2:a0:lta_0\[446]
Removing Lhs of wire \UART2:BUART:sRX:cmp_vv_vv_MODGEN_5\[401] = \UART2:BUART:sRX:MODULE_5:g1:a0:xneq\[468]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newa_6\[402] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newa_5\[403] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newa_4\[404] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newa_3\[405] = \UART2:BUART:sRX:MODIN4_6\[406]
Removing Lhs of wire \UART2:BUART:sRX:MODIN4_6\[406] = \UART2:BUART:rx_count_6\[325]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newa_2\[407] = \UART2:BUART:sRX:MODIN4_5\[408]
Removing Lhs of wire \UART2:BUART:sRX:MODIN4_5\[408] = \UART2:BUART:rx_count_5\[326]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newa_1\[409] = \UART2:BUART:sRX:MODIN4_4\[410]
Removing Lhs of wire \UART2:BUART:sRX:MODIN4_4\[410] = \UART2:BUART:rx_count_4\[327]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newa_0\[411] = \UART2:BUART:sRX:MODIN4_3\[412]
Removing Lhs of wire \UART2:BUART:sRX:MODIN4_3\[412] = \UART2:BUART:rx_count_3\[328]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newb_6\[413] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newb_5\[414] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newb_4\[415] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newb_3\[416] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newb_2\[417] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newb_1\[418] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:newb_0\[419] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:dataa_6\[420] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:dataa_5\[421] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:dataa_4\[422] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:dataa_3\[423] = \UART2:BUART:rx_count_6\[325]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:dataa_2\[424] = \UART2:BUART:rx_count_5\[326]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:dataa_1\[425] = \UART2:BUART:rx_count_4\[327]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:dataa_0\[426] = \UART2:BUART:rx_count_3\[328]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:datab_6\[427] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:datab_5\[428] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:datab_4\[429] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:datab_3\[430] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:datab_2\[431] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:datab_1\[432] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_4:g2:a0:datab_0\[433] = zero[35]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_5:g1:a0:newa_0\[448] = \UART2:BUART:rx_postpoll\[284]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_5:g1:a0:newb_0\[449] = \UART2:BUART:rx_parity_bit\[400]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_5:g1:a0:dataa_0\[450] = \UART2:BUART:rx_postpoll\[284]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_5:g1:a0:datab_0\[451] = \UART2:BUART:rx_parity_bit\[400]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[452] = \UART2:BUART:rx_postpoll\[284]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[453] = \UART2:BUART:rx_parity_bit\[400]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[455] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[456] = \UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[454]
Removing Lhs of wire \UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[457] = \UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[454]
Removing Lhs of wire \SWTimer:Net_81\[479] = Net_480[14]
Removing Lhs of wire \SWTimer:Net_75\[480] = zero[35]
Removing Lhs of wire \SWTimer:Net_69\[481] = tmpOE__SW_net_1[33]
Removing Lhs of wire \SWTimer:Net_66\[482] = zero[35]
Removing Lhs of wire \SWTimer:Net_82\[483] = zero[35]
Removing Lhs of wire \SWTimer:Net_72\[484] = zero[35]
Removing Lhs of wire tmpOE__SW2_net_1[494] = tmpOE__SW_net_1[33]
Removing Lhs of wire tmpOE__SW2_net_0[495] = tmpOE__SW_net_1[33]
Removing Lhs of wire tmpOE__EF1_net_0[502] = tmpOE__SW_net_1[33]
Removing Lhs of wire \ScreenCounter:Net_81\[508] = Net_480[14]
Removing Lhs of wire \ScreenCounter:Net_75\[509] = zero[35]
Removing Lhs of wire \ScreenCounter:Net_69\[510] = tmpOE__SW_net_1[33]
Removing Lhs of wire \ScreenCounter:Net_66\[511] = zero[35]
Removing Lhs of wire \ScreenCounter:Net_82\[512] = zero[35]
Removing Lhs of wire \ScreenCounter:Net_72\[513] = zero[35]
Removing Lhs of wire tmpOE__RTC_RST_net_0[521] = tmpOE__SW_net_1[33]
Removing Lhs of wire tmpOE__TBD_net_0[527] = tmpOE__SW_net_1[33]
Removing Lhs of wire tmpOE__CSD_net_0[533] = tmpOE__SW_net_1[33]
Removing Lhs of wire tmpOE__CPS_net_0[539] = tmpOE__SW_net_1[33]
Removing Lhs of wire \UART2:BUART:reset_reg\\D\[552] = zero[35]
Removing Lhs of wire Net_1931D[557] = zero[35]
Removing Lhs of wire \UART2:BUART:rx_bitclk\\D\[567] = \UART2:BUART:rx_bitclk_pre\[319]
Removing Lhs of wire \UART2:BUART:rx_parity_error_pre\\D\[576] = \UART2:BUART:rx_parity_error_pre\[395]
Removing Lhs of wire \UART2:BUART:rx_break_status\\D\[577] = zero[35]

------------------------------------------------------
Aliased 0 equations, 158 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__SW_net_1' (cost = 0):
tmpOE__SW_net_1 <=  ('1') ;

Note:  Expanding virtual equation for '\UART2:BUART:rx_addressmatch\' (cost = 0):
\UART2:BUART:rx_addressmatch\ <= (\UART2:BUART:rx_addressmatch2\
	OR \UART2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART2:BUART:rx_bitclk_pre\' (cost = 1):
\UART2:BUART:rx_bitclk_pre\ <= ((not \UART2:BUART:rx_count_2\ and not \UART2:BUART:rx_count_1\ and not \UART2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART2:BUART:rx_bitclk_pre16x\ <= ((not \UART2:BUART:rx_count_2\ and \UART2:BUART:rx_count_1\ and \UART2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART2:BUART:rx_poll_bit1\' (cost = 1):
\UART2:BUART:rx_poll_bit1\ <= ((not \UART2:BUART:rx_count_2\ and not \UART2:BUART:rx_count_1\ and \UART2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART2:BUART:rx_poll_bit2\' (cost = 1):
\UART2:BUART:rx_poll_bit2\ <= ((not \UART2:BUART:rx_count_2\ and not \UART2:BUART:rx_count_1\ and not \UART2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART2:BUART:pollingrange\' (cost = 4):
\UART2:BUART:pollingrange\ <= ((not \UART2:BUART:rx_count_2\ and not \UART2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART2:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART2:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART2:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART2:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART2:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART2:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART2:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART2:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART2:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART2:BUART:rx_count_6\ and not \UART2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART2:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART2:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART2:BUART:rx_count_6\ and not \UART2:BUART:rx_count_4\)
	OR (not \UART2:BUART:rx_count_6\ and not \UART2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART2:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART2:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART2:BUART:rx_count_6\ and not \UART2:BUART:rx_count_4\)
	OR (not \UART2:BUART:rx_count_6\ and not \UART2:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART2:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART2:BUART:pollcount_1\ and not \UART2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART2:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART2:BUART:pollcount_0\ and \UART2:BUART:pollcount_1\)
	OR (not \UART2:BUART:pollcount_1\ and \UART2:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART2:BUART:rx_postpoll\' (cost = 72):
\UART2:BUART:rx_postpoll\ <= (\UART2:BUART:pollcount_1\
	OR (Net_597 and \UART2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_597 and not \UART2:BUART:pollcount_1\ and not \UART2:BUART:rx_parity_bit\)
	OR (not \UART2:BUART:pollcount_1\ and not \UART2:BUART:pollcount_0\ and not \UART2:BUART:rx_parity_bit\)
	OR (\UART2:BUART:pollcount_1\ and \UART2:BUART:rx_parity_bit\)
	OR (Net_597 and \UART2:BUART:pollcount_0\ and \UART2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART2:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_597 and not \UART2:BUART:pollcount_1\ and not \UART2:BUART:rx_parity_bit\)
	OR (not \UART2:BUART:pollcount_1\ and not \UART2:BUART:pollcount_0\ and not \UART2:BUART:rx_parity_bit\)
	OR (\UART2:BUART:pollcount_1\ and \UART2:BUART:rx_parity_bit\)
	OR (Net_597 and \UART2:BUART:pollcount_0\ and \UART2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 33 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART2:BUART:rx_status_0\ to zero
Aliasing \UART2:BUART:rx_status_6\ to zero
Aliasing \UART2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART2:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART2:BUART:rx_bitclk_enable\[283] = \UART2:BUART:rx_bitclk\[331]
Removing Lhs of wire \UART2:BUART:rx_status_0\[381] = zero[35]
Removing Lhs of wire \UART2:BUART:rx_status_6\[390] = zero[35]
Removing Lhs of wire \UART2:BUART:tx_ctrl_mark_last\\D\[559] = \UART2:BUART:tx_ctrl_mark_last\[274]
Removing Lhs of wire \UART2:BUART:rx_markspace_status\\D\[571] = zero[35]
Removing Lhs of wire \UART2:BUART:rx_parity_error_status\\D\[572] = zero[35]
Removing Lhs of wire \UART2:BUART:rx_addr_match_status\\D\[574] = zero[35]
Removing Lhs of wire \UART2:BUART:rx_markspace_pre\\D\[575] = \UART2:BUART:rx_markspace_pre\[394]
Removing Lhs of wire \UART2:BUART:rx_parity_bit\\D\[580] = \UART2:BUART:rx_parity_bit\[400]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART2:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART2:BUART:rx_parity_bit\ and Net_597 and \UART2:BUART:pollcount_0\)
	OR (not \UART2:BUART:pollcount_1\ and not \UART2:BUART:pollcount_0\ and \UART2:BUART:rx_parity_bit\)
	OR (not Net_597 and not \UART2:BUART:pollcount_1\ and \UART2:BUART:rx_parity_bit\)
	OR (not \UART2:BUART:rx_parity_bit\ and \UART2:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\SA-220.cyprj" -dcpsoc3 SA-220.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.461ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 14 October 2025 15:21:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alexport\OneDrive - Safeguard Analytics\SA-220\SA-220.cydsn\SA-220.cyprj -d CYBLE-224116-01 SA-220.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1931 from registered to combinatorial
    Converted constant MacroCell: \UART2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART2:BUART:rx_break_status\ from registered to combinatorial
Assigning clock blue_LFCLK to clock LFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'I2C_SCBCLK'. Signal=\I2C:Net_847_ff1\
    Digital Clock 0: Automatic-assigning  clock 'UART2_IntClock'. Fanout=1, Signal=\UART2:Net_9_digital\
    Fixed Function Clock 2: Automatic-assigning  clock 'ModbusUART_SCBCLK'. Signal=\ModbusUART:Net_847_ff2\
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_1'. Signal=Net_480_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_1'. Signal=Net_480_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1'. Signal=Net_480_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_1'. Signal=Net_480_ff10
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: CPS(0), CSD(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART2:BUART:rx_parity_bit\, Duplicate of \UART2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART2:BUART:rx_address_detected\, Duplicate of \UART2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART2:BUART:rx_parity_error_pre\, Duplicate of \UART2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART2:BUART:rx_markspace_pre\, Duplicate of \UART2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART2:BUART:rx_state_1\, Duplicate of \UART2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2:BUART:rx_state_1\ (fanout=8)

    Removing \UART2:BUART:tx_parity_bit\, Duplicate of \UART2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART2:BUART:tx_mark\, Duplicate of \UART2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW(0)__PA ,
            pad => SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW(1)__PA ,
            pad => SW(1)_PAD );
        Properties:
        {
        }

    Pin : Name = EF2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EF2(0)__PA ,
            pad => EF2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:sda(0)\__PA ,
            fb => Net_1896 ,
            pad => \I2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:scl(0)\__PA ,
            fb => Net_1895 ,
            pad => \I2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = TXEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TXEN(0)__PA ,
            pad => TXEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ModbusUART:rx_wake(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ModbusUART:rx_wake(0)\__PA ,
            fb => \ModbusUART:rx_wire\ ,
            pad => \ModbusUART:rx_wake(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ModbusUART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ModbusUART:tx(0)\__PA ,
            pin_input => \ModbusUART:tx_wire\ ,
            pad => \ModbusUART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LEDB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDB(0)__PA ,
            pad => LEDB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDG(0)__PA ,
            pad => LEDG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDR(0)__PA ,
            pad => LEDR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx2(0)__PA ,
            pin_input => Net_1928 ,
            pad => Tx2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx2(0)__PA ,
            fb => Net_597 ,
            pad => Rx2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(1)__PA ,
            pad => SW2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = EF1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EF1(0)__PA ,
            pad => EF1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTC_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC_RST(0)__PA ,
            pad => RTC_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TBD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TBD(0)__PA ,
            pad => TBD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CSD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CSD(0)__PA ,
            pad => CSD(0)_PAD );

    Pin : Name = CPS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPS(0)__PA ,
            pad => CPS(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1928, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2:BUART:txn\
        );
        Output = Net_1928 (fanout=1)

    MacroCell: Name=\UART2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\
            + !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_state_2\
        );
        Output = \UART2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * 
              \UART2:BUART:tx_fifo_empty\ * \UART2:BUART:tx_state_2\
        );
        Output = \UART2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2:BUART:tx_fifo_notfull\
        );
        Output = \UART2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\
        );
        Output = \UART2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_597 * \UART2:BUART:pollcount_0\
            + \UART2:BUART:pollcount_1\
        );
        Output = \UART2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART2:BUART:rx_load_fifo\ * \UART2:BUART:rx_fifofull\
        );
        Output = \UART2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART2:BUART:rx_fifonotempty\ * 
              \UART2:BUART:rx_state_stop1_reg\
        );
        Output = \UART2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART2:BUART:txn\ * \UART2:BUART:tx_state_1\ * 
              !\UART2:BUART:tx_bitclk\
            + \UART2:BUART:txn\ * \UART2:BUART:tx_state_2\
            + !\UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_shift_out\ * !\UART2:BUART:tx_state_2\
            + !\UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_state_2\ * !\UART2:BUART:tx_bitclk\
            + \UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_shift_out\ * !\UART2:BUART:tx_state_2\ * 
              !\UART2:BUART:tx_counter_dp\ * \UART2:BUART:tx_bitclk\
        );
        Output = \UART2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * \UART2:BUART:tx_state_2\
            + \UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_2\ * 
              \UART2:BUART:tx_counter_dp\ * \UART2:BUART:tx_bitclk\
            + \UART2:BUART:tx_state_0\ * !\UART2:BUART:tx_state_2\ * 
              \UART2:BUART:tx_bitclk\
        );
        Output = \UART2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * 
              !\UART2:BUART:tx_fifo_empty\
            + !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_fifo_empty\ * !\UART2:BUART:tx_state_2\
            + \UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * 
              \UART2:BUART:tx_fifo_empty\ * \UART2:BUART:tx_state_2\
            + \UART2:BUART:tx_state_0\ * !\UART2:BUART:tx_state_2\ * 
              \UART2:BUART:tx_bitclk\
        );
        Output = \UART2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * \UART2:BUART:tx_state_2\
            + \UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * \UART2:BUART:tx_state_2\
            + \UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_state_2\ * \UART2:BUART:tx_bitclk\
            + \UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_2\ * 
              \UART2:BUART:tx_counter_dp\ * \UART2:BUART:tx_bitclk\
        );
        Output = \UART2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_state_2\
            + !\UART2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_597 * !\UART2:BUART:tx_ctrl_mark_last\ * 
              !\UART2:BUART:rx_state_0\ * \UART2:BUART:rx_bitclk_enable\ * 
              !\UART2:BUART:rx_state_3\ * \UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:pollcount_1\
            + !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * !\UART2:BUART:rx_state_3\ * 
              \UART2:BUART:rx_state_2\ * !\UART2:BUART:pollcount_1\ * 
              !\UART2:BUART:pollcount_0\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_5\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_4\
        );
        Output = \UART2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * \UART2:BUART:rx_state_3\ * 
              !\UART2:BUART:rx_state_2\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_5\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_4\
        );
        Output = \UART2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * \UART2:BUART:rx_state_3\ * 
              \UART2:BUART:rx_state_2\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_5\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_4\
        );
        Output = \UART2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_597 * !\UART2:BUART:tx_ctrl_mark_last\ * 
              !\UART2:BUART:rx_state_0\ * !\UART2:BUART:rx_state_3\ * 
              !\UART2:BUART:rx_state_2\ * \UART2:BUART:rx_last\
            + !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * \UART2:BUART:rx_state_3\
            + !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * \UART2:BUART:rx_state_2\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_5\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_4\
        );
        Output = \UART2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2:BUART:rx_count_2\ * !\UART2:BUART:rx_count_1\ * 
              !\UART2:BUART:rx_count_0\
        );
        Output = \UART2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_state_3\ * \UART2:BUART:rx_state_2\
        );
        Output = \UART2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART2:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_597 * !\UART2:BUART:rx_count_2\ * 
              !\UART2:BUART:rx_count_1\ * \UART2:BUART:pollcount_1\
            + Net_597 * !\UART2:BUART:rx_count_2\ * !\UART2:BUART:rx_count_1\ * 
              !\UART2:BUART:pollcount_1\ * \UART2:BUART:pollcount_0\
            + !\UART2:BUART:rx_count_2\ * !\UART2:BUART:rx_count_1\ * 
              \UART2:BUART:pollcount_1\ * !\UART2:BUART:pollcount_0\
        );
        Output = \UART2:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART2:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_597 * !\UART2:BUART:rx_count_2\ * 
              !\UART2:BUART:rx_count_1\ * \UART2:BUART:pollcount_0\
            + Net_597 * !\UART2:BUART:rx_count_2\ * !\UART2:BUART:rx_count_1\ * 
              !\UART2:BUART:pollcount_0\
        );
        Output = \UART2:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_597 * !\UART2:BUART:tx_ctrl_mark_last\ * 
              !\UART2:BUART:rx_state_0\ * \UART2:BUART:rx_bitclk_enable\ * 
              \UART2:BUART:rx_state_3\ * \UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:pollcount_1\
            + !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * \UART2:BUART:rx_state_3\ * 
              \UART2:BUART:rx_state_2\ * !\UART2:BUART:pollcount_1\ * 
              !\UART2:BUART:pollcount_0\
        );
        Output = \UART2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_597
        );
        Output = \UART2:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART2:Net_9_digital\ ,
            cs_addr_2 => \UART2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART2:Net_9_digital\ ,
            cs_addr_0 => \UART2:BUART:counter_load_not\ ,
            ce0_reg => \UART2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART2:Net_9_digital\ ,
            cs_addr_2 => \UART2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART2:BUART:rx_bitclk_enable\ ,
            route_si => \UART2:BUART:rx_postpoll\ ,
            f0_load => \UART2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART2:Net_9_digital\ ,
            status_3 => \UART2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART2:BUART:tx_status_2\ ,
            status_1 => \UART2:BUART:tx_fifo_empty\ ,
            status_0 => \UART2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART2:Net_9_digital\ ,
            status_5 => \UART2:BUART:rx_status_5\ ,
            status_4 => \UART2:BUART:rx_status_4\ ,
            status_3 => \UART2:BUART:rx_status_3\ ,
            interrupt => Net_600 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART2:Net_9_digital\ ,
            load => \UART2:BUART:rx_counter_load\ ,
            count_6 => \UART2:BUART:rx_count_6\ ,
            count_5 => \UART2:BUART:rx_count_5\ ,
            count_4 => \UART2:BUART:rx_count_4\ ,
            count_3 => \UART2:BUART:rx_count_3\ ,
            count_2 => \UART2:BUART:rx_count_2\ ,
            count_1 => \UART2:BUART:rx_count_1\ ,
            count_0 => \UART2:BUART:rx_count_0\ ,
            tc => \UART2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_NewMessage
        PORT MAP (
            interrupt => Net_768 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_BLE
        PORT MAP (
            interrupt => Net_482 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_SW
        PORT MAP (
            interrupt => Net_2050 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1879 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_ModbusByteIn
        PORT MAP (
            interrupt => Net_1557 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ModbusUART:RX_WAKEUP_IRQ\
        PORT MAP (
            interrupt => \ModbusUART:rx_irq\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =WdtIsr
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =byteIn2
        PORT MAP (
            interrupt => Net_600 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_600 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_SW2
        PORT MAP (
            interrupt => Net_2053 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\blue:bless_isr\
        PORT MAP (
            interrupt => \blue:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   22 :    7 :   29 : 75.86 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   24 :    8 :   32 : 75.00 %
  Unique P-terms              :   44 :   20 :   64 : 68.75 %
  Total P-terms               :   53 :      :      :        
  Datapath Cells              :    3 :    1 :    4 : 75.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    1 :    1 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.226ms
Tech Mapping phase: Elapsed time ==> 0s.252ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
SW(0)                               : [IOP=(2)][IoId=(1)]                
SW(1)                               : [IOP=(2)][IoId=(2)]                
EF2(0)                              : [IOP=(2)][IoId=(4)]                
\I2C:sda(0)\                        : [IOP=(0)][IoId=(4)]                
\I2C:scl(0)\                        : [IOP=(0)][IoId=(5)]                
TXEN(0)                             : [IOP=(1)][IoId=(2)]                
\ModbusUART:rx_wake(0)\             : [IOP=(5)][IoId=(0)]                
\ModbusUART:tx(0)\                  : [IOP=(0)][IoId=(1)]                
LEDB(0)                             : [IOP=(3)][IoId=(7)]                
LEDG(0)                             : [IOP=(3)][IoId=(6)]                
LEDR(0)                             : [IOP=(2)][IoId=(6)]                
Tx2(0)                              : [IOP=(3)][IoId=(5)]                
Rx2(0)                              : [IOP=(3)][IoId=(4)]                
SW2(0)                              : [IOP=(1)][IoId=(4)]                
SW2(1)                              : [IOP=(1)][IoId=(5)]                
EF1(0)                              : [IOP=(2)][IoId=(3)]                
RTC_RST(0)                          : [IOP=(1)][IoId=(0)]                
TBD(0)                              : [IOP=(3)][IoId=(0)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\I2C:SCB\                           : SCB_[FFB(SCB,0)]                   
\ModbusUART:SCB\                    : SCB_[FFB(SCB,1)]                   
\blue:cy_m0s8_ble\                  : BLE_[FFB(BLE,0)]                   
SRSS                                : SRSS_[FFB(SRSS,0)]                 
\MessageTimer:cy_m0s8_tcpwm_1\      : TCPWM_[FFB(TCPWM,0)]               
\BLETimer:cy_m0s8_tcpwm_1\          : TCPWM_[FFB(TCPWM,1)]               
\SWTimer:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,2)]               
\ScreenCounter:cy_m0s8_tcpwm_1\     : TCPWM_[FFB(TCPWM,3)]               
CSD(0)                              : [IOP=(0)][IoId=(2)]                
CPS(0)                              : [IOP=(0)][IoId=(3)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1458292s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.404ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0009059 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.63
                   Pterms :            6.13
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.75 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART2:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART2:BUART:txn\ * \UART2:BUART:tx_state_1\ * 
              !\UART2:BUART:tx_bitclk\
            + \UART2:BUART:txn\ * \UART2:BUART:tx_state_2\
            + !\UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_shift_out\ * !\UART2:BUART:tx_state_2\
            + !\UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_state_2\ * !\UART2:BUART:tx_bitclk\
            + \UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_shift_out\ * !\UART2:BUART:tx_state_2\ * 
              !\UART2:BUART:tx_counter_dp\ * \UART2:BUART:tx_bitclk\
        );
        Output = \UART2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * \UART2:BUART:tx_state_2\
            + \UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_2\ * 
              \UART2:BUART:tx_counter_dp\ * \UART2:BUART:tx_bitclk\
            + \UART2:BUART:tx_state_0\ * !\UART2:BUART:tx_state_2\ * 
              \UART2:BUART:tx_bitclk\
        );
        Output = \UART2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * \UART2:BUART:tx_state_2\
            + \UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * \UART2:BUART:tx_state_2\
            + \UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_state_2\ * \UART2:BUART:tx_bitclk\
            + \UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_2\ * 
              \UART2:BUART:tx_counter_dp\ * \UART2:BUART:tx_bitclk\
        );
        Output = \UART2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\
            + !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_state_2\
        );
        Output = \UART2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_state_2\
            + !\UART2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART2:Net_9_digital\ ,
        cs_addr_0 => \UART2:BUART:counter_load_not\ ,
        ce0_reg => \UART2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART2:BUART:rx_fifonotempty\ * 
              \UART2:BUART:rx_state_stop1_reg\
        );
        Output = \UART2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART2:BUART:rx_load_fifo\ * \UART2:BUART:rx_fifofull\
        );
        Output = \UART2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2:BUART:tx_fifo_notfull\
        );
        Output = \UART2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_597
        );
        Output = \UART2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1928, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2:BUART:txn\
        );
        Output = Net_1928 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART2:Net_9_digital\ ,
        status_5 => \UART2:BUART:rx_status_5\ ,
        status_4 => \UART2:BUART:rx_status_4\ ,
        status_3 => \UART2:BUART:rx_status_3\ ,
        interrupt => Net_600 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * 
              !\UART2:BUART:tx_fifo_empty\
            + !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              !\UART2:BUART:tx_fifo_empty\ * !\UART2:BUART:tx_state_2\
            + \UART2:BUART:tx_state_1\ * \UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * 
              \UART2:BUART:tx_fifo_empty\ * \UART2:BUART:tx_state_2\
            + \UART2:BUART:tx_state_0\ * !\UART2:BUART:tx_state_2\ * 
              \UART2:BUART:tx_bitclk\
        );
        Output = \UART2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2:BUART:tx_state_1\ * !\UART2:BUART:tx_state_0\ * 
              \UART2:BUART:tx_bitclk_enable_pre\ * 
              \UART2:BUART:tx_fifo_empty\ * \UART2:BUART:tx_state_2\
        );
        Output = \UART2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART2:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_597 * !\UART2:BUART:rx_count_2\ * 
              !\UART2:BUART:rx_count_1\ * \UART2:BUART:pollcount_1\
            + Net_597 * !\UART2:BUART:rx_count_2\ * !\UART2:BUART:rx_count_1\ * 
              !\UART2:BUART:pollcount_1\ * \UART2:BUART:pollcount_0\
            + !\UART2:BUART:rx_count_2\ * !\UART2:BUART:rx_count_1\ * 
              \UART2:BUART:pollcount_1\ * !\UART2:BUART:pollcount_0\
        );
        Output = \UART2:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART2:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_597 * !\UART2:BUART:rx_count_2\ * 
              !\UART2:BUART:rx_count_1\ * \UART2:BUART:pollcount_0\
            + Net_597 * !\UART2:BUART:rx_count_2\ * !\UART2:BUART:rx_count_1\ * 
              !\UART2:BUART:pollcount_0\
        );
        Output = \UART2:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_597 * \UART2:BUART:pollcount_0\
            + \UART2:BUART:pollcount_1\
        );
        Output = \UART2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2:BUART:rx_count_2\ * !\UART2:BUART:rx_count_1\ * 
              !\UART2:BUART:rx_count_0\
        );
        Output = \UART2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART2:Net_9_digital\ ,
        cs_addr_2 => \UART2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART2:Net_9_digital\ ,
        status_3 => \UART2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART2:BUART:tx_status_2\ ,
        status_1 => \UART2:BUART:tx_fifo_empty\ ,
        status_0 => \UART2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_597 * !\UART2:BUART:tx_ctrl_mark_last\ * 
              !\UART2:BUART:rx_state_0\ * \UART2:BUART:rx_bitclk_enable\ * 
              !\UART2:BUART:rx_state_3\ * \UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:pollcount_1\
            + !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * !\UART2:BUART:rx_state_3\ * 
              \UART2:BUART:rx_state_2\ * !\UART2:BUART:pollcount_1\ * 
              !\UART2:BUART:pollcount_0\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_5\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_4\
        );
        Output = \UART2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\
        );
        Output = \UART2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * \UART2:BUART:rx_state_3\ * 
              \UART2:BUART:rx_state_2\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_5\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_4\
        );
        Output = \UART2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * \UART2:BUART:rx_state_3\ * 
              !\UART2:BUART:rx_state_2\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_5\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_4\
        );
        Output = \UART2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_597 * !\UART2:BUART:tx_ctrl_mark_last\ * 
              !\UART2:BUART:rx_state_0\ * !\UART2:BUART:rx_state_3\ * 
              !\UART2:BUART:rx_state_2\ * \UART2:BUART:rx_last\
            + !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * \UART2:BUART:rx_state_3\
            + !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * \UART2:BUART:rx_state_2\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_5\
            + !\UART2:BUART:tx_ctrl_mark_last\ * \UART2:BUART:rx_state_0\ * 
              !\UART2:BUART:rx_state_3\ * !\UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:rx_count_6\ * !\UART2:BUART:rx_count_4\
        );
        Output = \UART2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_597 * !\UART2:BUART:tx_ctrl_mark_last\ * 
              !\UART2:BUART:rx_state_0\ * \UART2:BUART:rx_bitclk_enable\ * 
              \UART2:BUART:rx_state_3\ * \UART2:BUART:rx_state_2\ * 
              !\UART2:BUART:pollcount_1\
            + !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_bitclk_enable\ * \UART2:BUART:rx_state_3\ * 
              \UART2:BUART:rx_state_2\ * !\UART2:BUART:pollcount_1\ * 
              !\UART2:BUART:pollcount_0\
        );
        Output = \UART2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART2:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART2:BUART:tx_ctrl_mark_last\ * !\UART2:BUART:rx_state_0\ * 
              \UART2:BUART:rx_state_3\ * \UART2:BUART:rx_state_2\
        );
        Output = \UART2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART2:Net_9_digital\ ,
        cs_addr_2 => \UART2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART2:BUART:rx_bitclk_enable\ ,
        route_si => \UART2:BUART:rx_postpoll\ ,
        f0_load => \UART2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART2:Net_9_digital\ ,
        load => \UART2:BUART:rx_counter_load\ ,
        count_6 => \UART2:BUART:rx_count_6\ ,
        count_5 => \UART2:BUART:rx_count_5\ ,
        count_4 => \UART2:BUART:rx_count_4\ ,
        count_3 => \UART2:BUART:rx_count_3\ ,
        count_2 => \UART2:BUART:rx_count_2\ ,
        count_1 => \UART2:BUART:rx_count_1\ ,
        count_0 => \UART2:BUART:rx_count_0\ ,
        tc => \UART2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_SW2
        PORT MAP (
            interrupt => Net_2053 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_SW
        PORT MAP (
            interrupt => Net_2050 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_600 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =byteIn2
        PORT MAP (
            interrupt => Net_600 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\ModbusUART:RX_WAKEUP_IRQ\
        PORT MAP (
            interrupt => \ModbusUART:rx_irq\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =WdtIsr
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1879 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =isr_ModbusByteIn
        PORT MAP (
            interrupt => Net_1557 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\blue:bless_isr\
        PORT MAP (
            interrupt => \blue:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_BLE
        PORT MAP (
            interrupt => Net_482 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(20)] 
    interrupt: Name =isr_NewMessage
        PORT MAP (
            interrupt => Net_768 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = \ModbusUART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ModbusUART:tx(0)\__PA ,
        pin_input => \ModbusUART:tx_wire\ ,
        pad => \ModbusUART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CSD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CSD(0)__PA ,
        pad => CSD(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CPS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPS(0)__PA ,
        pad => CPS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:sda(0)\__PA ,
        fb => Net_1896 ,
        pad => \I2C:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:scl(0)\__PA ,
        fb => Net_1895 ,
        pad => \I2C:scl(0)_PAD\ );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =SW2
        PORT MAP (
            in_clock_en => tmpOE__SW_net_1 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW_net_1 ,
            out_reset => zero ,
            interrupt => Net_2053 );
        Properties:
        {
            drive_mode = "010010"
            ibuf_enabled = "11"
            id = "22b9f5ff-51f6-4a0a-a48d-eeb038f68483"
            init_dr_st = "11"
            input_buffer_sel = "0000"
            input_clk_en = 0
            input_sync = "00"
            input_sync_mode = "00"
            intr_mode = "1111"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ","
            layout_mode = "CONTIGUOUS"
            oe_conn = "00"
            oe_reset = 0
            oe_sync = "00"
            output_clk_en = 0
            output_clock_mode = "00"
            output_conn = "00"
            output_mode = "00"
            output_reset = 0
            output_sync = "00"
            ovt_hyst_trim = "00"
            ovt_needed = "00"
            ovt_slew_control = "0000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ","
            pin_mode = "II"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "11"
            sio_ibuf = "00000000"
            sio_info = "0000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "00"
            spanning = 0
            sw_only = 0
            use_annotation = "00"
            vtrip = "0000"
            width = 2
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = RTC_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC_RST(0)__PA ,
        pad => RTC_RST(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TXEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TXEN(0)__PA ,
        pad => TXEN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(1)__PA ,
        pad => SW2(1)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =SW
        PORT MAP (
            in_clock_en => tmpOE__SW_net_1 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW_net_1 ,
            out_reset => zero ,
            interrupt => Net_2050 );
        Properties:
        {
            drive_mode = "010010"
            ibuf_enabled = "11"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "11"
            input_buffer_sel = "0000"
            input_clk_en = 0
            input_sync = "00"
            input_sync_mode = "00"
            intr_mode = "1111"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ","
            layout_mode = "CONTIGUOUS"
            oe_conn = "00"
            oe_reset = 0
            oe_sync = "00"
            output_clk_en = 0
            output_clock_mode = "00"
            output_conn = "00"
            output_mode = "00"
            output_reset = 0
            output_sync = "00"
            ovt_hyst_trim = "00"
            ovt_needed = "00"
            ovt_slew_control = "0000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ","
            pin_mode = "II"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "11"
            sio_ibuf = "00000000"
            sio_info = "0000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "00"
            spanning = 0
            sw_only = 0
            use_annotation = "00"
            vtrip = "0000"
            width = 2
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW(0)__PA ,
        pad => SW(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SW(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW(1)__PA ,
        pad => SW(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EF1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EF1(0)__PA ,
        pad => EF1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = EF2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EF2(0)__PA ,
        pad => EF2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LEDR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDR(0)__PA ,
        pad => LEDR(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = TBD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TBD(0)__PA ,
        pad => TBD(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx2(0)__PA ,
        fb => Net_597 ,
        pad => Rx2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx2(0)__PA ,
        pin_input => Net_1928 ,
        pad => Tx2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LEDG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDG(0)__PA ,
        pad => LEDG(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LEDB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDB(0)__PA ,
        pad => LEDB(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 generates interrupt for logical port:
    logicalport: Name =\ModbusUART:rx_wake\
        PORT MAP (
            in_clock_en => tmpOE__SW_net_1 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW_net_1 ,
            out_reset => zero ,
            interrupt => \ModbusUART:rx_irq\ );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/e9408829-61ce-4f43-b0c1-855b87d0fbdc"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \ModbusUART:rx_wake(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ModbusUART:rx_wake(0)\__PA ,
        fb => \ModbusUART:rx_wire\ ,
        pad => \ModbusUART:rx_wake(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \I2C:Net_847_ff1\ ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_2 => \ModbusUART:Net_847_ff2\ ,
            ff_div_7 => Net_480_ff7 ,
            ff_div_8 => Net_480_ff8 ,
            ff_div_9 => Net_480_ff9 ,
            ff_div_10 => Net_480_ff10 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2C:SCB\
        PORT MAP (
            clock => \I2C:Net_847_ff1\ ,
            interrupt => Net_1879 ,
            uart_tx => \I2C:tx_wire\ ,
            uart_rts => \I2C:rts_wire\ ,
            mosi_m => \I2C:mosi_m_wire\ ,
            select_m_3 => \I2C:select_m_wire_3\ ,
            select_m_2 => \I2C:select_m_wire_2\ ,
            select_m_1 => \I2C:select_m_wire_1\ ,
            select_m_0 => \I2C:select_m_wire_0\ ,
            sclk_m => \I2C:sclk_m_wire\ ,
            miso_s => \I2C:miso_s_wire\ ,
            i2c_scl => Net_1895 ,
            i2c_sda => Net_1896 ,
            tr_tx_req => Net_1897 ,
            tr_rx_req => Net_1888 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\ModbusUART:SCB\
        PORT MAP (
            clock => \ModbusUART:Net_847_ff2\ ,
            interrupt => Net_1557 ,
            uart_rx => \ModbusUART:rx_wire\ ,
            uart_tx => \ModbusUART:tx_wire\ ,
            uart_rts => \ModbusUART:rts_wire\ ,
            mosi_m => \ModbusUART:mosi_m_wire\ ,
            select_m_3 => \ModbusUART:select_m_wire_3\ ,
            select_m_2 => \ModbusUART:select_m_wire_2\ ,
            select_m_1 => \ModbusUART:select_m_wire_1\ ,
            select_m_0 => \ModbusUART:select_m_wire_0\ ,
            sclk_m => \ModbusUART:sclk_m_wire\ ,
            miso_s => \ModbusUART:miso_s_wire\ ,
            tr_tx_req => Net_1875 ,
            tr_rx_req => Net_1866 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\BLETimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_480_ff7 ,
            capture => zero ,
            count => tmpOE__SW_net_1 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1909 ,
            tr_overflow => Net_1905 ,
            tr_compare_match => Net_1901 ,
            line => Net_1903 ,
            line_compl => Net_1904 ,
            interrupt => Net_482 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\ScreenCounter:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_480_ff10 ,
            capture => zero ,
            count => tmpOE__SW_net_1 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2066 ,
            tr_overflow => Net_2062 ,
            tr_compare_match => Net_2056 ,
            line => Net_2060 ,
            line_compl => Net_2061 ,
            interrupt => Net_2059 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\SWTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_480_ff9 ,
            capture => zero ,
            count => tmpOE__SW_net_1 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2045 ,
            tr_overflow => Net_2041 ,
            tr_compare_match => Net_2035 ,
            line => Net_2039 ,
            line_compl => Net_2040 ,
            interrupt => Net_2038 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\MessageTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_480_ff8 ,
            capture => zero ,
            count => tmpOE__SW_net_1 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1920 ,
            tr_overflow => Net_1916 ,
            tr_compare_match => Net_1912 ,
            line => Net_1914 ,
            line_compl => Net_1915 ,
            interrupt => Net_768 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \UART2:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\blue:cy_m0s8_ble\
        PORT MAP (
            interrupt => \blue:Net_15\ ,
            rfctrl_extpa_en => Net_622 );
        Properties:
        {
            cy_registers = ""
        }
WCO group 0: empty
SRSS group 0: 
    SRSS Block @ F(SRSS,0): 
    m0s8srsscell: Name =SRSS
        PORT MAP (
            interrupt_wdt => WDT_INT_OUT );
        Properties:
        {
        }
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+-------------------------
   0 |   1 |     * |      NONE |         CMOS_OUT |      \ModbusUART:tx(0)\ | In(\ModbusUART:tx_wire\)
     |   2 |       |      NONE |         CMOS_OUT |                  CSD(0) | 
     |   3 |       |      NONE |         CMOS_OUT |                  CPS(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |            \I2C:sda(0)\ | FB(Net_1896)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |            \I2C:scl(0)\ | FB(Net_1895)
-----+-----+-------+-----------+------------------+-------------------------+-------------------------
   1 |   0 |     * |      NONE |     HI_Z_DIGITAL |              RTC_RST(0) | 
     |   2 |     * |      NONE |    RES_PULL_DOWN |                 TXEN(0) | 
     |   4 |     * | ON_CHANGE |      RES_PULL_UP |                  SW2(0) | 
     |   5 |     * | ON_CHANGE |      RES_PULL_UP |                  SW2(1) | 
-----+-----+-------+-----------+------------------+-------------------------+-------------------------
   2 |   1 |     * | ON_CHANGE |      RES_PULL_UP |                   SW(0) | 
     |   2 |     * | ON_CHANGE |      RES_PULL_UP |                   SW(1) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |                  EF1(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                  EF2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                 LEDR(0) | 
-----+-----+-------+-----------+------------------+-------------------------+-------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |                  TBD(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                  Rx2(0) | FB(Net_597)
     |   5 |     * |      NONE |         CMOS_OUT |                  Tx2(0) | In(Net_1928)
     |   6 |     * |      NONE |         CMOS_OUT |                 LEDG(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                 LEDB(0) | 
-----+-----+-------+-----------+------------------+-------------------------+-------------------------
   5 |   0 |     * |   FALLING |     HI_Z_DIGITAL | \ModbusUART:rx_wake(0)\ | FB(\ModbusUART:rx_wire\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.105ms
Digital Placement phase: Elapsed time ==> 1s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/3/256dma/route_arch-rrg.cydata" --vh2-path "SA-220_r.vh2" --pcf-path "SA-220.pco" --des-name "SA-220" --dsf-path "SA-220.dsf" --sdc-path "SA-220.sdc" --lib-path "SA-220_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.285ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SA-220_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.287ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.885ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.886ms
API generation phase: Elapsed time ==> 3s.844ms
Dependency generation phase: Elapsed time ==> 0s.021ms
Cleanup phase: Elapsed time ==> 0s.005ms
