<stg><name>cache_access_Pipeline_VITIS_LOOP_24_1</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mymem, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %index_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %index

]]></Node>
<StgValue><ssdm name="index_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:3 %cache_tag_load_2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %cache_tag_load_2

]]></Node>
<StgValue><ssdm name="cache_tag_load_2_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %zext_ln26_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="zext_ln26_3_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln22 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:1 %icmp_ln24 = icmp_eq  i7 %i_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:2 %add_ln24 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln24 = br i1 %icmp_ln24, void %for.inc.i.split, void %if.end71.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="7">
<![CDATA[
for.inc.i.split:0 %zext_ln26_5 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:1 %add_ln26_1 = add i9 %zext_ln26_3_read, i9 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:2 %zext_ln26_6 = zext i9 %add_ln26_1

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:3 %cache_addr = getelementptr i32 %cache, i64 0, i64 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="cache_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i.split:7 %cache_load = load i9 %cache_addr

]]></Node>
<StgValue><ssdm name="cache_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="7">
<![CDATA[
for.inc.i.split:8 %trunc_ln26 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:13 %store_ln22 = store i7 %add_ln24, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
if.end71.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:4 %specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln22"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:5 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:6 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i.split:7 %cache_load = load i9 %cache_addr

]]></Node>
<StgValue><ssdm name="cache_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="2" op_3_bw="6">
<![CDATA[
for.inc.i.split:9 %add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i2.i6, i3 %cache_tag_load_2_read, i2 %index_read, i6 %trunc_ln26

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i.split:10 %zext_ln26 = zext i11 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:11 %mymem_addr = getelementptr i32 %mymem, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="mymem_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc.i.split:12 %store_ln26 = store i32 %cache_load, i11 %mymem_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:14 %br_ln24 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="zext_ln26_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln26_3"/></StgValue>
</port>
<port id="43" name="cache_tag_load_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cache_tag_load_2"/></StgValue>
</port>
<port id="44" name="index" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="index"/></StgValue>
</port>
<port id="45" name="mymem" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="mymem"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="cache" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="cache"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="i" fromId="47" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="mymem" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="53" from="empty_1" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="74" from="_ssdm_op_Read.ap_auto.i2" to="index_read" fromId="73" toId="7">
</dataflow>
<dataflow id="75" from="index" to="index_read" fromId="44" toId="7">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i3" to="cache_tag_load_2_read" fromId="76" toId="8">
</dataflow>
<dataflow id="78" from="cache_tag_load_2" to="cache_tag_load_2_read" fromId="43" toId="8">
</dataflow>
<dataflow id="80" from="_ssdm_op_Read.ap_auto.i9" to="zext_ln26_3_read" fromId="79" toId="9">
</dataflow>
<dataflow id="81" from="zext_ln26_3" to="zext_ln26_3_read" fromId="42" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln22" fromId="82" toId="10">
</dataflow>
<dataflow id="84" from="i" to="store_ln22" fromId="5" toId="10">
</dataflow>
<dataflow id="85" from="i" to="i_2" fromId="5" toId="12">
</dataflow>
<dataflow id="86" from="i_2" to="icmp_ln24" fromId="12" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln24" fromId="87" toId="13">
</dataflow>
<dataflow id="89" from="i_2" to="add_ln24" fromId="12" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_90" to="add_ln24" fromId="90" toId="14">
</dataflow>
<dataflow id="92" from="icmp_ln24" to="br_ln24" fromId="13" toId="15">
</dataflow>
<dataflow id="93" from="i_2" to="zext_ln26_5" fromId="12" toId="16">
</dataflow>
<dataflow id="94" from="zext_ln26_3_read" to="add_ln26_1" fromId="9" toId="17">
</dataflow>
<dataflow id="95" from="zext_ln26_5" to="add_ln26_1" fromId="16" toId="17">
</dataflow>
<dataflow id="96" from="add_ln26_1" to="zext_ln26_6" fromId="17" toId="18">
</dataflow>
<dataflow id="97" from="cache" to="cache_addr" fromId="46" toId="19">
</dataflow>
<dataflow id="99" from="StgValue_98" to="cache_addr" fromId="98" toId="19">
</dataflow>
<dataflow id="100" from="zext_ln26_6" to="cache_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="101" from="cache_addr" to="cache_load" fromId="19" toId="20">
</dataflow>
<dataflow id="102" from="i_2" to="trunc_ln26" fromId="12" toId="21">
</dataflow>
<dataflow id="103" from="add_ln24" to="store_ln22" fromId="14" toId="22">
</dataflow>
<dataflow id="104" from="i" to="store_ln22" fromId="5" toId="22">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecPipeline" to="specpipeline_ln22" fromId="105" toId="23">
</dataflow>
<dataflow id="107" from="StgValue_59" to="specpipeline_ln22" fromId="59" toId="23">
</dataflow>
<dataflow id="108" from="StgValue_54" to="specpipeline_ln22" fromId="54" toId="23">
</dataflow>
<dataflow id="109" from="StgValue_54" to="specpipeline_ln22" fromId="54" toId="23">
</dataflow>
<dataflow id="110" from="StgValue_54" to="specpipeline_ln22" fromId="54" toId="23">
</dataflow>
<dataflow id="111" from="empty_0" to="specpipeline_ln22" fromId="57" toId="23">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="112" toId="24">
</dataflow>
<dataflow id="115" from="StgValue_114" to="speclooptripcount_ln22" fromId="114" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_114" to="speclooptripcount_ln22" fromId="114" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_114" to="speclooptripcount_ln22" fromId="114" toId="24">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="118" toId="25">
</dataflow>
<dataflow id="121" from="empty_3" to="specloopname_ln24" fromId="120" toId="25">
</dataflow>
<dataflow id="122" from="cache_addr" to="cache_load" fromId="19" toId="26">
</dataflow>
<dataflow id="124" from="_ssdm_op_BitConcatenate.i11.i3.i2.i6" to="add_ln" fromId="123" toId="27">
</dataflow>
<dataflow id="125" from="cache_tag_load_2_read" to="add_ln" fromId="8" toId="27">
</dataflow>
<dataflow id="126" from="index_read" to="add_ln" fromId="7" toId="27">
</dataflow>
<dataflow id="127" from="trunc_ln26" to="add_ln" fromId="21" toId="27">
</dataflow>
<dataflow id="128" from="add_ln" to="zext_ln26" fromId="27" toId="28">
</dataflow>
<dataflow id="129" from="mymem" to="mymem_addr" fromId="45" toId="29">
</dataflow>
<dataflow id="130" from="StgValue_98" to="mymem_addr" fromId="98" toId="29">
</dataflow>
<dataflow id="131" from="zext_ln26" to="mymem_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="132" from="cache_load" to="store_ln26" fromId="26" toId="30">
</dataflow>
<dataflow id="133" from="mymem_addr" to="store_ln26" fromId="29" toId="30">
</dataflow>
<dataflow id="134" from="icmp_ln24" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
