==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 474 ; free virtual = 6056
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 474 ; free virtual = 6056
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 457 ; free virtual = 6039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 448 ; free virtual = 6030
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:209) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:219:3) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 414 ; free virtual = 6000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 409 ; free virtual = 5996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[613] ('mul_ln1118_46', demodulation_FM.cpp:211) [609]  (2.84 ns)
	'add' operation of DSP[613] ('add_ln1192_50', demodulation_FM.cpp:211) [613]  (2.95 ns)
	'add' operation of DSP[625] ('add_ln1192_52', demodulation_FM.cpp:211) [625]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [640]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.88 seconds; current allocated memory: 140.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 143.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_seq_1' to 'demodulationFM_sddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_mag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_maibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_mujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_mancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_maocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mag8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mahbi': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_makbM': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mujbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 148.044 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.01 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sddEe_div'
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_cobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_sicud_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 372 ; free virtual = 5972
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 316 ; free virtual = 5929
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 316 ; free virtual = 5929
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 294 ; free virtual = 5912
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 284 ; free virtual = 5903
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:209:38) to (demodulation_FM.cpp:209:32) in function 'demodulationFM'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:209:22) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 252 ; free virtual = 5873
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'HConvH' (demodulation_FM.cpp:177:3) in function 'demodulationFM' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hwin_Q.V' (demodulation_FM.cpp:97:154)
INFO: [HLS 200-472] Inferring partial write operation for 'hwin_I.V' (demodulation_FM.cpp:210:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hwin_Q.V' (demodulation_FM.cpp:212:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 248 ; free virtual = 5870
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConv'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[292] ('r.V', demodulation_FM.cpp:228) [291]  (2.84 ns)
	'sub' operation of DSP[292] ('ret.V', demodulation_FM.cpp:228) [292]  (2.95 ns)
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [300]  (2.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.5 seconds; current allocated memory: 136.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 138.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_hwin_I_V' to 'demodulationFM_hwdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_hwin_Q_V' to 'demodulationFM_hweOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_seq_1' to 'demodulationFM_sdfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_mug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_mahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_10ns_18s_32ns_32_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_mamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mukbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sdfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 140.610 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.01 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sdfYi_div'
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_cobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_sicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_coef_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'demodulationFM_hwdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'demodulationFM_hweOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 231 ; free virtual = 5858
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 314 ; free virtual = 5917
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 314 ; free virtual = 5917
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 291 ; free virtual = 5900
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 281 ; free virtual = 5892
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:209:38) to (demodulation_FM.cpp:209:32) in function 'demodulationFM'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:209:22) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 250 ; free virtual = 5862
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'HConvH' (demodulation_FM.cpp:177:3) in function 'demodulationFM' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'hwin_Q.V' (demodulation_FM.cpp:97:154)
INFO: [HLS 200-472] Inferring partial write operation for 'hwin_I.V' (demodulation_FM.cpp:210:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hwin_Q.V' (demodulation_FM.cpp:212:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 253 ; free virtual = 5865
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConv'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[292] ('r.V', demodulation_FM.cpp:228) [291]  (2.84 ns)
	'sub' operation of DSP[292] ('ret.V', demodulation_FM.cpp:228) [292]  (2.95 ns)
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [300]  (2.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.27 seconds; current allocated memory: 135.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 136.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_hwin_I_V' to 'demodulationFM_hwdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_hwin_Q_V' to 'demodulationFM_hweOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_seq_1' to 'demodulationFM_sdfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_mug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_mahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_10ns_18s_32ns_32_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_mamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mukbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sdfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 139.337 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.01 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sdfYi_div'
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_cobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_sicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_coef_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'demodulationFM_hwdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'demodulationFM_hweOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 226 ; free virtual = 5849
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 364 ; free virtual = 5900
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 364 ; free virtual = 5900
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 339 ; free virtual = 5881
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 330 ; free virtual = 5873
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvH' (demodulation_FM.cpp:177) in function 'demodulationFM' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:209) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:219:3) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 298 ; free virtual = 5843
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 294 ; free virtual = 5840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 82.
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_46', demodulation_FM.cpp:211) [611]  (2.84 ns)
	'add' operation of DSP[615] ('add_ln1192_50', demodulation_FM.cpp:211) [615]  (2.95 ns)
	'add' operation of DSP[627] ('add_ln1192_52', demodulation_FM.cpp:211) [627]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [642]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.96 seconds; current allocated memory: 139.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 143.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_1' to 'demodulationFM_sddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_maeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_mancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_maocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maeOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mag8j': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_makbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 149.143 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.01 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sddEe_div'
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_cobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_sicud_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 333 ; free virtual = 5878
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 333 ; free virtual = 5878
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 302 ; free virtual = 5861
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 298 ; free virtual = 5853
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvH' (demodulation_FM.cpp:177) in function 'demodulationFM' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:209) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:219:3) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 265 ; free virtual = 5822
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 261 ; free virtual = 5819
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 83.
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_46', demodulation_FM.cpp:211) [611]  (2.84 ns)
	'add' operation of DSP[615] ('add_ln1192_50', demodulation_FM.cpp:211) [615]  (2.95 ns)
	'add' operation of DSP[627] ('add_ln1192_52', demodulation_FM.cpp:211) [627]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [642]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.85 seconds; current allocated memory: 139.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 143.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_1' to 'demodulationFM_sddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_maeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_mancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_maocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maeOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mag8j': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_makbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 150.282 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.01 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sddEe_div'
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_cobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_sicud_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 324 ; free virtual = 5860
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 324 ; free virtual = 5860
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 296 ; free virtual = 5843
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 287 ; free virtual = 5835
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvH' (demodulation_FM.cpp:177) in function 'demodulationFM' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:209) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:219:3) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 253 ; free virtual = 5803
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 250 ; free virtual = 5801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 83.
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_46', demodulation_FM.cpp:211) [611]  (2.84 ns)
	'add' operation of DSP[615] ('add_ln1192_50', demodulation_FM.cpp:211) [615]  (2.95 ns)
	'add' operation of DSP[627] ('add_ln1192_52', demodulation_FM.cpp:211) [627]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [642]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19 seconds; current allocated memory: 139.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 143.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_1' to 'demodulationFM_sddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_maeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_mancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_maocq' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'demodulationFM' is 5001 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maeOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mag8j': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_makbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 150.251 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.01 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sddEe_div'
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 317 ; free virtual = 5845
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 317 ; free virtual = 5845
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 296 ; free virtual = 5827
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 286 ; free virtual = 5818
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvH' (demodulation_FM.cpp:177) in function 'demodulationFM' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:209) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:219:3) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 254 ; free virtual = 5788
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 250 ; free virtual = 5785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 83.
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_46', demodulation_FM.cpp:211) [611]  (2.84 ns)
	'add' operation of DSP[615] ('add_ln1192_50', demodulation_FM.cpp:211) [615]  (2.95 ns)
	'add' operation of DSP[627] ('add_ln1192_52', demodulation_FM.cpp:211) [627]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [642]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.93 seconds; current allocated memory: 139.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 143.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_1' to 'demodulationFM_sddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_maeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_mancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_maocq' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'demodulationFM' is 5001 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maeOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mag8j': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_makbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 150.253 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.01 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sddEe_div'
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 394 ; free virtual = 5330
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 394 ; free virtual = 5330
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 369 ; free virtual = 5311
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 359 ; free virtual = 5303
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvH' (demodulation_FM.cpp:177) in function 'demodulationFM' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:209) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:219:3) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 326 ; free virtual = 5272
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 322 ; free virtual = 5270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 83.
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_46', demodulation_FM.cpp:211) [611]  (2.84 ns)
	'add' operation of DSP[615] ('add_ln1192_50', demodulation_FM.cpp:211) [615]  (2.95 ns)
	'add' operation of DSP[627] ('add_ln1192_52', demodulation_FM.cpp:211) [627]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [642]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.07 seconds; current allocated memory: 139.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 143.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_1' to 'demodulationFM_sddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_maeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_mancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_maocq' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'demodulationFM' is 5001 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maeOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mag8j': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_makbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 150.210 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.01 MHz
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 366 ; free virtual = 5149
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 366 ; free virtual = 5149
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 342 ; free virtual = 5131
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 332 ; free virtual = 5122
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvH' (demodulation_FM.cpp:177) in function 'demodulationFM' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:209) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:219:3) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 299 ; free virtual = 5092
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 296 ; free virtual = 5089
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 83.
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_46', demodulation_FM.cpp:211) [611]  (2.84 ns)
	'add' operation of DSP[615] ('add_ln1192_50', demodulation_FM.cpp:211) [615]  (2.95 ns)
	'add' operation of DSP[627] ('add_ln1192_52', demodulation_FM.cpp:211) [627]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [642]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.98 seconds; current allocated memory: 139.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 143.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_1' to 'demodulationFM_sddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_maeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_mancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_maocq' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'demodulationFM' is 5001 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maeOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mag8j': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_makbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 150.224 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.01 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sddEe_div'
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 489 ; free virtual = 5177
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 489 ; free virtual = 5177
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 466 ; free virtual = 5160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 458 ; free virtual = 5153
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvH' (demodulation_FM.cpp:177) in function 'demodulationFM' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:209) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:219:3) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 425 ; free virtual = 5122
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 427 ; free virtual = 5124
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_46', demodulation_FM.cpp:211) [611]  (2.84 ns)
	'add' operation of DSP[615] ('add_ln1192_50', demodulation_FM.cpp:211) [615]  (2.95 ns)
	'add' operation of DSP[627] ('add_ln1192_52', demodulation_FM.cpp:211) [627]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [642]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18 seconds; current allocated memory: 137.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 139.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_madEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_maeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_mug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_maibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_30_1_1' to 'demodulationFM_mulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_30s_30_1_1' to 'demodulationFM_mamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_madEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maeOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maibs': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_makbM': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 144.852 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.01 MHz
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_cobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'demodulationFM_sicud_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 390 ; free virtual = 5097
INFO: [VHDL 208-304] Generating VHDL RTL for demodulationFM.
INFO: [VLOG 209-307] Generating Verilog RTL for demodulationFM.
INFO: [HLS 200-112] Total elapsed time: 20.42 seconds; peak allocated memory: 144.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 421 ; free virtual = 5111
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 421 ; free virtual = 5111
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 398 ; free virtual = 5094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 389 ; free virtual = 5085
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvH' (demodulation_FM.cpp:177) in function 'demodulationFM' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:209) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:219:3) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 356 ; free virtual = 5054
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 353 ; free virtual = 5051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 83.
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_46', demodulation_FM.cpp:211) [611]  (2.84 ns)
	'add' operation of DSP[615] ('add_ln1192_50', demodulation_FM.cpp:211) [615]  (2.95 ns)
	'add' operation of DSP[627] ('add_ln1192_52', demodulation_FM.cpp:211) [627]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [642]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.1 seconds; current allocated memory: 139.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 143.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_1' to 'demodulationFM_sddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_maeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_mancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_maocq' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'demodulationFM' is 5001 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maeOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mag8j': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_makbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 150.217 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.01 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sddEe_div'
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: demodulation_FM.cpp:176:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file demodulation_FM.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 377 ; free virtual = 5072
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 377 ; free virtual = 5072
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 347 ; free virtual = 5055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 336 ; free virtual = 5046
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvH' (demodulation_FM.cpp:177) in function 'demodulationFM' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:209) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_HConvH_proc' (demodulation_FM.cpp:177) to a process function for dataflow in function 'demodulationFM'.
INFO: [XFORM 203-712] Applying dataflow to function 'demodulationFM', detected/extracted 2 process function(s): 
	 'Loop_HConvH_proc30'
	 'Block__ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit_proc_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:219:3) in function 'Loop_HConvH_proc30'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'Loop_HConvH_proc30' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'Loop_HConvH_proc30' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 303 ; free virtual = 5015
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 301 ; free virtual = 5005
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_HConvH_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 83.
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_HConvH_proc30' consists of the following:
	'mul' operation of DSP[613] ('mul_ln1118_46', demodulation_FM.cpp:211) [609]  (2.84 ns)
	'add' operation of DSP[613] ('add_ln1192_50', demodulation_FM.cpp:211) [613]  (2.95 ns)
	'add' operation of DSP[625] ('add_ln1192_52', demodulation_FM.cpp:211) [625]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [640]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.31 seconds; current allocated memory: 150.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 153.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 153.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 154.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_HConvH_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_HConvH_proc30_cos_table' to 'Loop_HConvH_proc3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_HConvH_proc30_sin_table' to 'Loop_HConvH_proc3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_1' to 'demodulationFM_sddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_maeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_26_1_1' to 'demodulationFM_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_maibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_9s_18s_26s_26_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_26s_26_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_mancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_maocq' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_HConvH_proc30' is 5001 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maeOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mag8j': 12 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 356 ; free virtual = 4968
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 356 ; free virtual = 4968
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 318 ; free virtual = 4937
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 307 ; free virtual = 4926
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvH' (demodulation_FM.cpp:177) in function 'demodulationFM' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:209) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:219:3) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 257 ; free virtual = 4880
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 252 ; free virtual = 4881
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 83.
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_46', demodulation_FM.cpp:211) [611]  (2.84 ns)
	'add' operation of DSP[615] ('add_ln1192_50', demodulation_FM.cpp:211) [615]  (2.95 ns)
	'add' operation of DSP[627] ('add_ln1192_52', demodulation_FM.cpp:211) [627]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:211) [642]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.7 seconds; current allocated memory: 139.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 143.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_1' to 'demodulationFM_sddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_maeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_mancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_maocq' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'demodulationFM' is 5001 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maeOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mag8j': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_makbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 150.213 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.01 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sddEe_div'
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 538 ; free virtual = 5169
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 538 ; free virtual = 5169
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 515 ; free virtual = 5152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 506 ; free virtual = 5143
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvH' (demodulation_FM.cpp:177) in function 'demodulationFM' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (demodulation_FM.cpp:210) in function 'demodulationFM' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'hwin_I.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'hwin_Q.V' (demodulation_FM.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (demodulation_FM.cpp:177:3) to (demodulation_FM.cpp:220:3) in function 'demodulationFM'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'demodulationFM' (demodulation_FM.cpp:189) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'demodulationFM' (demodulation_FM.cpp:189) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 473 ; free virtual = 5113
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 470 ; free virtual = 5110
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 83.
WARNING: [SCHED 204-21] Estimated clock period (10.525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'demodulationFM' consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_46', demodulation_FM.cpp:212) [611]  (2.84 ns)
	'add' operation of DSP[615] ('add_ln1192_50', demodulation_FM.cpp:212) [615]  (2.95 ns)
	'add' operation of DSP[627] ('add_ln1192_52', demodulation_FM.cpp:212) [627]  (2.95 ns)
	'add' operation ('add_ln1192_54', demodulation_FM.cpp:212) [642]  (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.97 seconds; current allocated memory: 139.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 143.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_cos_table' to 'demodulationFM_cobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sin_table' to 'demodulationFM_sicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_sdiv_60ns_37s_60_64_1' to 'demodulationFM_sddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_7ns_32ns_32_1_1' to 'demodulationFM_maeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_8ns_32ns_32_1_1' to 'demodulationFM_mafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_9ns_32ns_32_1_1' to 'demodulationFM_mag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_9s_27_1_1' to 'demodulationFM_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_9s_18s_27_1_1' to 'demodulationFM_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_10ns_32ns_32_1_1' to 'demodulationFM_majbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_9s_18s_27s_27_1_1' to 'demodulationFM_makbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_11ns_32ns_32_1_1' to 'demodulationFM_malbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mul_mul_18s_18s_36_1_1' to 'demodulationFM_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_mulsub_18s_18s_36s_36_1_1' to 'demodulationFM_mancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_mac_muladd_18s_18s_36s_37_1_1' to 'demodulationFM_maocq' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'demodulationFM' is 5001 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maeOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mafYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mag8j': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_majbC': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_makbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_malbW': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_maocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_muibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'demodulationFM_sddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'demodulationFM'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 150.217 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.01 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'demodulationFM_sddEe_div'
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
