#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Apr 08 08:45:13 2016
# Process ID: 6104
# Log file: C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/vivado.log
# Journal file: C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/SKL/Desktop/asdafsf/2/encdec_sim_prj/.Xil/Vivado-11360-DESKTOP-5FTSDRT/PrjAr/_X_' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../encdec_sim_prj.srcs/sources_1/ip/mem_init_file.coe', nor could it be found using path 'C:/Users/SKL/encdec_sim_prj.srcs/sources_1/ip/mem_init_file.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 680.105 ; gain = 135.707
launch_simulation
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
ERROR: [xilinx.com:ip:blk_mem_gen:8.2-0] blk_mem_gen_0: COE file 'encdec_sim_prj.srcs/sources_1/ip/mem_init_file.coe' not found.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2015.1/data/ip/xilinx/blk_mem_gen_v8_2/hdl/mem_init_file.xit': 
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'blk_mem_gen_0'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'blk_mem_gen_0'. Failed to generate 'Vivado Verilog Simulation' outputs: 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
ERROR: [xilinx.com:ip:blk_mem_gen:8.2-0] blk_mem_gen_0: COE file 'encdec_sim_prj.srcs/sources_1/ip/mem_init_file.coe' not found.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2015.1/data/ip/xilinx/blk_mem_gen_v8_2/hdl/mem_init_file.xit': 
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'blk_mem_gen_0'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'blk_mem_gen_0'. Failed to generate 'Vivado Verilog Simulation' outputs: 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {../../../../encdec_sim_prj.srcs/sources_1/ip/mem_init_file.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'blk_mem_gen_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
remove_files C:/../../encdec_sim_prj.srcs/sources_1/ip/mem_init_file.coe
remove_files C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/mem_init_file.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {../../../../encdec_sim_prj.srcs/sources_1/ip/mem_init_file.coe}] [get_ips blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
remove_files C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/archive_project_summary.txt
remove_files C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/imports/encdec_sim_prj/archive_project_summary.txt
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_target all [get_files  C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'blk_mem_gen_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_with_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/mem_init_file.coe'
INFO: [USF-XSim-66] Exported 'c:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported 'C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sim_1/sim_with_bram_tb.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'dcfifo_32in_32out_16kb_wr_cnt' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-67] Inspecting fileset 'dcfifo_32in_32out_16kb_rd_cnt' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-67] Inspecting fileset 'dcfifo_32in_32out_16kb' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'dcfifo_32in_32out_16kb_wr_cnt' for 'FILE_TYPE == "Verilog" || FILE_TYPE == "SystemVerilog"' files...
INFO: [USF-XSim-67] Inspecting fileset 'dcfifo_32in_32out_16kb_rd_cnt' for 'FILE_TYPE == "Verilog" || FILE_TYPE == "SystemVerilog"' files...
INFO: [USF-XSim-67] Inspecting fileset 'dcfifo_32in_32out_16kb' for 'FILE_TYPE == "Verilog" || FILE_TYPE == "SystemVerilog"' files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_with_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_wr_cnt/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-311] analyzing module FIFO_GENERATOR_v12_0_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_wr_cnt/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_wr_cnt/sim/dcfifo_32in_32out_16kb_wr_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcfifo_32in_32out_16kb_wr_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_vlog_beh [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:98]
INFO: [VRFC 10-311] analyzing module FIFO_GENERATOR_v12_0_CONV_VER
WARNING: [VRFC 10-1195] overwriting previous definition of module FIFO_GENERATOR_v12_0_CONV_VER [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:3346]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_sync_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_sync_stage [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:4776]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_as
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_bhv_ver_as [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:4797]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_beh_ver_ll_afifo
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_beh_ver_ll_afifo [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:6501]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_ss
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_bhv_ver_ss [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:6629]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_preload0
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_bhv_ver_preload0 [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:8521]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_axic_reg_slice
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_axic_reg_slice [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:9026]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0 [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/sim/dcfifo_32in_32out_16kb_rd_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcfifo_32in_32out_16kb_rd_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_vlog_beh [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:98]
INFO: [VRFC 10-311] analyzing module FIFO_GENERATOR_v12_0_CONV_VER
WARNING: [VRFC 10-1195] overwriting previous definition of module FIFO_GENERATOR_v12_0_CONV_VER [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:3346]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_sync_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_sync_stage [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:4776]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_as
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_bhv_ver_as [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:4797]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_beh_ver_ll_afifo
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_beh_ver_ll_afifo [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:6501]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_ss
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_bhv_ver_ss [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:6629]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_preload0
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_bhv_ver_preload0 [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:8521]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_axic_reg_slice
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_axic_reg_slice [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:9026]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0 [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/sim/dcfifo_32in_32out_16kb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcfifo_32in_32out_16kb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/decoder_axi_modules/decoder_axi_s_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_axi_s_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/decoder_axi_modules/decoder_axi_m_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_axi_m_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_vlog_beh [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:98]
INFO: [VRFC 10-311] analyzing module FIFO_GENERATOR_v12_0_CONV_VER
WARNING: [VRFC 10-1195] overwriting previous definition of module FIFO_GENERATOR_v12_0_CONV_VER [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:3346]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_sync_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_sync_stage [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:4776]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_as
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_bhv_ver_as [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:4797]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_beh_ver_ll_afifo
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_beh_ver_ll_afifo [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:6501]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_ss
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_bhv_ver_ss [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:6629]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_preload0
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_bhv_ver_preload0 [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:8521]
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_axic_reg_slice
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0_axic_reg_slice [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:9026]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo_generator_v12_0 [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/sim/scfifo_32in_32out_1kb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scfifo_32in_32out_1kb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/stego_source/myidct_less_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myidct_less_lut
WARNING: [VRFC 10-756] identifier stage_1_cnt is used before its declaration [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/stego_source/myidct_less_lut.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_axi_modules/encoder_axi_s_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_axi_s_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_axi_modules/encoder_axi_m_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_axi_m_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/stego_source/stego_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stego_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/decoder_fsms/decoder_dram_wreq_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_dram_wreq_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/decoder_fsms/decoder_dram_rrsp_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_dram_rrsp_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/decoder_fsms/decoder_dram_rreq_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_dram_rreq_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/decoder_axi_modules/decoder_axi_s_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_axi_s_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/decoder_axi_modules/decoder_axi_m_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_axi_m_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_8kb_cnt/sim/dcfifo_32in_32out_8kb_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcfifo_32in_32out_8kb_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/stego_source/stego_encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stego_encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_fsms/encoder_msg_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_msg_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_fsms/encoder_dram_wreq_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_dram_wreq_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_fsms/encoder_dram_rrsp_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_dram_rrsp_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_fsms/encoder_dram_rreq_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_dram_rreq_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_axi_modules/encoder_axi_s_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_axi_s_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_axi_modules/encoder_axi_m_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_axi_m_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_8kb/sim/dcfifo_32in_32out_8kb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcfifo_32in_32out_8kb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/decoder_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_top
WARNING: [VRFC 10-756] identifier wnext is used before its declaration [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/decoder_top.sv:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_top
WARNING: [VRFC 10-756] identifier wnext is used before its declaration [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_top.sv:149]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sim_1/sim_with_bram_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_with_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_with_bram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_wr_cnt/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb_rd_cnt/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/dcfifo_32in_32out_16kb/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/dct_source/MDCT_PKG.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/dct_source/ROMO.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROMO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/dct_source/ROME.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROME
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/dct_source/RAM.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/dct_source/DCT2D.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DCT2D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/dct_source/DCT1D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DCT1D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/dct_source/DBUFCTL.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DBUFCTL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/mult_gen_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/mult_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/mult_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/mult_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/mult_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/dct_source/MDCT.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDCT
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 793.672 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 2fa90eae5b134d0684593aab8a7296ee --debug typical --relax --mt 2 -L fifo_generator_v12_0 -L xil_defaultlib -L xbip_utils_v3_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_with_bram_tb_behav xil_defaultlib.sim_with_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port wr_data_count [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_top.sv:257]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port s_axi_awid [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sim_1/sim_with_bram_tb.sv:187]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port s_axi_bid [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sim_1/sim_with_bram_tb.sv:199]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port s_axi_arid [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sim_1/sim_with_bram_tb.sv:203]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port s_axi_rid [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sim_1/sim_with_bram_tb.sv:210]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:7441]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:7491]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mdct_pkg
Compiling package ieee.std_logic_arith
Compiling package mult_gen_v12_0.mult_gen_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.encoder_axi_s_v1_0_S00_AXI(C_S_A...
Compiling module xil_defaultlib.encoder_axi_s_v1_0(C_S00_AXI_DAT...
Compiling module xil_defaultlib.encoder_dram_rreq_fsm(ADDR_WIDTH...
Compiling module xil_defaultlib.encoder_dram_rrsp_fsm(IMG_RBURST...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_sync_stage(...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_as(...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_DATA_COUN...
Compiling module xil_defaultlib.dcfifo_32in_32out_8kb
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_sync_stage(...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_as(...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_DATA_COUN...
Compiling module xil_defaultlib.dcfifo_32in_32out_16kb_wr_cnt
Compiling module xil_defaultlib.encoder_msg_fsm
Compiling architecture rtl of entity xil_defaultlib.ROME [rome_default]
Compiling architecture rtl of entity xil_defaultlib.ROMO [romo_default]
Compiling architecture rtl of entity xil_defaultlib.DCT1D [dct1d_default]
Compiling architecture rtl of entity xil_defaultlib.DCT2D [dct2d_default]
Compiling architecture rtl of entity xil_defaultlib.RAM [ram_default]
Compiling architecture rtl of entity xil_defaultlib.DBUFCTL [dbufctl_default]
Compiling architecture rtl of entity xil_defaultlib.MDCT [mdct_default]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("artix7",true,0,0,43...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(12,14,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("artix7",12,0,14,0,0,0,0,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0_viv [\mult_gen_v12_0_viv(0,0,1,"artix...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0 [\mult_gen_v12_0(0,0,1,"artix7",0...]
Compiling architecture mult_gen_1_arch of entity xil_defaultlib.mult_gen_1 [mult_gen_1_default]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("artix7",true,0,0,18...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("artix7",true,0,0,16...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("artix7",true,0,0,1,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("artix7",true,0,0,17...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(33,14,0,0,0,33,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("artix7",33,0,14,0,0,0,0,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0_viv [\mult_gen_v12_0_viv(0,0,1,"artix...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0 [\mult_gen_v12_0(0,0,1,"artix7",0...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.myidct_less_lut
Compiling module xil_defaultlib.stego_encode
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_as(...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_DATA_COUN...
Compiling module xil_defaultlib.dcfifo_32in_32out_16kb_rd_cnt
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_ss(...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_pre...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_COMMON_CL...
Compiling module xil_defaultlib.scfifo_32in_32out_1kb
Compiling module xil_defaultlib.encoder_dram_wreq_fsm(ADDR_WIDTH...
Compiling module xil_defaultlib.encoder_axi_m_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.encoder_axi_m_v1_0(C_M00_AXI_BUR...
Compiling module xil_defaultlib.encoder_top(NUM_COLS=128,NUM_ROW...
Compiling module xil_defaultlib.decoder_axi_s_v1_0_S00_AXI(C_S_A...
Compiling module xil_defaultlib.decoder_axi_s_v1_0(C_S00_AXI_DAT...
Compiling module xil_defaultlib.decoder_dram_rreq_fsm(ADDR_WIDTH...
Compiling module xil_defaultlib.decoder_dram_rrsp_fsm(IMG_RBURST...
Compiling module xil_defaultlib.dcfifo_32in_32out_16kb
Compiling module xil_defaultlib.stego_decode
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_as(...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_DATA_COUN...
Compiling module xil_defaultlib.dcfifo_32in_32out_8kb_cnt
Compiling module xil_defaultlib.decoder_dram_wreq_fsm(ADDR_WIDTH...
Compiling module xil_defaultlib.decoder_axi_m_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.decoder_axi_m_v1_0(C_M00_AXI_BUR...
Compiling module xil_defaultlib.decoder_top(NUM_COLS=128,NUM_ROW...
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_clr_v8_2(INIT=1'b0)
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_pre_v8_2(INIT=1'b1)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0111)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111110...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01000)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b100010...
Compiling module blk_mem_gen_v8_2.write_netlist_v8_2(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_ce_clr_v8_2(INIT=1'b...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01011)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0100)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111011...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111100...
Compiling module blk_mem_gen_v8_2.beh_vlog_muxf7_v8_2
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.read_netlist_v8_2(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.sim_with_bram_tb
Compiling module xil_defaultlib.glbl
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot sim_with_bram_tb_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.sim/sim_1/behav/xsim.dir/sim_with_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.sim/sim_1/behav/xsim.dir/sim_with_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 08 08:53:26 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 08 08:53:26 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 793.672 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_with_bram_tb_behav -key {Behavioral:sim_1:Functional:sim_with_bram_tb} -tclbatch {sim_with_bram_tb.tcl} -view {C:/Users/SKL/Desktop/ECE532/quadencoder/encoder_decoder_prj/sim_with_bram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
open_wave_config C:/Users/SKL/Desktop/ECE532/quadencoder/encoder_decoder_prj/sim_with_bram_tb_behav.wcfg
WARNING: Simulation object /sim_with_bram_tb/encoder/encoder/start was not found in the design.
WARNING: Simulation object /sim_with_bram_tb/encoder/encoder/message was not found in the design.
WARNING: Simulation object /sim_with_bram_tb/encoder/encoder/data_in was not found in the design.
WARNING: Simulation object /sim_with_bram_tb/encoder/encoder/rdy was not found in the design.
WARNING: Simulation object /sim_with_bram_tb/encoder/encoder/data_out was not found in the design.
WARNING: Simulation object /sim_with_bram_tb/decoder/decoder/start was not found in the design.
WARNING: Simulation object /sim_with_bram_tb/decoder/decoder/data_in was not found in the design.
WARNING: Simulation object /sim_with_bram_tb/decoder/decoder/rdy was not found in the design.
WARNING: Simulation object /sim_with_bram_tb/decoder/decoder/message was not found in the design.
open_wave_config: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 793.672 ; gain = 0.000
source sim_with_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_with_bram_tb.bram.inst.axi_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: Reset high.
INFO: Reset low.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 793.672 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_with_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:01:02 . Memory (MB): peak = 793.672 ; gain = 0.000
archive_project C:/Users/SKL/Desktop/asdafsf/4/encdec_sim_prj.xpr.zip -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/.Xil/Vivado-6104-DESKTOP-5FTSDRT/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'dcfifo_32in_32out_16kb_wr_cnt_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'dcfifo_32in_32out_16kb_rd_cnt_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'dcfifo_32in_32out_16kb_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'dcfifo_32in_32out_16kb_wr_cnt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'dcfifo_32in_32out_16kb_rd_cnt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'dcfifo_32in_32out_16kb_impl_1'...
