5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd ifdef2.3.vcd -o ifdef2.3.cdd -v ifdef2.3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" ifdef2.3.v 3 28 1
2 1 14 160019 1 0 21008 0 0 1 16 1 0
2 2 14 f0012 1 0 21004 0 0 1 16 0 0
2 3 14 b0012 3 1a 108c 1 2 1 18 0 1 1 1 0 0
2 4 14 b000b 2 1 100c 0 0 1 1 b
2 5 14 b0019 3 19 100c 3 4 1 18 0 1 1 1 0 0
2 6 14 70007 0 1 1410 0 0 1 1 a
2 7 14 70019 3 35 e 5 6
1 a 11 60005 1 0 0 0 1 17 1 1 0 1 0
1 b 12 70005 1 0 0 0 1 17 0 1 1 0 0
4 7 f 7 7
3 1 main.$u0 "main.$u0" ifdef2.3.v 0 26 1
