

================================================================
== Vitis HLS Report for 'FFT_stage_spatial_unroll_3_s'
================================================================
* Date:           Wed Jul 16 18:22:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.956 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       74|       74|  0.367 us|  0.367 us|   33|   33|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- R_Pair_loop_R_Group_loop  |       72|       72|        42|          1|          1|    32|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 1, D = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten142 = alloca i32 1"   --->   Operation 45 'alloca' 'indvar_flatten142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%m143 = alloca i32 1"   --->   Operation 46 'alloca' 'm143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%k144 = alloca i32 1"   --->   Operation 47 'alloca' 'k144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln413146 = alloca i32 1"   --->   Operation 48 'alloca' 'add_ln413146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 8, i8 %add_ln413146"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %k144"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %m143"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten142"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc116.i"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten142_load = load i5 %indvar_flatten142" [FFT.cpp:413]   --->   Operation 70 'load' 'indvar_flatten142_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.78ns)   --->   "%add_ln413_4 = add i5 %indvar_flatten142_load, i5 1" [FFT.cpp:413]   --->   Operation 71 'add' 'add_ln413_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.78ns)   --->   "%icmp_ln413 = icmp_eq  i5 %indvar_flatten142_load, i5 31" [FFT.cpp:413]   --->   Operation 72 'icmp' 'icmp_ln413' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln413 = store i5 %add_ln413_4, i5 %indvar_flatten142" [FFT.cpp:413]   --->   Operation 73 'store' 'store_ln413' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln413 = br i1 %icmp_ln413, void %for.inc116.i, void %FFT_stage_spatial_unroll<3>.exit" [FFT.cpp:413]   --->   Operation 74 'br' 'br_ln413' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.75>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%icmp_ln416145 = phi i1 1, void %entry, i1 %xor_ln416, void %fpga_resource_hint.for.inc113.25" [FFT.cpp:416]   --->   Operation 75 'phi' 'icmp_ln416145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%m143_load = load i8 %m143" [FFT.cpp:413]   --->   Operation 76 'load' 'm143_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%k144_load = load i3 %k144" [FFT.cpp:413]   --->   Operation 77 'load' 'k144_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%add_ln413146_load = load i8 %add_ln413146" [FFT.cpp:413]   --->   Operation 78 'load' 'add_ln413146_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.98ns)   --->   "%select_ln413 = select i1 %icmp_ln416145, i3 %k144_load, i3 0" [FFT.cpp:413]   --->   Operation 79 'select' 'select_ln413' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.24ns)   --->   "%m = select i1 %icmp_ln416145, i8 %m143_load, i8 %add_ln413146_load" [FFT.cpp:413]   --->   Operation 80 'select' 'm' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.65ns)   --->   "%empty = icmp_eq  i3 %select_ln413, i3 2" [FFT.cpp:413]   --->   Operation 81 'icmp' 'empty' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln423 = trunc i3 %select_ln413" [FFT.cpp:423]   --->   Operation 82 'trunc' 'trunc_ln423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %m, i32 2, i32 6" [FFT.cpp:426]   --->   Operation 83 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %select_ln413, i32 1" [FFT.cpp:426]   --->   Operation 84 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln426_1 = zext i5 %tmp" [FFT.cpp:426]   --->   Operation 85 'zext' 'zext_ln426_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %m, i32 3, i32 6" [FFT.cpp:426]   --->   Operation 86 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%lshr_ln8_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_s, i1 1" [FFT.cpp:8->FFT.cpp:426]   --->   Operation 87 'bitconcatenate' 'lshr_ln8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i5 %lshr_ln8_1" [FFT.cpp:8->FFT.cpp:426]   --->   Operation 88 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 0, i64 %zext_ln426_1" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 89 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 0, i64 %zext_ln426_1" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 90 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 0, i64 %zext_ln426_1" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 91 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 0, i64 %zext_ln426_1" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 92 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 93 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 94 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 94 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 95 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 95 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 96 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 96 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 0, i64 %zext_ln8_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 97 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 0, i64 %zext_ln8_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 98 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 0, i64 %zext_ln8_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 99 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 0, i64 %zext_ln8_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 100 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 101 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 102 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 102 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 103 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 103 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 104 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 104 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 0, i64 %zext_ln426_1" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 105 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 0, i64 %zext_ln426_1" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 106 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 0, i64 %zext_ln426_1" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 107 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 0, i64 %zext_ln426_1" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 108 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 0, i64 %zext_ln8_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 109 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 0, i64 %zext_ln8_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 110 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 0, i64 %zext_ln8_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 111 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 0, i64 %zext_ln8_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 112 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 113 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 114 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 114 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 115 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 115 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 116 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 116 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 117 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 117 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 118 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 118 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 119 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 119 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 120 [2/2] (2.32ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 120 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 121 [1/1] (1.65ns)   --->   "%k = add i3 %select_ln413, i3 2" [FFT.cpp:416]   --->   Operation 121 'add' 'k' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [FFT.cpp:416]   --->   Operation 122 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.97ns)   --->   "%xor_ln416 = xor i1 %tmp_6, i1 1" [FFT.cpp:416]   --->   Operation 123 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (1.91ns)   --->   "%add_ln413 = add i8 %m, i8 8" [FFT.cpp:413]   --->   Operation 124 'add' 'add_ln413' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln413 = store i8 %add_ln413, i8 %add_ln413146" [FFT.cpp:413]   --->   Operation 125 'store' 'store_ln413' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln416 = store i3 %k, i3 %k144" [FFT.cpp:416]   --->   Operation 126 'store' 'store_ln416' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln413 = store i8 %m, i8 %m143" [FFT.cpp:413]   --->   Operation 127 'store' 'store_ln413' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 128 [1/1] (0.69ns)   --->   "%c = select i1 %empty, i32 6.12323e-17, i32 1" [FFT.cpp:413]   --->   Operation 128 'select' 'c' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.69ns)   --->   "%d = select i1 %empty, i32 -1, i32 -0" [FFT.cpp:413]   --->   Operation 129 'select' 'd' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 130 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 131 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 131 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 132 [1/1] (1.56ns)   --->   "%icmp_ln11 = icmp_ne  i2 %trunc_ln423, i2 0" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 132 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 133 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 134 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 134 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 135 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 135 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 136 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 136 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 137 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 137 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 138 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 138 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 139 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 139 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 140 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 140 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 141 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 141 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 142 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 142 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 143 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 143 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 144 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 144 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 145 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 145 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 146 [1/2] ( I:2.32ns O:2.32ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 146 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 147 [1/1] (0.69ns)   --->   "%d0_real = select i1 %icmp_ln11, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 147 'select' 'd0_real' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.69ns)   --->   "%d0_imag = select i1 %icmp_ln11, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 148 'select' 'd0_imag' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.69ns)   --->   "%a = select i1 %icmp_ln11, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 149 'select' 'a' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.69ns)   --->   "%d1_real_13 = select i1 %icmp_ln11, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 150 'select' 'd1_real_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.70ns)   --->   "%switch_ln14 = switch i2 %trunc_ln423, void %fpga_resource_hint.if.then4.i.27, i2 2, void %if.then.i.i, i2 0, void %fpga_resource_hint.for.inc113.25" [FFT.cpp:14->FFT.cpp:426]   --->   Operation 151 'switch' 'switch_ln14' <Predicate = true> <Delay = 1.70>
ST_4 : Operation 152 [8/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 152 'fmul' 'ac' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [8/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_13, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 153 'fmul' 'bd' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [8/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 154 'fmul' 'ad' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [8/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_13, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 155 'fmul' 'bc' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.69ns)   --->   "%tw = select i1 %empty, i32 -0.707107, i32 0.707107" [FFT.cpp:413]   --->   Operation 156 'select' 'tw' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_5, i1 1" [FFT.cpp:423]   --->   Operation 157 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.56ns)   --->   "%icmp_ln11_1 = icmp_eq  i2 %or_ln, i2 3" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 158 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 159 'select' 'select_ln11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.69ns)   --->   "%d1 = select i1 %icmp_ln11_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 160 'select' 'd1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.69ns)   --->   "%select_ln11_2 = select i1 %icmp_ln11_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 161 'select' 'select_ln11_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.69ns)   --->   "%d1_22 = select i1 %icmp_ln11_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 162 'select' 'd1_22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 163 [7/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 163 'fmul' 'ac' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [7/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_13, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 164 'fmul' 'bd' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [7/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 165 'fmul' 'ad' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [7/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_13, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 166 'fmul' 'bc' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [8/8] (2.56ns)   --->   "%ac_5 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 167 'fmul' 'ac_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [8/8] (2.56ns)   --->   "%bd_5 = fmul i32 %d1_22, i32 -0.707107" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 168 'fmul' 'bd_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [8/8] (2.56ns)   --->   "%ad_5 = fmul i32 %d1, i32 -0.707107" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 169 'fmul' 'ad_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [8/8] (2.56ns)   --->   "%bc_5 = fmul i32 %d1_22, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 170 'fmul' 'bc_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 171 [6/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 171 'fmul' 'ac' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [6/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_13, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 172 'fmul' 'bd' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [6/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 173 'fmul' 'ad' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [6/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_13, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 174 'fmul' 'bc' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [7/8] (2.56ns)   --->   "%ac_5 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 175 'fmul' 'ac_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [7/8] (2.56ns)   --->   "%bd_5 = fmul i32 %d1_22, i32 -0.707107" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 176 'fmul' 'bd_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [7/8] (2.56ns)   --->   "%ad_5 = fmul i32 %d1, i32 -0.707107" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 177 'fmul' 'ad_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [7/8] (2.56ns)   --->   "%bc_5 = fmul i32 %d1_22, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 178 'fmul' 'bc_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 179 [5/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 179 'fmul' 'ac' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [5/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_13, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 180 'fmul' 'bd' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [5/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 181 'fmul' 'ad' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [5/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_13, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 182 'fmul' 'bc' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [6/8] (2.56ns)   --->   "%ac_5 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 183 'fmul' 'ac_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [6/8] (2.56ns)   --->   "%bd_5 = fmul i32 %d1_22, i32 -0.707107" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 184 'fmul' 'bd_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [6/8] (2.56ns)   --->   "%ad_5 = fmul i32 %d1, i32 -0.707107" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 185 'fmul' 'ad_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [6/8] (2.56ns)   --->   "%bc_5 = fmul i32 %d1_22, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 186 'fmul' 'bc_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 187 [4/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 187 'fmul' 'ac' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [4/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_13, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 188 'fmul' 'bd' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [4/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 189 'fmul' 'ad' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [4/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_13, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 190 'fmul' 'bc' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [5/8] (2.56ns)   --->   "%ac_5 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 191 'fmul' 'ac_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [5/8] (2.56ns)   --->   "%bd_5 = fmul i32 %d1_22, i32 -0.707107" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 192 'fmul' 'bd_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [5/8] (2.56ns)   --->   "%ad_5 = fmul i32 %d1, i32 -0.707107" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 193 'fmul' 'ad_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [5/8] (2.56ns)   --->   "%bc_5 = fmul i32 %d1_22, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 194 'fmul' 'bc_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 195 [3/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 195 'fmul' 'ac' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [3/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_13, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 196 'fmul' 'bd' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [3/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 197 'fmul' 'ad' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [3/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_13, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 198 'fmul' 'bc' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [4/8] (2.56ns)   --->   "%ac_5 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 199 'fmul' 'ac_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [4/8] (2.56ns)   --->   "%bd_5 = fmul i32 %d1_22, i32 -0.707107" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 200 'fmul' 'bd_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [4/8] (2.56ns)   --->   "%ad_5 = fmul i32 %d1, i32 -0.707107" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 201 'fmul' 'ad_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [4/8] (2.56ns)   --->   "%bc_5 = fmul i32 %d1_22, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 202 'fmul' 'bc_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 203 [2/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 203 'fmul' 'ac' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [2/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_13, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 204 'fmul' 'bd' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [2/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 205 'fmul' 'ad' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [2/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_13, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 206 'fmul' 'bc' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [3/8] (2.56ns)   --->   "%ac_5 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 207 'fmul' 'ac_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [3/8] (2.56ns)   --->   "%bd_5 = fmul i32 %d1_22, i32 -0.707107" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 208 'fmul' 'bd_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [3/8] (2.56ns)   --->   "%ad_5 = fmul i32 %d1, i32 -0.707107" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 209 'fmul' 'ad_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [3/8] (2.56ns)   --->   "%bc_5 = fmul i32 %d1_22, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 210 'fmul' 'bc_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 211 [1/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 211 'fmul' 'ac' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_13, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 212 'fmul' 'bd' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 213 'fmul' 'ad' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_13, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 214 'fmul' 'bc' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [2/8] (2.56ns)   --->   "%ac_5 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 215 'fmul' 'ac_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [2/8] (2.56ns)   --->   "%bd_5 = fmul i32 %d1_22, i32 -0.707107" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 216 'fmul' 'bd_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [2/8] (2.56ns)   --->   "%ad_5 = fmul i32 %d1, i32 -0.707107" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 217 'fmul' 'ad_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [2/8] (2.56ns)   --->   "%bc_5 = fmul i32 %d1_22, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 218 'fmul' 'bc_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.38>
ST_12 : Operation 219 [14/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 219 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [14/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 220 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/8] (2.56ns)   --->   "%ac_5 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 221 'fmul' 'ac_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/8] (2.56ns)   --->   "%bd_5 = fmul i32 %d1_22, i32 -0.707107" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 222 'fmul' 'bd_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/8] (2.56ns)   --->   "%ad_5 = fmul i32 %d1, i32 -0.707107" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 223 'fmul' 'ad_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/8] (2.56ns)   --->   "%bc_5 = fmul i32 %d1_22, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 224 'fmul' 'bc_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.38>
ST_13 : Operation 225 [13/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 225 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [13/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 226 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [14/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 227 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [14/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 228 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.38>
ST_14 : Operation 229 [12/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 229 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [12/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 230 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [13/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 231 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [13/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 232 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.38>
ST_15 : Operation 233 [11/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 233 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [11/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 234 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [12/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 235 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [12/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 236 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.38>
ST_16 : Operation 237 [10/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 237 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [10/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 238 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [11/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 239 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [11/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 240 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.38>
ST_17 : Operation 241 [9/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 241 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [9/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 242 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [10/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 243 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [10/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 244 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.38>
ST_18 : Operation 245 [8/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 245 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 246 [8/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 246 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [9/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 247 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 248 [9/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 248 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.38>
ST_19 : Operation 249 [7/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 249 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [7/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 250 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [8/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 251 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [8/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 252 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.38>
ST_20 : Operation 253 [6/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 253 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 254 [6/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 254 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 255 [7/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 255 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 256 [7/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 256 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.38>
ST_21 : Operation 257 [5/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 257 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 258 [5/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 258 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 259 [6/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 259 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 260 [6/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 260 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.38>
ST_22 : Operation 261 [4/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 261 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 262 [4/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 262 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 263 [5/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 263 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 264 [5/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 264 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.38>
ST_23 : Operation 265 [3/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 265 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [3/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 266 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [4/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 267 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [4/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 268 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.38>
ST_24 : Operation 269 [2/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 269 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 270 [2/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 270 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 271 [3/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 271 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 272 [3/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 272 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.38>
ST_25 : Operation 273 [1/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 273 'fsub' 'd1_real' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:426]   --->   Operation 274 'specfucore' 'specfucore_ln20' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 0.00>
ST_25 : Operation 275 [1/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 275 'fadd' 'd1_imag' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%specfucore_ln21 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:21->FFT.cpp:426]   --->   Operation 276 'specfucore' 'specfucore_ln21' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 0.00>
ST_25 : Operation 277 [2/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 277 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 278 [2/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 278 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.38>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %a" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 279 'bitcast' 'bitcast_ln17' <Predicate = (trunc_ln423 == 2)> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln17, i32 31" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 280 'bitselect' 'bit_sel' <Predicate = (trunc_ln423 == 2)> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.97ns)   --->   "%xor_ln17 = xor i1 %bit_sel, i1 1" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 281 'xor' 'xor_ln17' <Predicate = (trunc_ln423 == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %bitcast_ln17" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 282 'trunc' 'trunc_ln17' <Predicate = (trunc_ln423 == 2)> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln17, i31 %trunc_ln17" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 283 'bitconcatenate' 'xor_ln' <Predicate = (trunc_ln423 == 2)> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%d1_imag_13 = bitcast i32 %xor_ln" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 284 'bitcast' 'd1_imag_13' <Predicate = (trunc_ln423 == 2)> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (1.70ns)   --->   "%br_ln18 = br void %fpga_resource_hint.for.inc113.25" [FFT.cpp:18->FFT.cpp:426]   --->   Operation 285 'br' 'br_ln18' <Predicate = (trunc_ln423 == 2)> <Delay = 1.70>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 286 'specregionbegin' 'rbegin21_i' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 0.00>
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin21_i" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 287 'specregionend' 'rend22_i' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 0.00>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 288 'specregionbegin' 'rbegin19_i' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin19_i" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 289 'specregionend' 'rend20_i' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 0.00>
ST_26 : Operation 290 [1/1] (1.70ns)   --->   "%br_ln31 = br void %fpga_resource_hint.for.inc113.25" [FFT.cpp:31->FFT.cpp:426]   --->   Operation 290 'br' 'br_ln31' <Predicate = (trunc_ln423 != 2 & trunc_ln423 != 0)> <Delay = 1.70>
ST_26 : Operation 291 [1/14] (3.38ns)   --->   "%d1_real_15 = fsub i32 %ac_5, i32 %bd_5" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 291 'fsub' 'd1_real_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 292 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_15, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:426]   --->   Operation 292 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 293 [1/14] (3.38ns)   --->   "%d1_imag_15 = fadd i32 %ad_5, i32 %bc_5" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 293 'fadd' 'd1_imag_15' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "%specfucore_ln21 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_15, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:21->FFT.cpp:426]   --->   Operation 294 'specfucore' 'specfucore_ln21' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.38>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%d1_real_14 = phi i32 %d1_real_13, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.27, i32 %a, void %for.inc116.i"   --->   Operation 295 'phi' 'd1_real_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%d1_imag_14 = phi i32 %d1_imag_13, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.27, i32 %d1_real_13, void %for.inc116.i"   --->   Operation 296 'phi' 'd1_imag_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 297 [14/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 297 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 298 [14/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 298 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [14/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 299 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 300 [14/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 300 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 301 [14/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 301 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 302 [14/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 302 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 303 [14/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 303 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 304 [14/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 304 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.38>
ST_28 : Operation 305 [13/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 305 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 306 [13/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 306 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 307 [13/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 307 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 308 [13/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 308 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 309 [13/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 309 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 310 [13/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 310 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 311 [13/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 311 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 312 [13/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 312 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.38>
ST_29 : Operation 313 [12/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 313 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 314 [12/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 314 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 315 [12/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 315 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 316 [12/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 316 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 317 [12/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 317 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 318 [12/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 318 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 319 [12/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 319 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 320 [12/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 320 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.38>
ST_30 : Operation 321 [11/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 321 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 322 [11/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 322 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 323 [11/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 323 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 324 [11/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 324 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 325 [11/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 325 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 326 [11/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 326 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 327 [11/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 327 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 328 [11/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 328 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.38>
ST_31 : Operation 329 [10/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 329 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 330 [10/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 330 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 331 [10/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 331 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 332 [10/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 332 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 333 [10/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 333 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 334 [10/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 334 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 335 [10/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 335 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 336 [10/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 336 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.38>
ST_32 : Operation 337 [9/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 337 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 338 [9/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 338 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 339 [9/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 339 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 340 [9/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 340 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 341 [9/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 341 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 342 [9/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 342 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 343 [9/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 343 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 344 [9/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 344 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.38>
ST_33 : Operation 345 [8/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 345 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 346 [8/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 346 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 347 [8/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 347 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 348 [8/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 348 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 349 [8/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 349 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 350 [8/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 350 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 351 [8/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 351 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 352 [8/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 352 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.38>
ST_34 : Operation 353 [7/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 353 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 354 [7/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 354 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 355 [7/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 355 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 356 [7/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 356 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 357 [7/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 357 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 358 [7/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 358 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 359 [7/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 359 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 360 [7/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 360 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.38>
ST_35 : Operation 361 [6/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 361 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 362 [6/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 362 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 363 [6/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 363 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 364 [6/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 364 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 365 [6/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 365 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 366 [6/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 366 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 367 [6/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 367 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 368 [6/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 368 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.38>
ST_36 : Operation 369 [5/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 369 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 370 [5/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 370 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 371 [5/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 371 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 372 [5/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 372 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 373 [5/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 373 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 374 [5/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 374 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 375 [5/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 375 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 376 [5/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 376 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.38>
ST_37 : Operation 377 [4/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 377 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 378 [4/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 378 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 379 [4/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 379 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 380 [4/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 380 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 381 [4/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 381 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 382 [4/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 382 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 383 [4/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 383 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 384 [4/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 384 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.38>
ST_38 : Operation 385 [3/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 385 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 386 [3/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 386 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 387 [3/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 387 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 388 [3/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 388 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 389 [3/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 389 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 390 [3/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 390 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 391 [3/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 391 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 392 [3/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 392 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.38>
ST_39 : Operation 393 [2/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 393 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 394 [2/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 394 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 395 [2/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 395 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 396 [2/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 396 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 397 [2/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 397 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 398 [2/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 398 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 399 [2/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 399 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 400 [2/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 400 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.38>
ST_40 : Operation 401 [1/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 401 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 402 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:426]   --->   Operation 402 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 403 [1/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 403 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 404 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:426]   --->   Operation 404 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 405 [1/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 405 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 406 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:426]   --->   Operation 406 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 407 [1/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 407 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 408 [1/1] (0.00ns)   --->   "%specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:39->FFT.cpp:426]   --->   Operation 408 'specfucore' 'specfucore_ln39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 409 [1/14] (3.38ns)   --->   "%d2_real_5 = fadd i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 409 'fadd' 'd2_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 410 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_5, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:426]   --->   Operation 410 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 411 [1/14] (3.38ns)   --->   "%d2_imag_5 = fadd i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 411 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 412 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_5, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:426]   --->   Operation 412 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 413 [1/14] (3.38ns)   --->   "%d3_real_5 = fsub i32 %select_ln11, i32 %d1_real_15" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 413 'fsub' 'd3_real_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 414 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_5, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:426]   --->   Operation 414 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 415 [1/14] (3.38ns)   --->   "%d3_imag_5 = fsub i32 %select_ln11_2, i32 %d1_imag_15" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 415 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 416 [1/1] (0.00ns)   --->   "%specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_5, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:39->FFT.cpp:426]   --->   Operation 416 'specfucore' 'specfucore_ln39' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 1.68>
ST_41 : Operation 417 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp, i1 %tmp_5" [FFT.cpp:426]   --->   Operation 417 'bitconcatenate' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln426 = zext i6 %lshr_ln" [FFT.cpp:426]   --->   Operation 418 'zext' 'zext_ln426' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 419 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0, i64 0, i64 %zext_ln426" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 419 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 420 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0, i64 0, i64 %zext_ln426" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 420 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 421 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1, i64 0, i64 %zext_ln426" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 421 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 422 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1, i64 0, i64 %zext_ln426" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 422 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 423 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 423 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 424 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_real_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 424 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 425 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 425 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 426 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_imag_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 426 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 1.68>
ST_42 : Operation 427 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @R_Pair_loop_R_Group_loop_str"   --->   Operation 427 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 428 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 428 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 429 [1/1] (0.00ns)   --->   "%specperformance_ln414 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:414]   --->   Operation 429 'specperformance' 'specperformance_ln414' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 430 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:0]   --->   Operation 430 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 431 [1/1] (0.00ns)   --->   "%lshr_ln8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1, i4 %tmp_s, i1 1, i1 %tmp_5" [FFT.cpp:8->FFT.cpp:426]   --->   Operation 431 'bitconcatenate' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i6 %lshr_ln8" [FFT.cpp:8->FFT.cpp:426]   --->   Operation 432 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 433 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [FFT.cpp:42->FFT.cpp:426]   --->   Operation 433 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 434 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin17_i" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 434 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 435 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 435 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 436 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin15_i" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 436 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 437 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 437 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 438 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin13_i" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 438 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 439 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 439 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 440 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin11_i" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 440 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 441 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 441 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 442 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 442 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 443 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 443 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 444 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin9_i" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 444 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 445 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 445 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 446 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin7_i" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 446 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 447 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [FFT.cpp:42->FFT.cpp:426]   --->   Operation 447 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 448 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin5_i" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 448 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 449 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 449 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 450 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin3_i" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 450 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 451 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 451 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 452 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin1_i" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 452 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 453 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 453 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 454 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin_i" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 454 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 455 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 455 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 456 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 456 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 457 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_2" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 457 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 458 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_real_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_2" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 458 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 459 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_2" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 459 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 460 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_imag_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_2" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 460 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 461 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 461 'ret' 'ret_ln0' <Predicate = (icmp_ln413)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten142' [36]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten142_load', FFT.cpp:413) on local variable 'indvar_flatten142' [40]  (0.000 ns)
	'add' operation 5 bit ('add_ln413_4', FFT.cpp:413) [85]  (1.780 ns)
	'store' operation 0 bit ('store_ln413', FFT.cpp:413) of variable 'add_ln413_4', FFT.cpp:413 on local variable 'indvar_flatten142' [203]  (1.588 ns)

 <State 2>: 4.751ns
The critical path consists of the following:
	'phi' operation 1 bit ('icmp_ln416145', FFT.cpp:416) with incoming values : ('xor_ln416', FFT.cpp:416) [39]  (0.000 ns)
	'select' operation 8 bit ('m', FFT.cpp:413) [48]  (1.248 ns)
	'add' operation 8 bit ('add_ln413', FFT.cpp:413) [198]  (1.915 ns)
	'store' operation 0 bit ('store_ln413', FFT.cpp:413) of variable 'add_ln413', FFT.cpp:413 on local variable 'add_ln413146' [200]  (1.588 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load', FFT.cpp:11->FFT.cpp:426) on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0' [68]  (2.322 ns)

 <State 4>: 3.264ns
The critical path consists of the following:
	'select' operation 32 bit ('d1', FFT.cpp:12->FFT.cpp:426) [81]  (0.698 ns)
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [96]  (2.566 ns)

 <State 5>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [96]  (2.566 ns)

 <State 6>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [96]  (2.566 ns)

 <State 7>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [96]  (2.566 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [96]  (2.566 ns)

 <State 9>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [96]  (2.566 ns)

 <State 10>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [96]  (2.566 ns)

 <State 11>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [96]  (2.566 ns)

 <State 12>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 13>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 14>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 15>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 16>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 17>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 18>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 19>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 20>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 21>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 22>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 23>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 24>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 25>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [101]  (3.384 ns)

 <State 26>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [160]  (3.384 ns)

 <State 27>: 3.384ns
The critical path consists of the following:
	'phi' operation 32 bit ('d1') with incoming values : ('d1', FFT.cpp:12->FFT.cpp:426) ('d1_real', FFT.cpp:29->FFT.cpp:426) [110]  (0.000 ns)
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 28>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 29>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 30>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 31>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 32>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 33>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 34>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 35>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 36>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 37>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 38>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 39>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 40>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [113]  (3.384 ns)

 <State 41>: 1.682ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr', FFT.cpp:47->FFT.cpp:426) [128]  (0.000 ns)
	'store' operation 0 bit ('store_ln47', FFT.cpp:47->FFT.cpp:426) of variable 'd2_real', FFT.cpp:43->FFT.cpp:426 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0' [187]  (1.682 ns)

 <State 42>: 1.682ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_2', FFT.cpp:48->FFT.cpp:426) [130]  (0.000 ns)
	'store' operation 0 bit ('store_ln48', FFT.cpp:48->FFT.cpp:426) of variable 'd3_real', FFT.cpp:45->FFT.cpp:426 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0' [188]  (1.682 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
