From b51513ffe392418819ebf4bad942b76be435ac1f Mon Sep 17 00:00:00 2001
From: GP Orcullo <kinsamanka@gmail.com>
Date: Sun, 5 Nov 2023 07:33:28 +0000
Subject: [PATCH 2/2] sophgo: add ethernet driver

extracted from OEM supplied sources

Upstream-Status: Pending

---
 .../boot/dts/sophgo/cv1800b-milkv-duo.dts     |   4 +
 arch/riscv/boot/dts/sophgo/cv18xx.dtsi        |  36 ++++
 drivers/net/ethernet/stmicro/stmmac/Kconfig   |  10 ++
 drivers/net/ethernet/stmicro/stmmac/Makefile  |   1 +
 .../ethernet/stmicro/stmmac/dwmac-cvitek.c    | 158 ++++++++++++++++++
 .../ethernet/stmicro/stmmac/stmmac_platform.c |  15 ++
 6 files changed, 224 insertions(+)
 create mode 100644 drivers/net/ethernet/stmicro/stmmac/dwmac-cvitek.c

diff --git a/arch/riscv/boot/dts/sophgo/cv1800b-milkv-duo.dts b/arch/riscv/boot/dts/sophgo/cv1800b-milkv-duo.dts
index 6944f3c1c6c6..74aa7fc6abb4 100644
--- a/arch/riscv/boot/dts/sophgo/cv1800b-milkv-duo.dts
+++ b/arch/riscv/boot/dts/sophgo/cv1800b-milkv-duo.dts
@@ -42,6 +42,10 @@ &sdhci0 {
 	no-sdio;
 };
 
+&emac0 {
+	status = "okay";
+};
+
 &uart0 {
 	status = "okay";
 };
diff --git a/arch/riscv/boot/dts/sophgo/cv18xx.dtsi b/arch/riscv/boot/dts/sophgo/cv18xx.dtsi
index ef8f129133cb..27c3ed51b04d 100644
--- a/arch/riscv/boot/dts/sophgo/cv18xx.dtsi
+++ b/arch/riscv/boot/dts/sophgo/cv18xx.dtsi
@@ -54,6 +54,20 @@ sdhci_clk: sdhci-clock {
 		#clock-cells = <0>;
 	};
 
+	clk_csr: clk_csr {
+		clock-output-names = "eth_csrclk";
+		clock-frequency = <250000000>;
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+	};
+
+	clk_ptp: clk_ptp {
+		clock-output-names = "eth_ptpclk";
+		clock-frequency = <50000000>;
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+	};
+
 	soc {
 		compatible = "simple-bus";
 		interrupt-parent = <&plic>;
@@ -211,5 +225,43 @@ restart: restart-controller@5025000 {
 			compatible = "sophgo,restart";
 			reg = <0x05025000 0x2000>;
 		};
+
+		stmmac_axi_setup: stmmac-axi-config {
+			snps,wr_osr_lmt = <1>;
+			snps,rd_osr_lmt = <2>;
+			snps,blen = <4 8 16 0 0 0 0>;
+		};
+
+		mtl_rx_setup: rx-queues-config {
+			snps,rx-queues-to-use = <1>;
+			queue0 {};
+		};
+
+		mtl_tx_setup: tx-queues-config {
+			snps,tx-queues-to-use = <1>;
+			queue0 {};
+		};
+
+		emac0: ethernet@4070000 {
+			compatible = "sophgo,ethernet";
+			reg = <0x4070000 0x10000>;
+			clock-names = "stmmaceth", "ptp_ref";
+			clocks = <&clk_csr>, <&clk_ptp>;
+			tx-fifo-depth = <8192>;
+			rx-fifo-depth = <8192>;
+			snps,multicast-filter-bins = <0>;
+			snps,perfect-filter-entries = <1>;
+			snps,txpbl = <8>;
+			snps,rxpbl = <8>;
+			snps,aal;
+			snps,axi-config = <&stmmac_axi_setup>;
+			snps,mtl-rx-config = <&mtl_rx_setup>;
+			snps,mtl-tx-config = <&mtl_tx_setup>;
+			phy-mode = "rmii";
+			interrupt-names = "macirq";
+			interrupts = <31 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-parent = <&plic>;
+			status = "disabled";
+		};
 	};
 };
diff --git a/drivers/net/ethernet/stmicro/stmmac/Kconfig b/drivers/net/ethernet/stmicro/stmmac/Kconfig
index 25f2d42de406..881c8f8b8da5 100644
--- a/drivers/net/ethernet/stmicro/stmmac/Kconfig
+++ b/drivers/net/ethernet/stmicro/stmmac/Kconfig
@@ -157,6 +157,16 @@ config DWMAC_SOCFPGA
 	  for the stmmac device driver. This driver is used for
 	  arria5 and cyclone5 FPGA SoCs.
 
+config DWMAC_SOPHGO
+	tristate "SOPHGO DWMAC support"
+	default ARCH_SOPHGO
+	depends on OF && ARCH_SOPHGO
+	help
+	  Support for SOPHGO DWMAC Ethernet.
+	  This selects SOPHGO SoC glue layer support for the stmmac
+	  device driver. This driver is used for the SOPHGO series
+	  SOCs GMAC ethernet controller.
+
 config DWMAC_STARFIVE
 	tristate "StarFive dwmac support"
 	depends on OF && (ARCH_STARFIVE || COMPILE_TEST)
diff --git a/drivers/net/ethernet/stmicro/stmmac/Makefile b/drivers/net/ethernet/stmicro/stmmac/Makefile
index 5b57aee19267..a7e82a856547 100644
--- a/drivers/net/ethernet/stmicro/stmmac/Makefile
+++ b/drivers/net/ethernet/stmicro/stmmac/Makefile
@@ -22,6 +22,7 @@ obj-$(CONFIG_DWMAC_MESON)	+= dwmac-meson.o dwmac-meson8b.o
 obj-$(CONFIG_DWMAC_QCOM_ETHQOS)	+= dwmac-qcom-ethqos.o
 obj-$(CONFIG_DWMAC_ROCKCHIP)	+= dwmac-rk.o
 obj-$(CONFIG_DWMAC_SOCFPGA)	+= dwmac-altr-socfpga.o
+obj-$(CONFIG_DWMAC_SOPHGO)	+= dwmac-cvitek.o
 obj-$(CONFIG_DWMAC_STARFIVE)	+= dwmac-starfive.o
 obj-$(CONFIG_DWMAC_STI)		+= dwmac-sti.o
 obj-$(CONFIG_DWMAC_STM32)	+= dwmac-stm32.o
diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-cvitek.c b/drivers/net/ethernet/stmicro/stmmac/dwmac-cvitek.c
new file mode 100644
index 000000000000..3540f1a60062
--- /dev/null
+++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-cvitek.c
@@ -0,0 +1,158 @@
+// SPDX-License-Identifier: GPL-2.0
+/* dwmac-cvitek.c - Bitmain DWMAC specific glue layer
+ *
+ * Copyright (c) 2019 Cvitek Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <linux/stmmac.h>
+#include <linux/module.h>
+#include <linux/phy.h>
+#include <linux/platform_device.h>
+#include <linux/of_net.h>
+#include <linux/of_gpio.h>
+#include <linux/io.h>
+
+#include "stmmac_platform.h"
+
+struct cvitek_mac {
+	struct device *dev;
+	struct reset_control *rst;
+	struct clk *clk_tx;
+	struct clk *gate_clk_500m;
+	struct clk *gate_clk_axi4;
+	struct gpio_desc *reset;
+};
+
+static u64 bm_dma_mask = DMA_BIT_MASK(40);
+
+static int bm_eth_reset_phy(struct platform_device *pdev)
+{
+	struct device_node *np = pdev->dev.of_node;
+	int phy_reset_gpio;
+	u32	ephy_addr = 0x0;
+	void __iomem *ephy_reg;
+
+	if (!np)
+		return 0;
+
+	of_property_read_u32(np, "ephy_ctl_reg", &ephy_addr);
+
+	if (ephy_addr) {
+		ephy_reg = ioremap(ephy_addr, 0x10);
+		writel(readl(ephy_reg) & 0xFFFFFFFC, ephy_reg);
+		mdelay(2);
+		iounmap(ephy_reg);
+	}
+
+	phy_reset_gpio = of_get_named_gpio(np, "phy-reset-gpios", 0);
+
+	if (phy_reset_gpio < 0)
+		return 0;
+
+	if (gpio_request(phy_reset_gpio, "eth-phy-reset"))
+		return 0;
+
+	/* RESET_PU */
+	gpio_direction_output(phy_reset_gpio, 0);
+	mdelay(20);
+
+	gpio_direction_output(phy_reset_gpio, 1);
+	/* RC charging time */
+	mdelay(60);
+
+	return 0;
+}
+
+void bm_dwmac_exit(struct platform_device *pdev, void *priv)
+{
+	struct cvitek_mac *bsp_priv = priv;
+
+	clk_disable_unprepare(bsp_priv->gate_clk_500m);
+	clk_disable_unprepare(bsp_priv->gate_clk_axi4);
+}
+
+static int bm_dwmac_probe(struct platform_device *pdev)
+{
+	struct plat_stmmacenet_data *plat_dat;
+	struct stmmac_resources stmmac_res;
+	struct cvitek_mac *bsp_priv = NULL;
+	int ret;
+
+	pdev->dev.dma_mask = &bm_dma_mask;
+	pdev->dev.coherent_dma_mask = bm_dma_mask;
+
+	bm_eth_reset_phy(pdev);
+
+	ret = stmmac_get_platform_resources(pdev, &stmmac_res);
+	if (ret)
+		return ret;
+
+	plat_dat = devm_stmmac_probe_config_dt(pdev, stmmac_res.mac);
+	if (IS_ERR(plat_dat))
+		return PTR_ERR(plat_dat);
+
+	ret = stmmac_dvr_probe(&pdev->dev, plat_dat, &stmmac_res);
+	if (ret)
+		goto err_remove_config_dt;
+
+	bsp_priv = devm_kzalloc(&pdev->dev, sizeof(*bsp_priv), GFP_KERNEL);
+	if (!bsp_priv)
+		return PTR_ERR(bsp_priv);
+
+	bsp_priv->dev = &pdev->dev;
+
+	/* clock setup */
+	bsp_priv->gate_clk_500m = devm_clk_get(&pdev->dev, "clk_500m_eth");
+
+	if (IS_ERR(bsp_priv->gate_clk_500m))
+		dev_warn(&pdev->dev, "Cannot get clk_500m_eth!\n");
+	else
+		clk_prepare_enable(bsp_priv->gate_clk_500m);
+
+	bsp_priv->gate_clk_axi4 = devm_clk_get(&pdev->dev, "clk_axi4_eth");
+
+	if (IS_ERR(bsp_priv->gate_clk_axi4))
+		dev_warn(&pdev->dev, "Cannot get gate_clk_axi4!\n");
+	else
+		clk_prepare_enable(bsp_priv->gate_clk_axi4);
+
+	plat_dat->bsp_priv = bsp_priv;
+	plat_dat->exit = bm_dwmac_exit;
+
+	return 0;
+
+err_remove_config_dt:
+
+	return ret;
+}
+
+static const struct of_device_id bm_dwmac_match[] = {
+	{ .compatible = "sophgo,ethernet" },
+	{ }
+};
+MODULE_DEVICE_TABLE(of, bm_dwmac_match);
+
+static struct platform_driver bm_dwmac_driver = {
+	.probe  = bm_dwmac_probe,
+	.remove_new = stmmac_pltfr_remove,
+	.driver = {
+		.name           = "bm-dwmac",
+		.pm		= &stmmac_pltfr_pm_ops,
+		.of_match_table = bm_dwmac_match,
+	},
+};
+module_platform_driver(bm_dwmac_driver);
+
+MODULE_AUTHOR("Wei Huang<wei.huang01@bitmain.com>");
+MODULE_DESCRIPTION("Cvitek DWMAC specific glue layer");
+MODULE_LICENSE("GPL");
diff --git a/drivers/net/ethernet/stmicro/stmmac/stmmac_platform.c b/drivers/net/ethernet/stmicro/stmmac/stmmac_platform.c
index 30d5e635190e..4bda4fb77244 100644
--- a/drivers/net/ethernet/stmicro/stmmac/stmmac_platform.c
+++ b/drivers/net/ethernet/stmicro/stmmac/stmmac_platform.c
@@ -518,6 +518,21 @@ stmmac_probe_config_dt(struct platform_device *pdev, u8 *mac)
 		plat->pmt = 1;
 	}
 
+	if (of_device_is_compatible(np, "sophgo,ethernet")) {
+		of_property_read_u32(np, "snps,multicast-filter-bins",
+				     &plat->multicast_filter_bins);
+		of_property_read_u32(np, "snps,perfect-filter-entries",
+				     &plat->unicast_filter_entries);
+		plat->unicast_filter_entries = dwmac1000_validate_ucast_entries(&pdev->dev, plat->unicast_filter_entries);
+		plat->multicast_filter_bins = dwmac1000_validate_mcast_bins(&pdev->dev, plat->multicast_filter_bins);
+		plat->has_gmac4 = 0;
+		plat->has_gmac = 1;
+		plat->pmt = 0;
+		if (of_property_read_bool(np, "snps,tso"))
+			plat->flags |= STMMAC_FLAG_TSO_EN;
+
+	}
+
 	if (of_device_is_compatible(np, "snps,dwmac-4.00") ||
 	    of_device_is_compatible(np, "snps,dwmac-4.10a") ||
 	    of_device_is_compatible(np, "snps,dwmac-4.20a") ||
-- 
2.25.1

