{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1861, "design__instance__area": 34607.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 4, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019300147891044617, "power__switching__total": 0.0101816076785326, "power__leakage__total": 4.572628711230209e-07, "power__total": 0.02948221191763878, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.056336, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.056336, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.692984, "timing__setup__ws__corner:nom_tt_025C_5v00": 0.68949, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.692984, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 0.68949, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 4, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": 0.101667, "clock__skew__worst_setup": 0.036071, "timing__hold__ws": 0.323769, "timing__setup__ws": -7.22731, "timing__hold__tns": 0.0, "timing__setup__tns": -324.220764, "timing__hold__wns": 0.0, "timing__setup__wns": -7.22731, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.323769, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 205, "timing__setup_r2r__ws": -7.22731, "timing__setup_r2r_vio__count": 205, "design__die__bbox": "0.0 0.0 280.015 297.935", "design__core__bbox": "6.72 15.68 273.28 282.24", "design__io": 109, "design__die__area": 83426.3, "design__core__area": 71054.2, "design__instance__count__stdcell": 1861, "design__instance__area__stdcell": 34607.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.487055, "design__instance__utilization__stdcell": 0.487055, "floorplan__design__io": 107, "design__io__hpwl": 18173417, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 40722.7, "design__violations": 0, "design__instance__count__setup_buffer": 11, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1338, "route__net__special": 2, "route__drc_errors__iter:1": 444, "route__wirelength__iter:1": 45750, "route__drc_errors__iter:2": 52, "route__wirelength__iter:2": 45356, "route__drc_errors__iter:3": 57, "route__wirelength__iter:3": 45334, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 45278, "route__drc_errors": 0, "route__wirelength": 45278, "route__vias": 7835, "route__vias__singlecut": 7835, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 563.91, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 4, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.09823, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.09823, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.152258, "timing__setup__ws__corner:nom_ss_125C_4v50": -6.903217, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -309.528625, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -6.903217, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.499953, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -6.903217, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 65, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 4, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.037336, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.037336, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.326925, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.043879, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.326925, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.043879, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 4, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.054557, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.054557, "timing__hold__ws__corner:min_tt_025C_5v00": 0.684077, "timing__setup__ws__corner:min_tt_025C_5v00": 0.846994, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.684077, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 0.846994, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 4, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.095377, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.095377, "timing__hold__ws__corner:min_ss_125C_4v50": 1.170302, "timing__setup__ws__corner:min_ss_125C_4v50": -6.631332, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -298.792389, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -6.631332, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.484639, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 64, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -6.631332, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 64, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 4, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.036071, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.036071, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.323769, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.148102, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.323769, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.148102, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 4, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.058472, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.058472, "timing__hold__ws__corner:max_tt_025C_5v00": 0.703498, "timing__setup__ws__corner:max_tt_025C_5v00": 0.501998, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.703498, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 0.501998, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 4, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.101667, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.101667, "timing__hold__ws__corner:max_ss_125C_4v50": 1.130849, "timing__setup__ws__corner:max_ss_125C_4v50": -7.22731, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -324.220764, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -7.22731, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.518047, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 76, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -7.22731, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 76, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 4, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.038848, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.038848, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.330797, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.920155, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.330797, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 3.920155, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99056, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00189824, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00944389, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0125453, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00179504, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0125453, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.0019, "ir__drop__worst": 0.00944, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}