#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14b771750 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0x14b786b10_0 .net "DataAdr", 31 0, v0x14b77d470_0;  1 drivers
v0x14b786ba0_0 .net "MemWrite", 0 0, L_0x14b788870;  1 drivers
v0x14b786c30_0 .net "WriteData", 31 0, L_0x14b789d40;  1 drivers
v0x14b786cc0_0 .var "clk", 0 0;
v0x14b786d50_0 .var "reset", 0 0;
E_0x14b762e30 .event negedge, v0x14b7793d0_0;
S_0x14b7722f0 .scope module, "dut" "top" 2 9, 3 5 0, S_0x14b771750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x14b786410_0 .net "DataAdr", 31 0, v0x14b77d470_0;  alias, 1 drivers
v0x14b7864a0_0 .net "Instr", 31 0, L_0x14b78bf20;  1 drivers
v0x14b786530_0 .net "MemWrite", 0 0, L_0x14b788870;  alias, 1 drivers
v0x14b786660_0 .net "PC", 31 0, v0x14b7807d0_0;  1 drivers
v0x14b7866f0_0 .net "ReadData", 31 0, L_0x14b78c150;  1 drivers
v0x14b786810_0 .net "WriteData", 31 0, L_0x14b789d40;  alias, 1 drivers
v0x14b7868a0_0 .net "clk", 0 0, v0x14b786cc0_0;  1 drivers
o0x140022b60 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b786930_0 .net "oneb", 0 0, o0x140022b60;  0 drivers
v0x14b7869e0_0 .net "reset", 0 0, v0x14b786d50_0;  1 drivers
S_0x14b75b0d0 .scope module, "arm" "arm" 3 22, 4 5 0, S_0x14b7722f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x14b7846a0_0 .net "ALUControl", 2 0, v0x14b77add0_0;  1 drivers
v0x14b784730_0 .net "ALUFlags", 3 0, L_0x14b78bc10;  1 drivers
v0x14b784850_0 .net "ALUResult", 31 0, v0x14b77d470_0;  alias, 1 drivers
v0x14b7848e0_0 .net "ALUSrc", 0 0, L_0x14b787060;  1 drivers
v0x14b7849f0_0 .net "ImmSrc", 1 0, L_0x14b786fc0;  1 drivers
v0x14b784b00_0 .net "Instr", 31 0, L_0x14b78bf20;  alias, 1 drivers
v0x14b784b90_0 .net "MemWrite", 0 0, L_0x14b788870;  alias, 1 drivers
v0x14b784c20_0 .net "MemtoReg", 0 0, L_0x14b787100;  1 drivers
v0x14b784d30_0 .net "PC", 31 0, v0x14b7807d0_0;  alias, 1 drivers
v0x14b784e40_0 .net "PCSrc", 0 0, L_0x14b788980;  1 drivers
v0x14b784f50_0 .net "ReadData", 31 0, L_0x14b78c150;  alias, 1 drivers
v0x14b784fe0_0 .net "RegSrc", 1 0, L_0x14b786f20;  1 drivers
v0x14b785070_0 .net "RegWrite", 0 0, L_0x14b788780;  1 drivers
v0x14b785180_0 .net "WriteData", 31 0, L_0x14b789d40;  alias, 1 drivers
v0x14b785210_0 .net "clk", 0 0, v0x14b786cc0_0;  alias, 1 drivers
v0x14b7852a0_0 .net "oneb", 0 0, L_0x14b787920;  1 drivers
v0x14b785330_0 .net "reset", 0 0, v0x14b786d50_0;  alias, 1 drivers
L_0x14b788b90 .part L_0x14b78bf20, 12, 20;
S_0x14b753bd0 .scope module, "c" "controller" 4 33, 5 4 0, S_0x14b75b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 1 "oneb";
v0x14b77bdc0_0 .net "ALUControl", 2 0, v0x14b77add0_0;  alias, 1 drivers
v0x14b77be50_0 .net "ALUFlags", 3 0, L_0x14b78bc10;  alias, 1 drivers
v0x14b77bee0_0 .net "ALUSrc", 0 0, L_0x14b787060;  alias, 1 drivers
v0x14b77bf70_0 .net "FlagW", 1 0, v0x14b77b080_0;  1 drivers
v0x14b77c000_0 .net "ImmSrc", 1 0, L_0x14b786fc0;  alias, 1 drivers
v0x14b77c0d0_0 .net "Instr", 31 12, L_0x14b788b90;  1 drivers
v0x14b77c160_0 .net "MemW", 0 0, L_0x14b7872c0;  1 drivers
v0x14b77c230_0 .net "MemWrite", 0 0, L_0x14b788870;  alias, 1 drivers
v0x14b77c2c0_0 .net "MemtoReg", 0 0, L_0x14b787100;  alias, 1 drivers
v0x14b77c3d0_0 .net "PCS", 0 0, L_0x14b787870;  1 drivers
v0x14b77c460_0 .net "PCSrc", 0 0, L_0x14b788980;  alias, 1 drivers
v0x14b77c4f0_0 .net "RegSrc", 1 0, L_0x14b786f20;  alias, 1 drivers
v0x14b77c5a0_0 .net "RegW", 0 0, L_0x14b787220;  1 drivers
v0x14b77c670_0 .net "RegWrite", 0 0, L_0x14b788780;  alias, 1 drivers
v0x14b77c700_0 .net "clk", 0 0, v0x14b786cc0_0;  alias, 1 drivers
v0x14b77c790_0 .net "oneb", 0 0, L_0x14b787920;  alias, 1 drivers
v0x14b77c840_0 .net "reset", 0 0, v0x14b786d50_0;  alias, 1 drivers
L_0x14b7879c0 .part L_0x14b788b90, 14, 2;
L_0x14b787aa0 .part L_0x14b788b90, 8, 6;
L_0x14b787bc0 .part L_0x14b788b90, 0, 4;
L_0x14b788a70 .part L_0x14b788b90, 16, 4;
S_0x14b76b720 .scope module, "cl" "condlogic" 5 51, 6 5 0, S_0x14b753bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0x14b7886d0 .functor AND 2, v0x14b77b080_0, L_0x14b7885f0, C4<11>, C4<11>;
L_0x14b788780 .functor AND 1, L_0x14b787220, v0x14b778aa0_0, C4<1>, C4<1>;
L_0x14b788870 .functor AND 1, L_0x14b7872c0, v0x14b778aa0_0, C4<1>, C4<1>;
L_0x14b788980 .functor AND 1, L_0x14b787870, v0x14b778aa0_0, C4<1>, C4<1>;
v0x14b779ec0_0 .net "ALUFlags", 3 0, L_0x14b78bc10;  alias, 1 drivers
v0x14b779f80_0 .net "Cond", 3 0, L_0x14b788a70;  1 drivers
v0x14b77a020_0 .net "CondEx", 0 0, v0x14b778aa0_0;  1 drivers
v0x14b77a0f0_0 .net "FlagW", 1 0, v0x14b77b080_0;  alias, 1 drivers
v0x14b77a180_0 .net "FlagWrite", 1 0, L_0x14b7886d0;  1 drivers
v0x14b77a250_0 .net "Flags", 3 0, L_0x14b787fc0;  1 drivers
v0x14b77a2f0_0 .net "MemW", 0 0, L_0x14b7872c0;  alias, 1 drivers
v0x14b77a380_0 .net "MemWrite", 0 0, L_0x14b788870;  alias, 1 drivers
v0x14b77a420_0 .net "PCS", 0 0, L_0x14b787870;  alias, 1 drivers
v0x14b77a540_0 .net "PCSrc", 0 0, L_0x14b788980;  alias, 1 drivers
v0x14b77a5e0_0 .net "RegW", 0 0, L_0x14b787220;  alias, 1 drivers
v0x14b77a680_0 .net "RegWrite", 0 0, L_0x14b788780;  alias, 1 drivers
v0x14b77a720_0 .net *"_ivl_13", 1 0, L_0x14b7885f0;  1 drivers
v0x14b77a7d0_0 .net "clk", 0 0, v0x14b786cc0_0;  alias, 1 drivers
v0x14b77a860_0 .net "reset", 0 0, v0x14b786d50_0;  alias, 1 drivers
L_0x14b787ca0 .part L_0x14b7886d0, 1, 1;
L_0x14b787d40 .part L_0x14b78bc10, 2, 2;
L_0x14b787e00 .part L_0x14b7886d0, 0, 1;
L_0x14b787f00 .part L_0x14b78bc10, 0, 2;
L_0x14b787fc0 .concat8 [ 2 2 0 0], v0x14b7795e0_0, v0x14b779cd0_0;
L_0x14b7885f0 .concat [ 1 1 0 0], v0x14b778aa0_0, v0x14b778aa0_0;
S_0x14b7602d0 .scope module, "cc" "condcheck" 6 46, 7 1 0, S_0x14b76b720;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x14b788490 .functor BUFZ 4, L_0x14b787fc0, C4<0000>, C4<0000>, C4<0000>;
L_0x14b788500 .functor XNOR 1, L_0x14b7880f0, L_0x14b788370, C4<0>, C4<0>;
v0x14b772d00_0 .net "Cond", 3 0, L_0x14b788a70;  alias, 1 drivers
v0x14b778aa0_0 .var "CondEx", 0 0;
v0x14b778b40_0 .net "Flags", 3 0, L_0x14b787fc0;  alias, 1 drivers
v0x14b778c00_0 .net *"_ivl_6", 3 0, L_0x14b788490;  1 drivers
v0x14b778cb0_0 .net "carry", 0 0, L_0x14b7882b0;  1 drivers
v0x14b778d90_0 .net "ge", 0 0, L_0x14b788500;  1 drivers
v0x14b778e30_0 .net "neg", 0 0, L_0x14b7880f0;  1 drivers
v0x14b778ed0_0 .net "overflow", 0 0, L_0x14b788370;  1 drivers
v0x14b778f70_0 .net "zero", 0 0, L_0x14b7881b0;  1 drivers
E_0x14b761e80/0 .event anyedge, v0x14b772d00_0, v0x14b778f70_0, v0x14b778cb0_0, v0x14b778e30_0;
E_0x14b761e80/1 .event anyedge, v0x14b778ed0_0, v0x14b778d90_0;
E_0x14b761e80 .event/or E_0x14b761e80/0, E_0x14b761e80/1;
L_0x14b7880f0 .part L_0x14b788490, 3, 1;
L_0x14b7881b0 .part L_0x14b788490, 2, 1;
L_0x14b7882b0 .part L_0x14b788490, 1, 1;
L_0x14b788370 .part L_0x14b788490, 0, 1;
S_0x14b7790c0 .scope module, "flagreg0" "flopenr" 6 39, 8 1 0, S_0x14b76b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x14b779280 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0x14b7793d0_0 .net "clk", 0 0, v0x14b786cc0_0;  alias, 1 drivers
v0x14b779480_0 .net "d", 1 0, L_0x14b787f00;  1 drivers
v0x14b779530_0 .net "en", 0 0, L_0x14b787e00;  1 drivers
v0x14b7795e0_0 .var "q", 1 0;
v0x14b779690_0 .net "reset", 0 0, v0x14b786d50_0;  alias, 1 drivers
E_0x14b779380 .event posedge, v0x14b779690_0, v0x14b7793d0_0;
S_0x14b7797f0 .scope module, "flagreg1" "flopenr" 6 32, 8 1 0, S_0x14b76b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x14b7799b0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0x14b779ae0_0 .net "clk", 0 0, v0x14b786cc0_0;  alias, 1 drivers
v0x14b779b90_0 .net "d", 1 0, L_0x14b787d40;  1 drivers
v0x14b779c20_0 .net "en", 0 0, L_0x14b787ca0;  1 drivers
v0x14b779cd0_0 .var "q", 1 0;
v0x14b779d80_0 .net "reset", 0 0, v0x14b786d50_0;  alias, 1 drivers
S_0x14b77aa20 .scope module, "dec" "decode" 5 36, 9 1 0, S_0x14b753bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
    .port_info 12 /OUTPUT 1 "oneb";
L_0x14b787780 .functor AND 1, L_0x14b787650, L_0x14b787220, C4<1>, C4<1>;
L_0x14b787870 .functor OR 1, L_0x14b787780, L_0x14b787360, C4<0>, C4<0>;
v0x14b77add0_0 .var "ALUControl", 2 0;
v0x14b77ae90_0 .net "ALUOp", 0 0, L_0x14b787420;  1 drivers
v0x14b77af30_0 .net "ALUSrc", 0 0, L_0x14b787060;  alias, 1 drivers
v0x14b77afe0_0 .net "Branch", 0 0, L_0x14b787360;  1 drivers
v0x14b77b080_0 .var "FlagW", 1 0;
v0x14b77b160_0 .net "Funct", 5 0, L_0x14b787aa0;  1 drivers
v0x14b77b200_0 .net "ImmSrc", 1 0, L_0x14b786fc0;  alias, 1 drivers
v0x14b77b2b0_0 .net "MemW", 0 0, L_0x14b7872c0;  alias, 1 drivers
v0x14b77b360_0 .net "MemtoReg", 0 0, L_0x14b787100;  alias, 1 drivers
v0x14b77b470_0 .net "Op", 1 0, L_0x14b7879c0;  1 drivers
v0x14b77b520_0 .net "PCS", 0 0, L_0x14b787870;  alias, 1 drivers
v0x14b77b5d0_0 .net "Rd", 3 0, L_0x14b787bc0;  1 drivers
v0x14b77b660_0 .net "RegSrc", 1 0, L_0x14b786f20;  alias, 1 drivers
v0x14b77b6f0_0 .net "RegW", 0 0, L_0x14b787220;  alias, 1 drivers
v0x14b77b7a0_0 .net *"_ivl_10", 9 0, v0x14b77bb30_0;  1 drivers
L_0x140058010 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x14b77b830_0 .net/2u *"_ivl_11", 3 0, L_0x140058010;  1 drivers
v0x14b77b8e0_0 .net *"_ivl_13", 0 0, L_0x14b787650;  1 drivers
v0x14b77ba80_0 .net *"_ivl_15", 0 0, L_0x14b787780;  1 drivers
v0x14b77bb30_0 .var "controls", 9 0;
v0x14b77bbe0_0 .net "oneb", 0 0, L_0x14b787920;  alias, 1 drivers
E_0x14b763760 .event anyedge, v0x14b77ae90_0, v0x14b77b160_0, v0x14b77add0_0;
E_0x14b77ad90 .event anyedge, v0x14b77b470_0, v0x14b77b160_0;
L_0x14b786f20 .part v0x14b77bb30_0, 8, 2;
L_0x14b786fc0 .part v0x14b77bb30_0, 6, 2;
L_0x14b787060 .part v0x14b77bb30_0, 5, 1;
L_0x14b787100 .part v0x14b77bb30_0, 4, 1;
L_0x14b787220 .part v0x14b77bb30_0, 3, 1;
L_0x14b7872c0 .part v0x14b77bb30_0, 2, 1;
L_0x14b787360 .part v0x14b77bb30_0, 1, 1;
L_0x14b787420 .part v0x14b77bb30_0, 0, 1;
L_0x14b787650 .cmp/eq 4, L_0x14b787bc0, L_0x140058010;
L_0x14b787920 .part L_0x14b787aa0, 3, 1;
S_0x14b77cab0 .scope module, "dp" "datapath" 4 49, 10 8 0, S_0x14b75b0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0x14b783410_0 .net "ALUControl", 2 0, v0x14b77add0_0;  alias, 1 drivers
v0x14b7834c0_0 .net "ALUFlags", 3 0, L_0x14b78bc10;  alias, 1 drivers
v0x14b783560_0 .net "ALUResult", 31 0, v0x14b77d470_0;  alias, 1 drivers
v0x14b783630_0 .net "ALUSrc", 0 0, L_0x14b787060;  alias, 1 drivers
v0x14b7836c0_0 .net "ExtImm", 31 0, v0x14b77f040_0;  1 drivers
v0x14b7837d0_0 .net "ImmSrc", 1 0, L_0x14b786fc0;  alias, 1 drivers
v0x14b783860_0 .net "Instr", 31 0, L_0x14b78bf20;  alias, 1 drivers
v0x14b7838f0_0 .net "MemtoReg", 0 0, L_0x14b787100;  alias, 1 drivers
v0x14b783980_0 .net "PC", 31 0, v0x14b7807d0_0;  alias, 1 drivers
v0x14b783a90_0 .net "PCNext", 31 0, L_0x14b788cb0;  1 drivers
v0x14b783b60_0 .net "PCPlus4", 31 0, L_0x14b788e50;  1 drivers
v0x14b783bf0_0 .net "PCPlus8", 31 0, L_0x14b788f50;  1 drivers
v0x14b783cc0_0 .net "PCSrc", 0 0, L_0x14b788980;  alias, 1 drivers
v0x14b783d50_0 .net "RA1", 3 0, L_0x14b788ff0;  1 drivers
v0x14b783e20_0 .net "RA2", 3 0, L_0x14b789250;  1 drivers
v0x14b783ef0_0 .net "ReadData", 31 0, L_0x14b78c150;  alias, 1 drivers
v0x14b783f80_0 .net "RegSrc", 1 0, L_0x14b786f20;  alias, 1 drivers
v0x14b784150_0 .net "RegWrite", 0 0, L_0x14b788780;  alias, 1 drivers
v0x14b7841e0_0 .net "Result", 31 0, L_0x14b78a000;  1 drivers
v0x14b784270_0 .net "SrcA", 31 0, L_0x14b7898c0;  1 drivers
v0x14b784300_0 .net "SrcB", 31 0, L_0x14b78a140;  1 drivers
v0x14b784390_0 .net "WriteData", 31 0, L_0x14b789d40;  alias, 1 drivers
v0x14b784460_0 .net "clk", 0 0, v0x14b786cc0_0;  alias, 1 drivers
v0x14b7844f0_0 .net "reset", 0 0, v0x14b786d50_0;  alias, 1 drivers
L_0x14b789090 .part L_0x14b78bf20, 16, 4;
L_0x14b789170 .part L_0x14b786f20, 0, 1;
L_0x14b7892f0 .part L_0x14b78bf20, 0, 4;
L_0x14b789390 .part L_0x14b78bf20, 12, 4;
L_0x14b789470 .part L_0x14b786f20, 1, 1;
L_0x14b789e60 .part L_0x14b78bf20, 12, 4;
L_0x14b78a0a0 .part L_0x14b78bf20, 0, 24;
S_0x14b77ce10 .scope module, "alu" "alu" 10 112, 11 2 0, S_0x14b77cab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlags";
P_0x14b77cf80 .param/l "AND" 0 11 16, C4<010>;
P_0x14b77cfc0 .param/l "ARITHMETIC" 0 11 15, C4<00z>;
P_0x14b77d000 .param/l "OR" 0 11 17, C4<011>;
P_0x14b77d040 .param/l "XOR" 0 11 18, C4<100>;
L_0x14b78a600 .functor NOT 33, L_0x14b78a4a0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x14b78afd0 .functor AND 1, L_0x14b78ae30, L_0x14b78aed0, C4<1>, C4<1>;
L_0x14b78b1f0 .functor XOR 1, L_0x14b78b040, L_0x14b78b0e0, C4<0>, C4<0>;
L_0x14b78b360 .functor XOR 1, L_0x14b78b1f0, L_0x14b78b2c0, C4<0>, C4<0>;
L_0x14b78b470 .functor NOT 1, L_0x14b78b360, C4<0>, C4<0>, C4<0>;
L_0x14b78b180 .functor XOR 1, L_0x14b78b550, L_0x14b78b670, C4<0>, C4<0>;
L_0x14b78b7b0 .functor AND 1, L_0x14b78b470, L_0x14b78b180, C4<1>, C4<1>;
L_0x14b77cc20 .functor NOT 1, L_0x14b78b8e0, C4<0>, C4<0>, C4<0>;
L_0x14b78bb10 .functor AND 1, L_0x14b78b7b0, L_0x14b77cc20, C4<1>, C4<1>;
v0x14b77d2a0_0 .net "ALUControl", 2 0, v0x14b77add0_0;  alias, 1 drivers
v0x14b77d390_0 .net "ALUFlags", 3 0, L_0x14b78bc10;  alias, 1 drivers
v0x14b77d470_0 .var "ALUResult", 31 0;
v0x14b77d500_0 .net "SrcA", 31 0, L_0x14b7898c0;  alias, 1 drivers
v0x14b77d5a0_0 .net "SrcB", 31 0, L_0x14b78a140;  alias, 1 drivers
v0x14b77d690_0 .net *"_ivl_0", 32 0, L_0x14b78a2e0;  1 drivers
v0x14b77d740_0 .net *"_ivl_10", 32 0, L_0x14b78a600;  1 drivers
L_0x1400582e0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b77d7f0_0 .net/2u *"_ivl_12", 32 0, L_0x1400582e0;  1 drivers
v0x14b77d8a0_0 .net *"_ivl_14", 32 0, L_0x14b78a6b0;  1 drivers
v0x14b77d9b0_0 .net *"_ivl_16", 32 0, L_0x14b78a7f0;  1 drivers
L_0x140058328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14b77da60_0 .net *"_ivl_19", 0 0, L_0x140058328;  1 drivers
v0x14b77db10_0 .net *"_ivl_20", 32 0, L_0x14b78a900;  1 drivers
L_0x140058370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b77dbc0_0 .net/2u *"_ivl_26", 31 0, L_0x140058370;  1 drivers
L_0x140058250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14b77dc70_0 .net *"_ivl_3", 0 0, L_0x140058250;  1 drivers
v0x14b77dd20_0 .net *"_ivl_31", 0 0, L_0x14b78ae30;  1 drivers
v0x14b77ddd0_0 .net *"_ivl_33", 0 0, L_0x14b78aed0;  1 drivers
v0x14b77de80_0 .net *"_ivl_37", 0 0, L_0x14b78b040;  1 drivers
v0x14b77e010_0 .net *"_ivl_39", 0 0, L_0x14b78b0e0;  1 drivers
v0x14b77e0a0_0 .net *"_ivl_40", 0 0, L_0x14b78b1f0;  1 drivers
v0x14b77e150_0 .net *"_ivl_43", 0 0, L_0x14b78b2c0;  1 drivers
v0x14b77e200_0 .net *"_ivl_44", 0 0, L_0x14b78b360;  1 drivers
v0x14b77e2b0_0 .net *"_ivl_46", 0 0, L_0x14b78b470;  1 drivers
v0x14b77e360_0 .net *"_ivl_49", 0 0, L_0x14b78b550;  1 drivers
v0x14b77e410_0 .net *"_ivl_5", 0 0, L_0x14b78a400;  1 drivers
v0x14b77e4c0_0 .net *"_ivl_51", 0 0, L_0x14b78b670;  1 drivers
v0x14b77e570_0 .net *"_ivl_52", 0 0, L_0x14b78b180;  1 drivers
v0x14b77e620_0 .net *"_ivl_54", 0 0, L_0x14b78b7b0;  1 drivers
v0x14b77e6d0_0 .net *"_ivl_57", 0 0, L_0x14b78b8e0;  1 drivers
v0x14b77e780_0 .net *"_ivl_58", 0 0, L_0x14b77cc20;  1 drivers
v0x14b77e830_0 .net *"_ivl_6", 32 0, L_0x14b78a4a0;  1 drivers
L_0x140058298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14b77e8e0_0 .net *"_ivl_9", 0 0, L_0x140058298;  1 drivers
v0x14b77e990_0 .net "carry", 0 0, L_0x14b78afd0;  1 drivers
v0x14b77ea30_0 .net "neg", 0 0, L_0x14b78aba0;  1 drivers
v0x14b77df20_0 .net "overflow", 0 0, L_0x14b78bb10;  1 drivers
v0x14b77ecc0_0 .net "sum", 32 0, L_0x14b78aa60;  1 drivers
v0x14b77ed50_0 .net "zero", 0 0, L_0x14b78ad40;  1 drivers
E_0x14b77d240 .event anyedge, v0x14b77add0_0, v0x14b77ecc0_0, v0x14b77d500_0, v0x14b77d5a0_0;
L_0x14b78a2e0 .concat [ 32 1 0 0], L_0x14b7898c0, L_0x140058250;
L_0x14b78a400 .part v0x14b77add0_0, 1, 1;
L_0x14b78a4a0 .concat [ 32 1 0 0], L_0x14b78a140, L_0x140058298;
L_0x14b78a6b0 .arith/sum 33, L_0x14b78a600, L_0x1400582e0;
L_0x14b78a7f0 .concat [ 32 1 0 0], L_0x14b78a140, L_0x140058328;
L_0x14b78a900 .functor MUXZ 33, L_0x14b78a7f0, L_0x14b78a6b0, L_0x14b78a400, C4<>;
L_0x14b78aa60 .arith/sum 33, L_0x14b78a2e0, L_0x14b78a900;
L_0x14b78aba0 .part v0x14b77d470_0, 3, 1;
L_0x14b78ad40 .cmp/eq 32, v0x14b77d470_0, L_0x140058370;
L_0x14b78ae30 .part v0x14b77add0_0, 2, 1;
L_0x14b78aed0 .part L_0x14b78aa60, 32, 1;
L_0x14b78b040 .part v0x14b77add0_0, 1, 1;
L_0x14b78b0e0 .part L_0x14b7898c0, 31, 1;
L_0x14b78b2c0 .part L_0x14b78a140, 31, 1;
L_0x14b78b550 .part L_0x14b7898c0, 31, 1;
L_0x14b78b670 .part L_0x14b78aa60, 31, 1;
L_0x14b78b8e0 .part v0x14b77add0_0, 2, 1;
L_0x14b78bc10 .concat [ 1 1 1 1], L_0x14b78bb10, L_0x14b78afd0, L_0x14b78ad40, L_0x14b78aba0;
S_0x14b77ee40 .scope module, "ext" "extend" 10 101, 12 1 0, S_0x14b77cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x14b77f040_0 .var "ExtImm", 31 0;
v0x14b77f0e0_0 .net "ImmSrc", 1 0, L_0x14b786fc0;  alias, 1 drivers
v0x14b77f1c0_0 .net "Instr", 23 0, L_0x14b78a0a0;  1 drivers
E_0x14b77f000 .event anyedge, v0x14b77b200_0, v0x14b77f1c0_0;
S_0x14b77f2b0 .scope module, "pcadd1" "adder" 10 62, 13 1 0, S_0x14b77cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x14b77f470 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0x14b77f600_0 .net "a", 31 0, v0x14b7807d0_0;  alias, 1 drivers
L_0x140058058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14b77f6b0_0 .net "b", 31 0, L_0x140058058;  1 drivers
v0x14b77f750_0 .net "y", 31 0, L_0x14b788e50;  alias, 1 drivers
L_0x14b788e50 .arith/sum 32, v0x14b7807d0_0, L_0x140058058;
S_0x14b77f7f0 .scope module, "pcadd2" "adder" 10 67, 13 1 0, S_0x14b77cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x14b77f9b0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0x14b77fb20_0 .net "a", 31 0, L_0x14b788e50;  alias, 1 drivers
L_0x1400580a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14b77fbf0_0 .net "b", 31 0, L_0x1400580a0;  1 drivers
v0x14b77fc80_0 .net "y", 31 0, L_0x14b788f50;  alias, 1 drivers
L_0x14b788f50 .arith/sum 32, L_0x14b788e50, L_0x1400580a0;
S_0x14b77fd20 .scope module, "pcmux" "mux2" 10 50, 14 1 0, S_0x14b77cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x14b77ff20 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x14b780080_0 .net "d0", 31 0, L_0x14b788e50;  alias, 1 drivers
v0x14b780170_0 .net "d1", 31 0, L_0x14b78a000;  alias, 1 drivers
v0x14b780200_0 .net "s", 0 0, L_0x14b788980;  alias, 1 drivers
v0x14b780290_0 .net "y", 31 0, L_0x14b788cb0;  alias, 1 drivers
L_0x14b788cb0 .functor MUXZ 32, L_0x14b788e50, L_0x14b78a000, L_0x14b788980, C4<>;
S_0x14b780350 .scope module, "pcreg" "flopr" 10 56, 15 1 0, S_0x14b77cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x14b780510 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v0x14b780690_0 .net "clk", 0 0, v0x14b786cc0_0;  alias, 1 drivers
v0x14b780730_0 .net "d", 31 0, L_0x14b788cb0;  alias, 1 drivers
v0x14b7807d0_0 .var "q", 31 0;
v0x14b780880_0 .net "reset", 0 0, v0x14b786d50_0;  alias, 1 drivers
S_0x14b7809d0 .scope module, "ra1mux" "mux2" 10 72, 14 1 0, S_0x14b77cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x14b77a8f0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v0x14b780cd0_0 .net "d0", 3 0, L_0x14b789090;  1 drivers
L_0x1400580e8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x14b780d90_0 .net "d1", 3 0, L_0x1400580e8;  1 drivers
v0x14b780e30_0 .net "s", 0 0, L_0x14b789170;  1 drivers
v0x14b780ec0_0 .net "y", 3 0, L_0x14b788ff0;  alias, 1 drivers
L_0x14b788ff0 .functor MUXZ 4, L_0x14b789090, L_0x1400580e8, L_0x14b789170, C4<>;
S_0x14b780f80 .scope module, "ra2mux" "mux2" 10 78, 14 1 0, S_0x14b77cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x14b781140 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v0x14b7812c0_0 .net "d0", 3 0, L_0x14b7892f0;  1 drivers
v0x14b781380_0 .net "d1", 3 0, L_0x14b789390;  1 drivers
v0x14b781420_0 .net "s", 0 0, L_0x14b789470;  1 drivers
v0x14b7814b0_0 .net "y", 3 0, L_0x14b789250;  alias, 1 drivers
L_0x14b789250 .functor MUXZ 4, L_0x14b7892f0, L_0x14b789390, L_0x14b789470, C4<>;
S_0x14b781570 .scope module, "resmux" "mux2" 10 95, 14 1 0, S_0x14b77cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x14b77fee0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x14b7818f0_0 .net "d0", 31 0, v0x14b77d470_0;  alias, 1 drivers
v0x14b7819c0_0 .net "d1", 31 0, L_0x14b78c150;  alias, 1 drivers
v0x14b781a50_0 .net "s", 0 0, L_0x14b787100;  alias, 1 drivers
v0x14b781ae0_0 .net "y", 31 0, L_0x14b78a000;  alias, 1 drivers
L_0x14b78a000 .functor MUXZ 32, v0x14b77d470_0, L_0x14b78c150, L_0x14b787100, C4<>;
S_0x14b781bb0 .scope module, "rf" "regfile" 10 84, 16 1 0, S_0x14b77cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x140058130 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x14b781f00_0 .net/2u *"_ivl_0", 3 0, L_0x140058130;  1 drivers
L_0x1400581c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x14b781fc0_0 .net/2u *"_ivl_12", 3 0, L_0x1400581c0;  1 drivers
v0x14b782060_0 .net *"_ivl_14", 0 0, L_0x14b789a60;  1 drivers
v0x14b782110_0 .net *"_ivl_16", 31 0, L_0x14b789b80;  1 drivers
v0x14b7821b0_0 .net *"_ivl_18", 5 0, L_0x14b789c20;  1 drivers
v0x14b7822a0_0 .net *"_ivl_2", 0 0, L_0x14b7895c0;  1 drivers
L_0x140058208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b782340_0 .net *"_ivl_21", 1 0, L_0x140058208;  1 drivers
v0x14b7823f0_0 .net *"_ivl_4", 31 0, L_0x14b7896e0;  1 drivers
v0x14b7824a0_0 .net *"_ivl_6", 5 0, L_0x14b789780;  1 drivers
L_0x140058178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b7825b0_0 .net *"_ivl_9", 1 0, L_0x140058178;  1 drivers
v0x14b782660_0 .net "clk", 0 0, v0x14b786cc0_0;  alias, 1 drivers
v0x14b7826f0_0 .net "r15", 31 0, L_0x14b788f50;  alias, 1 drivers
v0x14b7827b0_0 .net "ra1", 3 0, L_0x14b788ff0;  alias, 1 drivers
v0x14b782840_0 .net "ra2", 3 0, L_0x14b789250;  alias, 1 drivers
v0x14b7828d0_0 .net "rd1", 31 0, L_0x14b7898c0;  alias, 1 drivers
v0x14b782980_0 .net "rd2", 31 0, L_0x14b789d40;  alias, 1 drivers
v0x14b782a20 .array "rf", 0 14, 31 0;
v0x14b782bc0_0 .net "wa3", 3 0, L_0x14b789e60;  1 drivers
v0x14b782c70_0 .net "wd3", 31 0, L_0x14b78a000;  alias, 1 drivers
v0x14b782d50_0 .net "we3", 0 0, L_0x14b788780;  alias, 1 drivers
E_0x14b781ea0 .event posedge, v0x14b7793d0_0;
L_0x14b7895c0 .cmp/eq 4, L_0x14b788ff0, L_0x140058130;
L_0x14b7896e0 .array/port v0x14b782a20, L_0x14b789780;
L_0x14b789780 .concat [ 4 2 0 0], L_0x14b788ff0, L_0x140058178;
L_0x14b7898c0 .functor MUXZ 32, L_0x14b7896e0, L_0x14b788f50, L_0x14b7895c0, C4<>;
L_0x14b789a60 .cmp/eq 4, L_0x14b789250, L_0x1400581c0;
L_0x14b789b80 .array/port v0x14b782a20, L_0x14b789c20;
L_0x14b789c20 .concat [ 4 2 0 0], L_0x14b789250, L_0x140058208;
L_0x14b789d40 .functor MUXZ 32, L_0x14b789b80, L_0x14b788f50, L_0x14b789a60, C4<>;
S_0x14b782e60 .scope module, "srcbmux" "mux2" 10 106, 14 1 0, S_0x14b77cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x14b782fd0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x14b783150_0 .net "d0", 31 0, L_0x14b789d40;  alias, 1 drivers
v0x14b783220_0 .net "d1", 31 0, v0x14b77f040_0;  alias, 1 drivers
v0x14b7832b0_0 .net "s", 0 0, L_0x14b787060;  alias, 1 drivers
v0x14b783340_0 .net "y", 31 0, L_0x14b78a140;  alias, 1 drivers
L_0x14b78a140 .functor MUXZ 32, L_0x14b789d40, v0x14b77f040_0, L_0x14b787060, C4<>;
S_0x14b7854c0 .scope module, "dmem" "dmem" 3 36, 17 1 0, S_0x14b7722f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
    .port_info 5 /INPUT 1 "oneb";
L_0x14b78c150 .functor BUFZ 32, L_0x14b78bfd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b7856c0 .array "RAM", 0 63, 31 0;
v0x14b785750_0 .net *"_ivl_0", 31 0, L_0x14b78bfd0;  1 drivers
v0x14b7857e0_0 .net *"_ivl_3", 29 0, L_0x14b78c070;  1 drivers
v0x14b785870_0 .net "a", 31 0, v0x14b77d470_0;  alias, 1 drivers
v0x14b785990_0 .net "clk", 0 0, v0x14b786cc0_0;  alias, 1 drivers
v0x14b785b20_0 .net "oneb", 0 0, o0x140022b60;  alias, 0 drivers
v0x14b785bb0_0 .net "rd", 31 0, L_0x14b78c150;  alias, 1 drivers
v0x14b785c40_0 .net "wd", 31 0, L_0x14b789d40;  alias, 1 drivers
v0x14b785ce0_0 .net "we", 0 0, L_0x14b788870;  alias, 1 drivers
L_0x14b78bfd0 .array/port v0x14b7856c0, L_0x14b78c070;
L_0x14b78c070 .part v0x14b77d470_0, 2, 30;
S_0x14b785e40 .scope module, "imem" "imem" 3 32, 18 1 0, S_0x14b7722f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x14b78bf20 .functor BUFZ 32, L_0x14b78bda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b786000 .array "RAM", 0 22, 31 0;
v0x14b786090_0 .net *"_ivl_0", 31 0, L_0x14b78bda0;  1 drivers
v0x14b786140_0 .net *"_ivl_3", 29 0, L_0x14b78be40;  1 drivers
v0x14b786200_0 .net "a", 31 0, v0x14b7807d0_0;  alias, 1 drivers
v0x14b786320_0 .net "rd", 31 0, L_0x14b78bf20;  alias, 1 drivers
L_0x14b78bda0 .array/port v0x14b786000, L_0x14b78be40;
L_0x14b78be40 .part v0x14b7807d0_0, 2, 30;
    .scope S_0x14b77aa20;
T_0 ;
    %wait E_0x14b77ad90;
    %load/vec4 v0x14b77b470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x14b77bb30_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x14b77b160_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0x14b77bb30_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x14b77bb30_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x14b77b160_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0x14b77bb30_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0x14b77bb30_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0x14b77bb30_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14b77aa20;
T_1 ;
    %wait E_0x14b763760;
    %load/vec4 v0x14b77ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14b77b160_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x14b77add0_0, 0, 3;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14b77add0_0, 0, 3;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x14b77add0_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x14b77add0_0, 0, 3;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14b77add0_0, 0, 3;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x14b77add0_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v0x14b77b160_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b77b080_0, 4, 1;
    %load/vec4 v0x14b77b160_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x14b77add0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b77add0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b77b080_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14b77add0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14b77b080_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14b7797f0;
T_2 ;
    %wait E_0x14b779380;
    %load/vec4 v0x14b779d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14b779cd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14b779c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x14b779b90_0;
    %assign/vec4 v0x14b779cd0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14b7790c0;
T_3 ;
    %wait E_0x14b779380;
    %load/vec4 v0x14b779690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14b7795e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14b779530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x14b779480_0;
    %assign/vec4 v0x14b7795e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14b7602d0;
T_4 ;
    %wait E_0x14b761e80;
    %load/vec4 v0x14b772d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x14b778f70_0;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x14b778f70_0;
    %inv;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x14b778cb0_0;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x14b778cb0_0;
    %inv;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x14b778e30_0;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x14b778e30_0;
    %inv;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x14b778ed0_0;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x14b778ed0_0;
    %inv;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x14b778cb0_0;
    %load/vec4 v0x14b778f70_0;
    %inv;
    %and;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x14b778cb0_0;
    %load/vec4 v0x14b778f70_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x14b778d90_0;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x14b778d90_0;
    %inv;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x14b778f70_0;
    %inv;
    %load/vec4 v0x14b778d90_0;
    %and;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x14b778f70_0;
    %inv;
    %load/vec4 v0x14b778d90_0;
    %and;
    %inv;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b778aa0_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x14b780350;
T_5 ;
    %wait E_0x14b779380;
    %load/vec4 v0x14b780880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b7807d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14b780730_0;
    %assign/vec4 v0x14b7807d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14b781bb0;
T_6 ;
    %wait E_0x14b781ea0;
    %load/vec4 v0x14b782d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x14b782c70_0;
    %load/vec4 v0x14b782bc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b782a20, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14b77ee40;
T_7 ;
    %wait E_0x14b77f000;
    %load/vec4 v0x14b77f0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x14b77f040_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14b77f1c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b77f040_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x14b77f1c0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b77f040_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x14b77f1c0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x14b77f1c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14b77f040_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14b77ce10;
T_8 ;
    %wait E_0x14b77d240;
    %load/vec4 v0x14b77d2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x14b77ecc0_0;
    %pad/u 32;
    %store/vec4 v0x14b77d470_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x14b77d500_0;
    %load/vec4 v0x14b77d5a0_0;
    %and;
    %store/vec4 v0x14b77d470_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x14b77d500_0;
    %load/vec4 v0x14b77d5a0_0;
    %or;
    %store/vec4 v0x14b77d470_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x14b77d500_0;
    %load/vec4 v0x14b77d5a0_0;
    %xor;
    %store/vec4 v0x14b77d470_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14b785e40;
T_9 ;
    %vpi_call 18 8 "$readmemh", "memfile.dat", v0x14b786000 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x14b7854c0;
T_10 ;
    %wait E_0x14b781ea0;
    %load/vec4 v0x14b785ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x14b785b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x14b785c40_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x14b785870_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7856c0, 0, 4;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x14b785c40_0;
    %load/vec4 v0x14b785870_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7856c0, 0, 4;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14b771750;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b786d50_0, 0;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b786d50_0, 0;
    %end;
    .thread T_11;
    .scope S_0x14b771750;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b786cc0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b786cc0_0, 0;
    %delay 5000, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14b771750;
T_13 ;
    %vpi_call 2 32 "$dumpfile", "lab5_1.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x14b771750;
T_14 ;
    %wait E_0x14b762e30;
    %vpi_call 2 39 "$display", "dataAdr: %h   WriteData: %h, MemWrite: %h", v0x14b786b10_0, v0x14b786c30_0, v0x14b786ba0_0 {0 0 0};
    %load/vec4 v0x14b786ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x14b786b10_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x14b786c30_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call 2 45 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 46 "$stop" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x14b786b10_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_14.4, 6;
    %vpi_call 2 49 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 50 "$stop" {0 0 0};
T_14.4 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "arm_procesor_tb.v";
    "./top.v";
    "./arm.v";
    "./controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./extend.v";
    "./adder.v";
    "./mux.v";
    "./flopr.v";
    "./regfile.v";
    "./dmem.v";
    "./imem.v";
