PPA Report for d_latch_clock_gated_pipelined.v (Module: d_latch_clock_gated_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 6
IO Count: 6
Cell Count: 25

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 335.91 MHz
Reg-to-Reg Critical Path Delay: 0.424 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
