{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 00:29:58 2018 " "Info: Processing started: Sat Jan 06 00:29:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_DSC:inst2\|ALU_M " "Warning: Node \"cpu_DSC:inst2\|ALU_M\" is a latch" {  } { { "cpu_DSC.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_DSC.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 32 32 200 48 "clk" "" } { 24 200 280 40 "clk" "" } { 88 768 848 104 "clk" "" } { 296 824 864 312 "clk" "" } { 280 1384 1448 296 "clk" "" } { 504 736 784 520 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0 memory lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_datain_reg7 384.62 MHz 2.6 ns Internal " "Info: Clock \"clk\" has Internal fmax of 384.62 MHz between source memory \"lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_datain_reg7\" (period= 2.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.442 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X32_Y21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y21; Fanout = 8; MEM Node = 'lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[7\] 2 MEM M4K_X32_Y21 10 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y21; Fanout = 10; MEM Node = 'lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.096 ns) 2.442 ns lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X32_Y21 1 " "Info: 3: + IC(0.496 ns) + CELL(0.096 ns) = 2.442 ns; Loc. = M4K_X32_Y21; Fanout = 1; MEM Node = 'lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[7] lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 79.69 % ) " "Info: Total cell delay = 1.946 ns ( 79.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.496 ns ( 20.31 % ) " "Info: Total interconnect delay = 0.496 ns ( 20.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[7] lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.442 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[7] {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.496ns } { 0.000ns 1.850ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.348 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 32 32 200 48 "clk" "" } { 24 200 280 40 "clk" "" } { 88 768 848 104 "clk" "" } { 296 824 864 312 "clk" "" } { 280 1384 1448 296 "clk" "" } { 504 736 784 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 32 32 200 48 "clk" "" } { 24 200 280 40 "clk" "" } { 88 768 848 104 "clk" "" } { 296 824 864 312 "clk" "" } { 280 1384 1448 296 "clk" "" } { 504 736 784 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 2.348 ns lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X32_Y21 1 " "Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y21; Fanout = 1; MEM Node = 'lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { clk~clkctrl lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.86 % ) " "Info: Total cell delay = 1.335 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.013 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.348 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 32 32 200 48 "clk" "" } { 24 200 280 40 "clk" "" } { 88 768 848 104 "clk" "" } { 296 824 864 312 "clk" "" } { 280 1384 1448 296 "clk" "" } { 504 736 784 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 32 32 200 48 "clk" "" } { 24 200 280 40 "clk" "" } { 88 768 848 104 "clk" "" } { 296 824 864 312 "clk" "" } { 280 1384 1448 296 "clk" "" } { 504 736 784 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 2.348 ns lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X32_Y21 8 " "Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y21; Fanout = 8; MEM Node = 'lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { clk~clkctrl lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.86 % ) " "Info: Total cell delay = 1.335 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.013 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[7] lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.442 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[7] {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.496ns } { 0.000ns 1.850ns 0.096ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk yiwei_bus\[2\] lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0 13.398 ns memory " "Info: tco from clock \"clk\" to destination pin \"yiwei_bus\[2\]\" through memory \"lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0\" is 13.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.348 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 32 32 200 48 "clk" "" } { 24 200 280 40 "clk" "" } { 88 768 848 104 "clk" "" } { 296 824 864 312 "clk" "" } { 280 1384 1448 296 "clk" "" } { 504 736 784 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { 32 32 200 48 "clk" "" } { 24 200 280 40 "clk" "" } { 88 768 848 104 "clk" "" } { 296 824 864 312 "clk" "" } { 280 1384 1448 296 "clk" "" } { 504 736 784 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 2.348 ns lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X32_Y21 8 " "Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y21; Fanout = 8; MEM Node = 'lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { clk~clkctrl lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.86 % ) " "Info: Total cell delay = 1.335 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.013 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.914 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X32_Y21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y21; Fanout = 8; MEM Node = 'lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[1\] 2 MEM M4K_X32_Y21 10 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y21; Fanout = 10; MEM Node = 'lpm_ram_io:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_tn91:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_tn91.tdf" "" { Text "C:/Users/11346/Desktop/cpu/cpu/db/altsyncram_tn91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.366 ns) 3.284 ns cpu_regs:inst3\|process_0~11 3 COMB LCCOMB_X26_Y25_N0 5 " "Info: 3: + IC(1.068 ns) + CELL(0.366 ns) = 3.284 ns; Loc. = LCCOMB_X26_Y25_N0; Fanout = 5; COMB Node = 'cpu_regs:inst3\|process_0~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[1] cpu_regs:inst3|process_0~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.366 ns) 4.447 ns cpu_alu:inst8\|alu_out\[2\]~62 4 COMB LCCOMB_X33_Y25_N26 1 " "Info: 4: + IC(0.797 ns) + CELL(0.366 ns) = 4.447 ns; Loc. = LCCOMB_X33_Y25_N26; Fanout = 1; COMB Node = 'cpu_alu:inst8\|alu_out\[2\]~62'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { cpu_regs:inst3|process_0~11 cpu_alu:inst8|alu_out[2]~62 } "NODE_NAME" } } { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.272 ns) 5.053 ns cpu_alu:inst8\|alu_out\[2\]~64 5 COMB LCCOMB_X33_Y25_N16 2 " "Info: 5: + IC(0.334 ns) + CELL(0.272 ns) = 5.053 ns; Loc. = LCCOMB_X33_Y25_N16; Fanout = 2; COMB Node = 'cpu_alu:inst8\|alu_out\[2\]~64'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { cpu_alu:inst8|alu_out[2]~62 cpu_alu:inst8|alu_out[2]~64 } "NODE_NAME" } } { "cpu_alu.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_alu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.225 ns) 5.987 ns cpu_yiwei:inst7\|ywljsc\[2\]~16 6 COMB LCCOMB_X26_Y25_N4 1 " "Info: 6: + IC(0.709 ns) + CELL(0.225 ns) = 5.987 ns; Loc. = LCCOMB_X26_Y25_N4; Fanout = 1; COMB Node = 'cpu_yiwei:inst7\|ywljsc\[2\]~16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { cpu_alu:inst8|alu_out[2]~64 cpu_yiwei:inst7|ywljsc[2]~16 } "NODE_NAME" } } { "cpu_yiwei.vhd" "" { Text "C:/Users/11346/Desktop/cpu/cpu/cpu_yiwei.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.823 ns) + CELL(2.104 ns) 10.914 ns yiwei_bus\[2\] 7 PIN PIN_N16 0 " "Info: 7: + IC(2.823 ns) + CELL(2.104 ns) = 10.914 ns; Loc. = PIN_N16; Fanout = 0; PIN Node = 'yiwei_bus\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { cpu_yiwei:inst7|ywljsc[2]~16 yiwei_bus[2] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/11346/Desktop/cpu/cpu/cpu.bdf" { { -8 1368 1544 8 "yiwei_bus\[7..0\]" "" } { 184 776 892 200 "yiwei_bus\[7..0\]" "" } { 536 696 784 552 "yiwei_bus\[7..0\]" "" } { 376 1304 1400 392 "yiwei_bus\[7..0\]" "" } { -16 1296 1378 0 "yiwei_bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.183 ns ( 47.49 % ) " "Info: Total cell delay = 5.183 ns ( 47.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.731 ns ( 52.51 % ) " "Info: Total interconnect delay = 5.731 ns ( 52.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.914 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[1] cpu_regs:inst3|process_0~11 cpu_alu:inst8|alu_out[2]~62 cpu_alu:inst8|alu_out[2]~64 cpu_yiwei:inst7|ywljsc[2]~16 yiwei_bus[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.914 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[1] {} cpu_regs:inst3|process_0~11 {} cpu_alu:inst8|alu_out[2]~62 {} cpu_alu:inst8|alu_out[2]~64 {} cpu_yiwei:inst7|ywljsc[2]~16 {} yiwei_bus[2] {} } { 0.000ns 0.000ns 1.068ns 0.797ns 0.334ns 0.709ns 2.823ns } { 0.000ns 1.850ns 0.366ns 0.366ns 0.272ns 0.225ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.914 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[1] cpu_regs:inst3|process_0~11 cpu_alu:inst8|alu_out[2]~62 cpu_alu:inst8|alu_out[2]~64 cpu_yiwei:inst7|ywljsc[2]~16 yiwei_bus[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.914 ns" { lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_tn91:auto_generated|q_a[1] {} cpu_regs:inst3|process_0~11 {} cpu_alu:inst8|alu_out[2]~62 {} cpu_alu:inst8|alu_out[2]~64 {} cpu_yiwei:inst7|ywljsc[2]~16 {} yiwei_bus[2] {} } { 0.000ns 0.000ns 1.068ns 0.797ns 0.334ns 0.709ns 2.823ns } { 0.000ns 1.850ns 0.366ns 0.366ns 0.272ns 0.225ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 00:29:59 2018 " "Info: Processing ended: Sat Jan 06 00:29:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
