{
  "creator": "Yosys 0.9+932 (git sha1 UNKNOWN, x86_64-linux-gnu-g++ 7.3.0-16ubuntu3 -O3 -DNDEBUG)",
  "modules": {
    "ALU": {
      "attributes": {
        "top": 1,
        "src": "ALU.v:25"
      },
      "ports": {
        "x": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "zx": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "nx": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "zy": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "ny": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "f": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "no": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "zr": {
          "direction": "output",
          "bits": [ 56 ]
        },
        "ng": {
          "direction": "output",
          "bits": [ 55 ]
        }
      },
      "cells": {
        "MUX6.MUX0.OR.out_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 40 ],
            "I3": [ 42 ],
            "O": [ 57 ]
          }
        },
        "MUX6.MUX0.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010011001101001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 58 ],
            "I3": [ 59 ],
            "O": [ 40 ]
          }
        },
        "MUX6.MUX0.OR.out_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011100000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 59 ],
            "I2": [ 60 ],
            "I3": [ 61 ],
            "O": [ 62 ]
          }
        },
        "MUX6.MUX0.OR.out_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 58 ],
            "I3": [ 59 ],
            "O": [ 63 ]
          }
        },
        "MUX6.MUX0.OR.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 18 ],
            "I3": [ 36 ],
            "O": [ 58 ]
          }
        },
        "MUX6.MUX0.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 35 ],
            "I2": [ 2 ],
            "I3": [ 34 ],
            "O": [ 59 ]
          }
        },
        "MUX6.MUX1.OR.out_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 39 ],
            "I2": [ 64 ],
            "I3": [ 41 ],
            "O": [ 65 ]
          }
        },
        "MUX6.MUX1.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 39 ],
            "I3": [ 66 ],
            "O": [ 41 ]
          }
        },
        "MUX6.MUX1.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111010011110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 60 ],
            "I1": [ 61 ],
            "I2": [ 38 ],
            "I3": [ 63 ],
            "O": [ 66 ]
          }
        },
        "MUX6.MUX1.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 19 ],
            "I3": [ 36 ],
            "O": [ 60 ]
          }
        },
        "MUX6.MUX1.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 35 ],
            "I2": [ 3 ],
            "I3": [ 34 ],
            "O": [ 61 ]
          }
        },
        "MUX6.MUX2.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011010011010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 67 ],
            "I3": [ 68 ],
            "O": [ 42 ]
          }
        },
        "MUX6.MUX2.OR.out_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010101000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 67 ],
            "I2": [ 70 ],
            "I3": [ 62 ],
            "O": [ 71 ]
          }
        },
        "MUX6.MUX2.OR.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 72 ],
            "I2": [ 4 ],
            "I3": [ 34 ],
            "O": [ 67 ]
          }
        },
        "MUX6.MUX2.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 20 ],
            "I3": [ 36 ],
            "O": [ 72 ]
          }
        },
        "MUX6.MUX2.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 70 ],
            "I3": [ 62 ],
            "O": [ 68 ]
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 43 ],
            "I2": [ 44 ],
            "I3": [ 48 ],
            "O": [ 73 ]
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011010011010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 74 ],
            "I3": [ 75 ],
            "O": [ 43 ]
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 76 ],
            "I2": [ 5 ],
            "I3": [ 34 ],
            "O": [ 74 ]
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 21 ],
            "I3": [ 36 ],
            "O": [ 76 ]
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110011001010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 67 ],
            "I2": [ 70 ],
            "I3": [ 62 ],
            "O": [ 75 ]
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001100101101001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 76 ],
            "I2": [ 5 ],
            "I3": [ 34 ],
            "O": [ 69 ]
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001100101101001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 72 ],
            "I2": [ 4 ],
            "I3": [ 34 ],
            "O": [ 70 ]
          }
        },
        "MUX6.MUX4.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011010011010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 44 ]
          }
        },
        "MUX6.MUX4.OR.out_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 77 ],
            "I1": [ 79 ],
            "I2": [ 71 ],
            "I3": [ 74 ],
            "O": [ 80 ]
          }
        },
        "MUX6.MUX4.OR.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 81 ],
            "I2": [ 6 ],
            "I3": [ 34 ],
            "O": [ 77 ]
          }
        },
        "MUX6.MUX4.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 22 ],
            "I3": [ 36 ],
            "O": [ 81 ]
          }
        },
        "MUX6.MUX4.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 79 ],
            "I2": [ 74 ],
            "I3": [ 71 ],
            "O": [ 78 ]
          }
        },
        "MUX6.MUX4.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001100101101001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 81 ],
            "I2": [ 6 ],
            "I3": [ 34 ],
            "O": [ 79 ]
          }
        },
        "MUX6.MUX5.OR.out_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 57 ],
            "I1": [ 45 ],
            "I2": [ 46 ],
            "I3": [ 47 ],
            "O": [ 82 ]
          }
        },
        "MUX6.MUX5.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011010011010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 83 ],
            "I3": [ 84 ],
            "O": [ 45 ]
          }
        },
        "MUX6.MUX5.OR.out_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010101000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 85 ],
            "I1": [ 83 ],
            "I2": [ 86 ],
            "I3": [ 80 ],
            "O": [ 87 ]
          }
        },
        "MUX6.MUX5.OR.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 88 ],
            "I2": [ 7 ],
            "I3": [ 34 ],
            "O": [ 83 ]
          }
        },
        "MUX6.MUX5.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 23 ],
            "I3": [ 36 ],
            "O": [ 88 ]
          }
        },
        "MUX6.MUX5.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 86 ],
            "I3": [ 80 ],
            "O": [ 84 ]
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011010011010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 89 ],
            "I3": [ 90 ],
            "O": [ 46 ]
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 91 ],
            "I3": [ 92 ],
            "O": [ 89 ]
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 24 ],
            "I3": [ 36 ],
            "O": [ 91 ]
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 35 ],
            "I2": [ 8 ],
            "I3": [ 34 ],
            "O": [ 92 ]
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110011001010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 85 ],
            "I1": [ 83 ],
            "I2": [ 86 ],
            "I3": [ 80 ],
            "O": [ 90 ]
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 91 ],
            "I3": [ 92 ],
            "O": [ 85 ]
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001100101101001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 88 ],
            "I2": [ 7 ],
            "I3": [ 34 ],
            "O": [ 86 ]
          }
        },
        "MUX6.MUX7.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011010011010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 93 ],
            "I3": [ 94 ],
            "O": [ 47 ]
          }
        },
        "MUX6.MUX7.OR.out_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 95 ],
            "I2": [ 87 ],
            "I3": [ 89 ],
            "O": [ 96 ]
          }
        },
        "MUX6.MUX7.OR.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 97 ],
            "I2": [ 9 ],
            "I3": [ 34 ],
            "O": [ 93 ]
          }
        },
        "MUX6.MUX7.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 25 ],
            "I3": [ 36 ],
            "O": [ 97 ]
          }
        },
        "MUX6.MUX7.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 89 ],
            "I3": [ 87 ],
            "O": [ 94 ]
          }
        },
        "MUX6.MUX7.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001100101101001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 97 ],
            "I2": [ 9 ],
            "I3": [ 34 ],
            "O": [ 95 ]
          }
        },
        "MUX6.MUX8.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 39 ],
            "I3": [ 98 ],
            "O": [ 48 ]
          }
        },
        "MUX6.MUX8.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001111001101110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 38 ],
            "I3": [ 96 ],
            "O": [ 98 ]
          }
        },
        "MUX6.MUX8.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 26 ],
            "I3": [ 36 ],
            "O": [ 99 ]
          }
        },
        "MUX6.MUX8.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 35 ],
            "I2": [ 10 ],
            "I3": [ 34 ],
            "O": [ 100 ]
          }
        },
        "MUX6.MUX9.OR.out_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 73 ],
            "I2": [ 49 ],
            "I3": [ 50 ],
            "O": [ 101 ]
          }
        },
        "MUX6.MUX9.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011010011010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 49 ]
          }
        },
        "MUX6.MUX9.OR.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 104 ],
            "I2": [ 11 ],
            "I3": [ 34 ],
            "O": [ 102 ]
          }
        },
        "MUX6.MUX9.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 27 ],
            "I3": [ 36 ],
            "O": [ 104 ]
          }
        },
        "MUX6.MUX9.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100110010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 96 ],
            "O": [ 103 ]
          }
        },
        "MUX6.MUX9.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001100101101001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 104 ],
            "I2": [ 11 ],
            "I3": [ 34 ],
            "O": [ 105 ]
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011010011010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 106 ],
            "I3": [ 107 ],
            "O": [ 50 ]
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ 108 ],
            "I2": [ 109 ],
            "I3": [ 102 ],
            "O": [ 110 ]
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 111 ],
            "I2": [ 12 ],
            "I3": [ 34 ],
            "O": [ 106 ]
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 28 ],
            "I3": [ 36 ],
            "O": [ 111 ]
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 108 ],
            "I2": [ 102 ],
            "I3": [ 109 ],
            "O": [ 107 ]
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001100101101001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 111 ],
            "I2": [ 12 ],
            "I3": [ 34 ],
            "O": [ 108 ]
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 96 ],
            "O": [ 109 ]
          }
        },
        "MUX6.MUXB.OR.out_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 51 ],
            "I2": [ 52 ],
            "I3": [ 53 ],
            "O": [ 112 ]
          }
        },
        "MUX6.MUXB.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 39 ],
            "I3": [ 113 ],
            "O": [ 51 ]
          }
        },
        "MUX6.MUXB.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001111001101110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 114 ],
            "I1": [ 115 ],
            "I2": [ 38 ],
            "I3": [ 110 ],
            "O": [ 113 ]
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011010011010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 116 ],
            "I3": [ 117 ],
            "O": [ 52 ]
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 118 ],
            "I2": [ 14 ],
            "I3": [ 34 ],
            "O": [ 116 ]
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 30 ],
            "I3": [ 36 ],
            "O": [ 118 ]
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100110010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 119 ],
            "I1": [ 114 ],
            "I2": [ 115 ],
            "I3": [ 110 ],
            "O": [ 117 ]
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001100101101001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 118 ],
            "I2": [ 14 ],
            "I3": [ 34 ],
            "O": [ 119 ]
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 29 ],
            "I3": [ 36 ],
            "O": [ 114 ]
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 35 ],
            "I2": [ 13 ],
            "I3": [ 34 ],
            "O": [ 115 ]
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011010011010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 120 ],
            "I3": [ 121 ],
            "O": [ 53 ]
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ 122 ],
            "I2": [ 123 ],
            "I3": [ 116 ],
            "O": [ 124 ]
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000010010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 125 ],
            "I2": [ 15 ],
            "I3": [ 34 ],
            "O": [ 120 ]
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 31 ],
            "I3": [ 36 ],
            "O": [ 125 ]
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100111100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 122 ],
            "I2": [ 116 ],
            "I3": [ 123 ],
            "O": [ 121 ]
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001100101101001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 125 ],
            "I2": [ 15 ],
            "I3": [ 34 ],
            "O": [ 122 ]
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000101010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 119 ],
            "I1": [ 114 ],
            "I2": [ 115 ],
            "I3": [ 110 ],
            "O": [ 123 ]
          }
        },
        "MUX6.MUXE.OR.out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 39 ],
            "I3": [ 64 ],
            "O": [ 54 ]
          }
        },
        "MUX6.MUXE.OR.out_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001111001101110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 127 ],
            "I2": [ 38 ],
            "I3": [ 124 ],
            "O": [ 64 ]
          }
        },
        "MUX6.MUXE.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 32 ],
            "I3": [ 36 ],
            "O": [ 126 ]
          }
        },
        "MUX6.MUXE.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 35 ],
            "I2": [ 16 ],
            "I3": [ 34 ],
            "O": [ 127 ]
          }
        },
        "ng_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 39 ],
            "I3": [ 128 ],
            "O": [ 55 ]
          }
        },
        "zr_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 65 ],
            "I2": [ 39 ],
            "I3": [ 128 ],
            "O": [ 56 ]
          }
        },
        "zr_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011010111110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 129 ],
            "I1": [ 130 ],
            "I2": [ 131 ],
            "I3": [ 38 ],
            "O": [ 128 ]
          }
        },
        "zr_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 33 ],
            "I3": [ 36 ],
            "O": [ 129 ]
          }
        },
        "zr_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 35 ],
            "I2": [ 17 ],
            "I3": [ 34 ],
            "O": [ 130 ]
          }
        },
        "zr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100010000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 126 ],
            "I2": [ 127 ],
            "I3": [ 124 ],
            "O": [ 131 ]
          }
        }
      },
      "netnames": {
        "MUX1.MUX0.AND1.a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:14|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUX0.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:14|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUX0.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:14|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUX0.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:14|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUX0.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:14|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUX0.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:14|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUX0.a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:14|Mux.v:9"
          }
        },
        "MUX1.MUX0.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:14|Mux.v:10"
          }
        },
        "MUX1.MUX0.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:14|Mux.v:16"
          }
        },
        "MUX1.MUX0.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:14|Mux.v:11"
          }
        },
        "MUX1.MUX1.AND1.a": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:15|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUX1.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:15|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUX1.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:15|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUX1.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:15|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUX1.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:15|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUX1.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:15|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUX1.a": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:15|Mux.v:9"
          }
        },
        "MUX1.MUX1.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:15|Mux.v:10"
          }
        },
        "MUX1.MUX1.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:15|Mux.v:16"
          }
        },
        "MUX1.MUX1.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:15|Mux.v:11"
          }
        },
        "MUX1.MUX2.AND1.a": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:16|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUX2.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:16|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUX2.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:16|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUX2.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:16|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUX2.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:16|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUX2.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:16|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUX2.a": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:16|Mux.v:9"
          }
        },
        "MUX1.MUX2.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:16|Mux.v:10"
          }
        },
        "MUX1.MUX2.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:16|Mux.v:16"
          }
        },
        "MUX1.MUX2.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:16|Mux.v:11"
          }
        },
        "MUX1.MUX3.AND1.a": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:17|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUX3.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:17|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUX3.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:17|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUX3.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:17|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUX3.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:17|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUX3.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:17|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUX3.a": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:17|Mux.v:9"
          }
        },
        "MUX1.MUX3.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:17|Mux.v:10"
          }
        },
        "MUX1.MUX3.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:17|Mux.v:16"
          }
        },
        "MUX1.MUX3.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:17|Mux.v:11"
          }
        },
        "MUX1.MUX4.AND1.a": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:18|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUX4.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:18|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUX4.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:18|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUX4.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:18|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUX4.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:18|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUX4.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:18|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUX4.a": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:18|Mux.v:9"
          }
        },
        "MUX1.MUX4.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:18|Mux.v:10"
          }
        },
        "MUX1.MUX4.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:18|Mux.v:16"
          }
        },
        "MUX1.MUX4.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:18|Mux.v:11"
          }
        },
        "MUX1.MUX5.AND1.a": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:19|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUX5.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:19|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUX5.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:19|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUX5.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:19|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUX5.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:19|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUX5.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:19|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUX5.a": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:19|Mux.v:9"
          }
        },
        "MUX1.MUX5.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:19|Mux.v:10"
          }
        },
        "MUX1.MUX5.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:19|Mux.v:16"
          }
        },
        "MUX1.MUX5.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:19|Mux.v:11"
          }
        },
        "MUX1.MUX6.AND1.a": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:20|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUX6.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:20|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUX6.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:20|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUX6.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:20|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUX6.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:20|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUX6.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:20|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUX6.a": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:20|Mux.v:9"
          }
        },
        "MUX1.MUX6.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:20|Mux.v:10"
          }
        },
        "MUX1.MUX6.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:20|Mux.v:16"
          }
        },
        "MUX1.MUX6.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:20|Mux.v:11"
          }
        },
        "MUX1.MUX7.AND1.a": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:21|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUX7.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:21|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUX7.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:21|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUX7.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:21|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUX7.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:21|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUX7.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:21|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUX7.a": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:21|Mux.v:9"
          }
        },
        "MUX1.MUX7.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:21|Mux.v:10"
          }
        },
        "MUX1.MUX7.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:21|Mux.v:16"
          }
        },
        "MUX1.MUX7.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:21|Mux.v:11"
          }
        },
        "MUX1.MUX8.AND1.a": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:22|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUX8.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:22|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUX8.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:22|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUX8.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:22|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUX8.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:22|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUX8.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:22|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUX8.a": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:22|Mux.v:9"
          }
        },
        "MUX1.MUX8.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:22|Mux.v:10"
          }
        },
        "MUX1.MUX8.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:22|Mux.v:16"
          }
        },
        "MUX1.MUX8.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:22|Mux.v:11"
          }
        },
        "MUX1.MUX9.AND1.a": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:23|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUX9.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:23|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUX9.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:23|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUX9.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:23|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUX9.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:23|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUX9.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:23|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUX9.a": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:23|Mux.v:9"
          }
        },
        "MUX1.MUX9.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:23|Mux.v:10"
          }
        },
        "MUX1.MUX9.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:23|Mux.v:16"
          }
        },
        "MUX1.MUX9.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:23|Mux.v:11"
          }
        },
        "MUX1.MUXA.AND1.a": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:24|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUXA.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:24|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUXA.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:24|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUXA.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:24|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUXA.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:24|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUXA.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:24|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUXA.a": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:24|Mux.v:9"
          }
        },
        "MUX1.MUXA.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:24|Mux.v:10"
          }
        },
        "MUX1.MUXA.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:24|Mux.v:16"
          }
        },
        "MUX1.MUXA.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:24|Mux.v:11"
          }
        },
        "MUX1.MUXB.AND1.a": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:25|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUXB.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:25|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUXB.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:25|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUXB.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:25|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUXB.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:25|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUXB.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:25|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUXB.a": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:25|Mux.v:9"
          }
        },
        "MUX1.MUXB.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:25|Mux.v:10"
          }
        },
        "MUX1.MUXB.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:25|Mux.v:16"
          }
        },
        "MUX1.MUXB.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:25|Mux.v:11"
          }
        },
        "MUX1.MUXC.AND1.a": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:26|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUXC.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:26|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUXC.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:26|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUXC.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:26|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUXC.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:26|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUXC.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:26|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUXC.a": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:26|Mux.v:9"
          }
        },
        "MUX1.MUXC.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:26|Mux.v:10"
          }
        },
        "MUX1.MUXC.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:26|Mux.v:16"
          }
        },
        "MUX1.MUXC.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:26|Mux.v:11"
          }
        },
        "MUX1.MUXD.AND1.a": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:27|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUXD.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:27|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUXD.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:27|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUXD.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:27|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUXD.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:27|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUXD.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:27|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUXD.a": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:27|Mux.v:9"
          }
        },
        "MUX1.MUXD.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:27|Mux.v:10"
          }
        },
        "MUX1.MUXD.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:27|Mux.v:16"
          }
        },
        "MUX1.MUXD.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:27|Mux.v:11"
          }
        },
        "MUX1.MUXE.AND1.a": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:28|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUXE.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:28|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUXE.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:28|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUXE.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:28|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUXE.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:28|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUXE.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:28|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUXE.a": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:28|Mux.v:9"
          }
        },
        "MUX1.MUXE.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:28|Mux.v:10"
          }
        },
        "MUX1.MUXE.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:28|Mux.v:16"
          }
        },
        "MUX1.MUXE.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:28|Mux.v:11"
          }
        },
        "MUX1.MUXF.AND1.a": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:29|Mux.v:18|And.v:10"
          }
        },
        "MUX1.MUXF.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:29|Mux.v:19|And.v:10"
          }
        },
        "MUX1.MUXF.AND2.b": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:29|Mux.v:19|And.v:11"
          }
        },
        "MUX1.MUXF.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:29|Mux.v:19|And.v:12"
          }
        },
        "MUX1.MUXF.NOT.in": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:29|Mux.v:17|Not.v:8"
          }
        },
        "MUX1.MUXF.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:29|Mux.v:20|Or.v:10"
          }
        },
        "MUX1.MUXF.a": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:29|Mux.v:9"
          }
        },
        "MUX1.MUXF.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:29|Mux.v:10"
          }
        },
        "MUX1.MUXF.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:29|Mux.v:16"
          }
        },
        "MUX1.MUXF.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:29|Mux.v:11"
          }
        },
        "MUX1.a": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:9"
          }
        },
        "MUX1.b": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:10"
          }
        },
        "MUX1.sel": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:40|Mux16.v:11"
          }
        },
        "MUX2.MUX0.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:14|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUX0.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:14|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUX0.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:14|Mux.v:11"
          }
        },
        "MUX2.MUX1.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:15|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUX1.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:15|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUX1.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:15|Mux.v:11"
          }
        },
        "MUX2.MUX2.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:16|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUX2.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:16|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUX2.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:16|Mux.v:11"
          }
        },
        "MUX2.MUX3.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:17|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUX3.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:17|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUX3.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:17|Mux.v:11"
          }
        },
        "MUX2.MUX4.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:18|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUX4.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:18|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUX4.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:18|Mux.v:11"
          }
        },
        "MUX2.MUX5.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:19|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUX5.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:19|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUX5.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:19|Mux.v:11"
          }
        },
        "MUX2.MUX6.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:20|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUX6.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:20|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUX6.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:20|Mux.v:11"
          }
        },
        "MUX2.MUX7.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:21|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUX7.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:21|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUX7.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:21|Mux.v:11"
          }
        },
        "MUX2.MUX8.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:22|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUX8.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:22|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUX8.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:22|Mux.v:11"
          }
        },
        "MUX2.MUX9.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:23|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUX9.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:23|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUX9.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:23|Mux.v:11"
          }
        },
        "MUX2.MUXA.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:24|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUXA.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:24|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUXA.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:24|Mux.v:11"
          }
        },
        "MUX2.MUXB.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:25|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUXB.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:25|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUXB.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:25|Mux.v:11"
          }
        },
        "MUX2.MUXC.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:26|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUXC.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:26|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUXC.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:26|Mux.v:11"
          }
        },
        "MUX2.MUXD.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:27|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUXD.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:27|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUXD.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:27|Mux.v:11"
          }
        },
        "MUX2.MUXE.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:28|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUXE.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:28|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUXE.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:28|Mux.v:11"
          }
        },
        "MUX2.MUXF.AND2.b": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:29|Mux.v:19|And.v:11"
          }
        },
        "MUX2.MUXF.NOT.in": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:29|Mux.v:17|Not.v:8"
          }
        },
        "MUX2.MUXF.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:29|Mux.v:11"
          }
        },
        "MUX2.sel": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:44|Mux16.v:11"
          }
        },
        "MUX3.MUX0.AND1.a": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:14|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUX0.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:14|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUX0.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:14|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUX0.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:14|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUX0.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:14|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUX0.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:14|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUX0.a": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:14|Mux.v:9"
          }
        },
        "MUX3.MUX0.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:14|Mux.v:10"
          }
        },
        "MUX3.MUX0.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:14|Mux.v:16"
          }
        },
        "MUX3.MUX0.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:14|Mux.v:11"
          }
        },
        "MUX3.MUX1.AND1.a": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:15|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUX1.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:15|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUX1.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:15|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUX1.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:15|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUX1.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:15|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUX1.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:15|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUX1.a": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:15|Mux.v:9"
          }
        },
        "MUX3.MUX1.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:15|Mux.v:10"
          }
        },
        "MUX3.MUX1.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:15|Mux.v:16"
          }
        },
        "MUX3.MUX1.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:15|Mux.v:11"
          }
        },
        "MUX3.MUX2.AND1.a": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:16|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUX2.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:16|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUX2.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:16|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUX2.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:16|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUX2.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:16|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUX2.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:16|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUX2.a": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:16|Mux.v:9"
          }
        },
        "MUX3.MUX2.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:16|Mux.v:10"
          }
        },
        "MUX3.MUX2.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:16|Mux.v:16"
          }
        },
        "MUX3.MUX2.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:16|Mux.v:11"
          }
        },
        "MUX3.MUX3.AND1.a": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:17|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUX3.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:17|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUX3.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:17|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUX3.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:17|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUX3.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:17|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUX3.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:17|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUX3.a": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:17|Mux.v:9"
          }
        },
        "MUX3.MUX3.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:17|Mux.v:10"
          }
        },
        "MUX3.MUX3.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:17|Mux.v:16"
          }
        },
        "MUX3.MUX3.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:17|Mux.v:11"
          }
        },
        "MUX3.MUX4.AND1.a": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:18|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUX4.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:18|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUX4.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:18|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUX4.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:18|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUX4.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:18|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUX4.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:18|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUX4.a": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:18|Mux.v:9"
          }
        },
        "MUX3.MUX4.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:18|Mux.v:10"
          }
        },
        "MUX3.MUX4.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:18|Mux.v:16"
          }
        },
        "MUX3.MUX4.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:18|Mux.v:11"
          }
        },
        "MUX3.MUX5.AND1.a": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:19|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUX5.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:19|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUX5.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:19|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUX5.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:19|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUX5.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:19|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUX5.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:19|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUX5.a": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:19|Mux.v:9"
          }
        },
        "MUX3.MUX5.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:19|Mux.v:10"
          }
        },
        "MUX3.MUX5.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:19|Mux.v:16"
          }
        },
        "MUX3.MUX5.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:19|Mux.v:11"
          }
        },
        "MUX3.MUX6.AND1.a": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:20|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUX6.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:20|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUX6.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:20|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUX6.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:20|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUX6.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:20|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUX6.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:20|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUX6.a": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:20|Mux.v:9"
          }
        },
        "MUX3.MUX6.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:20|Mux.v:10"
          }
        },
        "MUX3.MUX6.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:20|Mux.v:16"
          }
        },
        "MUX3.MUX6.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:20|Mux.v:11"
          }
        },
        "MUX3.MUX7.AND1.a": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:21|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUX7.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:21|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUX7.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:21|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUX7.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:21|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUX7.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:21|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUX7.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:21|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUX7.a": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:21|Mux.v:9"
          }
        },
        "MUX3.MUX7.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:21|Mux.v:10"
          }
        },
        "MUX3.MUX7.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:21|Mux.v:16"
          }
        },
        "MUX3.MUX7.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:21|Mux.v:11"
          }
        },
        "MUX3.MUX8.AND1.a": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:22|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUX8.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:22|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUX8.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:22|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUX8.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:22|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUX8.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:22|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUX8.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:22|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUX8.a": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:22|Mux.v:9"
          }
        },
        "MUX3.MUX8.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:22|Mux.v:10"
          }
        },
        "MUX3.MUX8.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:22|Mux.v:16"
          }
        },
        "MUX3.MUX8.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:22|Mux.v:11"
          }
        },
        "MUX3.MUX9.AND1.a": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:23|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUX9.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:23|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUX9.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:23|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUX9.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:23|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUX9.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:23|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUX9.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:23|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUX9.a": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:23|Mux.v:9"
          }
        },
        "MUX3.MUX9.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:23|Mux.v:10"
          }
        },
        "MUX3.MUX9.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:23|Mux.v:16"
          }
        },
        "MUX3.MUX9.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:23|Mux.v:11"
          }
        },
        "MUX3.MUXA.AND1.a": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:24|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUXA.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:24|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUXA.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:24|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUXA.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:24|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUXA.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:24|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUXA.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:24|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUXA.a": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:24|Mux.v:9"
          }
        },
        "MUX3.MUXA.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:24|Mux.v:10"
          }
        },
        "MUX3.MUXA.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:24|Mux.v:16"
          }
        },
        "MUX3.MUXA.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:24|Mux.v:11"
          }
        },
        "MUX3.MUXB.AND1.a": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:25|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUXB.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:25|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUXB.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:25|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUXB.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:25|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUXB.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:25|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUXB.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:25|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUXB.a": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:25|Mux.v:9"
          }
        },
        "MUX3.MUXB.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:25|Mux.v:10"
          }
        },
        "MUX3.MUXB.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:25|Mux.v:16"
          }
        },
        "MUX3.MUXB.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:25|Mux.v:11"
          }
        },
        "MUX3.MUXC.AND1.a": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:26|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUXC.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:26|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUXC.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:26|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUXC.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:26|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUXC.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:26|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUXC.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:26|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUXC.a": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:26|Mux.v:9"
          }
        },
        "MUX3.MUXC.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:26|Mux.v:10"
          }
        },
        "MUX3.MUXC.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:26|Mux.v:16"
          }
        },
        "MUX3.MUXC.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:26|Mux.v:11"
          }
        },
        "MUX3.MUXD.AND1.a": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:27|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUXD.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:27|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUXD.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:27|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUXD.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:27|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUXD.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:27|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUXD.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:27|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUXD.a": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:27|Mux.v:9"
          }
        },
        "MUX3.MUXD.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:27|Mux.v:10"
          }
        },
        "MUX3.MUXD.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:27|Mux.v:16"
          }
        },
        "MUX3.MUXD.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:27|Mux.v:11"
          }
        },
        "MUX3.MUXE.AND1.a": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:28|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUXE.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:28|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUXE.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:28|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUXE.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:28|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUXE.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:28|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUXE.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:28|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUXE.a": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:28|Mux.v:9"
          }
        },
        "MUX3.MUXE.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:28|Mux.v:10"
          }
        },
        "MUX3.MUXE.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:28|Mux.v:16"
          }
        },
        "MUX3.MUXE.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:28|Mux.v:11"
          }
        },
        "MUX3.MUXF.AND1.a": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:29|Mux.v:18|And.v:10"
          }
        },
        "MUX3.MUXF.AND2.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:29|Mux.v:19|And.v:10"
          }
        },
        "MUX3.MUXF.AND2.b": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:29|Mux.v:19|And.v:11"
          }
        },
        "MUX3.MUXF.AND2.out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:29|Mux.v:19|And.v:12"
          }
        },
        "MUX3.MUXF.NOT.in": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:29|Mux.v:17|Not.v:8"
          }
        },
        "MUX3.MUXF.OR.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:29|Mux.v:20|Or.v:10"
          }
        },
        "MUX3.MUXF.a": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:29|Mux.v:9"
          }
        },
        "MUX3.MUXF.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:29|Mux.v:10"
          }
        },
        "MUX3.MUXF.sb": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:29|Mux.v:16"
          }
        },
        "MUX3.MUXF.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:29|Mux.v:11"
          }
        },
        "MUX3.a": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:9"
          }
        },
        "MUX3.b": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:10"
          }
        },
        "MUX3.sel": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:46|Mux16.v:11"
          }
        },
        "MUX4.MUX0.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:14|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUX0.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:14|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUX0.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:14|Mux.v:11"
          }
        },
        "MUX4.MUX1.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:15|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUX1.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:15|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUX1.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:15|Mux.v:11"
          }
        },
        "MUX4.MUX2.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:16|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUX2.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:16|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUX2.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:16|Mux.v:11"
          }
        },
        "MUX4.MUX3.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:17|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUX3.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:17|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUX3.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:17|Mux.v:11"
          }
        },
        "MUX4.MUX4.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:18|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUX4.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:18|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUX4.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:18|Mux.v:11"
          }
        },
        "MUX4.MUX5.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:19|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUX5.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:19|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUX5.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:19|Mux.v:11"
          }
        },
        "MUX4.MUX6.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:20|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUX6.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:20|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUX6.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:20|Mux.v:11"
          }
        },
        "MUX4.MUX7.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:21|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUX7.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:21|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUX7.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:21|Mux.v:11"
          }
        },
        "MUX4.MUX8.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:22|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUX8.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:22|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUX8.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:22|Mux.v:11"
          }
        },
        "MUX4.MUX9.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:23|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUX9.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:23|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUX9.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:23|Mux.v:11"
          }
        },
        "MUX4.MUXA.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:24|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUXA.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:24|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUXA.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:24|Mux.v:11"
          }
        },
        "MUX4.MUXB.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:25|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUXB.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:25|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUXB.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:25|Mux.v:11"
          }
        },
        "MUX4.MUXC.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:26|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUXC.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:26|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUXC.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:26|Mux.v:11"
          }
        },
        "MUX4.MUXD.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:27|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUXD.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:27|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUXD.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:27|Mux.v:11"
          }
        },
        "MUX4.MUXE.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:28|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUXE.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:28|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUXE.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:28|Mux.v:11"
          }
        },
        "MUX4.MUXF.AND2.b": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:29|Mux.v:19|And.v:11"
          }
        },
        "MUX4.MUXF.NOT.in": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:29|Mux.v:17|Not.v:8"
          }
        },
        "MUX4.MUXF.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:29|Mux.v:11"
          }
        },
        "MUX4.sel": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:50|Mux16.v:11"
          }
        },
        "MUX5.MUX0.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:14|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUX0.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:14|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUX0.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:14|Mux.v:11"
          }
        },
        "MUX5.MUX1.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:15|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUX1.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:15|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUX1.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:15|Mux.v:11"
          }
        },
        "MUX5.MUX2.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:16|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUX2.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:16|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUX2.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:16|Mux.v:11"
          }
        },
        "MUX5.MUX3.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:17|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUX3.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:17|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUX3.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:17|Mux.v:11"
          }
        },
        "MUX5.MUX4.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:18|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUX4.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:18|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUX4.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:18|Mux.v:11"
          }
        },
        "MUX5.MUX5.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:19|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUX5.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:19|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUX5.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:19|Mux.v:11"
          }
        },
        "MUX5.MUX6.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:20|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUX6.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:20|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUX6.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:20|Mux.v:11"
          }
        },
        "MUX5.MUX7.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:21|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUX7.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:21|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUX7.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:21|Mux.v:11"
          }
        },
        "MUX5.MUX8.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:22|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUX8.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:22|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUX8.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:22|Mux.v:11"
          }
        },
        "MUX5.MUX9.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:23|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUX9.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:23|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUX9.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:23|Mux.v:11"
          }
        },
        "MUX5.MUXA.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:24|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUXA.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:24|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUXA.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:24|Mux.v:11"
          }
        },
        "MUX5.MUXB.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:25|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUXB.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:25|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUXB.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:25|Mux.v:11"
          }
        },
        "MUX5.MUXC.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:26|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUXC.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:26|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUXC.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:26|Mux.v:11"
          }
        },
        "MUX5.MUXD.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:27|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUXD.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:27|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUXD.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:27|Mux.v:11"
          }
        },
        "MUX5.MUXE.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:28|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUXE.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:28|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUXE.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:28|Mux.v:11"
          }
        },
        "MUX5.MUXF.AND2.b": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:29|Mux.v:19|And.v:11"
          }
        },
        "MUX5.MUXF.NOT.in": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:29|Mux.v:17|Not.v:8"
          }
        },
        "MUX5.MUXF.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:29|Mux.v:11"
          }
        },
        "MUX5.sel": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:11"
          }
        },
        "MUX6.MUX0.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:14|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUX0.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:14|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUX0.OR.out": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:14|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUX0.OR.out_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "MUX6.MUX0.OR.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:15|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX0.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:15|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUX0.out": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:14|Mux.v:12"
          }
        },
        "MUX6.MUX0.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:14|Mux.v:11"
          }
        },
        "MUX6.MUX1.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:15|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUX1.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:15|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUX1.OR.out": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:15|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUX1.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:15|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUX1.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:17|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX1.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:17|FullAdder.v:16|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUX1.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:15|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUX1.out": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:15|Mux.v:12"
          }
        },
        "MUX6.MUX1.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:15|Mux.v:11"
          }
        },
        "MUX6.MUX2.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:16|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUX2.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:16|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUX2.OR.out": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:16|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUX2.OR.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:19|FullAdder.v:16|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUX2.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:19|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX2.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:16|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUX2.out": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:16|Mux.v:12"
          }
        },
        "MUX6.MUX2.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:16|Mux.v:11"
          }
        },
        "MUX6.MUX3.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:17|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUX3.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:17|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUX3.OR.out": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:17|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:21|FullAdder.v:16|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:21|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:17|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:21|FullAdder.v:17|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:19|FullAdder.v:17|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUX3.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:19|FullAdder.v:17|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX3.out": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:17|Mux.v:12"
          }
        },
        "MUX6.MUX3.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:17|Mux.v:11"
          }
        },
        "MUX6.MUX4.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:18|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUX4.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:18|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUX4.OR.out": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:18|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUX4.OR.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:23|FullAdder.v:16|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUX4.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:23|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX4.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:18|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUX4.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:23|FullAdder.v:17|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUX4.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:21|FullAdder.v:17|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUX4.out": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:18|Mux.v:12"
          }
        },
        "MUX6.MUX4.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:18|Mux.v:11"
          }
        },
        "MUX6.MUX5.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:19|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUX5.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:19|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUX5.OR.out": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:19|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUX5.OR.out_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
          }
        },
        "MUX6.MUX5.OR.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:25|FullAdder.v:16|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUX5.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:25|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX5.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:19|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUX5.out": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:19|Mux.v:12"
          }
        },
        "MUX6.MUX5.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:19|Mux.v:11"
          }
        },
        "MUX6.MUX6.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:20|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUX6.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:20|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUX6.OR.out": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:20|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:27|FullAdder.v:16|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:27|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:27|FullAdder.v:16|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:20|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:27|FullAdder.v:17|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:25|FullAdder.v:17|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUX6.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:25|FullAdder.v:17|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX6.out": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:20|Mux.v:12"
          }
        },
        "MUX6.MUX6.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:20|Mux.v:11"
          }
        },
        "MUX6.MUX7.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:21|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUX7.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:21|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUX7.OR.out": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:21|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUX7.OR.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:29|FullAdder.v:16|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUX7.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:29|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX7.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:21|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUX7.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:29|FullAdder.v:17|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUX7.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:27|FullAdder.v:17|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUX7.out": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:21|Mux.v:12"
          }
        },
        "MUX6.MUX7.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:21|Mux.v:11"
          }
        },
        "MUX6.MUX8.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:22|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUX8.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:22|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUX8.OR.out": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:22|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUX8.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:22|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUX8.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:31|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX8.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:31|FullAdder.v:16|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUX8.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:31|FullAdder.v:17|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX8.out": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:22|Mux.v:12"
          }
        },
        "MUX6.MUX8.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:22|Mux.v:11"
          }
        },
        "MUX6.MUX9.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:23|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUX9.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:23|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUX9.OR.out": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:23|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUX9.OR.out_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
          }
        },
        "MUX6.MUX9.OR.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:33|FullAdder.v:16|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUX9.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:33|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUX9.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:23|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUX9.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:33|FullAdder.v:17|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUX9.out": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:23|Mux.v:12"
          }
        },
        "MUX6.MUX9.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:23|Mux.v:11"
          }
        },
        "MUX6.MUXA.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:24|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUXA.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:24|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUXA.OR.out": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:24|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:35|FullAdder.v:16|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:35|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:24|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:35|FullAdder.v:17|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUXA.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:33|FullAdder.v:17|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUXA.out": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:24|Mux.v:12"
          }
        },
        "MUX6.MUXA.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:24|Mux.v:11"
          }
        },
        "MUX6.MUXB.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:25|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUXB.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:25|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUXB.OR.out": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:25|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUXB.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:25|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUXB.out": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:25|Mux.v:12"
          }
        },
        "MUX6.MUXB.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:25|Mux.v:11"
          }
        },
        "MUX6.MUXC.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:26|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUXC.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:26|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUXC.OR.out": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:26|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:39|FullAdder.v:16|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:39|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:26|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:39|FullAdder.v:17|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:37|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:37|FullAdder.v:16|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUXC.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:37|FullAdder.v:17|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUXC.out": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:26|Mux.v:12"
          }
        },
        "MUX6.MUXC.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:26|Mux.v:11"
          }
        },
        "MUX6.MUXD.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:27|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUXD.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:27|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUXD.OR.out": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:27|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:41|FullAdder.v:16|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:41|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "ALU.v:56|Mux16.v:27|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:41|FullAdder.v:17|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUXD.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:39|FullAdder.v:17|HalfAdder.v:11|Xor.v:16|Nand.v:13"
          }
        },
        "MUX6.MUXD.out": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:27|Mux.v:12"
          }
        },
        "MUX6.MUXD.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:27|Mux.v:11"
          }
        },
        "MUX6.MUXE.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:28|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUXE.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:28|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUXE.OR.out": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:28|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUXE.OR.out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:28|Mux.v:19|And.v:10"
          }
        },
        "MUX6.MUXE.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:43|FullAdder.v:16|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUXE.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:43|FullAdder.v:16|HalfAdder.v:12|And.v:10"
          }
        },
        "MUX6.MUXE.OR.out_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:43|FullAdder.v:17|HalfAdder.v:12|And.v:11"
          }
        },
        "MUX6.MUXE.out": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:28|Mux.v:12"
          }
        },
        "MUX6.MUXE.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:28|Mux.v:11"
          }
        },
        "MUX6.MUXF.AND2.b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:29|Mux.v:19|And.v:11"
          }
        },
        "MUX6.MUXF.NOT.in": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:29|Mux.v:17|Not.v:8"
          }
        },
        "MUX6.MUXF.OR.out": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:29|Mux.v:20|Or.v:11"
          }
        },
        "MUX6.MUXF.out": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:29|Mux.v:12"
          }
        },
        "MUX6.MUXF.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:29|Mux.v:11"
          }
        },
        "MUX6.out": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:12"
          }
        },
        "MUX6.sel": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:11"
          }
        },
        "NOT4.out": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "ALU.v:66|Not.v:9"
          }
        },
        "OR1.OR1.a": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "ALU.v:62|Or8Way.v:17|Or.v:9"
          }
        },
        "OR1.OR1.b": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "ALU.v:62|Or8Way.v:17|Or.v:10"
          }
        },
        "OR1.OR2.a": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "ALU.v:62|Or8Way.v:18|Or.v:9"
          }
        },
        "OR1.OR2.b": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "ALU.v:62|Or8Way.v:18|Or.v:10"
          }
        },
        "OR1.OR3.a": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "ALU.v:62|Or8Way.v:19|Or.v:9"
          }
        },
        "OR1.OR3.b": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "ALU.v:62|Or8Way.v:19|Or.v:10"
          }
        },
        "OR1.OR4.a": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "ALU.v:62|Or8Way.v:20|Or.v:9"
          }
        },
        "OR1.OR4.b": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "ALU.v:62|Or8Way.v:20|Or.v:10"
          }
        },
        "OR1.in": {
          "hide_name": 0,
          "bits": [ 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "ALU.v:62|Or8Way.v:8"
          }
        },
        "OR2.OR1.a": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "ALU.v:63|Or8Way.v:17|Or.v:9"
          }
        },
        "OR2.OR1.b": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "ALU.v:63|Or8Way.v:17|Or.v:10"
          }
        },
        "OR2.OR2.a": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "ALU.v:63|Or8Way.v:18|Or.v:9"
          }
        },
        "OR2.OR2.b": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "ALU.v:63|Or8Way.v:18|Or.v:10"
          }
        },
        "OR2.OR3.a": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "ALU.v:63|Or8Way.v:19|Or.v:9"
          }
        },
        "OR2.OR3.b": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "ALU.v:63|Or8Way.v:19|Or.v:10"
          }
        },
        "OR2.OR4.a": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "ALU.v:63|Or8Way.v:20|Or.v:9"
          }
        },
        "OR2.OR4.b": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "ALU.v:63|Or8Way.v:20|Or.v:10"
          }
        },
        "OR2.in": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47 ],
          "attributes": {
            "src": "ALU.v:63|Or8Way.v:8"
          }
        },
        "f": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "ALU.v:32"
          }
        },
        "ng": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "ALU.v:36"
          }
        },
        "no": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "ALU.v:33"
          }
        },
        "nx": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "ALU.v:29"
          }
        },
        "ny": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "ALU.v:31"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "ALU.v:34"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "ALU.v:26"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "ALU.v:27"
          }
        },
        "zr": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "ALU.v:35"
          }
        },
        "zr_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
          }
        },
        "zr_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
          }
        },
        "zr_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "ALU.v:59|Mux16.v:29|Mux.v:19|And.v:10"
          }
        },
        "zr_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:45|FullAdder.v:16|HalfAdder.v:11|Xor.v:14|Nand.v:13"
          }
        },
        "zr_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "ALU.v:55|Add16.v:45|FullAdder.v:16|HalfAdder.v:11|Xor.v:14|Nand.v:12"
          }
        },
        "zr_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
          }
        },
        "zx": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "ALU.v:28"
          }
        },
        "zy": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "ALU.v:30"
          }
        }
      }
    },
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:849"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:856"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:851"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:855"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1665"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1667"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1667"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1667"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1669"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1669"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1669"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "whitebox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:180"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_and$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181$10": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$logic_and$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181$12": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 5 ],
            "Y": [ 8 ]
          }
        },
        "$logic_or$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181$11": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$logic_or$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181$13": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 8 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181$10_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181"
          }
        },
        "$logic_and$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181$12_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181"
          }
        },
        "$logic_or$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181$11_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181"
          }
        },
        "$logic_or$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181$13_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:181"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:180"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:180"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:180"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:180"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:190"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:195"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:195"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:194"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:201"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:206"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:206"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:206"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:285"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:290"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:290"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:290"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:289"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:290"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:315"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:320"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:320"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:320"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:319"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:320"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:269"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:274"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:274"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:274"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:273"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:274"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:299"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:304"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:304"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:304"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:303"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:304"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:331"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:336"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:336"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:335"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:342"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:347"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:347"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:347"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:346"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:426"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:431"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:431"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:431"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:430"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:431"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:456"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:461"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:461"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:461"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:460"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:461"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:410"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:415"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:415"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:415"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:414"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:415"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:440"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:445"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:445"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:445"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:444"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:445"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:368"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:373"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:373"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:372"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:373"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:396"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:401"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:401"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:400"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:401"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:354"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:359"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:359"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:358"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:359"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:382"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:387"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:387"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:386"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:387"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:227"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:232"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:232"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:231"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:232"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:255"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:259"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:213"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:218"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:218"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:217"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:218"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:241"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:246"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:246"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:245"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:246"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1355"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1356"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1357"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:156"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:158"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:157"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:117"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:121"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:127"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:128"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:125"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:126"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:119"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:122"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:120"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:123"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:124"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:118"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1163"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1176"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1175"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1174"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1164"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1165"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1166"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1167"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1168"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1169"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1170"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1171"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1172"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1173"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1232"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1263"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1264"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1262"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1243"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1242"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1241"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1240"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1239"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1238"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1237"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1236"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1233"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1251"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1250"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1249"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1248"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1247"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1246"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1245"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1244"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1261"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1260"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1259"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1258"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1257"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1256"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1255"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1254"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1234"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1235"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1252"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1265"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1266"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1253"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1267"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1268"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:11"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:14"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:20"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:21"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:18"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:19"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:15"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:13"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:16"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:17"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:12"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1361"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1364"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1370"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1371"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1368"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1369"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1365"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1363"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1366"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1367"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1362"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1372"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1373"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1430"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1433"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1440"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1439"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1438"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1437"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1434"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1432"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1435"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1436"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1431"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1329"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1343"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1342"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1341"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1340"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1331"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1330"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1339"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1338"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1337"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1336"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1335"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1334"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1333"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1332"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1344"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1345"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1350"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1346"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1347"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1348"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1349"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1208"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1209"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1210"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1183"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1186"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1185"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1184"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "whitebox": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:171"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$ternary$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:173$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 8
          },
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:173"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$ternary$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:174$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:174"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10 ],
            "B": [ 11, 12, 13, 14 ],
            "S": [ 5 ],
            "Y": [ 15, 16, 17, 18 ]
          }
        },
        "$ternary$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:175$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:175"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16 ],
            "B": [ 17, 18 ],
            "S": [ 4 ],
            "Y": [ 19, 20 ]
          }
        },
        "$ternary$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:176$9": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:176"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "S": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$ternary$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:173$6_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:173"
          }
        },
        "$ternary$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:174$7_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:174"
          }
        },
        "$ternary$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:175$8_Y": {
          "hide_name": 1,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:175"
          }
        },
        "$ternary$/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:176$9_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:176"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:175"
          }
        },
        "s2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:174"
          }
        },
        "s3": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:173"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1494"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1496"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1503"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1505"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1501"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1501"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1497"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1496"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1497"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1496"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1495"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1497"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1503"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1495"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1505"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1496"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1497"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1498"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1498"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1504"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1502"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1502"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1500"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1500"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1499"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1499"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1503"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1505"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1045"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1054"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1052"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1051"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1056"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1053"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1047"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1049"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1048"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1050"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1046"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1055"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1059"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1058"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1057"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1080"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1089"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1087"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1086"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1091"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1088"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1081"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1082"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1084"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1083"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1085"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1090"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1094"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1093"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1092"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1011"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1020"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1018"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1017"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1022"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1019"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1012"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1013"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1015"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1014"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1016"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1021"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1025"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1024"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1023"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:949"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:956"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:954"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:953"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:958"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:955"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:951"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:952"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:950"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:957"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:961"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:960"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:959"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:980"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:987"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:985"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:984"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:989"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:986"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:981"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:982"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:983"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:988"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:992"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:991"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:990"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:472"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:481"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:478"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:477"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:477"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "abc9_arrival": 2146,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:476"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:477"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:480"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:479"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:479"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:481"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:479"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:643"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:652"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:649"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:648"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:648"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "abc9_arrival": 2146,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:647"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:648"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:651"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:650"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:650"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:652"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:650"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:779"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:788"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:785"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:784"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:784"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "abc9_arrival": 2146,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:783"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:784"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:787"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:786"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:786"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:788"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:786"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:711"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:720"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:717"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:716"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:716"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "abc9_arrival": 2146,
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:715"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:716"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:719"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:718"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:718"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:720"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:718"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1191"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1192"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1197"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1194"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1198"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1195"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1199"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1196"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1193"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1215"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1221"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1217"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1222"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1218"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1223"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1219"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1216"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1220"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1275"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1319"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1318"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1317"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1316"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1323"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1322"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1321"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1320"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1295"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1312"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1313"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1307"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1286"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1285"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1284"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1283"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1282"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1281"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1280"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1279"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1276"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1294"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1293"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1292"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1291"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1290"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1289"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1288"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1287"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1306"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1305"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1304"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1303"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1302"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1301"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1300"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1299"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1277"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1278"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1297"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1314"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1315"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1298"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1296"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1310"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1311"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1308"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1309"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1124"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1125"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1128"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1128"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1126"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1129"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1127"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1128"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1128"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1128"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1128"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "blackbox": 1,
        "keep": 1,
        "cells_not_processed": 1,
        "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1117"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1118"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1120"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/micha/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v:1119"
          }
        }
      }
    }
  }
}
