

================================================================
== Vivado HLS Report for 'cordic_sincos_generi'
================================================================
* Date:           Tue Jul 24 13:54:47 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        kalman_class
* Solution:       solution1
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  102|    1|  102|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   86|   86|         2|          -|          -|    43|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	7  / (tmp_s) | (tmp_36)
	2  / (!tmp_s & !tmp_36)
2 --> 
	3  / true
3 --> 
	4  / (!tmp_37)
	5  / (tmp_37)
4 --> 
	5  / true
5 --> 
	6  / (!tmp_37 & !exitcond_i)
	7  / (tmp_37) | (exitcond_i)
6 --> 
	5  / true
7 --> 

* FSM state operations: 

 <State 1> : 2.47ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_7 = bitcast float %t_in_read to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:315]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_7, i32 31)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:279->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:315]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_7, i32 23, i32 30)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:315]
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%tmp_s = icmp eq i8 %loc_V, -1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:317]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.80ns)   --->   "br i1 %tmp_s, label %11, label %1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:317]
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%tmp_36 = icmp ult i8 %loc_V, 115" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:321]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "br i1 %tmp_36, label %11, label %_ifconv" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:321]
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%closepath = icmp ult i8 %loc_V, 126" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:476->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %p_Val2_7, i32 23, i32 27)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:479->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_9 = trunc i32 %p_Val2_7 to i23" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:490->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%expv_op = add i8 -62, %loc_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:401->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%addr_V = select i1 %closepath, i8 63, i8 %expv_op" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:401->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %addr_V, i32 4, i32 7)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5_i_i = zext i4 %tmp_12 to i64" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_V_1 = getelementptr [13 x i100]* @ref_4oPi_table_100_V, i64 0, i64 %tmp_5_i_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i8 %addr_V to i4" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:404->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]

 <State 2> : 7.95ns
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_10 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %p_Result_9)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:491->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 27 [1/2] (1.23ns)   --->   "%table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7_i_i = zext i4 %tmp_34 to i100" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:404->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 29 [1/1] (1.51ns)   --->   "%r_V = shl i100 %table_100_V, %tmp_7_i_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:404->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%Med_V = call i80 @_ssdm_op_PartSelect.i80.i100.i32.i32(i100 %r_V, i32 20, i32 99)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:404->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_V = zext i80 %Med_V to i104" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:493->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_V = zext i24 %p_Result_10 to i104" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:493->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 33 [1/1] (5.20ns)   --->   "%r_V_1 = mul i104 %lhs_V, %rhs_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:493->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i69 @_ssdm_op_PartSelect.i69.i104.i32.i32(i104 %r_V_1, i32 8, i32 76)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:508->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_16_i = call i3 @_ssdm_op_PartSelect.i3.i104.i32.i32(i104 %r_V_1, i32 77, i32 79)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:512->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]

 <State 3> : 8.26ns
ST_3 : Operation 36 [1/1] (0.78ns)   --->   "%p_i_cast = add i5 3, %tmp" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:479->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%storemerge_i = select i1 %closepath, i5 %p_i_cast, i5 0" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:476->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%storemerge_i_cast = sext i5 %storemerge_i to i7" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:476->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([13 x i100]* @ref_4oPi_table_100_V, [1 x i8]* @p_str53, [14 x i8]* @p_str57, [1 x i8]* @p_str53, i32 -1, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:400->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 40 [1/1] (0.35ns)   --->   "%p_Val2_23 = select i1 %closepath, i3 0, i3 %tmp_16_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i3 %p_Val2_23 to i1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:516->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 42 [1/1] (1.12ns)   --->   "%p_Val2_i = sub i69 0, %p_Val2_13" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:517->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.37ns)   --->   "%p_Val2_15 = select i1 %tmp_35, i69 %p_Val2_i, i69 %p_Val2_13" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:516->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_i2_i = call i29 @_ssdm_op_PartSelect.i29.i69.i32.i32(i69 %p_Val2_15, i32 40, i32 68)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:100->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_11 = call i30 @_ssdm_op_BitConcatenate.i30.i29.i1(i29 %p_Result_i2_i, i1 true)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:101->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_12 = call i30 @llvm.part.select.i30(i30 %p_Result_11, i32 29, i32 0) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:103->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 -1, i30 %p_Result_12)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:103->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 48 [1/1] (1.12ns)   --->   "%val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_13, i1 true) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:103->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%Mx_zeros_V = trunc i32 %val_assign to i5" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_17_i = zext i5 %Mx_zeros_V to i69" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:529->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 51 [1/1] (1.53ns)   --->   "%p_Val2_17 = shl i69 %p_Val2_15, %tmp_17_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:529->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%Mx_V = call i40 @_ssdm_op_PartSelect.i40.i69.i32.i32(i69 %p_Val2_17, i32 29, i32 68)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:529->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%tmp_20_i_cast = zext i5 %Mx_zeros_V to i7" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:530->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 54 [1/1] (0.78ns) (out node of the LUT)   --->   "%Ex_V = sub i7 %storemerge_i_cast, %tmp_20_i_cast" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:530->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %Ex_V, i32 6)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 56 [1/1] (0.77ns)   --->   "%tmp_22_i = sub i7 0, %Ex_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.29ns)   --->   "%sh_assign_2 = select i1 %isNeg, i7 %tmp_22_i, i7 %Ex_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sh_assign_3_cast = sext i7 %sh_assign_2 to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_23_i = zext i32 %sh_assign_3_cast to i40" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node fout_V)   --->   "%tmp_24_i = lshr i40 %Mx_V, %tmp_23_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node fout_V)   --->   "%tmp_25_i = shl i40 %Mx_V, %tmp_23_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.46ns) (out node of the LUT)   --->   "%fout_V = select i1 %isNeg, i40 %tmp_24_i, i40 %tmp_25_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.81ns)   --->   "%tmp_37 = icmp slt i7 %Ex_V, -12" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:340]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp_37, label %ap_fixed_base.exit, label %2" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:340]
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%OP1_V = zext i40 %Mx_V to i80" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:342]
ST_3 : Operation 66 [1/1] (3.45ns)   --->   "%p_Val2_9 = mul i80 863554413089, %OP1_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:342]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_14 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %p_Val2_9, i32 40, i32 79)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:342]
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%y_V = zext i40 %tmp_14 to i43" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:342]
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i7 %Ex_V to i6" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:343]
ST_3 : Operation 70 [1/1] (0.78ns)   --->   "%yprescale_V_cast = sub i6 0, %tmp_39" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:343]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.65ns)   --->   "br label %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit"" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:347]

 <State 4> : 4.11ns
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%OP1_V_1 = zext i40 %fout_V to i80" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:358]
ST_4 : Operation 73 [1/1] (3.45ns)   --->   "%p_Val2_s = mul i80 %OP1_V_1, 863554413089" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:358]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_15 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %p_Val2_s, i32 40, i32 79)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:358]
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%z_V = zext i40 %tmp_15 to i43" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:358]
ST_4 : Operation 76 [1/1] (0.65ns)   --->   "br label %3" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:162->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]

 <State 5> : 2.85ns
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_18 = phi i43 [ %z_V, %2 ], [ %tz_V, %"operator>>.exit100.i" ]"
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i43 [ 0, %2 ], [ %ty_V, %"operator>>.exit100.i" ]"
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i43 [ 667681663043, %2 ], [ %tx_V, %"operator>>.exit100.i" ]"
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sh_assign = phi i6 [ 0, %2 ], [ %k, %"operator>>.exit100.i" ]"
ST_5 : Operation 81 [1/1] (0.78ns)   --->   "%exitcond_i = icmp eq i6 %sh_assign, -21" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:162->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 43, i64 43, i64 43)"
ST_5 : Operation 83 [1/1] (0.78ns)   --->   "%k = add i6 %sh_assign, 1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:162->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit", label %"operator>>.exit100.i"" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:162->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%d_V = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %p_Val2_18, i32 42)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:175->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_38 = zext i6 %sh_assign to i43" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:183->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 87 [1/1] (1.46ns)   --->   "%y_s_V = ashr i43 %p_Val2_1, %tmp_38" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:183->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_1)"
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52180) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:122->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:184->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 90 [1/1] (1.05ns)   --->   "%r_V_4_i = sub i43 %p_Val2_2, %y_s_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:184->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.05ns)   --->   "%r_V_i2 = add i43 %p_Val2_2, %y_s_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:184->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.32ns)   --->   "%tx_V = select i1 %d_V, i43 %r_V_i2, i43 %r_V_4_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:184->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_1, i32 %rbegin)"
ST_5 : Operation 94 [1/1] (1.46ns)   --->   "%x_s_V = ashr i43 %p_Val2_2, %tmp_38" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:185->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu)"
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52180) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:122->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:186->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 97 [1/1] (1.05ns)   --->   "%r_V_1_i = sub i43 %p_Val2_1, %x_s_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:186->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.05ns)   --->   "%r_V_i7 = add i43 %p_Val2_1, %x_s_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:186->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.32ns)   --->   "%ty_V = select i1 %d_V, i43 %r_V_1_i, i43 %r_V_i7" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:186->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%rend4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin3)"
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_40 = zext i6 %sh_assign to i64" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%cordic_ctab_table_12_2 = getelementptr [128 x i126]* @cordic_ctab_table_12_1, i64 0, i64 %tmp_40" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 103 [2/2] (1.23ns)   --->   "%p_Val2_21 = load i126* %cordic_ctab_table_12_2, align 16" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_5 : Operation 104 [1/1] (0.65ns)   --->   "br label %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit""
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%p_0 = phi i43 [ 1099511627776, %ap_fixed_base.exit ], [ %p_Val2_2, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit" ]"
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%p_1 = phi i43 [ %y_V, %ap_fixed_base.exit ], [ %p_Val2_1, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit" ]"
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_s = phi i6 [ %yprescale_V_cast, %ap_fixed_base.exit ], [ 0, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit" ]" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:343]
ST_5 : Operation 108 [2/2] (2.03ns)   --->   "%tmp_s_out = call fastcc float @scaled_fixed2ieee(i43 %p_1, i6 %p_s)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:371]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 109 [2/2] (2.03ns)   --->   "%tmp_c_out = call fastcc float @scaled_fixed2ieee(i43 %p_0, i6 0)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:372]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sel)   --->   "%tmp_42 = xor i3 %p_Val2_23, -1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:384]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.35ns) (out node of the LUT)   --->   "%sel = select i1 %p_Result_s, i3 %tmp_42, i3 %p_Val2_23" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:384]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 6> : 3.65ns
ST_6 : Operation 112 [1/2] (1.23ns)   --->   "%p_Val2_21 = load i126* %cordic_ctab_table_12_2, align 16" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%p_Val2_27_cast = call i40 @_ssdm_op_PartSelect.i40.i126.i32.i32(i126 %p_Val2_21, i32 86, i32 125)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i126.i32(i126 %p_Val2_21, i32 85)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i1 %tmp_41 to i40" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_6 : Operation 116 [1/1] (1.03ns)   --->   "%z_s_V = add i40 %tmp_46_cast, %p_Val2_27_cast" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%z_s_V_cast = zext i40 %z_s_V to i43" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_2)"
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52180) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:122->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:188->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_6 : Operation 120 [1/1] (1.05ns)   --->   "%r_V_5_i = sub i43 %p_Val2_18, %z_s_V_cast" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:188->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (1.05ns)   --->   "%r_V_i = add i43 %p_Val2_18, %z_s_V_cast" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:188->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.32ns)   --->   "%tz_V = select i1 %d_V, i43 %r_V_i, i43 %r_V_5_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:188->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%rend9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_2, i32 %rbegin8)"
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "br label %3" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:162->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]

 <State 7> : 6.82ns
ST_7 : Operation 125 [1/2] (5.64ns)   --->   "%tmp_s_out = call fastcc float @scaled_fixed2ieee(i43 %p_1, i6 %p_s)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:371]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 126 [1/2] (5.64ns)   --->   "%tmp_c_out = call fastcc float @scaled_fixed2ieee(i43 %p_0, i6 0)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:372]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 127 [1/1] (0.80ns)   --->   "switch i3 %sel, label %11 [
    i3 -1, label %10
    i3 1, label %4
    i3 2, label %5
    i3 3, label %6
    i3 -4, label %7
    i3 -3, label %8
    i3 -2, label %9
  ]" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:385]
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_218_to_int = bitcast float %tmp_c_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:411]
ST_7 : Operation 129 [1/1] (0.36ns)   --->   "%tmp_218_neg = xor i32 %tmp_218_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:411]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_50 = bitcast i32 %tmp_218_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:411]
ST_7 : Operation 131 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:413]
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_216_to_int = bitcast float %tmp_c_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:407]
ST_7 : Operation 133 [1/1] (0.36ns)   --->   "%tmp_216_neg = xor i32 %tmp_216_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:407]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_48 = bitcast i32 %tmp_216_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:407]
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_217_to_int = bitcast float %tmp_s_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:408]
ST_7 : Operation 136 [1/1] (0.36ns)   --->   "%tmp_217_neg = xor i32 %tmp_217_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:408]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_49 = bitcast i32 %tmp_217_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:408]
ST_7 : Operation 138 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:409]
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_214_to_int = bitcast float %tmp_s_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:403]
ST_7 : Operation 140 [1/1] (0.36ns)   --->   "%tmp_214_neg = xor i32 %tmp_214_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:403]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_46 = bitcast i32 %tmp_214_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:403]
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_215_to_int = bitcast float %tmp_c_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:404]
ST_7 : Operation 143 [1/1] (0.36ns)   --->   "%tmp_215_neg = xor i32 %tmp_215_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:404]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_47 = bitcast i32 %tmp_215_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:404]
ST_7 : Operation 145 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:405]
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_213_to_int = bitcast float %tmp_c_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:400]
ST_7 : Operation 147 [1/1] (0.36ns)   --->   "%tmp_213_neg = xor i32 %tmp_213_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:400]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_45 = bitcast i32 %tmp_213_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:400]
ST_7 : Operation 149 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:401]
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_212_to_int = bitcast float %tmp_s_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:396]
ST_7 : Operation 151 [1/1] (0.36ns)   --->   "%tmp_212_neg = xor i32 %tmp_212_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:396]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_44 = bitcast i32 %tmp_212_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:396]
ST_7 : Operation 153 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:397]
ST_7 : Operation 154 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:393]
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_219_to_int = bitcast float %tmp_s_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:415]
ST_7 : Operation 156 [1/1] (0.36ns)   --->   "%tmp_219_neg = xor i32 %tmp_219_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:415]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_43 = bitcast i32 %tmp_219_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:415]
ST_7 : Operation 158 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:417]
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%s_out_write_assign = phi float [ %tmp_43, %10 ], [ %tmp_50, %9 ], [ %tmp_48, %8 ], [ %tmp_46, %7 ], [ %tmp_s_out, %6 ], [ %tmp_c_out, %5 ], [ %tmp_c_out, %4 ], [ %t_in_read, %1 ], [ %tmp_s_out, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit" ], [ 0x7FFFFFFFE0000000, %0 ]"
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%c_out_write_assign = phi float [ %tmp_c_out, %10 ], [ %tmp_s_out, %9 ], [ %tmp_49, %8 ], [ %tmp_47, %7 ], [ %tmp_45, %6 ], [ %tmp_44, %5 ], [ %tmp_s_out, %4 ], [ 1.000000e+00, %1 ], [ %tmp_c_out, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit" ], [ 0x7FFFFFFFE0000000, %0 ]"
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float } undef, float %s_out_write_assign, 0" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:422]
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float } %mrv, float %c_out_write_assign, 1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:422]
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "ret { float, float } %mrv_1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:422]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.47ns
The critical path consists of the following:
	wire read on port 't_in' [4]  (0 ns)
	'icmp' operation ('closepath', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:476->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336) [14]  (0.849 ns)
	'select' operation ('addr.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:401->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336) [23]  (0.387 ns)
	'getelementptr' operation ('ref_4oPi_table_100_V_1', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336) [26]  (0 ns)
	'load' operation ('table_100.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336) on array 'ref_4oPi_table_100_V' [27]  (1.24 ns)

 <State 2>: 7.95ns
The critical path consists of the following:
	'load' operation ('table_100.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336) on array 'ref_4oPi_table_100_V' [27]  (1.24 ns)
	'shl' operation ('r.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:404->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336) [30]  (1.51 ns)
	'mul' operation ('r.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:493->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336) [34]  (5.2 ns)

 <State 3>: 8.26ns
The critical path consists of the following:
	'sub' operation ('p_Val2_i', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:517->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336) [39]  (1.12 ns)
	'select' operation ('__Val2__', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:516->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336) [40]  (0.37 ns)
	'cttz' operation ('val', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:103->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336) [45]  (1.13 ns)
	'shl' operation ('__Val2__', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:529->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336) [48]  (1.53 ns)
	'mul' operation ('__Val2__', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:342) [113]  (3.45 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('tx.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:184->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359) [120]  (0.656 ns)

 <State 4>: 4.11ns
The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:358) [64]  (3.45 ns)
	multiplexor before 'phi' operation ('tz.V') with incoming values : ('z.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:358) ('tz.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:188->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359) [69]  (0.656 ns)

 <State 5>: 2.85ns
The critical path consists of the following:
	'phi' operation ('ty.V') with incoming values : ('ty.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:186->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359) [70]  (0 ns)
	'ashr' operation ('y_s.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:183->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359) [80]  (1.47 ns)
	'sub' operation ('r_V_4_i', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:184->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359) [83]  (1.06 ns)
	'select' operation ('tx.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:184->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359) [85]  (0.323 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	'load' operation ('__Val2__', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359) on array 'cordic_ctab_table_12_1' [96]  (1.24 ns)
	'add' operation ('z_s.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359) [100]  (1.03 ns)
	'sub' operation ('r_V_5_i', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:188->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359) [104]  (1.06 ns)
	'select' operation ('tz.V', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:188->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359) [106]  (0.323 ns)

 <State 7>: 6.82ns
The critical path consists of the following:
	'call' operation ('tmp_s_out', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:371) to 'scaled_fixed2ieee' [123]  (5.65 ns)
	'xor' operation ('tmp_217_neg', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:408) [138]  (0.364 ns)
	multiplexor before 'phi' operation ('tmp_s_out') with incoming values : ('t_in') ('tmp_s_out', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:371) ('tmp_c_out', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:372) ('tmp_50', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:411) ('tmp_48', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:407) ('tmp_46', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:403) ('tmp_43', /wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:415) [167]  (0.809 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
