-- A DUT entity is used to wrap your design.
--  This example shows how you can do this for the
--  Full-adder.

library ieee;
use ieee.std_logic_1164.all;
entity DUT is
   port(input_vector: in std_logic_vector(3 downto 0);
       	output_vector: out std_logic_vector(0 downto 0));
end entity;

architecture DutWrap of DUT is

component Serial_Adder is
	port (reset, a, b, clock: in std_logic; s: out std_logic);
end component Serial_Adder;

begin
   add_instance: word_detection 
			port map (
					inp => input_vector(6 downto 2),
					reset => input_vector(1),
					clock   => input_vector(0),
					outp => output_vector(0));

end DutWrap;

