[2025-09-18 02:13:39] START suite=qualcomm_srv trace=srv96_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv96_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2802379 heartbeat IPC: 3.568 cumulative IPC: 3.568 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5404582 heartbeat IPC: 3.843 cumulative IPC: 3.701 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5404582 cumulative IPC: 3.701 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5404582 cumulative IPC: 3.701 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 15071755 heartbeat IPC: 1.034 cumulative IPC: 1.034 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24595631 heartbeat IPC: 1.05 cumulative IPC: 1.042 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 34046105 heartbeat IPC: 1.058 cumulative IPC: 1.047 (Simulation time: 00 hr 03 min 02 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 43356335 heartbeat IPC: 1.074 cumulative IPC: 1.054 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 52771709 heartbeat IPC: 1.062 cumulative IPC: 1.056 (Simulation time: 00 hr 04 min 24 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 62131594 heartbeat IPC: 1.068 cumulative IPC: 1.058 (Simulation time: 00 hr 05 min 04 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv96_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 71572567 heartbeat IPC: 1.059 cumulative IPC: 1.058 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 80921224 heartbeat IPC: 1.07 cumulative IPC: 1.059 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 90375015 heartbeat IPC: 1.058 cumulative IPC: 1.059 (Simulation time: 00 hr 07 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 94294716 cumulative IPC: 1.061 (Simulation time: 00 hr 08 min 00 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 94294716 cumulative IPC: 1.061 (Simulation time: 00 hr 08 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv96_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.061 instructions: 100000000 cycles: 94294716
CPU 0 Branch Prediction Accuracy: 92.5% MPKI: 13.51 Average ROB Occupancy at Mispredict: 30.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05093
BRANCH_INDIRECT: 0.3393
BRANCH_CONDITIONAL: 11.91
BRANCH_DIRECT_CALL: 0.3651
BRANCH_INDIRECT_CALL: 0.4927
BRANCH_RETURN: 0.3532


====Backend Stall Breakdown====
ROB_STALL: 225837
LQ_STALL: 0
SQ_STALL: 982287


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 150.03325
REPLAY_LOAD: 65.805084
NON_REPLAY_LOAD: 23.07017

== Total ==
ADDR_TRANS: 58663
REPLAY_LOAD: 31060
NON_REPLAY_LOAD: 136114

== Counts ==
ADDR_TRANS: 391
REPLAY_LOAD: 472
NON_REPLAY_LOAD: 5900

cpu0->cpu0_STLB TOTAL        ACCESS:    2108403 HIT:    2079522 MISS:      28881 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2108403 HIT:    2079522 MISS:      28881 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 191 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9970247 HIT:    8784398 MISS:    1185849 MSHR_MERGE:      62020
cpu0->cpu0_L2C LOAD         ACCESS:    7668246 HIT:    6735215 MISS:     933031 MSHR_MERGE:       4677
cpu0->cpu0_L2C RFO          ACCESS:     598582 HIT:     508215 MISS:      90367 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     479943 HIT:     379243 MISS:     100700 MSHR_MERGE:      57343
cpu0->cpu0_L2C WRITE        ACCESS:    1157285 HIT:    1146750 MISS:      10535 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      66191 HIT:      14975 MISS:      51216 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     654804 ISSUED:     269116 USEFUL:       5987 USELESS:      11292
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.81 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14991381 HIT:    7505776 MISS:    7485605 MSHR_MERGE:    1835693
cpu0->cpu0_L1I LOAD         ACCESS:   14991381 HIT:    7505776 MISS:    7485605 MSHR_MERGE:    1835693
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30344507 HIT:   25450974 MISS:    4893533 MSHR_MERGE:    1945583
cpu0->cpu0_L1D LOAD         ACCESS:   16446280 HIT:   13822123 MISS:    2624157 MSHR_MERGE:     605821
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     647366 HIT:     232131 MISS:     415235 MSHR_MERGE:     150397
cpu0->cpu0_L1D WRITE        ACCESS:   13179166 HIT:   11391359 MISS:    1787807 MSHR_MERGE:    1189222
cpu0->cpu0_L1D TRANSLATION  ACCESS:      71695 HIT:       5361 MISS:      66334 MSHR_MERGE:        143
cpu0->cpu0_L1D PREFETCH REQUESTED:     870528 ISSUED:     647358 USEFUL:      91204 USELESS:      50731
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12322450 HIT:   10221533 MISS:    2100917 MSHR_MERGE:    1060705
cpu0->cpu0_ITLB LOAD         ACCESS:   12322450 HIT:   10221533 MISS:    2100917 MSHR_MERGE:    1060705
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.382 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28253454 HIT:   26800974 MISS:    1452480 MSHR_MERGE:     384289
cpu0->cpu0_DTLB LOAD         ACCESS:   28253454 HIT:   26800974 MISS:    1452480 MSHR_MERGE:     384289
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.739 cycles
cpu0->LLC TOTAL        ACCESS:    1286732 HIT:    1178626 MISS:     108106 MSHR_MERGE:       4347
cpu0->LLC LOAD         ACCESS:     928354 HIT:     868288 MISS:      60066 MSHR_MERGE:        218
cpu0->LLC RFO          ACCESS:      90367 HIT:      81720 MISS:       8647 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      43357 HIT:      23687 MISS:      19670 MSHR_MERGE:       4129
cpu0->LLC WRITE        ACCESS:     173438 HIT:     172829 MISS:        609 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      51216 HIT:      32102 MISS:      19114 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2166
  ROW_BUFFER_MISS:     100983
  AVG DBUS CONGESTED CYCLE: 4.154
Channel 0 WQ ROW_BUFFER_HIT:       1026
  ROW_BUFFER_MISS:       9074
  FULL:          0
Channel 0 REFRESHES ISSUED:       7858

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       521153       557685       106434         9518
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7         2021         3564         2085
  STLB miss resolved @ L2C                0          649         4083         7027         5358
  STLB miss resolved @ LLC                0          484         5780        15494        12263
  STLB miss resolved @ MEM                0            2         2689         9262        15118

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             192912        51054      1400643       145678          635
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          664          952           67
  STLB miss resolved @ L2C                0          401         2630         2035           18
  STLB miss resolved @ LLC                0           30         2122         2991          129
  STLB miss resolved @ MEM                0            0          462          684          291
[2025-09-18 02:21:40] END   suite=qualcomm_srv trace=srv96_ap (rc=0)
