---
layout: archive
title: "Experience"
permalink: /experience/
author_profile: true
---

<div class="container" id="resume">
      <hr class="divider"/>
        <br>
        <div class="row">
            <h2 class="blue-text text-darken-4 center" data-aos="zoom-out-up">Professional Experience and Education</h2>
            <!--br>
            <h5 class="center" data-aos="zoom-out-up">This is my <strong class="blue-text text-darken-4">education</strong> and <strong class="blue-text text-darken-4">work experience</strong>
            timeline.</h5-->
        </div>
        <div class="row">
            <!--div class="col sm5 m7 offset-m1"-->
                <section id="timeline" class="timeline-outer">
                    <ul class="timeline">
			    <li class="event z-depth-2 blue-grey lighten-4" data-date="April 2019 - Present" data-aos="zoom-out-left">
                            <i class="fa fa-caret-left fa-3x blue-grey-text text-lighten-4" aria-hidden="true"></i>
                            <h3 class="place">KU Leuven</h3>
                            <h3 class="title">PhD Student</h3>
                            <h3 class="location"> </h3>
                            <hr class="timeline-hr">
                            <ul class="experience_bullets experience"> 
				  
		           <li><u>Project Title</u> : ESCALATE</li>
				    
			   <li>Work on FPGA Design for Network Security at Embedded Systems & Security group (and in close 
				   collaboration with the research group COSIC) in collaboration with ETH Zurich on the joint research 
				   project ESCALATE </li>
                                
                                <!-- <li>Retry Middleware: Implemented a new feature max_retry_times to set retries per each request.</li>
                                <li>Feature Improvisations: Improvised modules, fixed multiple bugs in the source code</li> -->
                            </ul>
                        </li>
			             <li class="event z-depth-2 blue-grey lighten-4" data-date="June 2018 - April 2019" data-aos="zoom-out-left">
                            <i class="fa fa-caret-left fa-3x blue-grey-text text-lighten-4" aria-hidden="true"></i>
                            <h3 class="place">Nanyang Technological University, Singapore</h3>
                            <h3 class="title">Research Associate (Deep Learning and Embedded Systems)</h3>
                            <h3 class="location"> </h3>
                            <hr class="timeline-hr">
                            <ul class="experience_bullets experience">
				    <li> <u>Project Title</u> : Automatic Design Synthesis and Optimization of Machine Learning Algorithms on Resource Constrained devices</li>

				    <li> Worked on formulating and designing an automatic design synthesis and optimization
					    approach to implement convolutional neural network models on resource constrained computing
					    platforms, targeted mainly on FPGAs </li>
				 <li> Also worked on developing a high level synthesis tool based on Python that takes the mathematical 
					 description as input and generate a hardware design optimized for multiple critical 
					 performance metrics.</li>
				    <!-- <li>Retry Middleware: Implemented a new feature max_retry_times to set retries per each request.</li>
                                <li>Feature Improvisations: Improvised modules, fixed multiple bugs in the source code</li> -->
                            </ul>
                        </li>
                        <li class="event z-depth-2 blue-grey lighten-4" data-date="January 2016 - May 2018" data-aos="zoom-out-left">
                            <i class="fa fa-caret-left fa-3x blue-grey-text text-lighten-4" aria-hidden="true"></i>
                            <h3 class="place">IBM, India</h3>
                            <h3 class="title">Business Intelligence Application Developer</h3>
                            <h3 class="location"> </h3>
                            <hr class="timeline-hr">
                            <ul class="experience_bullets experience">
				    <li><u>Project Title</u> : Global System Management Reporting Technology (GSMRT)</li>  
				  
		            <li>I have worked with various clients across the globe and provided solutions for various tasks such as Data analysis, scorecarding, reporting, and monitoring of events and metrics using the Cognos Business Intelligence solution</li>
                           <li>Provided solutions to automate the data analysis and reporting process with the application of Machine learning algorithms.</li>
			<li>Created, enhanced and maintained Framework Manager Models to support business requirements and utilized best practices in designs of data model and ETL processes. </li>
			<li>Developed and implemented test plans to ensure successful delivery of a project. </li>
                                
                                <!-- <li>Retry Middleware: Implemented a new feature max_retry_times to set retries per each request.</li>
                                <li>Feature Improvisations: Improvised modules, fixed multiple bugs in the source code</li> -->
                            </ul>
                        </li>
                        <li class="event z-depth-2 blue-grey lighten-4" data-date="May 2011 - May 2012" data-aos="zoom-out-left">
                            <i class="fa fa-caret-left fa-3x blue-grey-text text-lighten-4" aria-hidden="true"></i>
                            <h3 class="place">Gemtech Solutions Pvt. Ltd(Division of G4 matrix technologies, USA, India</h3>
                            <h3 class="title">Embedded Systems programmer</h3>
                            <h3 class="location"></h3>
                            <hr class="timeline-hr">
                            <ul class="experience_bullets experience">
                                <li > I have worked mainly on Embedded Systems programming using ARM+FPGA platform for image processing applications using C/Verilog and helped developing a digital surveillance camera on ARM+FPGA platform.<!--a rel="nofollow" href="https://github.com/scrapy/scrapy" class="styled_link" target="_blank">Scrapy</ a--> </li>  
				    <li> I have also worked on testing C, C++ based programs on both firmware and software of Embedded Systems in Linux Environment and Scripting in Linux for various automated tests for hardware and software.</li>  
				    
                            </ul>
                        </li>
                        <li class="event z-depth-2 blue-grey lighten-4" data-date="January 2010 - April 2011" data-aos="zoom-out-left">
                            <i class="fa fa-caret-left fa-3x blue-grey-text text-lighten-4" aria-hidden="true"></i>
                            <h3 class="place">College of Engineering Kidangoor, India</h3>
                            <h3 class="title">Lecturer</h3>
                            <h3 class="location"></h3>
                            <hr class="timeline-hr">
                            <ul class="experience_bullets experience">
                                <li >As a lecturer, my responsibilities were teaching undergraduate students and conducting lab work.</li>
                                
                            </ul>
                        </li>

                        <li class="event z-depth-2 blue-grey lighten-4" data-date="2013 - 2015" data-aos="zoom-out-left">
                            <i class="fa fa-caret-left fa-3x blue-grey-text text-lighten-4" aria-hidden="true"></i>
                            <h3 class="place">National Institute of Technology Kurukshetra, India</h3>
                            <h3 class="title">Master of Technology</h3>
                            <hr class="timeline-hr">
                            <p class="experience"><u>Specialization:</u> Embedded System Design <br> <!--a rel="nofollow" href="https://www.amrita.edu/" class="styled_link" target="_blank"></a --> 
				     <u> Master's Thesis Title: </u> Runtime Reconfigurable Multi-precision Floating Point Matrix Multiplier Intellectual Property core on FPGA. <br>
				    -- The Masters thesis concentrates on the implementation of a hardware-optimized reconfigurable multi-precision floating point matrix multiplier
					    for high power computing applications which can 
				    effectively reduce the percentage increase in area, delay, and power consumption with increase in precision.<br>
				    -- Developed a hardware-efficient algorithm for binary multiplication as a part of the masters thesis.
                            </p>
                        </li>



                        <li class="event z-depth-2 blue-grey lighten-4" data-date="2005 - 2009" data-aos="zoom-out-left">
                            <i class="fa fa-caret-left fa-3x blue-grey-text text-lighten-4" aria-hidden="true"></i>
                            <h3 class="place">Cochin Universiy of Science and Technology, India</h3>
                            <h3 class="title">Bachelor of Technology</h3>
                            <hr class="timeline-hr">
                            <p class="experience"> <u>Specialization: </u>  Electronics and Communication Engineering <!--a rel="nofollow" href="https://www.amrita.edu/" class="styled_link" target="_blank"></a --> <br> 
				    <u> Major Project Title:</u> Design and implementation of point to point 155.52Mbps fiber optic link <br>
				     -- This project was done in Regional Telecom Training Center, BSNL, Trivandrum.
                             </p>
                        </li>
                    </ul>
                </section>
            <!--/div-->
        </div>
        <br>
    </div>
