$date
  Thu Sep 26 16:01:03 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module bus_test_tb $end
$var reg 1 ! a_en $end
$var reg 1 " b_en $end
$var reg 8 # a_data[7:0] $end
$var reg 8 $ b_data[7:0] $end
$var reg 8 % bus_data[7:0] $end
$scope module uut $end
$var reg 8 & a_in[7:0] $end
$var reg 1 ' a_en $end
$var reg 8 ( b_in[7:0] $end
$var reg 1 ) b_en $end
$var reg 8 * bus_out[7:0] $end
$var reg 8 + bus_output[7:0] $end
$scope module a_buffer $end
$var reg 8 , data_in[7:0] $end
$var reg 1 - en $end
$var reg 8 . data_out[7:0] $end
$upscope $end
$scope module b_buffer $end
$var reg 8 / data_in[7:0] $end
$var reg 1 0 en $end
$var reg 8 1 data_out[7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b11110000 #
b00001111 $
bXXXXXXXX %
b11110000 &
0'
b00001111 (
0)
bXXXXXXXX *
bXXXXXXXX +
b11110000 ,
0-
bXXXXXXXX .
b00001111 /
00
bXXXXXXXX 1
#20000000
1!
b00001111 %
1'
b00001111 *
b00001111 +
1-
b00001111 .
b00001111 1
#40000000
0!
bXXXXXXXX %
0'
bXXXXXXXX *
bXXXXXXXX +
0-
bXXXXXXXX .
bXXXXXXXX 1
#60000000
1"
b11110000 %
1)
b11110000 *
b11110000 +
b11110000 .
10
b11110000 1
#80000000
1!
bZZZZZZZZ %
1'
bZZZZZZZZ *
bZZZZZZZZ +
1-
bZZZZZZZZ .
bZZZZZZZZ 1
#100000000
