Index: packages/apps/ChromeCustomizations/src/com/techain/chromecustomizations/BrowserCustomizationsProvider.java
===================================================================
--- packages/apps/ChromeCustomizations/src/com/techain/chromecustomizations/BrowserCustomizationsProvider.java	(revision 5132)
+++ packages/apps/ChromeCustomizations/src/com/techain/chromecustomizations/BrowserCustomizationsProvider.java	(revision 5133)
@@ -22,7 +22,7 @@
 public class BrowserCustomizationsProvider extends ContentProvider {
     // "http://www.android.com/" is just an example. Please replace this to actual homepage.
     // Other strings in this class must remain as it is.
-    private static final String HOMEPAGE_URI = "http://wap.movistar.com.co";
+    private static final String HOMEPAGE_URI = "http://www.alcatelmobile.com/";
     private static final int URI_MATCH_HOMEPAGE = 0;
     private static final int URI_MATCH_DISABLE_INCOGNITO_MODE = 1;
     private static final int URI_MATCH_DISABLE_BOOKMARKS_EDITING = 2;
Index: packages/apps/ChromeCustomizations/res/values/strings.xml
===================================================================
--- packages/apps/ChromeCustomizations/res/values/strings.xml	(revision 5132)
+++ packages/apps/ChromeCustomizations/res/values/strings.xml	(revision 5133)
@@ -4,7 +4,7 @@
      found in the LICENSE file. -->
 
 <resources xmlns:xliff="urn:oasis:names:tc:xliff:document:1.2">
-    <string name="bookmarks_folder_name" translatable="false">Favoritos</string>
+    <string name="bookmarks_folder_name" translatable="false">Chrome Bookmarks</string>
     <string-array name="bookmarks">
         <item>Alcatel Portal</item>
         <item>http://3g.my-alcatel.com</item>
Index: packages/apps/Dialer/InCallUI/src/com/android/incallui/CallButtonFragment.java
===================================================================
--- packages/apps/Dialer/InCallUI/src/com/android/incallui/CallButtonFragment.java	(revision 5132)
+++ packages/apps/Dialer/InCallUI/src/com/android/incallui/CallButtonFragment.java	(revision 5133)
@@ -531,11 +531,7 @@
 
     @Override
     public void showButton(int buttonId, boolean show) {
-        if(buttonId == BUTTON_SWITCH_VOICE_RECORD){
-            mButtonVisibilityMap.put(buttonId,BUTTON_HIDDEN);
-        }else{
-            mButtonVisibilityMap.put(buttonId, show ? BUTTON_VISIBLE : BUTTON_HIDDEN);
-        }
+        mButtonVisibilityMap.put(buttonId, show ? BUTTON_VISIBLE : BUTTON_HIDDEN);
     }
 
     @Override
Index: packages/apps/Dialer/src/com/android/dialer/calllog/CallLogListItemViewHolder.java
===================================================================
--- packages/apps/Dialer/src/com/android/dialer/calllog/CallLogListItemViewHolder.java	(revision 5132)
+++ packages/apps/Dialer/src/com/android/dialer/calllog/CallLogListItemViewHolder.java	(revision 5133)
@@ -684,7 +684,7 @@
                         .getIpDialCallIntentProvider(number));
             }
             /// @}
-            ipDialButtonView.setVisibility(View.GONE);
+            ipDialButtonView.setVisibility(View.VISIBLE);
         } else {
             ipDialButtonView.setVisibility(View.GONE);
         }
Index: packages/apps/Dialer/src/com/android/dialer/SpecialCharSequenceMgr.java
===================================================================
--- packages/apps/Dialer/src/com/android/dialer/SpecialCharSequenceMgr.java	(revision 5132)
+++ packages/apps/Dialer/src/com/android/dialer/SpecialCharSequenceMgr.java	(revision 5133)
@@ -128,10 +128,14 @@
 	private static final String CUSTOMER_VER_EXTERNAL = "*#837837#";	
 	private static final String CUSTOMER_VERSION_INTERNAL= "*#168*#";	
 	private static final String MMI_TEST_FOR_TCL = "*#458#";	
-	private static final String INTERNAL_VER_FOR_TCL = "*#208*#";
-	private static final String CUSTOMER_VERSION_FOR_TCL = "*#837#";		
+	private static final String INTERNAL_VER_FOR_TCL = "*#208*#";	
 	private static final String MMI_CHECK_ROOT= "*#858#";
 	private static final String MMI_CHECK_Efused= "*#9463*5#";
+	private static final String MMI_CHECK_ROOT2="*#7668#";
+	private static final String CUSTOMER_VERSION_FOR_TCL = "*#3228#";
+	private static final String ENGINEER_MODE_TEST_TCL="*#*#82533284#*#*";
+	private static final String MMI_ENGLISH_LANGUAGE="*#0044#";
+	private static final String MMI_FRENCH_LANGUAGE="*#0033#";
     /// @}
 
     /**
@@ -203,6 +207,9 @@
         String dialString = PhoneNumberUtils.stripSeparators(input);
 
         if (handleDeviceIdDisplay(context, dialString)
+				|| handleChangeFrench(context, dialString)
+				|| handleChangeEnglish(context, dialString)
+				|| handleEngineerModeTest2(context,  dialString)
                 || handleRegulatoryInfoDisplay(context, dialString)
                 || handlePinEntry(context, dialString)
                 || handleAdnEntry(context, dialString, textField)
@@ -222,6 +229,7 @@
                 ||handleInternalVersion(context, dialString)
                 ||handleExternalVersion(context, dialString)
                 ||handleCheckEfused(context, dialString)
+                ||handleCheckRoot2(context, dialString) 
                 /// @}
                 ) {
             return true;
@@ -403,6 +411,46 @@
         }
         return false;
     }
+	static boolean handleChangeEnglish(Context context, String input) {
+        if (input.equals(MMI_ENGLISH_LANGUAGE)) {
+            Locale newLocaleEN = Locale.US;
+            final LocaleList localeListEN = new LocaleList(newLocaleEN);
+			changeSystemLanguage(localeListEN);
+            return true;
+        }
+        return false;
+    }
+	static boolean handleChangeFrench(Context context, String input) {
+        if (input.equals(MMI_FRENCH_LANGUAGE)) {
+            Locale newLocaleEN = Locale.FRANCE;
+            final LocaleList localeListEN = new LocaleList(newLocaleEN);
+			changeSystemLanguage(localeListEN);
+            return true;
+        }
+        return false;
+    }
+	private static void changeSystemLanguage(LocaleList locale){
+		if (locale != null) {
+            try {
+                Class classActivityManagerNative = Class.forName("android.app.ActivityManagerNative");
+                Method getDefault = classActivityManagerNative.getDeclaredMethod("getDefault");
+                Object objIActivityManager = getDefault.invoke(classActivityManagerNative);
+                Class classIActivityManager = Class.forName("android.app.IActivityManager");
+                Method getConfiguration = classIActivityManager.getDeclaredMethod("getConfiguration");
+                Configuration config = (Configuration) getConfiguration.invoke(objIActivityManager);
+                config.setLocales(locale);
+                Class clzConfig = Class.forName("android.content.res.Configuration");
+                java.lang.reflect.Field userSetLocale = clzConfig.getField("userSetLocale");
+                userSetLocale.set(config, true);
+                Class[] clzParams = {Configuration.class};
+                Method updateConfiguration = classIActivityManager.getDeclaredMethod("updatePersistentConfiguration", clzParams);
+                updateConfiguration.invoke(objIActivityManager, config);
+                BackupManager.dataChanged("com.android.providers.settings");
+            } catch (Exception e) {
+                Log.d(TAG, "changeSystemLanguage: " + e.getLocalizedMessage());
+            }
+        }
+	}
     static void showMMITestPanel(Context context) {
         Intent activityIntent = new Intent(Intent.ACTION_MAIN);
         activityIntent.setComponent(new ComponentName("com.android.mmi", "com.android.mmi.MMITestDevice"));
@@ -482,8 +530,6 @@
 				String version=SystemProperties.get("ro.def.software.version");
 				if(!TextUtils.isEmpty(version)&& version!=null){
 					svnver = svnver + version; 
-				}else{
-					svnver = svnver + "00000";
 				}
 				int len=version.length();
     			String vers=version.substring(len-2, len);
@@ -507,21 +553,21 @@
                    String deviceId = telephonyManager.getDeviceId(0);
 					/// M: Avoid null object be added
 					if(!TextUtils.isEmpty(deviceId)&& deviceId!=null){
+						deviceId="IMEI:"+deviceId;
 						deviceIds.add(deviceId);
-					}else{
-						deviceIds.add("00000000000");
 					}
 					if (!TextUtils.isEmpty(vers)) {
-					 	vers="IMEISV"+vers;
+					 	vers="IMEISV:"+vers;
                         deviceIds.add(vers);
                     }
                 }
 				deviceIds.add(svnver); 
-
+				/*
                 /// M: Add single IMEI plugin. @{
                 deviceIds = ExtensionManager.getInstance().getDialPadExtension().getSingleIMEI(
                         deviceIds);
                 /// @}
+				*/
 
                 /// M: Add single IMEI and MEID handle for OP01 OM project. @{
                 if (DialerFeatureOptions.isOpLightCustSupport()) {
@@ -571,7 +617,7 @@
 		}		 
 		return false;	 
 	}
-	private static boolean handleEngineerModeTest(Context context, String input) {		 
+	private static boolean handleEngineerModeTest(Context context, String input) {
 		if(input.equals(ENGINEER_MODE_TEST)) {	 
 			Intent intent = new Intent(Intent.ACTION_MAIN); 	   
 			intent.setComponent(new ComponentName("com.mediatek.engineermode","com.mediatek.engineermode.EngineerMode"));		
@@ -581,11 +627,22 @@
 		}		 
 		return false;  
 	}
+	private static boolean handleEngineerModeTest2(Context context, String input) {
+		Log.w("yujunjie", "SpecialCharSequenceMgr:handleEngineerModeTest2()..... input ="+input);
+		if(input!=null && input.equals(ENGINEER_MODE_TEST_TCL)) {	 
+			Intent intent = new Intent(Intent.ACTION_MAIN); 	   
+			intent.setComponent(new ComponentName("com.mediatek.engineermode","com.mediatek.engineermode.EngineerMode"));		
+			intent.setFlags(Intent.FLAG_ACTIVITY_NEW_TASK); 		
+			context.startActivity( intent); 				   
+			return true;	   
+		}		 
+		return false;  
+	}
 	static boolean handleInternalVersion(Context context, String input) {	 
 		if (input.equals(MMI_INTERNAL_VERSION)) {				
 			String sw_ver = "SW Version:\n"+ SystemProperties.get("ro.build.version.incremental");			   
 			AlertDialog alert = new AlertDialog.Builder(context)							  
-				.setTitle("Android")								
+				.setTitle("Version Info")								
 				.setMessage(sw_ver)							   
 				.setPositiveButton(android.R.string.ok, null)							  
 				.setCancelable(false)								
@@ -599,7 +656,7 @@
 		if (input.equals(MMI_EXTERNAL_VERSION)) {				
 			String sw_ver = "SW Version:\n"+ SystemProperties.get("ro.build.version.custintid");		   
 			AlertDialog alert = new AlertDialog.Builder(context)							  
-				.setTitle("Android")								
+				.setTitle("Version Info")								
 				.setMessage(sw_ver)							   
 				.setPositiveButton(android.R.string.ok, null)							  
 				.setCancelable(false)								
@@ -610,30 +667,28 @@
 		return false;	   
 	}  
 	static boolean handleCustomerExternalVersion(Context context, String input) {	 
-		if (input.equals(CUSTOMER_VER_EXTERNAL)) {
-			String commercial_name = "Version Info:\n" + SystemProperties.get("ro.business.name");
-			String sw_ver = "SW Version:\n" + SystemProperties.get("ro.def.software.version");
-			String hw_ver = "HW Version:\n" + SystemProperties.get("ro.def.hardware.version");
-			String release_ver = commercial_name + "\n"+ sw_ver + "\n" + hw_ver;
-			AlertDialog alert = new AlertDialog.Builder(context)
-				.setTitle("Android")
-				.setMessage(release_ver)
-				.setPositiveButton(android.R.string.ok, null)
-				.setCancelable(false)
-				.create();
-			alert.show();
-			return true;
-		}
-		return false;
-	}
-	
+		if (input.equals(CUSTOMER_VER_EXTERNAL)) {			
+			String commercial_name = "Version Info:\n" + SystemProperties.get("ro.business.name");	
+			String sw_ver = "SVN:\n"+ SystemProperties.get("ro.def.software.version");		
+			String release_ver = commercial_name + "\n"+ sw_ver;		   
+			AlertDialog alert = new AlertDialog.Builder(context)							  
+				.setTitle("Version Info")								
+				.setMessage(release_ver)							   
+				.setPositiveButton(android.R.string.ok, null)							  
+				.setCancelable(false)								
+				.create();					
+			alert.show();	   
+			return true;			   
+		}				 
+		return false;	   
+	}  
 	static boolean handleCustomerInternalVersion(Context context, String input) {	 
 		if (input.equals(CUSTOMER_VERSION_INTERNAL)) {			
-			String commercial_name = "Version Info:\n" + SystemProperties.get("ro.product.name");
+			String commercial_name = "Version Info:\n" + SystemProperties.get("ro.business.name");
 			String sw_ver = "Certificate SW Version:\n"+ CERTIFICATE_VERSION;			
 			String release_ver = commercial_name + "\n"+ sw_ver;		   
 			AlertDialog alert = new AlertDialog.Builder(context)							  
-				.setTitle("Android")								
+				.setTitle("Version Info")								
 				.setMessage(release_ver)							   
 				.setPositiveButton(android.R.string.ok, null)							  
 				.setCancelable(false)								
@@ -649,16 +704,27 @@
 			initProductInfo();
 			String SW_Version="SW Version: "+ SystemProperties.get("ro.build.version.custintid");
 			deviceIds.add(SW_Version);
-			String[] directory = SW_Version.split("_");
-			String sw_ver = "Build Version:20"+ directory[3];
-			//String Build_Version="Build Version:"+ SystemProperties.get("ro.build.date");
-		    deviceIds.add(sw_ver);
-			String stringBuffer =  new String(product_info, CU_REF_START, CU_REF_LENGTH);
-			//String su_ref="CU REF: "+SystemProperties.get("ro.tct.curef");
-			if(stringBuffer ==null ||stringBuffer.equals("")){
-				stringBuffer="0000";
+			String build="Build Version:"+SystemProperties.get("ro.build.date");
+			deviceIds.add(build);
+			String stringInfo =  new String(product_info, CU_REF_START, CU_REF_LENGTH);
+			boolean haseChar=false;
+			for(int i=0;i<CU_REF_LENGTH;i++){
+				if((product_info[i+CU_REF_START]^0)!=0){
+					haseChar=true;
+					break;
+				}
 			}
-			String su_ref="CU REF: "+stringBuffer.toString().toUpperCase();
+			/*
+			if(stringInfo.startsWith("50") || stringInfo.startsWith("98")){
+				haseChar=true;
+			}
+			*/
+			String su_ref=null;
+			if(!TextUtils.isEmpty(stringInfo ) && haseChar){
+				 su_ref="CU REF: "+stringInfo .toString().toUpperCase().trim();
+			}else{
+				su_ref="CU REF: "+SystemProperties.get("ro.tct.curef.default");
+			}
 			deviceIds.add(su_ref);
 			AlertDialog alert = new AlertDialog.Builder(context)							  
 				.setTitle("Version Info")								
@@ -703,15 +769,34 @@
 	}  
 	static boolean handleFactoryModeTest(Context context, String input) {	 
 		List<String> deviceIds = new ArrayList<String>();
-		if (input.equals(INTERNAL_VER_FOR_TCL ) || input.equals(CUSTOMER_VERSION_FOR_TCL)) {	
-			String SW_Version="REL SW VERSION: "+ SystemProperties.get("ro.build.version.custintid");
+		if (input.equals(INTERNAL_VER_FOR_TCL )|| input.equals(CUSTOMER_VERSION_FOR_TCL)) {	
+			String SW_Version="SW Version: "+ SystemProperties.get("ro.build.version.custintid");
 			deviceIds.add(SW_Version);
-			String[] directory = SW_Version.split("_");
-			String sw_ver = "Build Version:20"+ directory[3];
-			//String Build_Version="Build Version:"+ SystemProperties.get("ro.build.date");
-		    deviceIds.add(sw_ver);
+			String build="Build Version:"+SystemProperties.get("ro.build.date");
+			deviceIds.add(build);
+			initProductInfo();
+			String stringInfo = new String(product_info, CU_REF_START, CU_REF_LENGTH);
+			boolean haseChar=false;
+			for(int i=0;i<CU_REF_LENGTH;i++){
+				if((product_info[i+CU_REF_START]^0)!=0){
+					haseChar=true;
+					break;
+				}
+			}
+			/*
+			if(stringInfo.startsWith("50") || stringInfo.startsWith("98")){
+				haseChar=true;
+			}
+			*/
+			String su_ref=null;
+			if(!TextUtils.isEmpty(stringInfo ) && haseChar){
+				 su_ref="CU REF: "+stringInfo .toString().toUpperCase().trim();
+			}else{
+				su_ref="CU REF: "+SystemProperties.get("ro.tct.curef.default");
+			}
+			deviceIds.add(su_ref);
 			AlertDialog alert = new AlertDialog.Builder(context)							  
-				.setTitle("REL SW VERSION")								
+				.setTitle("Version Info")								
 				.setItems(deviceIds.toArray(new String[deviceIds.size()]), null)							   
 				.setPositiveButton(android.R.string.ok, null)							  
 				.setCancelable(false)								
@@ -728,7 +813,13 @@
 		}		
 		return false;
 	} 
-	
+	static boolean handleCheckRoot2(Context context, String input) {    
+		if (input.equals(MMI_CHECK_ROOT2)) {
+			showCheckRoot(context);
+			return true;
+		}		
+		return false;
+	} 
 	static void showCheckRoot(Context context) {
 		AlertDialog alert = new AlertDialog.Builder(context)
 			.setTitle("Check Root")
Index: packages/apps/Dialer/src/com/android/dialer/dialpad/DialpadFragment.java
===================================================================
--- packages/apps/Dialer/src/com/android/dialer/dialpad/DialpadFragment.java	(revision 5132)
+++ packages/apps/Dialer/src/com/android/dialer/dialpad/DialpadFragment.java	(revision 5133)
@@ -1093,10 +1093,9 @@
                     }
                 }
                 /** M: [IP Dial] Check whether to show button @{ */
-                //menu.findItem(R.id.menu_ip_dial).setVisible(
-                //        DialerFeatureOptions.isIpPrefixSupport() && enable
-                //       && !PhoneNumberHelper.isUriNumber(mDigits.getText().toString()));
-                menu.findItem(R.id.menu_ip_dial).setVisible(false);
+                menu.findItem(R.id.menu_ip_dial).setVisible(
+                        DialerFeatureOptions.isIpPrefixSupport() && enable
+                        && !PhoneNumberHelper.isUriNumber(mDigits.getText().toString()));
                 /** @} */
                 /** M: [VoLTE ConfCall] Show conference call menu for volte. @{ */
                 mVolteConfCallEnabled = supportOneKeyConference(getActivity());
Index: packages/apps/Settings/src/com/android/settings/DateTimeSettings.java
===================================================================
--- packages/apps/Settings/src/com/android/settings/DateTimeSettings.java	(revision 5132)
+++ packages/apps/Settings/src/com/android/settings/DateTimeSettings.java	(revision 5133)
@@ -55,7 +55,6 @@
 import java.util.Calendar;
 import java.util.Date;
 import java.util.List;
-import java.text.SimpleDateFormat;
 
 import com.mediatek.settingslib.RestrictedListPreference;
 import static com.android.settingslib.RestrictedLockUtils.EnforcedAdmin;
@@ -220,17 +219,11 @@
         // We use 13:00 so we can demonstrate the 12/24 hour options.
         mDummyDate.set(now.get(Calendar.YEAR), 11, 31, 13, 0, 0);
         Date dummyDate = mDummyDate.getTime();
-        //mDatePref.setSummary(DateFormat.getLongDateFormat(context).format(now.getTime()));
-        mDatePref.setSummary(dateToStrLong(now.getTime()));
+        mDatePref.setSummary(DateFormat.getLongDateFormat(context).format(now.getTime()));
         mTimePref.setSummary(DateFormat.getTimeFormat(getActivity()).format(now.getTime()));
         mTimeZone.setSummary(ZoneGetter.getTimeZoneOffsetAndName(now.getTimeZone(), now.getTime()));
         mTime24Pref.setSummary(DateFormat.getTimeFormat(getActivity()).format(dummyDate));
     }
-    public static String dateToStrLong(Date dateDate) {  
-        SimpleDateFormat formatter = new SimpleDateFormat("dd/MM/YYYY");  
-        String dateString = formatter.format(dateDate);  
-        return dateString;  
-    }
 
     @Override
     public void onDateSet(DatePicker view, int year, int month, int day) {
Index: packages/apps/Settings/src/com/android/settings/applications/ProcessStatsSummary.java
===================================================================
--- packages/apps/Settings/src/com/android/settings/applications/ProcessStatsSummary.java	(revision 5132)
+++ packages/apps/Settings/src/com/android/settings/applications/ProcessStatsSummary.java	(revision 5133)
@@ -28,9 +28,17 @@
 import com.android.settings.Utils;
 import com.android.settings.applications.ProcStatsData.MemInfo;
 import com.android.settings.dashboard.SummaryLoader;
+import com.android.settings.search.BaseSearchIndexProvider;
+import com.android.settings.search.Indexable;
+import android.provider.SearchIndexableResource;
+import com.android.settings.search.SearchIndexableRaw;
+import java.util.ArrayList;
+import java.util.List;
 
-public class ProcessStatsSummary extends ProcessStatsBase implements OnPreferenceClickListener {
 
+
+public class ProcessStatsSummary extends ProcessStatsBase implements OnPreferenceClickListener ,Indexable{
+
     private static final String KEY_STATUS_HEADER = "status_header";
 
     private static final String KEY_PERFORMANCE = "performance";
@@ -159,4 +167,19 @@
         }
     };
 
+	//add for search
+	 public static final SearchIndexProvider SEARCH_INDEX_DATA_PROVIDER =
+            new BaseSearchIndexProvider() {
+                @Override
+                public List<SearchIndexableResource> getXmlResourcesToIndex(Context context,
+                        boolean enabled) {
+                    ArrayList<SearchIndexableResource> result =
+                            new ArrayList<SearchIndexableResource>();
+                    SearchIndexableResource sir = new SearchIndexableResource(context);
+                    sir.xmlResId = R.xml.process_stats_summary;
+                    result.add(sir);
+                    return result;
+                }
+     };
+
 }
Index: packages/apps/Settings/src/com/android/settings/datausage/CellDataPreference.java
===================================================================
--- packages/apps/Settings/src/com/android/settings/datausage/CellDataPreference.java	(revision 5132)
+++ packages/apps/Settings/src/com/android/settings/datausage/CellDataPreference.java	(revision 5133)
@@ -155,8 +155,17 @@
         updateChecked();
     }
 
-    private void updateChecked() {        
-        setChecked(mTelephonyManager.getDataEnabled(mSubId));
+    private void updateChecked() {
+        SubscriptionInfo sir = mSubscriptionManager.getDefaultDataSubscriptionInfo();
+        SubscriptionManager subscriptionManager = SubscriptionManager.from(getContext());
+        int subId = subscriptionManager.getDefaultDataSubscriptionId();
+        if (sir == null) {
+            setChecked(false);
+        } else if (subId == mSubId) {
+            setChecked(true);
+        } else {
+            setChecked(false);
+        }
     }
 
     @Override
Index: packages/apps/SoundRecorder/src/com/android/soundrecorder/SoundRecorder.java
===================================================================
--- packages/apps/SoundRecorder/src/com/android/soundrecorder/SoundRecorder.java	(revision 5132)
+++ packages/apps/SoundRecorder/src/com/android/soundrecorder/SoundRecorder.java	(revision 5133)
@@ -474,11 +474,19 @@
             case R.id.acceptButton:
                 mRecorder.stop();
                 saveSample();
-                finish();
+                mRecorder.delete();
+                // lance modify for bug 118000 @{
+                mRecorder.clear();
+                updateUi();
+                //finish();
+                // @}
                 break;
             case R.id.discardButton:
                 mRecorder.delete();
-                finish();
+                // lance modify for bug 118000 @{
+                updateUi();
+                //finish();
+                // @}
                 break;
         }
     }
@@ -511,14 +519,14 @@
 
     @Override
     public void onStop() {
-        mRecorder.stop();
+        //mRecorder.stop();
         super.onStop();
     }
 
     @Override
     protected void onPause() {
-        mSampleInterrupted = mRecorder.state() == Recorder.RECORDING_STATE;
-        mRecorder.stop();
+        //mSampleInterrupted = mRecorder.state() == Recorder.RECORDING_STATE;
+        //mRecorder.stop();
         
         super.onPause();
     }
Index: packages/apps/Email/src/com/android/email/activity/setup/AccountSetupOptionsFragment.java
===================================================================
--- packages/apps/Email/src/com/android/email/activity/setup/AccountSetupOptionsFragment.java	(revision 5132)
+++ packages/apps/Email/src/com/android/email/activity/setup/AccountSetupOptionsFragment.java	(revision 5133)
@@ -26,7 +26,6 @@
 import android.app.Fragment;
 import android.app.FragmentManager;
 import android.content.Context;
-import android.content.res.Resources;
 import android.os.Bundle;
 import android.text.SpannableStringBuilder;
 import android.view.LayoutInflater;
@@ -147,18 +146,6 @@
             mSmartPushDialogConfirmed = savedInstanceState.getBoolean(SMARTPUSH_DIALOG_CONFIRMED);
         }
         if (serviceInfo.protocol.equalsIgnoreCase(HostAuth.LEGACY_SCHEME_EAS)) {
-            
-            Resources resources = getActivity().getResources();
-            if(resources.getBoolean(R.bool.set_default_mail_check_frequency)){
-                String[] stringsArray = resources.getStringArray(R.array.account_settings_check_frequency_values_push);
-                int index = resources.getInteger(R.integer.get_default_mail_check_frequency_values);
-                if(index < 0 || index >= stringsArray.length){
-                    index = 0;
-                }
-                mCheckFrequencyView.setSelection(index);
-                
-            }
-            
             mCheckFrequencyView.setOnItemSelectedListener(new AdapterView.OnItemSelectedListener() {
                 @Override
                 public void onItemSelected(AdapterView<?> parent, View view, int position, long id) {
Index: packages/apps/Email/res/xml/providers.xml
===================================================================
--- packages/apps/Email/res/xml/providers.xml	(revision 5132)
+++ packages/apps/Email/res/xml/providers.xml	(revision 5133)
@@ -128,8 +128,8 @@
 
     <!-- Gmail variants -->
     <provider id="gmail" label="Gmail" domain="gmail.com">
-        <incoming uri="imap+ssl+://imap.gmail.com:993" username="$email" />
-        <outgoing uri="smtp+ssl+://smtp.gmail.com:465" username="$email" />
+        <incoming uri="imap+ssl+://imap.gmail.com" username="$email" />
+        <outgoing uri="smtp+ssl+://smtp.gmail.com" username="$email" />
     </provider>
     <provider id="googlemail" label="Google Mail" domain="googlemail.com">
         <incoming uri="imap+ssl+://imap.googlemail.com" username="$email" />
@@ -300,8 +300,8 @@
     </provider>
     <provider id="hotmail" label="Windows Live Hotmail Plus" domain="hotmail.com"
             note="@string/provider_note_live">
-        <incoming uri="pop3+ssl+://pop3.live.com:995"  username="$email" />
-        <outgoing uri="smtp+tls+://smtp.live.com:587" username="$email" />
+        <incoming uri="pop3+ssl+://pop3.live.com"  username="$email" />
+        <outgoing uri="smtp+tls+://smtp.live.com" username="$email" />
     </provider>
     <provider id="msn" label="Windows Live Hotmail Plus" domain="msn.com"
             note="@string/provider_note_live">
@@ -310,9 +310,9 @@
     </provider>
 
     <!-- Yahoo! Mail variants -->
-    <provider id="yahoo" label="Yahoo!" domain="yahoo.com">
-        <incoming uri="imap+ssl+://android.imap.mail.yahoo.com:993" username="$email" />
-        <outgoing uri="smtp+ssl+://android.smtp.mail.yahoo.com:465" username="$email" />
+    <provider id="yahoo" label="Yahoo!" domain="yahoo.*">
+        <incoming uri="imap+ssl+://android.imap.mail.yahoo.com" username="$email" />
+        <outgoing uri="smtp+ssl+://android.smtp.mail.yahoo.com" username="$email" />
     </provider>
     <provider id="yahoo1" label="Yahoo!" domain="yahoo.*.*">
         <incoming uri="imap+ssl+://android.imap.mail.yahoo.com" username="$email" />
Index: packages/apps/Email/UnifiedEmail/src/com/android/mail/compose/ComposeActivity.java
===================================================================
--- packages/apps/Email/UnifiedEmail/src/com/android/mail/compose/ComposeActivity.java	(revision 5132)
+++ packages/apps/Email/UnifiedEmail/src/com/android/mail/compose/ComposeActivity.java	(revision 5133)
@@ -4228,7 +4228,7 @@
     private void appendSignature() {
         String newSignature = mCachedSettings != null ? mCachedSettings.signature : null;
         if (null == newSignature || newSignature.isEmpty()) {
-            newSignature = getResources().getString(R.string.preferences_signature_content_WOM);
+            newSignature = getResources().getString(R.string.preferences_signature_content);
         }
 
         final int signaturePos = getSignatureStartPosition(mSignature, mBodyView.getText().toString());
Index: packages/services/Telecomm/src/com/mediatek/telecom/TelecomUtils.java
===================================================================
--- packages/services/Telecomm/src/com/mediatek/telecom/TelecomUtils.java	(revision 5132)
+++ packages/services/Telecomm/src/com/mediatek/telecom/TelecomUtils.java	(revision 5133)
@@ -67,8 +67,7 @@
     public static final String EXTRA_SLOT = "com.android.phone.extra.slot";
 
     // Add temp feature option for ip dial.
-    //public static final boolean MTK_IP_PREFIX_SUPPORT = true;
-    public static final boolean MTK_IP_PREFIX_SUPPORT = false;
+    public static final boolean MTK_IP_PREFIX_SUPPORT = true;
 
     private static final Object sLockObject = new Object();
 
Index: packages/services/Telephony/src/com/android/phone/settings/fdn/FdnList.java
===================================================================
--- packages/services/Telephony/src/com/android/phone/settings/fdn/FdnList.java	(revision 5132)
+++ packages/services/Telephony/src/com/android/phone/settings/fdn/FdnList.java	(revision 5133)
@@ -34,13 +34,6 @@
 import com.android.phone.R;
 import com.android.phone.SubscriptionInfoHelper;
 
-import android.telecom.PhoneAccountHandle;
-import com.android.phone.PhoneUtils;
-import android.content.DialogInterface;
-import android.app.AlertDialog;
-import android.telecom.PhoneAccount;
-import android.telecom.TelecomManager;
-
 /**
  * Fixed Dialing Number (FDN) List UI for the Phone app. FDN is a feature of the service provider
  * that allows a user to specify a limited set of phone numbers that the SIM can dial.
@@ -56,6 +49,7 @@
 
     private static final Uri FDN_CONTENT_URI = Uri.parse("content://icc/fdn");
     private static final String FDN_CONTENT_PATH_WITH_SUB_ID = "content://icc/fdn/subId/";
+
     private SubscriptionInfoHelper mSubscriptionInfoHelper;
 
     @Override
@@ -145,55 +139,9 @@
     @Override
     public void onListItemClick(ListView l, View v, int position, long id) {
         // TODO: is this what we really want?
-        //editSelected(position);
-        showItemDialog(position);
-
+        editSelected(position);
     }
 
-    private void showItemDialog(int positon) {
-        String name = "";
-        if (mCursor.moveToPosition(positon)) {
-            name = mCursor.getString(NAME_COLUMN);
-        }
-
-        final String[] items = new String []{getResources().getString(R.string.fdn_list_dialog_call),
-                                            getResources().getString(R.string.fdn_list_dialog_edit)};
-        AlertDialog dialog = new AlertDialog.Builder(this).setTitle(name)
-            .setItems(items, new DialogInterface.OnClickListener() {
-
-                @Override
-                public void onClick(DialogInterface dialog, int which) {
-                    switch(which) {
-                        case 0:
-                            callTheItem(positon);
-                            break;
-                        case 1:
-                            editSelected(positon);
-                            break;
-                    }
-                }
-            }).create();
-        dialog.show();
-    }
-
-    private void callTheItem (int position) {
-        if (mCursor.moveToPosition(position)) {
-
-            String number = mCursor.getString(NUMBER_COLUMN);
-
-            PhoneAccountHandle phoneAccountHandle = PhoneUtils.makePstnPhoneAccountHandle(mSubscriptionInfoHelper.getPhone());
-            Uri uri = Uri.fromParts(PhoneAccount.SCHEME_SIP, number, null);
-            final Intent intent = new Intent(Intent.ACTION_CALL, uri);
-
-            final Bundle b = new Bundle();
-            b.putInt("com.android.dialer.EXTRA_CALL_INITIATION_TYPE", 2);
-            intent.putExtra(TelecomManager.EXTRA_OUTGOING_CALL_EXTRAS, b);
-            intent.putExtra(TelecomManager.EXTRA_PHONE_ACCOUNT_HANDLE, phoneAccountHandle);
-            startActivity(intent);
-        }
-
-    }
-
     private void addContact() {
         //If there is no INTENT_EXTRA_NAME provided, EditFdnContactScreen treats it as an "add".
         Intent intent = mSubscriptionInfoHelper.getIntent(EditFdnContactScreen.class);
Index: packages/services/Telephony/src/com/android/phone/settings/VoicemailSettingsActivity.java
===================================================================
--- packages/services/Telephony/src/com/android/phone/settings/VoicemailSettingsActivity.java	(revision 5132)
+++ packages/services/Telephony/src/com/android/phone/settings/VoicemailSettingsActivity.java	(revision 5133)
@@ -233,7 +233,6 @@
         mSubMenuVoicemailSettings.setParentActivity(this, VOICEMAIL_PREF_ID, this);
         mSubMenuVoicemailSettings.setDialogOnClosedListener(this);
         mSubMenuVoicemailSettings.setDialogTitle(R.string.voicemail_settings_number_label);
-        mSubMenuVoicemailSettings.setSelectable(false);
 
         mVoicemailProviders = (VoicemailProviderListPreference)
                 findPreference(BUTTON_VOICEMAIL_PROVIDER_KEY);
Index: packages/services/Telephony/src/com/android/phone/MobileNetworkSettings.java
===================================================================
--- packages/services/Telephony/src/com/android/phone/MobileNetworkSettings.java	(revision 5132)
+++ packages/services/Telephony/src/com/android/phone/MobileNetworkSettings.java	(revision 5133)
@@ -1990,7 +1990,7 @@
         intentPlmn.putExtra(SubscriptionInfoHelper.SUB_ID_EXTRA, mPhone.getSubId());
         mPLMNPreference.setIntent(intentPlmn);
         mPLMNPreference.setOrder(order + 1);
-       // prefSet.addPreference(mPLMNPreference);
+        prefSet.addPreference(mPLMNPreference);
     }
 
     private void updateScreenStatus() {
Index: packages/services/Telephony/res/xml/call_feature_setting.xml
===================================================================
--- packages/services/Telephony/res/xml/call_feature_setting.xml	(revision 5132)
+++ packages/services/Telephony/res/xml/call_feature_setting.xml	(revision 5133)
@@ -59,12 +59,12 @@
         android:summary="@string/auto_retry_mode_summary"/>
 
     <!-- M: Add for [IpPrefix] -->
-    <!--PreferenceScreen
+    <PreferenceScreen
         android:key="button_ip_prefix_key"
         android:title="@string/ip_prefix_setting"
         android:summary="@string/ip_prefix_setting_sum"
         android:persistent="false">
-    </PreferenceScreen-->
+    </PreferenceScreen>
 
     <PreferenceScreen
         android:key="button_gsm_more_expand_key"
Index: packages/services/Telephony/res/values-en-rUS/strings.xml
===================================================================
--- packages/services/Telephony/res/values-en-rUS/strings.xml	(revision 5132)
+++ packages/services/Telephony/res/values-en-rUS/strings.xml	(revision 5133)
@@ -218,7 +218,7 @@
     <!-- Call forwarding settings screen, setting summary text when forwarding when busy is disabled -->
     <string name="sum_cfb_disabled">Off</string>
     <!-- Error message displayed after failing to disable forwarding calls when the phone is busy -->
-    <string name="disable_cfb_forbidden">Your operator doesn\u2019t support disabling call forwarding when your phone is busy.</string>
+    <string name="disable_cfb_forbidden">Your operator doesn\'t support disabling call forwarding when your phone is busy.</string>
 
     <!-- Call forwarding settings screen, setting option name -->
     <string name="labelCFNRy">When unanswered</string>
@@ -229,7 +229,7 @@
     <!-- Call forwarding settings screen, setting summary text when Forward when unanswered is disabled -->
     <string name="sum_cfnry_disabled">Off</string>
     <!-- Error message displayed after failing to disable forwarding calls when the phone does not answer -->
-    <string name="disable_cfnry_forbidden">Your operator doesn\u2019t support disabling call forwarding when your phone doesn\u2019t answer.</string>
+    <string name="disable_cfnry_forbidden">Your operator doesn\'t support disabling call forwarding when your phone doesn\'t answer.</string>
 
     <!-- Call forwarding settings screen, setting option name -->
     <string name="labelCFNRc">When unreachable</string>
@@ -240,7 +240,7 @@
     <!-- Call forwarding settings screen, setting summary text when Forward when unreachable is disabled -->
     <string name="sum_cfnrc_disabled">Disabled</string>
     <!-- Error message displayed after failing to disable forwarding calls when the phone is unreachable -->
-    <string name="disable_cfnrc_forbidden">Your carrier doesn\\u2019t support disabling call forwarding when your phone is unreachable.</string>
+    <string name="disable_cfnrc_forbidden">Your carrier doesn\'t support disabling call forwarding when your phone is unreachable.</string>
 
     <!-- Title of the progress dialog displayed while updating Call settings -->
     <string name="updating_title">Call settings</string>
@@ -268,7 +268,7 @@
 
     <!-- Status message displayed in the "Call settings error" dialog when operation fails due to FDN
          [CHAR LIMIT=NONE] -->
-    <string name="fdn_check_failure">Your Phone app\\u2019s Fixed Dialing Numbers setting is turned on. As a result, some call\u2011related features aren\\u2019t working.</string>
+    <string name="fdn_check_failure">Your Phone app\'s Fixed Dialing Numbers setting is turned on. As a result, some call\u2011related features aren\'t working.</string>
     <!-- Status message displayed in the "Call settings error" dialog -->
     <string name="radio_off_error">Turn on the radio before viewing these settings.</string>
     <!-- Button label used to dismiss the "Call settings error" dialog -->
@@ -303,11 +303,11 @@
     <!-- Call settings screen, Set voicemail number dialog text -->
     <string name="vm_changed">Voicemail number changed</string>
     <!-- Call settings screen, Set voicemail number dialog text -->
-    <string name="vm_change_failed">Couldn\\u2019t change the voicemail number.\nContact your carrier if this problem persists.</string>
+    <string name="vm_change_failed">Couldn\'t change the voicemail number.\nContact your carrier if this problem persists.</string>
     <!-- Call settings screen, displayed when vm provider supplied forwarding number change fails-->
-    <string name="fw_change_failed">Couldn\\u2019t change the forwarding number.\nContact your carrier if this problem persists.</string>
+    <string name="fw_change_failed">Couldn\'t change the forwarding number.\nContact your carrier if this problem persists.</string>
     <!-- Call settings screen, displayed when forwarding number read fails-->
-    <string name="fw_get_in_vm_failed">Couldn\u2019t retrieve and save current forwarding number settings.\nSwitch to the new provider anyway?</string>
+    <string name="fw_get_in_vm_failed">Couldn\'t retrieve and save current forwarding number settings.\nSwitch to the new provider anyway?</string>
     <!-- Call settings screen, Set voicemail number dialog text -->
     <string name="no_change">No changes were made.</string>
     <!-- Call settings screen, "Voicemail" provider setting summary text when no provider is selected -->
@@ -329,7 +329,7 @@
     <!-- Error message for the voicemail PIN change if the PIN is too weak -->
     <string name="vm_change_pin_error_too_weak">The new PIN is too weak. A strong password should not have continuous sequence or repeated digits.</string>
     <!-- Error message for the voicemail PIN change if the old PIN entered doesn't match  -->
-    <string name="vm_change_pin_error_mismatch">The old PIN doesn\u2019t match</string>
+    <string name="vm_change_pin_error_mismatch">The old PIN doesn\'t match</string>
     <!-- Error message for the voicemail PIN change if the new PIN contains invalid character -->
     <string name="vm_change_pin_error_invalid">The new PIN contains invalid characters</string>
     <!-- Error message for the voicemail PIN change if operation has failed -->
@@ -353,9 +353,9 @@
     <!-- Available networks screen, toast when registering on a specific network -->
     <string name="register_on_network">Registering on <xliff:g id="network">%s</xliff:g>\u2026</string>
     <!-- Available networks screen, toast when SIM card isn't allowed on a network -->
-    <string name="not_allowed">Your SIM card doesn\u2019t allow a connection to this network.</string>
+    <string name="not_allowed">Your SIM card doesn\'t allow a connection to this network.</string>
     <!-- Available networks screen, toast when unable to connect to a network temporarily -->
-    <string name="connect_later">Can\u2019t connect to this network right now. Try again later.</string>
+    <string name="connect_later">Can\'t connect to this network right now. Try again later.</string>
     <!-- Available networks screen, toast when registered on a specific network -->
     <string name="registration_done">Registered on network.</string>
     <!-- Mobile network settings screen setting option summary text -->
@@ -457,7 +457,7 @@
     <!-- Mobile network settings UI: notification message shown when you
          lose data connectivity because you're roaming and you have the
          "data roaming" feature turned off. -->
-    <string name="roaming_reenable_message">You\u2019ve lost data connectivity because you left your home network with data roaming turned off.</string>
+    <string name="roaming_reenable_message">You\'ve lost data connectivity because you left your home network with data roaming turned off.</string>
     <!-- Mobile network settings screen, dialog message when user selects the Data roaming check box 
     <string name="roaming_warning">You may incur significant charges.</string>-->
 	<string name="roaming_warning">You may incur significant charges.</string>
@@ -492,7 +492,7 @@
 
     <string name="throttle_rate_subtext">Data rate reduced to <xliff:g id="used">%1$d</xliff:g> Kb/s if data use limit is exceeded</string>
 
-    <string name="throttle_help_subtext">More information about your carrier\\u2019s mobile network data use policy</string>
+    <string name="throttle_help_subtext">More information about your carrier\'s mobile network data use policy</string>
 
     <string name="cell_broadcast_sms">Cell Broadcast SMS</string>
 
@@ -605,9 +605,9 @@
     <string name="multi_category_enable">Multi\u2011category enabled</string>
     <string name="multi_category_disable">Multi\u2011category disabled</string>
 
-    <string name="network_lte">LTE/3G/2G</string>
-    <string name="network_4G">4G/3G/2G</string>
-    <string name="network_lte_cable">LTE/3G/2G</string>
+    <string name="network_lte">LTE (recommended)</string>
+    <string name="network_4G">4G (recommended)</string>
+    <string name="network_lte_cable">LTE/3G/2G</string>
     <string name="network_4G_cable">LTE/3G/2G</string>
     <string name="network_3G" translatable="false">3G/2G(auto)</string>
     <string name="network_2G" translatable="false">2G only</string>
@@ -823,15 +823,15 @@
     <!-- "Delete FDN Contact" screen: status message displayed in a popup (toast) -->
     <string name="fdn_contact_deleted">Fixed dialing number deleted.</string>
     <!-- FDN settings: error message displayed in a popup (toast) -->
-    <string name="pin2_invalid">FDN wasn\u2019t updated because you typed an incorrect PIN.</string>
+    <string name="pin2_invalid">FDN wasn\'t updated because you typed an incorrect PIN.</string>
     <!-- FDN settings: error message displayed in a popup (toast) -->
-    <string name="fdn_invalid_number">FDN wasn\u2019t updated because the number can\u2019t exceed 20 digits.</string>
+    <string name="fdn_invalid_number">FDN wasn\'t updated because the number can\'t exceed 20 digits.</string>
     <!-- FDN settings: error message displayed in a popup (toast), when the entered
          FDN number was inappropriate, OR, PIN2 the user entered was incorrect.
          Because of API restriction, there's no way to determine which is the exact
          cause of the failure.
          [CHAR LIMIT=NONE] -->
-    <string name="pin2_or_fdn_invalid">FDN wasn\u2019t updated. The PIN2 was incorrect, or the phone number was rejected.</string>
+    <string name="pin2_or_fdn_invalid">FDN wasn\'t updated. The PIN2 was incorrect, or the phone number was rejected.</string>
     <!-- FDN settings: error message displayed in a popup (toast) -->
     <string name="fdn_failed">FDN operation failed.</string>
 
@@ -859,9 +859,9 @@
     <!-- SIM PIN screen: label for PIN entry widget -->
     <string name="confirmPinLabel">Confirm new PIN</string>
     <!-- SIM PIN screen: error message -->
-    <string name="badPin">The old PIN you typed isn\u2019t correct. Try again.</string>
+    <string name="badPin">The old PIN you typed isn\'t correct. Try again.</string>
     <!-- SIM PIN screen: error message -->
-    <string name="mismatchPin">The PINs you typed don\u2019t match. Try again.</string>
+    <string name="mismatchPin">The PINs you typed don\'t match. Try again.</string>
     <!-- SIM PIN screen: error message when PIN is too short or too long -->
     <string name="invalidPin">Type a PIN that is 4\u20118 digits.</string>
     <!-- Title of "Disable SIM PIN" screen -->
@@ -895,7 +895,7 @@
     <!-- SIM PIN2 screen: error message -->
     <string name="badPin2">Old PIN2 incorrect. Try again.</string>
     <!-- SIM PIN2 screen: error message -->
-    <string name="mismatchPin2">PIN2s don\u2019t match. Try again.</string>
+    <string name="mismatchPin2">PIN2s don\'t match. Try again.</string>
     <!-- SIM PIN2 screen: error message -->
     <string name="invalidPin2">Enter a PIN2 that is 4\u20118 digits.</string>
     <!-- SIM PIN2 screen: error message -->
@@ -983,7 +983,7 @@
     <!-- In-call screen: call failure message displayed in an error dialog -->
     <string name="incall_error_no_phone_number_supplied">To place a call, enter a valid number.</string>
     <!-- In-call screen: call failure message displayed in an error dialog -->
-    <string name="incall_error_call_failed">Couldn\u2019t call</string>
+    <string name="incall_error_call_failed">Couldn\'t call</string>
     <!-- In-call screen: call failure message displayed in an error dialog -->
     <string name="incall_error_cannot_add_call">Call cannot be added at this time.</string>
     <!-- In-call screen: status message displayed in a dialog when starting an MMI -->
@@ -991,19 +991,19 @@
     <!-- In-call screen: message displayed in an error dialog -->
     <string name="incall_error_supp_service_unknown">Service not supported</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_switch">Can\\u2019t switch calls.</string>
+    <string name="incall_error_supp_service_switch">Can\'t switch calls.</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_separate">Can\\u2019t separate call.</string>
+    <string name="incall_error_supp_service_separate">Can\'t separate call.</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_transfer">Can\\u2019t transfer.</string>
+    <string name="incall_error_supp_service_transfer">Can\'t transfer.</string>
     <!-- In-call screen: message displayed in an error dialog -->
     <string name="incall_error_supp_service_conference">Unable to conference calls.</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_reject">Can\\u2019t reject call.</string>
+    <string name="incall_error_supp_service_reject">Can\'t reject call.</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_hangup">Can\\u2019t release call(s).</string>
+    <string name="incall_error_supp_service_hangup">Can\'t release call(s).</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_hold">Can\\u2019t hold calls.</string>
+    <string name="incall_error_supp_service_hold">Can\'t hold calls.</string>
     <!-- In-call screen: call failure message displayed in an error dialog when WFC is enabled, is wifi-only, and not connected to a wireless network. [CHAR_LIMIT=NONE] -->
     <string name="incall_error_wfc_only_no_wireless_network">Connect to a wireless network to make a call.</string>
     <!-- In-call screen: call failure message displayed in an error dialog when the user is connected to a wireless network, but wifi calling is turned off. [CHAR_LIMIT=NONE] -->
@@ -1020,9 +1020,9 @@
 
     <!-- Dialer text on Emergency Dialer -->
     <!-- Emergency dialer: message displayed in an error dialog -->
-    <string name="dial_emergency_error">Can\u2019t call. <xliff:g id="non_emergency_number">%s</xliff:g> is not an emergency number.</string>
+    <string name="dial_emergency_error">Can\'t call. <xliff:g id="non_emergency_number">%s</xliff:g> is not an emergency number.</string>
     <!-- Emergency dialer: message displayed in an error dialog -->
-    <string name="dial_emergency_empty_error">Can\u2019t call. Dial an emergency number.</string>
+    <string name="dial_emergency_empty_error">Can\'t call. Dial an emergency number.</string>
 
     <!-- Displayed in the text entry box in the dialer when in landscape mode to guide the user
          to dial using the physical keyboard -->
@@ -1065,7 +1065,7 @@
     <!-- Message shown when a single contact is imported from SIM card -->
     <string name="singleContactImportedMsg">Imported contact</string>
     <!-- Message shown when a single contact could not be imported from SIM card -->
-    <string name="failedToImportSingleContactMsg">Couldn\u2019t import contact</string>
+    <string name="failedToImportSingleContactMsg">Couldn\'t import contact</string>
 
     <!-- Hearing aid settings -->
     <string name="hac_mode_title">Hearing aids</string>
@@ -1124,7 +1124,7 @@
     <!-- Title of skip activation dialog -->
     <string name="ota_skip_activation_dialog_title">Skip activation\?</string>
     <!-- Message displayed in skip activation dialog  -->
-    <string name="ota_skip_activation_dialog_message">If you skip activation, you can\u2019t place calls or connect to mobile data networks (though you can connect to Wi\u2011Fi networks). Until you activate your phone, you are asked to activate it each time you turn it on.</string>
+    <string name="ota_skip_activation_dialog_message">If you skip activation, you can\'t place calls or connect to mobile data networks (though you can connect to Wi\u2011Fi networks). Until you activate your phone, you are asked to activate it each time you turn it on.</string>
     <!-- Label shown on dialog button that allows the user to skip activation -->
     <string name="ota_skip_activation_dialog_skip_label">Skip</string>
 
@@ -1145,11 +1145,11 @@
          correct option to begin provisioning -->
     <string name="ota_progress">Programming your phone\u2026</string>
     <!-- String to display within the OTA Fail Notice dialog -->
-    <string name="ota_failure">Couldn\\u2019t program your phone</string>
+    <string name="ota_failure">Couldn\'t program your phone</string>
     <!-- String to be displayed on the OTA Fail/Success screen upon successful provisioning -->
     <string name="ota_successful">Your phone is now activated. It may take up to 15 minutes for service to start.</string>
     <!-- String to be displayed on the OTA Fail/Success screen upon unsuccessful provisioning -->
-    <string name="ota_unsuccessful">Your phone didn\u2019t activate. \nYou may need to find an area with better coverage (near a window, or outside). \n\nTry again or call customer service for more options.</string>
+    <string name="ota_unsuccessful">Your phone didn\'t activate. \nYou may need to find an area with better coverage (near a window, or outside). \n\nTry again or call customer service for more options.</string>
     <!-- String to display within the OTA SPC Fail Notice dialog -->
     <string name="ota_spc_failure">EXCESS SPC FAILURES</string>
     <!-- Button label in OTA listen screen that cancels activation and goes to the previous screen -->
@@ -1183,12 +1183,12 @@
     <!-- ECM: Dialog box message for exiting from any other app -->
     <plurals name="alert_dialog_not_avaialble_in_ecm">
         <!-- number of minutes is one -->
-        <item quantity="one">The selected action isn\\u2019t available while in the Emergency Callback mode. The phone will be in this mode for <xliff:g id="count">%s</xliff:g> minute. Do you want to exit now?</item>
+        <item quantity="one">The selected action isn\'t available while in the Emergency Callback mode. The phone will be in this mode for <xliff:g id="count">%s</xliff:g> minute. Do you want to exit now?</item>
         <!-- number of minutes is not equal to one -->
-        <item quantity="other">The selected action isn\\u2019t available while in the Emergency Callback mode. The phone will be in this mode for <xliff:g id="count">%s</xliff:g> minutes. Do you want to exit now?</item>
+        <item quantity="other">The selected action isn\'t available while in the Emergency Callback mode. The phone will be in this mode for <xliff:g id="count">%s</xliff:g> minutes. Do you want to exit now?</item>
     </plurals>
     <!-- ECM: Dialog box message while in emergency call -->
-    <string name="alert_dialog_in_ecm_call">The selected action isn\u2019t available while in an emergency call.</string>
+    <string name="alert_dialog_in_ecm_call">The selected action isn\'t available while in an emergency call.</string>
     <!-- ECM: Progress text -->
     <string name="progress_dialog_exiting_ecm">Exiting Emergency Callback mode</string>
     <!-- ECM: ECM exit dialog choice -->
@@ -1336,7 +1336,7 @@
     <string name="message_decode_error">There was an error while decoding the message.</string>
 
     <!-- Call failure reason: SIM card and roaming capabilities have already been activated. [CHAR LIMIT=NONE]-->
-    <string name="callFailed_cdma_activation">A SIM card has activated your service and updated your phone\u2019s roaming capabilities.</string>
+    <string name="callFailed_cdma_activation">A SIM card has activated your service and updated your phone\'s roaming capabilities.</string>
 
     <!-- Call failure reason: Cannot add a call because there are already too many active calls. -->
     <string name="callFailed_cdma_call_limit">There are too many active calls. End or merge existing calls before placing a new one. </string>
@@ -1360,7 +1360,7 @@
     <!-- The title for the confirm new pin step in change voicemail PIN activity -->
     <string name="change_pin_confirm_pin_header">Confirm your PIN</string>
     <!-- The error message for th confirm new pin step in change voicemail PIN activity, if the pin doen't match the one previously entered -->
-    <string name="change_pin_confirm_pins_dont_match">PINs don\\u2019t match</string>
+    <string name="change_pin_confirm_pins_dont_match">PINs don\'t match</string>
     <!-- The toast to show after the voicemail PIN has been successfully changed -->
     <string name="change_pin_succeeded">Voicemail PIN updated</string>
     <!-- The error message to show if the server reported an error while attempting to change the voicemail PIN -->
Index: packages/services/Telephony/res/values/strings.xml
===================================================================
--- packages/services/Telephony/res/values/strings.xml	(revision 5132)
+++ packages/services/Telephony/res/values/strings.xml	(revision 5133)
@@ -218,7 +218,7 @@
     <!-- Call forwarding settings screen, setting summary text when forwarding when busy is disabled -->
     <string name="sum_cfb_disabled">Off</string>
     <!-- Error message displayed after failing to disable forwarding calls when the phone is busy -->
-    <string name="disable_cfb_forbidden">Your operator doesn\\u2019t support disabling call forwarding when your phone is busy.</string>
+    <string name="disable_cfb_forbidden">Your operator doesn\'t support disabling call forwarding when your phone is busy.</string>
 
     <!-- Call forwarding settings screen, setting option name -->
     <string name="labelCFNRy">When unanswered</string>
@@ -229,7 +229,7 @@
     <!-- Call forwarding settings screen, setting summary text when Forward when unanswered is disabled -->
     <string name="sum_cfnry_disabled">Off</string>
     <!-- Error message displayed after failing to disable forwarding calls when the phone does not answer -->
-    <string name="disable_cfnry_forbidden">Your operator doesn\\u2019t support disabling call forwarding when your phone doesn\\u2019t answer.</string>
+    <string name="disable_cfnry_forbidden">Your operator doesn\'t support disabling call forwarding when your phone doesn\'t answer.</string>
 
     <!-- Call forwarding settings screen, setting option name -->
     <string name="labelCFNRc">When unreachable</string>
@@ -240,7 +240,7 @@
     <!-- Call forwarding settings screen, setting summary text when Forward when unreachable is disabled -->
     <string name="sum_cfnrc_disabled">Disabled</string>
     <!-- Error message displayed after failing to disable forwarding calls when the phone is unreachable -->
-    <string name="disable_cfnrc_forbidden">Your carrier doesn\\u2019t support disabling call forwarding when your phone is unreachable.</string>
+    <string name="disable_cfnrc_forbidden">Your carrier doesn\'t support disabling call forwarding when your phone is unreachable.</string>
 
     <!-- Title of the progress dialog displayed while updating Call settings -->
     <string name="updating_title">Call settings</string>
@@ -268,7 +268,7 @@
 
     <!-- Status message displayed in the "Call settings error" dialog when operation fails due to FDN
          [CHAR LIMIT=NONE] -->
-    <string name="fdn_check_failure">Your Phone app\\u2019s Fixed Dialing Numbers setting is turned on. As a result, some call\u2011related features aren\\u2019t working.</string>
+    <string name="fdn_check_failure">Your Phone app\'s Fixed Dialing Numbers setting is turned on. As a result, some call\u2011related features aren\'t working.</string>
     <!-- Status message displayed in the "Call settings error" dialog -->
     <string name="radio_off_error">Turn on the radio before viewing these settings.</string>
     <!-- Button label used to dismiss the "Call settings error" dialog -->
@@ -303,11 +303,11 @@
     <!-- Call settings screen, Set voicemail number dialog text -->
     <string name="vm_changed">Voicemail number changed</string>
     <!-- Call settings screen, Set voicemail number dialog text -->
-    <string name="vm_change_failed">Couldn\\u2019t change the voicemail number.\nContact your carrier if this problem persists.</string>
+    <string name="vm_change_failed">Couldn\'t change the voicemail number.\nContact your carrier if this problem persists.</string>
     <!-- Call settings screen, displayed when vm provider supplied forwarding number change fails-->
-    <string name="fw_change_failed">Couldn\\u2019t change the forwarding number.\nContact your carrier if this problem persists.</string>
+    <string name="fw_change_failed">Couldn\'t change the forwarding number.\nContact your carrier if this problem persists.</string>
     <!-- Call settings screen, displayed when forwarding number read fails-->
-    <string name="fw_get_in_vm_failed">Couldn\\u2019t retrieve and save current forwarding number settings.\nSwitch to the new provider anyway?</string>
+    <string name="fw_get_in_vm_failed">Couldn\'t retrieve and save current forwarding number settings.\nSwitch to the new provider anyway?</string>
     <!-- Call settings screen, Set voicemail number dialog text -->
     <string name="no_change">No changes were made.</string>
     <!-- Call settings screen, "Voicemail" provider setting summary text when no provider is selected -->
@@ -329,7 +329,7 @@
     <!-- Error message for the voicemail PIN change if the PIN is too weak -->
     <string name="vm_change_pin_error_too_weak">The new PIN is too weak. A strong password should not have continuous sequence or repeated digits.</string>
     <!-- Error message for the voicemail PIN change if the old PIN entered doesn't match  -->
-    <string name="vm_change_pin_error_mismatch">The old PIN doesn\u2019t match</string>
+    <string name="vm_change_pin_error_mismatch">The old PIN doesn\'t match</string>
     <!-- Error message for the voicemail PIN change if the new PIN contains invalid character -->
     <string name="vm_change_pin_error_invalid">The new PIN contains invalid characters</string>
     <!-- Error message for the voicemail PIN change if operation has failed -->
@@ -353,9 +353,9 @@
     <!-- Available networks screen, toast when registering on a specific network -->
     <string name="register_on_network">Registering on <xliff:g id="network">%s</xliff:g>\u2026</string>
     <!-- Available networks screen, toast when SIM card isn't allowed on a network -->
-    <string name="not_allowed">Your SIM card doesn\\u2019t allow a connection to this network.</string>
+    <string name="not_allowed">Your SIM card doesn\'t allow a connection to this network.</string>
     <!-- Available networks screen, toast when unable to connect to a network temporarily -->
-    <string name="connect_later">Can\\u2019t connect to this network right now. Try again later.</string>
+    <string name="connect_later">Can\'t connect to this network right now. Try again later.</string>
     <!-- Available networks screen, toast when registered on a specific network -->
     <string name="registration_done">Registered on network.</string>
     <!-- Mobile network settings screen setting option summary text -->
@@ -457,7 +457,7 @@
     <!-- Mobile network settings UI: notification message shown when you
          lose data connectivity because you're roaming and you have the
          "data roaming" feature turned off. -->
-    <string name="roaming_reenable_message">You\\u2019ve lost data connectivity because you left your home network with data roaming turned off.</string>
+    <string name="roaming_reenable_message">You\'ve lost data connectivity because you left your home network with data roaming turned off.</string>
     <!-- Mobile network settings screen, dialog message when user selects the Data roaming check box 
     <string name="roaming_warning">You may incur significant charges.</string>-->
 	<string name="roaming_warning">You may incur significant charges.</string>
@@ -492,7 +492,7 @@
 
     <string name="throttle_rate_subtext">Data rate reduced to <xliff:g id="used">%1$d</xliff:g> Kb/s if data use limit is exceeded</string>
 
-    <string name="throttle_help_subtext">More information about your carrier\\u2019s mobile network data use policy</string>
+    <string name="throttle_help_subtext">More information about your carrier\'s mobile network data use policy</string>
 
     <string name="cell_broadcast_sms">Cell Broadcast SMS</string>
 
@@ -605,13 +605,16 @@
     <string name="multi_category_enable">Multi\u2011category enabled</string>
     <string name="multi_category_disable">Multi\u2011category disabled</string>
 
-    <string name="network_lte">LTE/3G/2G</string>
-    <string name="network_4G">4G/3G/2G</string>
+    <string name="network_lte">LTE (recommended)</string>
+    <string name="network_4G">4G (recommended)</string>
     <string name="network_lte_cable">LTE/3G/2G</string>
     <string name="network_4G_cable">LTE/3G/2G</string>
+	<string name="network_4G_telcel">"4G/3G/2G(Auto)"</string>
+    <string name="network_lte_telcel">"LTE (Auto)"</string>
     <string name="network_3G" translatable="false">3G/2G(auto)</string>
     <string name="network_3G_only" translatable="false">3G only</string>
     <string name="network_2G" translatable="false">2G only</string>
+	<string name="network_GSM_alru" translatable="false">GSM only</string>
     <string name="network_1x" translatable="false">1x</string>
     <string name="network_global">Global</string>
 
@@ -654,11 +657,34 @@
         <item>@string/network_3G</item>
         <item>@string/network_2G</item>
     </string-array>
+    
+    <string-array name="enabled_networks_choices_cable" translatable="false">
+        <item>@string/network_lte_cable</item>
+        <item>@string/network_3G</item>
+        <item>@string/network_2G</item>
+    </string-array>
+    <string-array name="enabled_networks_4g_choices_cable" translatable="false">
+        <item>@string/network_4G_cable</item>
+        <item>@string/network_3G</item>
+        <item>@string/network_2G</item>
+    </string-array>
+    
     <string-array name="enabled_networks_values" translatable="false">
         <item>"9"</item>
         <item>"0"</item>
         <item>"1"</item>
     </string-array>
+	
+	<string-array name="enabled_networks_choices_Alru" translatable="false">
+        <item>@string/network_4G</item>
+        <item>@string/network_3G</item>
+        <item>@string/network_GSM_alru</item>
+    </string-array>
+	<string-array name="nabled_networks_4g_choices_Alru" translatable="false">
+        <item>@string/network_4G</item>
+        <item>@string/network_3G</item>
+        <item>@string/network_GSM_alru</item>
+    </string-array>
  <string-array name="enabled_networks_choices_telcel" translatable="false">
         <item>@string/network_lte</item>
         <item>@string/network_3G</item>
@@ -841,15 +867,15 @@
     <!-- "Delete FDN Contact" screen: status message displayed in a popup (toast) -->
     <string name="fdn_contact_deleted">Fixed dialling number deleted.</string>
     <!-- FDN settings: error message displayed in a popup (toast) -->
-    <string name="pin2_invalid">FDN wasn\\u2019t updated because you typed an incorrect PIN.</string>
+    <string name="pin2_invalid">FDN wasn\'t updated because you typed an incorrect PIN.</string>
     <!-- FDN settings: error message displayed in a popup (toast) -->
-    <string name="fdn_invalid_number">FDN wasn\\u2019t updated because the number can\\u2019t exceed 20 digits.</string>
+    <string name="fdn_invalid_number">FDN wasn\'t updated because the number can\'t exceed 20 digits.</string>
     <!-- FDN settings: error message displayed in a popup (toast), when the entered
          FDN number was inappropriate, OR, PIN2 the user entered was incorrect.
          Because of API restriction, there's no way to determine which is the exact
          cause of the failure.
          [CHAR LIMIT=NONE] -->
-    <string name="pin2_or_fdn_invalid">FDN wasn\\u2019t updated. The PIN2 was incorrect, or the phone number was rejected.</string>
+    <string name="pin2_or_fdn_invalid">FDN wasn\'t updated. The PIN2 was incorrect, or the phone number was rejected.</string>
     <!-- FDN settings: error message displayed in a popup (toast) -->
     <string name="fdn_failed">FDN operation failed.</string>
 
@@ -877,9 +903,9 @@
     <!-- SIM PIN screen: label for PIN entry widget -->
     <string name="confirmPinLabel">Confirm new PIN</string>
     <!-- SIM PIN screen: error message -->
-    <string name="badPin">The old PIN you typed isn\\u2019t correct. Try again.</string>
+    <string name="badPin">The old PIN you typed isn\'t correct. Try again.</string>
     <!-- SIM PIN screen: error message -->
-    <string name="mismatchPin">The PINs you typed don\\u2019t match. Try again.</string>
+    <string name="mismatchPin">The PINs you typed don\'t match. Try again.</string>
     <!-- SIM PIN screen: error message when PIN is too short or too long -->
     <string name="invalidPin">Type a PIN that is 4\u20118 digits.</string>
     <!-- Title of "Disable SIM PIN" screen -->
@@ -913,7 +939,7 @@
     <!-- SIM PIN2 screen: error message -->
     <string name="badPin2">Old PIN2 incorrect. Try again.</string>
     <!-- SIM PIN2 screen: error message -->
-    <string name="mismatchPin2">PIN2s don\\u2019t match. Try again.</string>
+    <string name="mismatchPin2">PIN2s don\'t match. Try again.</string>
     <!-- SIM PIN2 screen: error message -->
     <string name="invalidPin2">Enter a PIN2 that is 4\u20118 digits.</string>
     <!-- SIM PIN2 screen: error message -->
@@ -1001,7 +1027,7 @@
     <!-- In-call screen: call failure message displayed in an error dialog -->
     <string name="incall_error_no_phone_number_supplied">To place a call, enter a valid number.</string>
     <!-- In-call screen: call failure message displayed in an error dialog -->
-    <string name="incall_error_call_failed">Couldn\u2019t call</string>
+    <string name="incall_error_call_failed">Couldn\'t call</string>
     <!-- In-call screen: call failure message displayed in an error dialog -->
     <string name="incall_error_cannot_add_call">Call cannot be added at this time.</string>
     <!-- In-call screen: status message displayed in a dialog when starting an MMI -->
@@ -1009,19 +1035,19 @@
     <!-- In-call screen: message displayed in an error dialog -->
     <string name="incall_error_supp_service_unknown">Service not supported</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_switch">Can\u2019t switch calls</string>
+    <string name="incall_error_supp_service_switch">Can\'t switch calls</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_separate">Can\u2019t separate call</string>
+    <string name="incall_error_supp_service_separate">Can\'t separate call</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_transfer">Can\u2019t transfer</string>
+    <string name="incall_error_supp_service_transfer">Can\'t transfer</string>
     <!-- In-call screen: message displayed in an error dialog -->
     <string name="incall_error_supp_service_conference">Unable to conference calls.</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_reject">Can\u2019t reject call</string>
+    <string name="incall_error_supp_service_reject">Can\'t reject call</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_hangup">Can\\u2019t release call(s).</string>
+    <string name="incall_error_supp_service_hangup">Can\'t release call(s).</string>
     <!-- In-call screen: message displayed in an error dialog -->
-    <string name="incall_error_supp_service_hold">Can\\u2019t hold calls.</string>
+    <string name="incall_error_supp_service_hold">Can\'t hold calls.</string>
     <!-- In-call screen: call failure message displayed in an error dialog when WFC is enabled, is wifi-only, and not connected to a wireless network. [CHAR_LIMIT=NONE] -->
     <string name="incall_error_wfc_only_no_wireless_network">Connect to a wireless network to make a call.</string>
     <!-- In-call screen: call failure message displayed in an error dialog when the user is connected to a wireless network, but wifi calling is turned off. [CHAR_LIMIT=NONE] -->
@@ -1038,9 +1064,9 @@
 
     <!-- Dialer text on Emergency Dialer -->
     <!-- Emergency dialer: message displayed in an error dialog -->
-    <string name="dial_emergency_error">Can\\u2019t call. <xliff:g id="non_emergency_number">%s</xliff:g> is not an emergency number.</string>
+    <string name="dial_emergency_error">Can\'t call. <xliff:g id="non_emergency_number">%s</xliff:g> is not an emergency number.</string>
     <!-- Emergency dialer: message displayed in an error dialog -->
-    <string name="dial_emergency_empty_error">Can\\u2019t call. Dial an emergency number.</string>
+    <string name="dial_emergency_empty_error">Can\'t call. Dial an emergency number.</string>
 
     <!-- Displayed in the text entry box in the dialer when in landscape mode to guide the user
          to dial using the physical keyboard -->
@@ -1079,11 +1105,12 @@
     <string name="importingSimContacts">Importing SIM contacts</string>
     <!-- Import a single contact entry from contacts to the SIM card -->
     <string name="importToFDNfromContacts">Import from contacts</string>
+    <string name="fdnContactsTooMore">There are more than 10 contacts in FDN list, please remove some before adding.</string>
 
     <!-- Message shown when a single contact is imported from SIM card -->
     <string name="singleContactImportedMsg">Imported contact</string>
     <!-- Message shown when a single contact could not be imported from SIM card -->
-    <string name="failedToImportSingleContactMsg">Couldn\u2019t import contact</string>
+    <string name="failedToImportSingleContactMsg">Couldn\'t import contact</string>
 
     <!-- Hearing aid settings -->
     <string name="hac_mode_title">Hearing aids</string>
@@ -1142,7 +1169,7 @@
     <!-- Title of skip activation dialog -->
     <string name="ota_skip_activation_dialog_title">Skip activation\?</string>
     <!-- Message displayed in skip activation dialog  -->
-    <string name="ota_skip_activation_dialog_message">If you skip activation, you can\\u2019t place calls or connect to mobile data networks (though you can connect to Wi\u2011Fi networks). Until you activate your phone, you are asked to activate it each time you turn it on.</string>
+    <string name="ota_skip_activation_dialog_message">If you skip activation, you can\'t place calls or connect to mobile data networks (though you can connect to Wi\u2011Fi networks). Until you activate your phone, you are asked to activate it each time you turn it on.</string>
     <!-- Label shown on dialog button that allows the user to skip activation -->
     <string name="ota_skip_activation_dialog_skip_label">Skip</string>
 
@@ -1163,11 +1190,11 @@
          correct option to begin provisioning -->
     <string name="ota_progress">Programming your phone\u2026</string>
     <!-- String to display within the OTA Fail Notice dialog -->
-    <string name="ota_failure">Couldn\\u2019t program your phone</string>
+    <string name="ota_failure">Couldn\'t program your phone</string>
     <!-- String to be displayed on the OTA Fail/Success screen upon successful provisioning -->
     <string name="ota_successful">Your phone is now activated. It may take up to 15 minutes for service to start.</string>
     <!-- String to be displayed on the OTA Fail/Success screen upon unsuccessful provisioning -->
-    <string name="ota_unsuccessful">Your phone didn\\u2019t activate. \nYou may need to find an area with better coverage (near a window, or outside). \n\nTry again or call customer service for more options.</string>
+    <string name="ota_unsuccessful">Your phone didn\'t activate. \nYou may need to find an area with better coverage (near a window, or outside). \n\nTry again or call customer service for more options.</string>
     <!-- String to display within the OTA SPC Fail Notice dialog -->
     <string name="ota_spc_failure">EXCESS SPC FAILURES</string>
     <!-- Button label in OTA listen screen that cancels activation and goes to the previous screen -->
@@ -1201,12 +1228,12 @@
     <!-- ECM: Dialog box message for exiting from any other app -->
     <plurals name="alert_dialog_not_avaialble_in_ecm">
         <!-- number of minutes is one -->
-        <item quantity="one">The selected action isn\\u2019t available while in the Emergency Callback mode. The phone will be in this mode for <xliff:g id="count">%s</xliff:g> minute. Do you want to exit now?</item>
+        <item quantity="one">The selected action isn\'t available while in the Emergency Callback mode. The phone will be in this mode for <xliff:g id="count">%s</xliff:g> minute. Do you want to exit now?</item>
         <!-- number of minutes is not equal to one -->
-        <item quantity="other">The selected action isn\\u2019t available while in the Emergency Callback mode. The phone will be in this mode for <xliff:g id="count">%s</xliff:g> minutes. Do you want to exit now?</item>
+        <item quantity="other">The selected action isn\'t available while in the Emergency Callback mode. The phone will be in this mode for <xliff:g id="count">%s</xliff:g> minutes. Do you want to exit now?</item>
     </plurals>
     <!-- ECM: Dialog box message while in emergency call -->
-    <string name="alert_dialog_in_ecm_call">The selected action isn\\u2019t available while in an emergency call.</string>
+    <string name="alert_dialog_in_ecm_call">The selected action isn\'t available while in an emergency call.</string>
     <!-- ECM: Progress text -->
     <string name="progress_dialog_exiting_ecm">Exiting Emergency Callback mode</string>
     <!-- ECM: ECM exit dialog choice -->
@@ -1354,7 +1381,7 @@
     <string name="message_decode_error">There was an error while decoding the message.</string>
 
     <!-- Call failure reason: SIM card and roaming capabilities have already been activated. [CHAR LIMIT=NONE]-->
-    <string name="callFailed_cdma_activation">A SIM card has activated your service and updated your phone\\u2019s roaming capabilities.</string>
+    <string name="callFailed_cdma_activation">A SIM card has activated your service and updated your phone\'s roaming capabilities.</string>
 
     <!-- Call failure reason: Cannot add a call because there are already too many active calls. -->
     <string name="callFailed_cdma_call_limit">There are too many active calls. End or merge existing calls before placing a new one. </string>
@@ -1378,7 +1405,7 @@
     <!-- The title for the confirm new pin step in change voicemail PIN activity -->
     <string name="change_pin_confirm_pin_header">Confirm your PIN</string>
     <!-- The error message for th confirm new pin step in change voicemail PIN activity, if the pin doen't match the one previously entered -->
-    <string name="change_pin_confirm_pins_dont_match">PINs don\\u2019t match</string>
+    <string name="change_pin_confirm_pins_dont_match">PINs don\'t match</string>
     <!-- The toast to show after the voicemail PIN has been successfully changed -->
     <string name="change_pin_succeeded">Voicemail PIN updated</string>
     <!-- The error message to show if the server reported an error while attempting to change the voicemail PIN -->
@@ -1387,4 +1414,5 @@
     <string name="fdn_list_dialog_call">Dial contact</string>
     <string name="fdn_list_dialog_edit">Edit contact</string>
     <string name="fdn_list_dialog_send">Send message to contact</string>
+    <string name="menu_sendSMS">Text contact</string>
 </resources>
\ No newline at end of file
Index: kernel-4.4/arch/arm64/configs/aus6739_66_n1_debug_defconfig
===================================================================
--- kernel-4.4/arch/arm64/configs/aus6739_66_n1_debug_defconfig	(revision 5132)
+++ kernel-4.4/arch/arm64/configs/aus6739_66_n1_debug_defconfig	(revision 5133)
@@ -245,9 +245,10 @@
 CONFIG_MTK_MMC3630X=y
 # CONFIG_MTK_HALL_SUPPORT is not set
 CONFIG_MTK_BTIF=y
-CONFIG_MTK_MD1_SUPPORT=10
-CONFIG_MTK_MD3_SUPPORT=0
-CONFIG_MTK_C2K_LTE_MODE=0
+CONFIG_MTK_MD1_SUPPORT=12
+CONFIG_MTK_MD3_SUPPORT=2
+CONFIG_MTK_C2K_LTE_MODE=2
+CONFIG_MTK_IRAT_SUPPORT=y
 CONFIG_MTK_COMBO=y
 CONFIG_MTK_COMBO_CHIP_CONSYS_6739=y
 CONFIG_MTK_COMBO_BT=y
@@ -555,10 +556,10 @@
 CONFIG_CRYPTO_AES_ARM64_CE_BLK=y
 CONFIG_LIBCRC32C=y
 CONFIG_MTK_CDFINGER=y
-# CONFIG_DTV_FC8180 is not set
+CONFIG_DTV_FC8180=y
 CONFIG_MTK_EMMC_SUPPORT_OTP=y
 CONFIG_MTK_WAPI_SUPPORT=y
+
 CONFIG_MICROTRUST_TEE_SUPPORT=y
-CONFIG_MTK_TEE_SUPPORT=y
 CONFIG_MTK_ROUND_CORNER_SUPPORT=y
 CONFIG_MTK_SECURITY_SW_SUPPORT=y
\ No newline at end of file
Index: kernel-4.4/arch/arm64/configs/aus6739_66_n1_defconfig
===================================================================
--- kernel-4.4/arch/arm64/configs/aus6739_66_n1_defconfig	(revision 5132)
+++ kernel-4.4/arch/arm64/configs/aus6739_66_n1_defconfig	(revision 5133)
@@ -240,9 +240,10 @@
 CONFIG_MTK_MMC3630X=y
 # CONFIG_MTK_HALL_SUPPORT is not set
 CONFIG_MTK_BTIF=y
-CONFIG_MTK_MD1_SUPPORT=10
-CONFIG_MTK_MD3_SUPPORT=0
-CONFIG_MTK_C2K_LTE_MODE=0
+CONFIG_MTK_MD1_SUPPORT=12
+CONFIG_MTK_MD3_SUPPORT=2
+CONFIG_MTK_C2K_LTE_MODE=2
+CONFIG_MTK_IRAT_SUPPORT=y
 CONFIG_MTK_COMBO=y
 CONFIG_MTK_COMBO_CHIP_CONSYS_6739=y
 CONFIG_MTK_COMBO_BT=y
@@ -535,10 +536,10 @@
 CONFIG_CRYPTO_AES_ARM64_CE_BLK=y
 CONFIG_LIBCRC32C=y
 CONFIG_MTK_CDFINGER=y
-# CONFIG_DTV_FC8180 is not set
+CONFIG_DTV_FC8180=y
 CONFIG_MTK_EMMC_SUPPORT_OTP=y
 CONFIG_MTK_WAPI_SUPPORT=y
+
 CONFIG_MICROTRUST_TEE_SUPPORT=y
-CONFIG_MTK_TEE_SUPPORT=y
 CONFIG_MTK_ROUND_CORNER_SUPPORT=y
 CONFIG_MTK_SECURITY_SW_SUPPORT=y
\ No newline at end of file
Index: kernel-4.4/drivers/usb/gadget/android.c
===================================================================
--- kernel-4.4/drivers/usb/gadget/android.c	(revision 5132)
+++ kernel-4.4/drivers/usb/gadget/android.c	(revision 5133)
@@ -2550,8 +2550,8 @@
 	device_desc.iProduct = id;
 
 	/* Default strings - should be updated by userspace */
-	strncpy(manufacturer_string, "Alcatel 3X", sizeof(manufacturer_string)-1);
-	strncpy(product_string, "Alcatel 3X", sizeof(product_string) - 1);
+	strncpy(manufacturer_string, "ALCATEL A3A PLUS", sizeof(manufacturer_string)-1);
+	strncpy(product_string, "ALCATEL A3A PLUS", sizeof(product_string) - 1);
 	strncpy(serial_string, "0123456789ABCDEF", sizeof(serial_string) - 1);
 
 	id = usb_string_id(cdev);
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/lk_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/tinysys-loader-CM4_A_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/tinysys-loader-CM4_B_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/md1arm7_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/atf_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/tee_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/atf_dram_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/mcupmfw_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/loader_ext_etc_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/tinysys-scp-CM4_A_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/tinysys-scp-CM4_B_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/md1dsp_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/loader_ext_dram_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/spmfw_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/recovery_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/md1rom_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/logo_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/md3rom_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/tinysys-sspm_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert1/boot_cert1.der
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md1dsp_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md1dsp_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md1dsp_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/loader_ext_dram_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/loader_ext_dram_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/loader_ext_dram_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/spmfw_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/spmfw_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/spmfw_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/recovery_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/recovery_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/recovery_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md1rom_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md1rom_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md1rom_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/logo_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/logo_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/logo_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md3rom_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md3rom_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md3rom_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-sspm_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-sspm_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-sspm_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/boot_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/boot_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/boot_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/lk_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/lk_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/lk_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-loader-CM4_A_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-loader-CM4_A_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-loader-CM4_A_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md1arm7_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md1arm7_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/md1arm7_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-loader-CM4_B_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-loader-CM4_B_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-loader-CM4_B_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/atf_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/atf_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/atf_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tee_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tee_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tee_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/atf_dram_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/atf_dram_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/atf_dram_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/mcupmfw_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/mcupmfw_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/mcupmfw_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/loader_ext_etc_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/loader_ext_etc_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/loader_ext_etc_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-scp-CM4_A_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-scp-CM4_A_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-scp-CM4_A_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-scp-CM4_B_privk2.pem
===================================================================
--- vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-scp-CM4_B_privk2.pem	(revision 5132)
+++ vendor/mediatek/proprietary/custom/mt6739/security/cert_config/cert2_key/tinysys-scp-CM4_B_privk2.pem	(revision 5133)
@@ -1,27 +1,27 @@
 -----BEGIN RSA PRIVATE KEY-----
-MIIEogIBAAKCAQEA+GDDlkP8263j+VecwqqVchAw4Y4X/ZJEwNE8VN9X4R6c+kNZ
-99C1uqTdP7VfY37NyrbXvC/YxdrI80kse3HORutJgfumo1hAiHF68OPSsqnDK6yQ
-KKPU3jgBhGi8VQbaf5bhdnhV/qHnyFvGUZsnGt5SyUCvU6zYwAwEXdQyzJiUuEW5
-RGg+xaaO9eeuDN/+v6QME0Ok1OJ+rjUzjFUEXmTWmDvOFS1n8lqxac+/DlBSKIIF
-1Vhgs37IAA1CYzQ48b/ySo5vZy4JS57Q1uXhOjSti3SzsDKacy7DxExrgT1JoF1T
-vaHmwkifJdROJ+vzpbZQAD40taOEWDOkvnvAoQIDAQABAoIBADYbtmAU3Y/p2OEn
-0fGigb4AgvWQI+/Mnoe2zULcCOP07FOkuoO/BufrJHvNgkNFi4Vewa6wabPojqBZ
-T4Rw7XQLq87SSKILBrvypMq3ht3/F5J7HEiOMEBcyQ/UVTrcrFrhPqq1Wl6HXNwM
-Ci8a8rDqv/Qx0EAVRn7H32elY4+oO9c46vZwezStr+bMyFUoKmOVEqsZf/1me3ph
-t5Agvk0qYoRzEmZSmFERIoTGgfWrSeGD2VCDj3RvDeovRm+H0/RUjYWDkH6MSizC
-ZSw69n+NItOdHz5xP6JzCqW0jX7JojxUhMiSQqJqvhkzAbWwJHhfmkY1BDj9Z3C3
-89efq+UCgYEA/iW0ae3r21kIptaZsWbU1qo34/5rBgiQIrTXvqY0hpvQmgnocWLl
-1GYxA29ls7y5FEHP/mCQBjfeJn6hj3N28GN/JTfuMwpmdoAh26A4IL645XQ7EVag
-hdACmdkTF1iJ18TYfBlSXRqOLrDFWb4lOzCqJaQgXhjy7MqqCgS8enMCgYEA+jBK
-37YahxYHvh6KDZzDrI/dVQf8lpHSkVIxAb/NkiYw56NUgytLq8vT1W2Hx0ka4YGt
-Z++hNfUsEtMlgZN64F/EXO51KmAsIpUKIR2AUdtwQ17TBJnvEa8n++42/n8t92hj
-hk40nqPiYVMYZ+4FAoCzigZZALIkVBgwvx1zr5sCgYBioI1AIpXKPOYPoO5qGwbz
-+4DPGNe9sqsE3PtwwB1YM7WjYb7z6bZZVAMnWx6zvsRwaQ3noN+jmiC6/Z+DBQMe
-TO51qhvlcN7Mk/MPwUCm7HzihtW5Z83JwCySOdyfzbtIodqFZmpBOWH+Gpmrtw/J
-xZvyGZx6B+KWJBwS4T2nowKBgHd/75NxQLR7QlF99sTPturKgJZnzS8CEciVsJC8
-U21WTo+lhO1uFaPGJLVRrsPyWCOUNAZr/91s8JNBRS3iCpP3Six1PYNzEkGmXIM6
-uxreLH4RYctV10nkFr4Ppzbh+kutEbSJ0Dph3vRLo2Go3721SYxIweRCMnX0Y/w1
-Dhe3AoGAGf2QTVXPpb4aY8e1H2A6SzSrc7epIrOjzdP5QYZ2o8s/ulkcFw6by1ng
-Ln40y85SM7+YYTXKx+po3Rp6ZkMiz4pmxOg5nGI6r52HFMV8wbqD+VIr8VJAFkod
-KBoZCv2H8IkoO5NZrJH1FnuHCxc9MM5Y1xeS10LGkScyysArJiU=
+MIIEpgIBAAKCAQEA5rT8/XparBVsl/AUbMEr7D6VpGyjdWTQhwCB0zxMokWzqCBS
+ktC3WHbk0bGDMOfqewrgx26FQJ8e1mwDGpOCDqn08Z5P8KwwgEEFlBEAd+RKJ5vY
+KJv74bVn3a0FBkKh9EJNZ3uNVn5I2dK6jmNPT4WcJm3b5vieScNt6BGPbWEw2OtD
+Du+z/6AITVddx4Dt37WzrfJfkycjf1ah4Qk4yDebY6a+Punp3mCljgsj4DQGans7
+ica68PIhwrt2vI8zeO1tsAGsxGKmJHeqfaTooHGqrUQz1LkQdzy6Shdw9+hZgaAU
+55qMuIA9ZVktqYjhGgZNt2TlKxI4CDpQAg1SXwIDAQABAoIBAQDHAdBJhsW4MzLd
+TUcRGQCeZM4Ia34EwdXu3k0evaENSTrUCC2yX0AIm2Z+S7Vy9lqZkKSc44UmXRvo
+sntq7Vr+8zRLR9iFLsMXnv8E3jWdNduRlyk6vnLkG+tgmOMAp3G0lYzXewhMV9rX
+qqMqOBgt7H7p11IdRtCjqGSiDqO+ILj4y0SC8HbIbEjJ28bU812S1Oy+OZ8Cfnsv
+iGTyRtbMNH1VDmJELeRq08J4hFqHncykS4sGs9dARjluG8/7J8olygkxhW16tqFJ
+vKanSjYMoGQsgcMUzl2Y3B735kvaeorbI7/DUO9jUKeMgvT9GKojF2UHAEjiVQQd
+VLTx/ogBAoGBAPg3mnL8m28OTCPHf3X/7fZSm8GgTxd9uw1ekmJ7yzHpPA7kfi+f
+JTBVT0TW0xmThET2bKdzsdXuQimKRDXh98B4tW0iaAi1Sd0hRvsY57atK12cBhhW
+iCtznd5dfDnh5eZDjBDlZTOPvuvvPI0i6kBL/mDCM2TLdTVbq13/B/VfAoGBAO3w
+1VzJU6nsFDe+ykNACbVj5k4zgLJySLiUfxsQx4XHi/rfy8OYSWwrOGgkGvQ8vrwH
+I4n8nnVytqn32U+jp2tncpFyM1JLG1bXLvHHvoeK3+tN0u5OT2MWqxYo1BMzCO3G
+C6JO026M3nfbZFUHKiSQgpcybfvAcLGDrBRzosMBAoGBANCSAHEQvBckf2wtLXhc
+1nr9zS11ZCBMIQpJ5l1kwkgtQK8O5s1jP9+OP66LiRTbtPAx1PkcKVmm++dl7I0O
+VJ1hkKmkmKCAnRF37en+cm44stDU0vZOd9tzKjt4eHM203SaW66y40fhSL995nZ9
+2TKv6I8rf/35TILKhYPVUb2nAoGBAJgheWmf13w3Ux3pQI0K7qopO2EYkNqHM3PA
+jhwR+F/Sm+9FE5T1U0xzvdbn7svl4tV5gwGAoRfaxmuZ6jl/G1YSiC/yYlnlZ494
+ea1g1rL22gAqfAidzSg/oBfE9wNnh/fuvhWCbLCsJLlhbp7mu80xEC33slZaTjNR
+Sr6wyIoBAoGBALsN/kwEt9aSxiPKuMiNk9Yo1E/oT8lVFLH1mK3cd9pErr3KsgAi
+NC092Gcl27EXdDg4Rymv0TuMi/mf1IHInFoIHw8jKOETDZnWCOrcD7/qGkRksB2n
+R0XqSmpmOLE/gd2jGr2AD7rsnlaXTj4HfXxg5Lp2+qbtr9N9+3wmYiS/
 -----END RSA PRIVATE KEY-----
Index: vendor/mediatek/proprietary/custom/aus6739_66_n1/cgen/cfgdefault/CFG_WIFI_Default.h
===================================================================
--- vendor/mediatek/proprietary/custom/aus6739_66_n1/cgen/cfgdefault/CFG_WIFI_Default.h	(revision 5132)
+++ vendor/mediatek/proprietary/custom/aus6739_66_n1/cgen/cfgdefault/CFG_WIFI_Default.h	(revision 5133)
@@ -116,7 +116,7 @@
 	0x010D, /* Own Version For MT6628*/
 	0x0000, /* Peer Version */
 	{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }, /* MAC ADDRESS */
-	{ 0x55, 0x53 }, /* COUNTRY CODE */
+	{ 0x00, 0x00 }, /* COUNTRY CODE */
 	{ 0x26, 0x26, { 0x00, 0x00 }, /*cTxPwr2G4Cck*/ /*cTxPwr2G4Dsss*/
 	  0x22, 0x22, 0x22, 0x22, 0x21, 0x21, /*cTxPwr2G4OFDM*/
     0x22, 0x22, 0x22, 0x20, 0x20, 0x20, /*cTxPwr2G4HT20*/
Index: vendor/mediatek/proprietary/hardware/ril/gsm/mtk-ril/ril_callbacks.c
===================================================================
--- vendor/mediatek/proprietary/hardware/ril/gsm/mtk-ril/ril_callbacks.c	(revision 5132)
+++ vendor/mediatek/proprietary/hardware/ril/gsm/mtk-ril/ril_callbacks.c	(revision 5133)
@@ -90,9 +90,6 @@
 #define PROPERTY_FD_SCREEN_OFF_TIMER    "persist.radio.fd.off.counter"
 #define PROPERTY_FD_SCREEN_OFF_R8_TIMER    "persist.radio.fd.off.r8.counter"
 #define PROPERTY_FD_ON_ONLY_R8_NETWORK  "persist.radio.fd.on.only.r8"
-#define PROPERTY_FD_R8_LEGACY_OFF  "persist.radio.fd.r8.legacy.off"
-#define DEFAULT_FD_R8_LEGACY_OFF  "0"
-
 #define PROPERTY_RIL_FD_MODE    "ril.fd.mode"
 /* FD related timer: units: 0.1 sec */
 #define DEFAULT_FD_SCREEN_ON_TIMER "150"
@@ -1834,13 +1831,6 @@
             if (atoi(property_value) == 1) {
                 at_send_command("AT+EPCT=0,4194304", NULL, pChannel);
             }
-            //add begin
-            property_get(PROPERTY_FD_R8_LEGACY_OFF, property_value, DEFAULT_FD_R8_LEGACY_OFF);
-            LOGD("%s = %s", PROPERTY_FD_R8_LEGACY_OFF, property_value);
-            if (atoi(property_value) == 1) {
-                at_send_command("AT+EPCT=0,8388608", NULL, getDefaultChannelCtx(rid));
-            }
-            //add end
 
             /* [Step#03] Enable FD Mechanism MD: after finishing to set FD related default timer to modem */
             at_send_command("AT+EFD=1", NULL, pChannel);
Index: vendor/mediatek/proprietary/packages/apps/Stk/AndroidManifest.xml
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Stk/AndroidManifest.xml	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Stk/AndroidManifest.xml	(revision 5133)
@@ -31,7 +31,7 @@
     <protected-broadcast android:name="android.stkDialog.TIMEOUT" />
 
     <application android:icon="@drawable/ic_launcher_sim_toolkit"
-        android:label="@string/app_name_telefonica"
+        android:label="@string/app_name"
         android:clearTaskOnLaunch="true"
         android:process="com.android.phone"
         android:taskAffinity="android.task.stk">
@@ -39,7 +39,7 @@
         <activity android:name=".StkMain"
             android:theme="@android:style/Theme.Translucent.NoTitleBar"
             android:configChanges="orientation"
-            android:label="@string/app_name_telefonica"
+            android:label="@string/app_name"
             android:enabled="false"
             android:exported="true"
             android:taskAffinity="android.task.stk.task">
@@ -52,7 +52,7 @@
         <activity android:name=".StkLauncherActivity"
             android:theme="@android:style/Theme.NoTitleBar"
             android:configChanges="orientation"
-            android:label="@string/app_name_telefonica"
+            android:label="@string/app_name"
             android:exported="true"
             android:taskAffinity="android.task.stk.task">
             <intent-filter>
@@ -65,7 +65,7 @@
         <activity android:name=".StkMenuActivity"
             android:theme="@android:style/Theme.NoTitleBar"
             android:icon="@drawable/ic_launcher_sim_toolkit"
-            android:label="@string/app_name_telefonica"
+            android:label="@string/app_name"
             android:configChanges="orientation|locale|screenSize|layoutDirection|keyboardHidden|mnc|mcc"
             android:exported="false"
             android:taskAffinity="android.task.stk.task">
@@ -77,7 +77,7 @@
          </activity>
 
          <activity android:name=".StkInputActivity"
-            android:label="@string/app_name_telefonica"
+            android:label="@string/app_name"
             android:icon="@drawable/ic_launcher_sim_toolkit"
             android:theme="@android:style/Theme.Holo"
             android:configChanges="orientation|locale|screenSize|keyboardHidden|layoutDirection"
Index: vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkLauncherActivity.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkLauncherActivity.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkLauncherActivity.java	(revision 5133)
@@ -159,7 +159,7 @@
             setContentView(R.layout.stk_menu_list);
             mTitleTextView = (TextView) findViewById(R.id.title_text);
             mTitleIconView = (ImageView) findViewById(R.id.title_icon);
-            mTitleTextView.setText(R.string.app_name_telefonica);
+            mTitleTextView.setText(R.string.app_name);
             mBitMap = BitmapFactory.decodeResource(getResources(),
                     R.drawable.ic_launcher_sim_toolkit);
         } else {
@@ -273,7 +273,7 @@
     }
 
     private int addStkMenuListItems() {
-        String appName = mContext.getResources().getString(R.string.app_name_telefonica);
+        String appName = mContext.getResources().getString(R.string.app_name);
         String stkItemName = null;
         int simCount = TelephonyManager.from(mContext).getSimCount();
         mStkMenuList = new ArrayList<Item>();
Index: vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkMenuActivity.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkMenuActivity.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkMenuActivity.java	(revision 5133)
@@ -732,7 +732,7 @@
             if (!mStkMenu.titleIconSelfExplanatory) {
                 textView.setVisibility(View.VISIBLE);
                 if (mStkMenu.title == null) {
-                    int resId = R.string.app_name_telefonica;
+                    int resId = R.string.app_name;
                     if (1 < simCount) {
                         if (mSlotId == PhoneConstants.SIM_ID_1) {
                             resId = R.string.appI_name;
@@ -744,7 +744,7 @@
                             resId = R.string.appIV_name;
                         }
                     } else {
-                        resId = R.string.app_name_telefonica;
+                        resId = R.string.app_name;
                     }
                     textView.setText(resId);
                 } else {
Index: vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkAppService.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkAppService.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkAppService.java	(revision 5133)
@@ -1488,7 +1488,7 @@
             msg.title = "";
             String optr = SystemProperties.get("persist.operator.optr");
             if (optr != null && "OP02".equals(optr)) {
-                 int resId = R.string.app_name_telefonica;
+                 int resId = R.string.app_name;
                  if (slotId == PhoneConstants.SIM_ID_1) {
                      if (TelephonyManager.getDefault().getPhoneCount() == 2) {
                          /* GEMINI or GEMINI+ project */
@@ -1495,7 +1495,7 @@
                          resId = R.string.appI_name;
                      } else {
                          /* Single card project */
-                         resId = R.string.app_name_telefonica;
+                         resId = R.string.app_name;
                      }
                  } else if (slotId == PhoneConstants.SIM_ID_2){
                      resId = R.string.appII_name;
Index: vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkInputActivity.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkInputActivity.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Stk/src/com/android/stk/StkInputActivity.java	(revision 5133)
@@ -261,7 +261,7 @@
         configInputDisplay();
 
         int simId = mSlotId + 1;
-        setTitle(getString(R.string.app_name_telefonica) + " " + simId);
+        setTitle(getString(R.string.app_name) + " " + simId);
 
         mContext = getBaseContext();
         mAcceptUsersInput = true;
Index: vendor/mediatek/proprietary/packages/apps/Stk/res/values/strings.xml
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Stk/res/values/strings.xml	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Stk/res/values/strings.xml	(revision 5133)
@@ -1,24 +1,8 @@
-<?xml version="1.0" encoding="utf-8"?>
-<!-- Copyright (C) 2007 The Android Open Source Project
-
-     Licensed under the Apache License, Version 2.0 (the "License");
-     you may not use this file except in compliance with the License.
-     You may obtain a copy of the License at
-
-          http://www.apache.org/licenses/LICENSE-2.0
-
-     Unless required by applicable law or agreed to in writing, software
-     distributed under the License is distributed on an "AS IS" BASIS,
-     WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-     See the License for the specific language governing permissions and
-     limitations under the License.
--->
-
-<resources xmlns:android="http://schemas.android.com/apk/res/android"
-    xmlns:xliff="urn:oasis:names:tc:xliff:document:1.2">
+<?xml version="1.0" encoding="utf-8" standalone="no"?>
+<resources xmlns:xliff="urn:oasis:names:tc:xliff:document:1.2">
     <!-- Default Application label used on home screen with an icon -->
     <string name="app_name_telcel">SIM Telcel</string>
-    <string name="app_name">movistar</string>
+    <string name="app_name">SIM Toolkit</string>
     <string name="app_name_claro">SIM Claro</string>
     <string name="appI_name">SIM1 Toolkit</string>
     <string name="appII_name">SIM2 Toolkit</string>
@@ -44,9 +28,9 @@
     <!-- No button, used on a Yes/No confirmation screen -->
     <string name="button_no">No</string>
     <!-- Description for the type of text allowed in a form: alphanumeric or digits only -->
-    <string name="alphabet">Characters</string>
+    <string name="alphabet">Alphabet</string>
     <!-- Type of alphabet text allowed in a form: 0-9, *, #, + characters only -->
-    <string name="digits">Digits (0-9, *, #, +)</string>
+    <string name="digits">Digits (0\u20119, *, #, +)</string>
     <!-- Default transition message when launching a call -->
     <string name="default_call_setup_msg">Call in progress\u2026</string>
 
@@ -67,7 +51,7 @@
     <string name="lable_setup_event_list">Set up event list</string>
     <string name="lable_setup_idle_modetext">Set up idle mode text</string>
     <string name="lable_setup_menu">Set up menu</string>
-    <string name="lable_setup_call">Set Up Call</string>
+    <string name="lable_setup_call">Set up call</string>
     <string name="lable_more_time">More time</string>
     <string name="lable_poll_interval">Poll interval</string>
     <string name="lable_polling_off">Polling off</string>
@@ -95,12 +79,12 @@
     <string name="lable_activate">Activate</string>
     <string name="action_launch_browser">Launch browser</string>
     <string name="action_setup_call">Dial</string>
-    <string name="lable_busy_on_bip">App is busy on BIP commands, please try again later.</string>
-    <string name="main_menu_not_initialized">Main menu is not initialized</string>
-    <string name="lable_busy_on_call">The phone is busy on call, please finish the call first</string>
-    <string name="lable_on_flight_mode">Unable to launch SIM Toolkit since airplane mode is on.</string>
+    <string name="lable_busy_on_bip">App is busy on BIP commands, try again later</string>
+    <string name="main_menu_not_initialized">Main menu isn\'t initialised</string>
+    <string name="lable_busy_on_call">The phone is busy on call, finish the call first</string>
+    <string name="lable_on_flight_mode">Unable to launch SIM Toolkit since aeroplane mode is on</string>
     <string name="lable_sim_not_ready">SIM Toolkit is not ready or unsupported</string>
-    <string name="no_sim_card_inserted">Please insert SIM to launch SIM Toolkit.</string>
+    <string name="no_sim_card_inserted">Insert SIM to launch SIM toolkit</string>
 
     <!-- Title text used for system dialog from STK app -->
     <string name="stk_dialog_title">SIM ToolKit</string>
@@ -114,4 +98,4 @@
     
     <string name="app_name_cable">Aliv</string>
 	<string name="app_name_telefonica">movistar</string>
-</resources>
+</resources>
\ No newline at end of file
Index: vendor/mediatek/proprietary/packages/apps/Stk/res/drawable-mdpi/ic_launcher_sim_toolkit.png
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/packages/apps/Stk/res/drawable-hdpi/ic_launcher_sim_toolkit.png
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/mediatek/proprietary/packages/apps/BrowserOverlay/res/values/isdm_BrowserRes_defaults.xml
===================================================================
--- vendor/mediatek/proprietary/packages/apps/BrowserOverlay/res/values/isdm_BrowserRes_defaults.xml	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/BrowserOverlay/res/values/isdm_BrowserRes_defaults.xml	(revision 5133)
@@ -23,7 +23,7 @@
 TIME: 07:48:22 (G7T)
 -->
 <resources>
-    <string name="def_browser_homepage_base">"http://wap.movistar.com.co"</string>
+    <string name="def_browser_homepage_base">"http://www.alcatel-mobile.com"</string>
     <string name="def_browser_bookmark1_name">"Alcatel Portal"</string>
     <string name="def_browser_bookmark1_url">"http://3g.my-alcatel.com"</string>
     <string name="def_uaProfUrl_forBrowser">"http://www-ccpp.tcl-ta.com/files/5058a.xml"</string>
Index: vendor/mediatek/proprietary/packages/apps/Mms/src/com/android/mms/MmsConfig.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/src/com/android/mms/MmsConfig.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Mms/src/com/android/mms/MmsConfig.java	(revision 5133)
@@ -154,7 +154,7 @@
     private static List<String> allQuickTexts = new ArrayList<String>();
     public static IMmsConfigExt mIpConfig;
 
-    private static int sSmsToMmsTextThreshold = 6;
+    private static int sSmsToMmsTextThreshold = 4;
     private static int sSmsToMmsTextThresholdForCT = 7;
 
     private static void initPlugin(Context context) {
Index: vendor/mediatek/proprietary/packages/apps/Mms/src/com/android/mms/ui/ComposeMessageActivity.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/src/com/android/mms/ui/ComposeMessageActivity.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Mms/src/com/android/mms/ui/ComposeMessageActivity.java	(revision 5133)
@@ -978,13 +978,8 @@
         int encodingType = SmsMessage.ENCODING_UNKNOWN;
 
         encodingType = mOpComposeExt.getSmsEncodingType(encodingType, ComposeMessageActivity.this);
-        MmsLog.d(TAG, "updateCounter getSmsEncodingType encodingType = " + encodingType ); // Add this log
-        
-        if(encodingType == SmsMessage.ENCODING_7BIT){
-            params = SmsMessage.calculateLength(text, true, encodingType);
-        } else {
-            params = SmsMessage.calculateLength(text, false, encodingType);
-        }
+
+        params = SmsMessage.calculateLength(text, false, encodingType);
             /* SmsMessage.calculateLength returns an int[4] with:
              *   int[0] being the number of SMS's required,
              *   int[1] the number of code units used,
@@ -4933,7 +4928,7 @@
                 // Launch the add-attachment list dialog
                 /// M: Code analyze 051, Hide input keyboard.@{
                 hideInputMethod();
-                showAddAttachmentDialog(!mWorkingMessage.hasAttachedFiles());
+                showAddAttachmentDialog(/*!mWorkingMessage.hasAttachedFiles()*/true);//lance modify for bug 117676
                 MmsLog.d(TAG, "Attach: showAddAttachmentDialog(!hasAttachedFiles)");
                 break;
             /// M: Code analyze 014, Add quick text. @{
@@ -9980,11 +9975,14 @@
             // if (mAttachmentTypeSelectorAdapter == null) {
             // add for vcard, if there is a real slideshow, hide vCard
             int mode = AttachmentTypeSelectorAdapter.MODE_WITH_SLIDESHOW;
-            if (mWorkingMessage.hasSlideshow()) {
+            //lance modify for bug 117676 @{
+            mode |= AttachmentTypeSelectorAdapter.MODE_WITH_FILE_ATTACHMENT; 
+            /*if (mWorkingMessage.hasSlideshow()) {
                 mode |= AttachmentTypeSelectorAdapter.MODE_WITHOUT_FILE_ATTACHMENT;
             } else {
                 mode |= AttachmentTypeSelectorAdapter.MODE_WITH_FILE_ATTACHMENT;
-            }
+            }*/
+            // @}
             if (MessageUtils.isVCalendarAvailable(ComposeMessageActivity.this)) {
                 mode |= AttachmentTypeSelectorAdapter.MODE_WITH_VCALENDAR;
             }
Index: vendor/mediatek/proprietary/packages/apps/Mms/src/com/mediatek/setting/GeneralPreferenceActivity.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/src/com/mediatek/setting/GeneralPreferenceActivity.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Mms/src/com/mediatek/setting/GeneralPreferenceActivity.java	(revision 5133)
@@ -103,7 +103,6 @@
     public static final String AUTO_DELETE = "pref_key_auto_delete";
 
     public static final String CELL_BROADCAST = "pref_key_cell_broadcast";
-    public static final String CELL_BROADCAST_TITLE = "pref_key_cell_broadcast_title";
 
     public static final String STORAGE_SETTING = "pref_key_storage_settings";
 
@@ -324,9 +323,6 @@
         if (SimStateMonitor.getInstance().getSubCount() < 1) {
             mCBsettingPref.setEnabled(false);
         }
-        PreferenceCategory mCBsettingTitlePref = (PreferenceCategory) findPreference(CELL_BROADCAST_TITLE); 
-        getPreferenceScreen().removePreference(mCBsettingTitlePref);  
-        
         mSmsLimitPref = findPreference(SMS_DELETE_LIMIT);
         mMmsLimitPref = findPreference(MMS_DELETE_LIMIT);
         if (!MmsConfig.getMmsEnabled()) {
Index: vendor/mediatek/proprietary/packages/apps/Mms/src/com/mediatek/setting/SmsPreferenceActivity.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/src/com/mediatek/setting/SmsPreferenceActivity.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Mms/src/com/mediatek/setting/SmsPreferenceActivity.java	(revision 5133)
@@ -268,8 +268,7 @@
                     = (PreferenceCategory) findPreference("pref_key_sms_settings");
             mSmsInputMode = (ListPreference) findPreference(SMS_INPUT_MODE);
             if (mSmsInputMode != null) {
-                //smsCategory.removePreference(mSmsInputMode);
-                mSmsInputMode.setOnPreferenceChangeListener(this);
+                smsCategory.removePreference(mSmsInputMode);
             }
         }
     }
@@ -431,9 +430,8 @@
                                 mNumberText.computeScroll();
                                 mNumberText.setFilters(new InputFilter[] {
                                         new InputFilter.LengthFilter(MAX_EDITABLE_LENGTH) });
-                                //mNumberText.setInputType(
-                                //        EditorInfo.TYPE_CLASS_TEXT | EditorInfo.TYPE_CLASS_PHONE);
-                                mNumberText.setInputType(EditorInfo.TYPE_NULL);
+                                mNumberText.setInputType(
+                                        EditorInfo.TYPE_CLASS_TEXT | EditorInfo.TYPE_CLASS_PHONE);
                                 String gotScNumber = (String) result.getCharSequence(
                                         TelephonyManagerEx.GET_SC_ADDRESS_KEY_ADDRESS);
                                 MmsLog.d(TAG, "gotScNumber is: " + gotScNumber);
@@ -564,7 +562,6 @@
         MmsConfig.setInitQuickText(true);
 
         mOpSmsPreferenceActivityExt.restoreDefaultPreferences(this, editor);
-        editor.putString(SMS_INPUT_MODE, "Automatic"); // Add this
         editor.apply();
         setPreferenceScreen(null);
         setMessagePreferences();
@@ -578,10 +575,7 @@
         }
 
         final String key = preference.getKey();
-        if (SMS_INPUT_MODE.equals(key)) {
-            MmsLog.d(TAG, "Input Mode Changed");
-            mSmsInputMode.setValue((String) arg1);
-        } else if (preference == mSmsLocation && !(SimStateMonitor.getInstance().getSubCount() > 1)) {
+        if (preference == mSmsLocation && !(SimStateMonitor.getInstance().getSubCount() > 1)) {
             if (!getResources().getBoolean(R.bool.isTablet)) {
                 mSmsLocation.setSummary(MessageUtils.getVisualTextName(this, (String) arg1,
                         R.array.pref_sms_save_location_choices,
Index: vendor/mediatek/proprietary/packages/apps/Mms/res/xml/smspreferences.xml
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/res/xml/smspreferences.xml	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Mms/res/xml/smspreferences.xml	(revision 5133)
@@ -30,7 +30,7 @@
             android:entryValues="@array/pref_sms_save_location_values"
             android:dialogTitle="@string/sms_save_location" android:summary="@string/sms_save_location" />
         <ListPreference android:key="pref_key_sms_input_mode"
-            android:title="@string/sms_input_mode_title" android:defaultValue="GSM alphabet"
+            android:title="@string/sms_input_mode_title" android:defaultValue="Automatic"
             android:entries="@array/pref_sms_input_mode_choice"
             android:entryValues="@array/pref_sms_input_mode_values"
             android:dialogTitle="@string/sms_input_mode_dialog_title"
Index: vendor/mediatek/proprietary/packages/apps/Mms/res/xml/smsmulticardpreferences.xml
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/res/xml/smsmulticardpreferences.xml	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Mms/res/xml/smsmulticardpreferences.xml	(revision 5133)
@@ -30,7 +30,7 @@
             android:entryValues="@array/pref_sms_save_location_values"
             android:dialogTitle="@string/sms_save_location" android:summary="@string/sms_save_location" />
         <ListPreference android:key="pref_key_sms_input_mode"
-            android:title="@string/sms_input_mode_title" android:defaultValue="GSM alphabet"
+            android:title="@string/sms_input_mode_title" android:defaultValue="Automatic"
             android:entries="@array/pref_sms_input_mode_choice"
             android:entryValues="@array/pref_sms_input_mode_values"
             android:dialogTitle="@string/sms_input_mode_dialog_title"
Index: vendor/mediatek/proprietary/packages/apps/Mms/res/xml/generalpreferences.xml
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/res/xml/generalpreferences.xml	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Mms/res/xml/generalpreferences.xml	(revision 5133)
@@ -39,9 +39,7 @@
             android:summary="@string/pref_summary_delete_limit" android:title="@string/pref_title_mms_delete" />
     </PreferenceCategory>
 
-    <PreferenceCategory 
-    	android:key="pref_key_cell_broadcast_title" 
-    	android:title="@string/cell_broadcast_title">
+    <PreferenceCategory android:title="@string/cell_broadcast_title">
         <Preference android:key="pref_key_cell_broadcast"
             android:title="@string/cell_broadcast" android:summary="@string/cell_broadcast_settings"
             android:persistent="false">
Index: vendor/mediatek/proprietary/packages/apps/Mms/res/xml/preferences.xml
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/res/xml/preferences.xml	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Mms/res/xml/preferences.xml	(revision 5133)
@@ -76,7 +76,7 @@
     <ListPreference
             android:key="pref_key_sms_input_mode"
             android:title="@string/sms_input_mode_title"
-            android:defaultValue="GSM alphabet"
+            android:defaultValue="Automatic"
             android:entries="@array/pref_sms_input_mode_choice"
             android:entryValues="@array/pref_sms_input_mode_values"
             android:dialogTitle="@string/sms_input_mode_dialog_title" 
Index: vendor/mediatek/proprietary/packages/apps/Mms/res/xml/multicardpreferences.xml
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/res/xml/multicardpreferences.xml	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Mms/res/xml/multicardpreferences.xml	(revision 5133)
@@ -76,7 +76,7 @@
     <ListPreference
             android:key="pref_key_sms_input_mode"
             android:title="@string/sms_input_mode_title"
-            android:defaultValue="GSM alphabet"
+            android:defaultValue="Automatic"
             android:entries="@array/pref_sms_input_mode_choice"
             android:entryValues="@array/pref_sms_input_mode_values"
             android:dialogTitle="@string/sms_input_mode_dialog_title" 
Index: vendor/mediatek/proprietary/packages/apps/Mms/ext/src/com/mediatek/mms/ext/DefaultOpSmsSingleRecipientSenderExt.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/ext/src/com/mediatek/mms/ext/DefaultOpSmsSingleRecipientSenderExt.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Mms/ext/src/com/mediatek/mms/ext/DefaultOpSmsSingleRecipientSenderExt.java	(revision 5133)
@@ -23,7 +23,6 @@
 
     @Override
     public int sendMessagePrepare(Context context, int codingType) {
-    	return DefaultOpComposeExt.getSmsEncodingTypes(codingType, context); // Add this
-        //return codingType;
+        return codingType;
     }
 }
Index: vendor/mediatek/proprietary/packages/apps/Mms/ext/src/com/mediatek/mms/ext/DefaultOpComposeExt.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/Mms/ext/src/com/mediatek/mms/ext/DefaultOpComposeExt.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/Mms/ext/src/com/mediatek/mms/ext/DefaultOpComposeExt.java	(revision 5133)
@@ -72,12 +72,8 @@
 
 import java.util.ArrayList;
 import java.util.List;
-import android.content.SharedPreferences;
-import android.preference.PreferenceManager;
 
-import android.telephony.SmsMessage;
 
-
 public class DefaultOpComposeExt extends ContextWrapper implements IOpComposeExt {
     private static final String TAG = "Mms/MmsComposeImpl";
 
@@ -367,32 +363,8 @@
 
     @Override
     public int getSmsEncodingType(int encodingType, Context context) {
-    	int type = SmsMessage.ENCODING_UNKNOWN;
-    	SharedPreferences prefs = PreferenceManager.getDefaultSharedPreferences(context);
-    	String encodingTypeStr = null;
-    	encodingTypeStr = prefs.getString("pref_key_sms_input_mode", "Automatic");
-    	if ("Unicode".equals(encodingTypeStr)) {
-            type = SmsMessage.ENCODING_16BIT;
-    	} else if ("GSM alphabet".equals(encodingTypeStr)) {
-            type = SmsMessage.ENCODING_7BIT;
-    	}
-    	return type;
-        //return encodingType;
+        return encodingType;
     }
-    
-    public static int getSmsEncodingTypes(int encodingType, Context context) {
-    	int type = SmsMessage.ENCODING_UNKNOWN;
-    	SharedPreferences prefs = PreferenceManager.getDefaultSharedPreferences(context);
-    	String encodingTypeStr = null;
-    	encodingTypeStr = prefs.getString("pref_key_sms_input_mode", "Automatic");
-    	if ("Unicode".equals(encodingTypeStr)) {
-            type = SmsMessage.ENCODING_16BIT;
-    	} else if ("GSM alphabet".equals(encodingTypeStr)) {
-            type = SmsMessage.ENCODING_7BIT;
-    	}
-    	return type;
-        //return encodingType;
-    }
 
     @Override
     public boolean checkConditionsAndSendMessage(boolean isMms, final boolean bcheckMode) {
Index: vendor/mediatek/proprietary/packages/apps/EngineerMode/src/com/mediatek/engineermode/PrefsFragment.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/EngineerMode/src/com/mediatek/engineermode/PrefsFragment.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/EngineerMode/src/com/mediatek/engineermode/PrefsFragment.java	(revision 5133)
@@ -156,7 +156,7 @@
         if ( !( ChipSupport.isFeatureSupported(ChipSupport.MTK_USERLOAD_SUPPORT)
                 || FeatureSupport.isEngLoad() || FeatureSupport.isUserDebugLoad() ) ) {
                 Log.d("@M_" + TAG,"it is customer user load!");
-            //    removePreference(screen, "atci");
+                removePreference(screen, "atci");
                 removePreference(screen, "bip");
                 removePreference(screen, "voice_settings");
                 removePreference(screen, "md_log_filter");
Index: vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/simcard/SimCard.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/simcard/SimCard.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/simcard/SimCard.java	(revision 5133)
@@ -50,7 +50,8 @@
 		bt_base_right = (Button) this.findViewById(R.id.bt_base_right);
 		bt_base_right.setText(R.string.bt_fail);
 
-		if (FeatureOption.MTK_GEMINI_SUPPORT == true) {
+		if (//FeatureOption.MTK_GEMINI_SUPPORT == 
+				true) {
 			try {
 				Sim1Exist = (mTelephonyManager
 						.getSimState(PhoneConstants.SIM_ID_1) != TelephonyManager.SIM_STATE_ABSENT);
Index: vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/MMITestDevice.java
===================================================================
--- vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/MMITestDevice.java	(revision 5132)
+++ vendor/mediatek/proprietary/packages/apps/MMITestDevice/src/com/android/mmi/MMITestDevice.java	(revision 5133)
@@ -73,7 +73,6 @@
  import com.android.mmi.dtv.Dtv;
  import com.android.mmi.batterylevel.BatteryLevel;
  import com.android.mmi.frontcameraflasher.FrontCameraFlasher;
- import com.android.mmi.efuse.Efuse;
 	
 
 
@@ -139,7 +138,6 @@
   	public static final int TESTITEM_DTV = 40;
 	public static final int TESTITEM_BATTERY_LEVERl = 41;
 	public static final int TESTITEM_CAMERA_SUBMAIN = 42;
-	public static final int TESTITEM_EFUSE = 43;
 
 	private static int currentTestMode = 0;
 	public static int currenttestitem = TESTITEM_TRACABILITY;
@@ -193,9 +191,8 @@
   			TESTITEM_CALLING,
 			TESTITEM_FACTORY_RESET,
 			TESTITEM_BATTERY_LEVERl,
-			TESTITEM_EFUSE
   		//	TESTITEM_HALL,
-  		//	TESTITEM_NFC,
+			TESTITEM_NFC
   		//	TESTITEM_TPRAWDATA,
 		
 //			TESTITEM_TATOL 
@@ -239,11 +236,10 @@
 		TESTITEM_WIFI, 
 		TESTITEM_GPS, 
 		TESTITEM_FINGER,
-		TESTITEM_EFUSE
- // 	TESTITEM_CALLING,
+  		TESTITEM_CALLING,
  // 	TESTITEM_GYRO
  // 	TESTITEM_HALL,
- // 	TESTITEM_NFC,
+  		TESTITEM_NFC,
  // 	TESTITEM_TPRAWDATA,
 //		TESTITEM_FACTORY_RESET,
 //		TESTITEM_TATOL 
@@ -297,7 +293,6 @@
 			if (hasFailItem) {
 				goToAutoTestResultView();
 			}else{
-				Tracability.setMMITestResult((byte)0);
 				startAutoTest();
 			}
 			break;
@@ -357,15 +352,11 @@
 			}
 			if (currenttestitem == autotestitem.length) {
 				saveTestReport();
-				getTestReport();
-				if (hasFailItem) {
+				if (!allTestSeccuss) {
 					goToAutoTestResultView();
 					Tracability.setMMITestResult((byte)0);
 				}else{
 					Tracability.setMMITestResult((byte)1);
-					Intent i =new Intent();
-					i.setClass(this, AutoTestFinish.class);
-					startActivity(i);
 				}
 			} else {
 				TestSelectedItem(autotestitem[currenttestitem]);
@@ -541,9 +532,6 @@
 		case TESTITEM_BATTERY_LEVERl:
   			str = getString(R.string.battery_level_name);
   			break;	
-		case TESTITEM_EFUSE:
-			str = getString(R.string.efuse_name);
-  			break;	
 		}
 		
 		return str;
@@ -686,52 +674,48 @@
 			break;
   		case TESTITEM_CALLING:
   			intent.setClass(this, Call.class);
-  			startActivityForResult(intent, TESTITEM_CALLING);
+  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
   			break;
   		case TESTITEM_GYRO:
   			intent.setClass(this, Gyro.class);
-  			startActivityForResult(intent, TESTITEM_GYRO);
+  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
   			break;	
   		case TESTITEM_HALL:
   			intent.setClass(this, Hall.class);
-  			startActivityForResult(intent, TESTITEM_HALL);
+  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
   			break;		
   		case TESTITEM_NFC:
   			intent.setClass(this, Nfc.class);
-  			startActivityForResult(intent, TESTITEM_NFC);
+  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
   			break;	
   		case TESTITEM_FINGER:
   			intent.setClass(this, Fingerprint.class);
-  			startActivityForResult(intent, TESTITEM_FINGER);
+  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
   			break;
   		case TESTITEM_FRONTCAMERAFLASHER:
   			intent.setClass(this, FrontCameraFlasher.class);
-  			startActivityForResult(intent, TESTITEM_FRONTCAMERAFLASHER);
+  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
   			break;			
   		case TESTITEM_COMPASS:
   			intent.setClass(this, Compass.class);
-  			startActivityForResult(intent, TESTITEM_COMPASS);
+  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
   			break;			
   		case TESTITEM_TPRAWDATA:
   			intent.setClass(this, TpRawData.class);
-  			startActivityForResult(intent, TESTITEM_TPRAWDATA);
+  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
   			break;			
   		case TESTITEM_TPLOCK:
   			intent.setClass(this, TpLock.class);
-  			startActivityForResult(intent, TESTITEM_TPLOCK);
+  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
   			break;		
   		case TESTITEM_DTV:
   			intent.setClass(this, Dtv.class);
-  			startActivityForResult(intent, TESTITEM_DTV);
+  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
   			break;				
  		case TESTITEM_BATTERY_LEVERl:
   			intent.setClass(this, BatteryLevel.class);
-  			startActivityForResult(intent, TESTITEM_BATTERY_LEVERl);
+  			startActivityForResult(intent, TESTITEM_FACTORY_RESET);
   			break;			
-		case TESTITEM_EFUSE:
-			intent.setClass(this, Efuse.class);
-			startActivityForResult(intent, TESTITEM_EFUSE);
-			break;	
 		}
 	}
 
Index: vendor/mediatek/proprietary/external/EccList/ecc_list.xml
===================================================================
--- vendor/mediatek/proprietary/external/EccList/ecc_list.xml	(revision 5132)
+++ vendor/mediatek/proprietary/external/EccList/ecc_list.xml	(revision 5133)
@@ -23,10 +23,6 @@
                 defined by 3GPP spec 22.101
     -->
 
-    <EccEntry Ecc="123" Category="0" Condition="1" Plmn = "732 123" />
-    <EccEntry Ecc="112" Category="0" Condition="1" Plmn = "732 123" />
-    
-    
     <!-- Add for China CTA -->
     <EccEntry Ecc="110" Category="0" Condition="2" Plmn = "460 FFF" />
     <EccEntry Ecc="119" Category="0" Condition="2" Plmn = "460 FFF" />
Index: vendor/mediatek/proprietary/bootable/bootloader/lk/project/aus6739_66_n1.mk
===================================================================
--- vendor/mediatek/proprietary/bootable/bootloader/lk/project/aus6739_66_n1.mk	(revision 5132)
+++ vendor/mediatek/proprietary/bootable/bootloader/lk/project/aus6739_66_n1.mk	(revision 5133)
@@ -37,8 +37,7 @@
 MTK_TINYSYS_SSPM_SUPPORT = no
 #DEFINES += NO_POWER_OFF=y
 #DEFINES += FPGA_BOOT_FROM_LK=y
-MTK_PROTOCOL1_RAT_CONFIG = Lf/Lt/W/T/G
+MTK_PROTOCOL1_RAT_CONFIG=C/Lf/Lt/W/T/G
 MTK_GOOGLE_TRUSTY_SUPPORT = no
 MCUPM_FW_USE_PARTITION = yes
-DEFINES += MTK_ROUND_CORNER_SUPPORT
-MTK_EFUSE_WRITER_SUPPORT=yes
+DEFINES += MTK_ROUND_CORNER_SUPPORT
\ No newline at end of file
Index: vendor/mediatek/proprietary/bootable/bootloader/lk/target/aus6739_66_n1/include/target/cust_usb.h
===================================================================
--- vendor/mediatek/proprietary/bootable/bootloader/lk/target/aus6739_66_n1/include/target/cust_usb.h	(revision 5132)
+++ vendor/mediatek/proprietary/bootable/bootloader/lk/target/aus6739_66_n1/include/target/cust_usb.h	(revision 5133)
@@ -6,9 +6,9 @@
 #define USB_VENDORID		(0x0BB4)
 #define USB_PRODUCTID		(0x0C01)
 #define USB_VERSIONID		(0x0100)
-#define USB_MANUFACTURER	"Alcatel 3X"
-#define USB_PRODUCT_NAME	"Alcatel 3X"
-#define FASTBOOT_DEVNAME	"Alcatel 3X"
+#define USB_MANUFACTURER	"MediaTek"
+#define USB_PRODUCT_NAME	"Android"
+#define FASTBOOT_DEVNAME	"mt6752_device"
 #define SN_BUF_LEN		19
 
 #endif /* __CUST_USB_H__ */
Index: vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/custom_MemoryDevice.h
===================================================================
--- vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/custom_MemoryDevice.h	(revision 5132)
+++ vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/custom_MemoryDevice.h	(revision 5133)
@@ -105,9 +105,9 @@
 #define BOARD_ID                MT6739_EVB
 
 //#define CS_PART_NUMBER[0]       H9CCNNNBJTMLAR_1GB
-#define CS_PART_NUMBER[0]        KMQE60013M_B318
-#define CS_PART_NUMBER[1]        TYE0HH221668RA
-#define CS_PART_NUMBER[2]        H9TQ17ABJTCCUR
-//#define CS_PART_NUMBER[0]        MT29TZZZ7D7DKLAH_107
+//#define CS_PART_NUMBER[0]        KMQE60013M_B318
+#define CS_PART_NUMBER[0]        MT29TZZZ7D7DKLAH_107
+#define CS_PART_NUMBER[1]        KMGX6001BM_B514
+#define CS_PART_NUMBER[2]        H9TQ26ADFTBCUR
 
 #endif /* __CUSTOM_MEMORYDEVICE__ */
Index: vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/cust_usb.h
===================================================================
--- vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/cust_usb.h	(revision 5132)
+++ vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/inc/cust_usb.h	(revision 5133)
@@ -41,8 +41,8 @@
 /*=======================================================================*/
 /* USB Control                                                           */	
 /*=======================================================================*/
-#define USBD_MANUFACTURER               "Alcatel 3X"
-#define USBD_PRODUCT_NAME               "Alcatel 3X"
+#define USBD_MANUFACTURER               "MediaTek"
+#define USBD_PRODUCT_NAME               "MT65xx Preloader"
 #define USBD_VENDORID                   (0x0E8D)
 #define USBD_PRODUCTID                  (0x2000)
 
Index: vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/aus6739_66_n1.mk
===================================================================
--- vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/aus6739_66_n1.mk	(revision 5132)
+++ vendor/mediatek/proprietary/bootable/bootloader/preloader/custom/aus6739_66_n1/aus6739_66_n1.mk	(revision 5133)
@@ -28,4 +28,4 @@
 MTK_GOOGLE_TRUSTY_SUPPORT = no
 CUSTOM_CONFIG_MAX_DRAM_SIZE=0x80000000
 MTK_TEST_TMODE = no
-export MTK_PLATFORM MTK_MT6333_SUPPORT MTK_FAN5405_SUPPORT MTK_EMMC_SUPPORT MTK_8193_SUPPORT MTK_SECURITY_SW_SUPPORT MTK_SEC_CHIP_SUPPORT MTK_SEC_USBDL MTK_SEC_BOOT MTK_SEC_MODEM_AUTH MTK_SEC_SECRO_AC_SUPPORT CUSTOM_SEC_AUTH_SUPPORT MTK_KERNEL_POWER_OFF_CHARGING MTK_EMMC_SUPPORT_OTP MTK_COMBO_NAND_SUPPORT MTK_DISABLE_POWER_ON_OFF_VOLTAGE_LIMITATION MTK_BQ24160_SUPPORT MTK_SEC_VIDEO_PATH_SUPPORT MTK_FACTORY_LOCK_SUPPORT MTK_TINYSYS_SSPM_SUPPORT MTK_TEE_SUPPORT TRUSTONIC_TEE_SUPPORT MICROTRUST_TEE_SUPPORT MTK_GOOGLE_TRUSTY_SUPPORT MTK_TEST_TMODE
\ No newline at end of file
+export MTK_PLATFORM MTK_MT6333_SUPPORT MTK_FAN5405_SUPPORT MTK_EMMC_SUPPORT MTK_8193_SUPPORT MTK_SECURITY_SW_SUPPORT MTK_SEC_CHIP_SUPPORT MTK_SEC_USBDL MTK_SEC_BOOT MTK_SEC_MODEM_AUTH MTK_SEC_SECRO_AC_SUPPORT CUSTOM_SEC_AUTH_SUPPORT MTK_KERNEL_POWER_OFF_CHARGING MTK_EMMC_SUPPORT_OTP MTK_COMBO_NAND_SUPPORT MTK_DISABLE_POWER_ON_OFF_VOLTAGE_LIMITATION MTK_BQ24160_SUPPORT MTK_SEC_VIDEO_PATH_SUPPORT MTK_FACTORY_LOCK_SUPPORT MTK_TINYSYS_SSPM_SUPPORT MTK_TEE_SUPPORT TRUSTONIC_TEE_SUPPORT MICROTRUST_TEE_SUPPORT MTK_GOOGLE_TRUSTY_SUPPORT MTK_TEST_TMODE
Index: vendor/google/products/gms.mk
===================================================================
--- vendor/google/products/gms.mk	(revision 5132)
+++ vendor/google/products/gms.mk	(revision 5133)
@@ -58,6 +58,7 @@
 
 # GMS optional application packages
 PRODUCT_PACKAGES += \
+    LatinImeGoogle \
     Keep
 
 # GMS sample application packages
Index: vendor/branch/5058A_Telefonica/packages/apps/Email/src/com/mediatek/email/ui/SmartPushAlertDialog.java
===================================================================
--- vendor/branch/5058A_Telefonica/packages/apps/Email/src/com/mediatek/email/ui/SmartPushAlertDialog.java	(revision 0)
+++ vendor/branch/5058A_Telefonica/packages/apps/Email/src/com/mediatek/email/ui/SmartPushAlertDialog.java	(revision 5133)
@@ -0,0 +1,59 @@
+package com.mediatek.email.ui;
+
+import android.app.AlertDialog;
+import android.app.Dialog;
+import android.app.DialogFragment;
+import android.content.Context;
+import android.content.DialogInterface;
+import android.os.Bundle;
+import android.text.SpannableStringBuilder;
+
+import com.android.email.R;
+import com.android.emailcommon.utility.Utility;
+
+/**
+ * M: Alert dialog for interpreting "Smart push" to the user.
+ */
+public class SmartPushAlertDialog extends DialogFragment {
+    public final static String TAG = "SmartPushAlertDialog";
+    private SmartPushDialogCallback mCallback;
+
+    public static SmartPushAlertDialog newInstance(SmartPushDialogCallback callback) {
+        SmartPushAlertDialog dialog = new SmartPushAlertDialog();
+        dialog.setCallback(callback);
+        return dialog;
+    }
+
+    private void setCallback(SmartPushDialogCallback callback) {
+        this.mCallback = callback;
+    }
+
+    @Override
+    public Dialog onCreateDialog(Bundle savedInstanceState) {
+        Context context = getActivity();
+        SpannableStringBuilder ssb = new SpannableStringBuilder();
+        //Utility.appendBold(ssb,
+        //        getString(R.string.account_setup_options_mail_check_frequency_smartpush));
+        Utility.appendBold(ssb,
+                getString(R.string.account_setup_options_mail_check_frequency_smartpush_cable));
+        ssb.append(getString(R.string.smart_push_alert_dialog_message));
+        Dialog dialog = new AlertDialog.Builder(context).setTitle(
+                R.string.smart_push_alert_dialog_title).setMessage(ssb).setPositiveButton(
+                getString(android.R.string.ok), new DialogInterface.OnClickListener() {
+                    @Override
+                    public void onClick(DialogInterface dialog, int which) {
+                        dismiss();
+                        // Record the dialog shown state.
+                        if (mCallback != null) {
+                            mCallback.onConfirm();
+                        }
+                    }
+                }).create();
+
+        return dialog;
+    }
+
+    public interface SmartPushDialogCallback {
+        public void onConfirm();
+    }
+}
\ No newline at end of file

Property changes on: vendor/branch/5058A_Telefonica/packages/apps/Email/src/com/mediatek/email/ui/SmartPushAlertDialog.java
___________________________________________________________________
Added: svn:executable
## -0,0 +1 ##
+*
\ No newline at end of property
Index: vendor/branch/5058A_Telefonica/packages/apps/Email/res/xml/services.xml
===================================================================
--- vendor/branch/5058A_Telefonica/packages/apps/Email/res/xml/services.xml	(revision 0)
+++ vendor/branch/5058A_Telefonica/packages/apps/Email/res/xml/services.xml	(revision 5133)
@@ -0,0 +1,121 @@
+<?xml version="1.0" encoding="utf-8"?>
+<!-- Copyright (C) 2012 The Android Open Source Project
+
+     Licensed under the Apache License, Version 2.0 (the "License");
+     you may not use this file except in compliance with the License.
+     You may obtain a copy of the License at
+
+          http://www.apache.org/licenses/LICENSE-2.0
+
+     Unless required by applicable law or agreed to in writing, software
+     distributed under the License is distributed on an "AS IS" BASIS,
+     WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+     See the License for the specific language governing permissions and
+     limitations under the License.
+-->
+
+<!--
+     Email services (protocols) are defined here.  For the present, these are baked into the Email
+     apk; the goal is for remote services to register themselves into this file.
+
+     The required attributes are as follows (except that EITHER serviceClass or intent is required):
+         protocol: the unique name used to identify the protocol
+         name: the name of the account type option presented to users during account setup
+         accountType: the AccountManager type of accounts created using this service
+         serviceClass: a class implementing IEmailService (or null, if the service is remote)
+         intent: the intent used to connect to a remote IEmailService
+         port: the (default) port used when creating accounts using this service
+         portSsl: as above, when SSL is selected
+         syncIntervalStrings: a reference to an array of sync interval options
+         syncIntervals: a reference to an array of values corresponding to syncIntervalStrings
+         defaultSyncInterval: the default sync interval, selected from enums defined in attrs.xml
+
+     The following optional attributes default to "false":
+         offerTls: whether a TLS option (e.g. STARTTLS) is offered for this service
+         offerCerts: whether or not certificate authentication is an option for this service
+         offerOAuth: whether or not OAuth authentication is an option for this service
+         usesSmtp: whether SMTP is used as the outgoing protocol for this service
+         offerPrefix: whether a "prefix" is offered to the user (for IMAP)
+         offerLocalDeletes: whether an option to delete locally is offered
+         syncChanges: whether non-deletion changes to messages sync back to the server
+         offerAttachmentPreload: whether to offer attachment preloading (pre-caching)
+         usesAutodiscover: whether to attempt using the "autodiscover" API when creating
+           an account
+         offerLookback: whether a sync "lookback" is offered (rather than the POP/IMAP
+           legacy "25 most recent messages synced")
+         defaultLookback: if "lookback" is offered, an enum of possible lookbacks
+         syncCalendar: whether this service is capable of syncing a calendar (offering a checkbox)
+         syncContacts: whether this service is capable of syncing contacts (offering a checkbox)
+-->
+
+<emailservices xmlns:email="http://schemas.android.com/apk/res-auto">
+    <emailservice
+        email:protocol="pop3"
+        email:name="@string/pop3_name"
+        email:accountType="@string/account_manager_type_pop3"
+        email:serviceClass="com.android.email.service.Pop3Service"
+        email:port="110"
+        email:portSsl="995"
+        email:syncIntervalStrings="@array/account_settings_check_frequency_entries"
+        email:syncIntervals="@array/account_settings_check_frequency_values"
+        email:defaultSyncInterval="mins15"
+
+        email:offerTls="true"
+        email:usesSmtp="true"
+        email:offerLocalDeletes="true"
+        email:inferPrefix="pop"
+        email:offerLoadMore="true"
+        email:offerMoveTo="false"
+         />
+    <emailservice
+        email:protocol="imap"
+        email:name="@string/imap_name"
+        email:accountType="@string/account_manager_type_imap"
+        email:serviceClass="com.android.email.service.ImapService"
+        email:port="143"
+        email:portSsl="993"
+        email:syncIntervalStrings="@array/account_settings_check_frequency_entries"
+        email:syncIntervals="@array/account_settings_check_frequency_values"
+        email:defaultSyncInterval="mins15"
+
+        email:offerTls="true"
+        email:usesSmtp="true"
+        email:offerAttachmentPreload="true"
+        email:offerPrefix="true"
+        email:syncChanges="true"
+        email:inferPrefix="imap"
+        email:offerOAuth="true"
+        email:offerLoadMore="true"
+        email:offerMoveTo="true"
+         />
+    <!-- M: Modified the exchange usesAutodiscover value to false. -->
+    <emailservice
+        email:protocol="@string/protocol_eas"
+        email:name="Exchange"
+        email:accountType="@string/account_manager_type_exchange"
+        email:intent="@string/intent_exchange_action"
+        email:intentPackage="@string/intent_exchange_package"
+        email:port="80"
+        email:portSsl="443"
+        email:syncIntervalStrings="@array/account_settings_check_frequency_entries_push_cable"
+        email:syncIntervals="@array/account_settings_check_frequency_values_push"
+        email:defaultSyncInterval="push"
+
+        email:defaultSsl="true"
+        email:offerCerts="true"
+        email:syncChanges="true"
+        email:usesAutodiscover="false"
+        email:offerAttachmentPreload="true"
+        email:offerLookback="true"
+        email:defaultLookback="auto"
+        email:syncContacts="true"
+        email:syncCalendar="true"
+        email:offerMoveTo="true"
+         />
+    <emailservice
+        email:protocol="gmail"
+        email:name="@string/gmail_name"
+        email:isGmailStub="true"
+        email:hide="true"
+        />
+</emailservices>

Property changes on: vendor/branch/5058A_Telefonica/packages/apps/Email/res/xml/services.xml
___________________________________________________________________
Added: svn:executable
## -0,0 +1 ##
+*
\ No newline at end of property
Index: vendor/customer/Customer_res/custom_res.mk
===================================================================
--- vendor/customer/Customer_res/custom_res.mk	(revision 5132)
+++ vendor/customer/Customer_res/custom_res.mk	(revision 5133)
@@ -60,7 +60,6 @@
 PRODUCT_COPY_FILES += $(LOCAL_PATH)/ringtones/Melodic_Loli.mp3:system/media/audio/ringtones/Melodic_Loli.mp3
 PRODUCT_COPY_FILES += $(LOCAL_PATH)/ringtones/Neutral_Gems.mp3:system/media/audio/ringtones/Neutral_Gems.mp3
 PRODUCT_COPY_FILES += $(LOCAL_PATH)/ringtones/Organic_Fluto.mp3:system/media/audio/ringtones/Organic_Fluto.mp3
-PRODUCT_COPY_FILES += $(LOCAL_PATH)/ringtones/Movistar_llamada.mp3:system/media/audio/ringtones/Movistar_llamada.mp3
 
 PRODUCT_COPY_FILES += $(LOCAL_PATH)/notifications/Wrinkle.mp3:system/media/audio/notifications/Wrinkle.mp3
 PRODUCT_COPY_FILES += $(LOCAL_PATH)/notifications/Harp.mp3:system/media/audio/notifications/Harp.mp3
@@ -82,7 +81,6 @@
 PRODUCT_COPY_FILES += $(LOCAL_PATH)/notifications/Arcade.mp3:system/media/audio/notifications/Arcade.mp3
 PRODUCT_COPY_FILES += $(LOCAL_PATH)/notifications/Bells_Gleamed.mp3:system/media/audio/notifications/Bells_Gleamed.mp3
 PRODUCT_COPY_FILES += $(LOCAL_PATH)/notifications/Bells_One.mp3:system/media/audio/notifications/Bells_One.mp3
-PRODUCT_COPY_FILES += $(LOCAL_PATH)/notifications/Movistar_llamada.mp3:system/media/audio/notifications/Movistar_llamada.mp3
 
 
 PRODUCT_COPY_FILES += $(LOCAL_PATH)/ui/VideoStop.ogg:system/media/audio/ui/VideoStop.ogg
Index: vendor/customer/Customer_res/boot/bootaudio.mp3
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/customer/Customer_res/boot/shutaudio.mp3
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/customer/Customer_res/boot/bootanimation.zip
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/customer/Customer_res/boot/shutanimation.zip
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: vendor/customer/custom.mk
===================================================================
--- vendor/customer/custom.mk	(revision 5132)
+++ vendor/customer/custom.mk	(revision 5133)
@@ -1,6 +1,5 @@
 # Add Custom Apps and Services
 PRODUCT_PACKAGES += ActivateLATAM \
-                    AppCloud \
                     Apps \
                     BrowserTcl \
                     BrowserOverlay \
@@ -34,10 +33,8 @@
                     SpidermanUltimatePower_LATAM \
                     MotocrossTrialExtreme \
                     PuzzlePets \
-					100game \
-					Mi_Movistar \
-					Movistar_Play \
-                    ModernCombat4 
+                    ModernCombat4 \
+                    Gboard
 
 # Overrides
 PRODUCT_PROPERTY_OVERRIDES +=
@@ -46,4 +43,4 @@
 PRODUCT_COPY_FILES += vendor/customer/appmanager.conf:system/etc/appmanager.conf
 PRODUCT_COPY_FILES += vendor/customer/privapp-permissions-facebook.xml:system/etc/permissions/privapp-permissions-facebook.xml
 PRODUCT_COPY_FILES += vendor/customer/OfficeSuiteAlcatel.txt:system/etc/OfficeSuiteAlcatel.txt
-PRODUCT_COPY_FILES += vendor/customer/apps/Officesuit/OfficeSuite_Free_Alcatel_9.1.10667.apk:system/vendor/operator/app/Officesuit/Officesuit.apk
+PRODUCT_COPY_FILES += vendor/customer/apps/Officesuit/OfficeSuite_Free_9.1.10758.apk:system/vendor/operator/app/Officesuit/Officesuit.apk
Index: frameworks/opt/telephony/src/java/com/android/internal/telephony/cat/CommandParamsFactory.java
===================================================================
--- frameworks/opt/telephony/src/java/com/android/internal/telephony/cat/CommandParamsFactory.java	(revision 5132)
+++ frameworks/opt/telephony/src/java/com/android/internal/telephony/cat/CommandParamsFactory.java	(revision 5133)
@@ -21,7 +21,6 @@
 import android.graphics.Bitmap;
 import android.os.Handler;
 import android.os.Message;
-import android.os.SystemProperties;
 
 import com.android.internal.telephony.GsmAlphabet;
 import com.android.internal.telephony.uicc.IccFileHandler;
@@ -778,16 +777,6 @@
                 CatLog.e(this, "retrieveAlphaId ResultException: " + e.result());
             }
             CatLog.d(this, "add AlphaId: " + menu.title);
-            /*begin-chenhu*/
-            int def = mContext.getResources().getInteger(com.android.internal.R.integer.def_customized_stk_app_name);
-            if(def == 2) {
-                if (cmdDet.typeOfCommand == AppInterface.CommandType.SET_UP_MENU.value()) {
-                    if (menu.title != null && menu.title.length() <= SystemProperties.PROP_VALUE_MAX) {
-                        SystemProperties.set("gsm.stk.perso.app_title", menu.title);
-                    }
-                }
-            }
-            /*end-chenhu*/
         } else if (cmdType == AppInterface.CommandType.SET_UP_MENU) {
             // According to spec ETSI TS 102 223 section 6.10.3, the
             // Alpha ID is mandatory (and also part of minimum set of
Index: frameworks/opt/telephony/src/java/com/android/internal/telephony/ServiceStateTracker.java
===================================================================
--- frameworks/opt/telephony/src/java/com/android/internal/telephony/ServiceStateTracker.java	(revision 5132)
+++ frameworks/opt/telephony/src/java/com/android/internal/telephony/ServiceStateTracker.java	(revision 5133)
@@ -617,7 +617,6 @@
                                         "21413", "21414", "21415", "21416", "21417", "21418",
                                         "21419", "21420", "21421"},
                                        //ALPS02446235]
-                                       {"73001", "73002","73003", "73004", "73006", "73007", "73008", "73009", "73010", "73011", "73014", "73099"},
                                        /** ALPS02501839 treat 20815 as 20801's EPLMN @{ */
                                        {"20815", "20801"}
                                        /** @} */
Index: frameworks/opt/telephony/src/java/com/android/internal/telephony/uicc/SIMFileHandler.java
===================================================================
--- frameworks/opt/telephony/src/java/com/android/internal/telephony/uicc/SIMFileHandler.java	(revision 5132)
+++ frameworks/opt/telephony/src/java/com/android/internal/telephony/uicc/SIMFileHandler.java	(revision 5133)
@@ -73,7 +73,6 @@
         case EF_SPN_SHORT_CPHS:
         case EF_INFO_CPHS:
         case EF_CSP_CPHS:
-        case EF_SUME: //add by chenhu
             return MF_SIM + DF_GSM;
         // MTK-START
         case EF_ECC:
Index: frameworks/opt/telephony/src/java/android/telephony/SmsMessage.java
===================================================================
--- frameworks/opt/telephony/src/java/android/telephony/SmsMessage.java	(revision 5132)
+++ frameworks/opt/telephony/src/java/android/telephony/SmsMessage.java	(revision 5133)
@@ -1146,11 +1146,7 @@
      *
      * @hide
      */
-    public static ArrayList<String> fragmentText(String text, int encodingType) {    	
-    	if(encodingType== SmsConstants.ENCODING_7BIT){
-            Rlog.e(LOG_TAG, "fragmentText force to use 7bit encoding");
-            text = Sms7BitEncodingTranslator.translate(text);
-    	}
+    public static ArrayList<String> fragmentText(String text, int encodingType) {
         int activePhone = TelephonyManager.getDefault().getPhoneType();
         TextEncodingDetails ted = (useCdmaFormatForMoSms()) ?
                 com.android.internal.telephony.cdma.SmsMessage.calculateLength(
Index: frameworks/native/data/etc/android.hardware.nfc.hcef.xml
===================================================================
--- frameworks/native/data/etc/android.hardware.nfc.hcef.xml	(revision 5132)
+++ frameworks/native/data/etc/android.hardware.nfc.hcef.xml	(revision 5133)
@@ -17,5 +17,5 @@
 <!-- This feature indicates that the device supports host-based
      NFC-F card emulation -->
 <permissions>
-    <!--<feature name="android.hardware.nfc.hcef" />-->
+    <feature name="android.hardware.nfc.hcef" />
 </permissions>
Index: frameworks/native/data/etc/android.hardware.sensor.gyroscope.xml
===================================================================
--- frameworks/native/data/etc/android.hardware.sensor.gyroscope.xml	(revision 5132)
+++ frameworks/native/data/etc/android.hardware.sensor.gyroscope.xml	(revision 5133)
@@ -16,5 +16,5 @@
 
 <!-- Feature for devices with gyroscope. -->
 <permissions>
-    <!--<feature name="android.hardware.sensor.gyroscope" />-->
+    <feature name="android.hardware.sensor.gyroscope" />
 </permissions>
Index: frameworks/native/data/etc/android.hardware.nfc.hce.xml
===================================================================
--- frameworks/native/data/etc/android.hardware.nfc.hce.xml	(revision 5132)
+++ frameworks/native/data/etc/android.hardware.nfc.hce.xml	(revision 5133)
@@ -17,5 +17,5 @@
 <!-- This feature indicates that the device supports host-based
      NFC card emulation -->
 <permissions>
-    <!--<feature name="android.hardware.nfc.hce" />-->
+    <feature name="android.hardware.nfc.hce" />
 </permissions>
Index: frameworks/native/data/etc/android.hardware.nfc.xml
===================================================================
--- frameworks/native/data/etc/android.hardware.nfc.xml	(revision 5132)
+++ frameworks/native/data/etc/android.hardware.nfc.xml	(revision 5133)
@@ -17,5 +17,5 @@
 <!-- This is the standard feature indicating that the device can communicate
      using Near-Field Communications (NFC). -->
 <permissions>
-   <!-- <feature name="android.hardware.nfc" />-->
+    <feature name="android.hardware.nfc" />
 </permissions>
Index: frameworks/base/api/test-current.txt
===================================================================
--- frameworks/base/api/test-current.txt	(revision 5132)
+++ frameworks/base/api/test-current.txt	(revision 5133)
@@ -1874,8 +1874,8 @@
     field public static final int copy = 17039361; // 0x1040001
     field public static final int copyUrl = 17039362; // 0x1040002
     field public static final int cut = 17039363; // 0x1040003
-    field public static final int data_clearcode_29 = 17039397; // 0x1040025
-    field public static final int data_clearcode_33 = 17039398; // 0x1040026
+    field public static final int data_clearcode_29 = 17039396; // 0x1040024
+    field public static final int data_clearcode_33 = 17039397; // 0x1040025
     field public static final int def_stk_name_for_telcel = 17039394; // 0x1040022
     field public static final int def_stk_name_for_wom = 17039396; // 0x1040024
     field public static final int defaultMsisdnAlphaTag = 17039365; // 0x1040005
Index: frameworks/base/api/current.txt
===================================================================
--- frameworks/base/api/current.txt	(revision 5132)
+++ frameworks/base/api/current.txt	(revision 5133)
@@ -1874,8 +1874,8 @@
     field public static final int copy = 17039361; // 0x1040001
     field public static final int copyUrl = 17039362; // 0x1040002
     field public static final int cut = 17039363; // 0x1040003
-    field public static final int data_clearcode_29 = 17039397; // 0x1040025
-    field public static final int data_clearcode_33 = 17039398; // 0x1040026
+    field public static final int data_clearcode_29 = 17039396; // 0x1040024
+    field public static final int data_clearcode_33 = 17039397; // 0x1040025
     field public static final int def_stk_name_for_telcel = 17039394; // 0x1040022
     field public static final int def_stk_name_for_wom = 17039396; // 0x1040024
     field public static final int defaultMsisdnAlphaTag = 17039365; // 0x1040005
Index: frameworks/base/api/system-current.txt
===================================================================
--- frameworks/base/api/system-current.txt	(revision 5132)
+++ frameworks/base/api/system-current.txt	(revision 5133)
@@ -1988,8 +1988,8 @@
     field public static final int copy = 17039361; // 0x1040001
     field public static final int copyUrl = 17039362; // 0x1040002
     field public static final int cut = 17039363; // 0x1040003
-    field public static final int data_clearcode_29 = 17039397; // 0x1040025
-    field public static final int data_clearcode_33 = 17039398; // 0x1040026
+    field public static final int data_clearcode_29 = 17039396; // 0x1040024
+    field public static final int data_clearcode_33 = 17039397; // 0x1040025
     field public static final int def_stk_name_for_telcel = 17039394; // 0x1040022
     field public static final int def_stk_name_for_wom = 17039396; // 0x1040024
     field public static final int defaultMsisdnAlphaTag = 17039365; // 0x1040005
Index: frameworks/base/core/java/android/app/ApplicationPackageManager.java
===================================================================
--- frameworks/base/core/java/android/app/ApplicationPackageManager.java	(revision 5132)
+++ frameworks/base/core/java/android/app/ApplicationPackageManager.java	(revision 5133)
@@ -1496,65 +1496,6 @@
     @Override
     public CharSequence getText(String packageName, @StringRes int resid,
                                 ApplicationInfo appInfo) {
-        /*begin-20151020-yangning.hong-add-for-T730276,T730254,T730263,T730245,T742200*/
-        if ("com.android.stk".equals(packageName)) {
-            int def = mContext.getResources().getInteger(com.android.internal.R.integer.def_customized_stk_app_name);
-            Log.d("PackageManager", "def_customized_stk_app_name is " + def);
-
-            /*-begin-20151020-yangning.hong-add-for-T742207-ssv-to-custom-stk-name*/
-            boolean mSsvEnabled = SystemProperties.getBoolean("ro.telcel.enabled", false);
-            if(mSsvEnabled){
-                if (def == 1 || def == 2) {
-                    //If def = 2, so read SATK name from EF_SUME and Set up menu alpha ID firstly.
-                    String title = SystemProperties.get("gsm.stk.perso.app_title");
-                    if (title == null || title.length() <= 0) {
-                        title = mContext.getResources().getString(com.android.internal.R.string.def_stk_name_for_wom);
-                    }
-                    Log.d(TAG, "ssv version run in customize STK shortcut name = " + title);
-                    if ((title != null) && (title.length() > 0)) {
-                        return title;
-                    }
-                }
-            /*-end-20151020-yangning.hong-add-for-T742207-ssv-to-custom-stk-name*/
-            }else{
-                if (def == 1 || def == 2) {//T730276,T730254,T730263
-                    String title = SystemProperties.get("gsm.stk.perso.app_title");
-                    Log.d(TAG, "run in customize STK shortcut name by reading sim card SUME." + title);
-                    if ((title != null) && (title.length() > 0)) {
-                        return title;
-                    }
-                } else if (def == 3) {//T730245
-                    String[] ideaOperatorNumerics = {"334020", "46001"};
-                    String[] plmns = SystemProperties.get("gsm.sim.operator.numeric", "").split(",");
-                    if(plmns != null && plmns.length > 0){
-                        String operatorNumeric = "";
-                        String operatorNumeric2 = "";
-                        if(plmns.length > 1){
-                            operatorNumeric = plmns[0];
-                            operatorNumeric2 = plmns[1];
-                        }else{
-                            operatorNumeric = plmns[0];
-                        }
-                        Log.d(TAG,"ideaOperatorNumberic:" + operatorNumeric);
-                        Log.d(TAG,"ideaOperatorNumberic2:" + operatorNumeric2);
-                        for (String ideaOperatorNumeric : ideaOperatorNumerics) {
-                            if (operatorNumeric.equals(ideaOperatorNumeric)
-                                    || operatorNumeric2.equals(ideaOperatorNumeric)){
-                                Log.d(TAG, "IDEA_PLMN");
-                                return "SIM Telcel";
-                            }
-                        }
-                    }
-                }else if (def == 4){//T742200
-                    String stkUnicodeTitle = mContext.getResources().getString(com.android.internal.R.string.gsm_stk_title_unicode);
-                    Log.d(TAG,"############Test for TIM card");
-                    if (stkUnicodeTitle != null && stkUnicodeTitle.length() > 0)
-                        return stkUnicodeTitle;
-                }
-            }
-        }
-        /*end-20151020-yangning.hong-add-for-T730276,T730254,T730263,T730245,T742200*/
-
         ResourceName name = new ResourceName(packageName, resid);
         if (false) Log.d("PackageManager", "Query text for package: " + packageName
                         + "resid: " + resid);
Index: frameworks/base/core/res/res/drawable-nodpi/default_wallpaper.png
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: frameworks/base/core/res/res/values/config.xml
===================================================================
--- frameworks/base/core/res/res/values/config.xml	(revision 5132)
+++ frameworks/base/core/res/res/values/config.xml	(revision 5133)
@@ -1656,7 +1656,7 @@
     <bool name="config_actionMenuItemAllCaps">true</bool>
 
     <!-- Remote server that can provide NTP responses. -->
-    <string translatable="false" name="config_ntpServer">south-america.pool.ntp.org</string>
+    <string translatable="false" name="config_ntpServer">asia.pool.ntp.org</string>
     <!-- Normal polling frequency in milliseconds -->
     <integer name="config_ntpPollingInterval">86400000</integer>
     <!-- Try-again polling interval in milliseconds, in case the network request failed -->
@@ -1950,7 +1950,7 @@
     <bool name="config_wifiDisplaySupportsProtectedBuffers">false</bool>
 
     <!-- Whether camera shutter sound is forced or not  (country specific). -->
-    <bool name="config_camera_sound_forced">false</bool>
+    <bool name="config_camera_sound_forced">true</bool>
 
     <!-- Set to true if we need to not prefer an APN.
          This is being added to enable a simple scenario of pre-paid
Index: frameworks/base/core/res/res/values/locale_config.xml
===================================================================
--- frameworks/base/core/res/res/values/locale_config.xml	(revision 5132)
+++ frameworks/base/core/res/res/values/locale_config.xml	(revision 5133)
@@ -17,11 +17,13 @@
 <resources>
 
     <string-array translatable="false" name="supported_locales">
-		<item>es-US</item> <!-- Spanish (Spain) -->
+		<item>es-US</item> <!-- Spanish (United States) -->
+		<item>fr-FR</item> <!-- French (France) -->
+		<item>es</item> <!-- Spanish (Spain) -->
     	<item>en-US</item> <!-- English (United States) -->
+    	<item>en-GB</item> <!-- English (United Kingdom) -->
     	<item>pt-BR</item> <!-- Portuguese (Brazil) -->
-    	<item>pt-PT</item> <!-- Portuguese (Portugal) -->  
-        <item>fr-FR</item>  
+    	<item>pt-PT</item> <!-- Portuguese (Portugal) -->    	  
     </string-array>
 
 </resources>
Index: frameworks/base/telephony/java/android/telephony/PhoneNumberUtils.java
===================================================================
--- frameworks/base/telephony/java/android/telephony/PhoneNumberUtils.java	(revision 5132)
+++ frameworks/base/telephony/java/android/telephony/PhoneNumberUtils.java	(revision 5133)
@@ -1594,7 +1594,7 @@
     //
     // However, in order to loose match 650-555-1212 and 555-1212, we need to set the min match
     // to 7.
-    static final int MIN_MATCH = 10;
+    static final int MIN_MATCH = 7;
 
     /**
      * Checks a given number against the list of
Index: frameworks/base/telephony/java/android/telephony/CarrierConfigManager.java
===================================================================
--- frameworks/base/telephony/java/android/telephony/CarrierConfigManager.java	(revision 5132)
+++ frameworks/base/telephony/java/android/telephony/CarrierConfigManager.java	(revision 5133)
@@ -1172,7 +1172,7 @@
         sDefaults.putBoolean(KEY_SUPPORT_SWAP_AFTER_MERGE_BOOL, true);
         sDefaults.putBoolean(KEY_USE_HFA_FOR_PROVISIONING_BOOL, false);
         sDefaults.putBoolean(KEY_USE_OTASP_FOR_PROVISIONING_BOOL, false);
-        sDefaults.putBoolean(KEY_VOICEMAIL_NOTIFICATION_PERSISTENT_BOOL, true/*false*/);
+        sDefaults.putBoolean(KEY_VOICEMAIL_NOTIFICATION_PERSISTENT_BOOL, false);
         sDefaults.putBoolean(KEY_VOICE_PRIVACY_DISABLE_UI_BOOL, false);
         sDefaults.putBoolean(KEY_WORLD_PHONE_BOOL, false);
         sDefaults.putBoolean(KEY_REQUIRE_ENTITLEMENT_CHECKS_BOOL, true);
Index: frameworks/base/packages/Keyguard/src/com/android/keyguard/EmergencyButton.java
===================================================================
--- frameworks/base/packages/Keyguard/src/com/android/keyguard/EmergencyButton.java	(revision 5132)
+++ frameworks/base/packages/Keyguard/src/com/android/keyguard/EmergencyButton.java	(revision 5133)
@@ -281,8 +281,7 @@
             /// M: If antitheft lock is on, we should also show ECC button @{
             boolean antiTheftLocked = AntiTheftManager.isAntiTheftLocked();
             /// M:CTA new feature
-           // boolean eccShouldShow = eccButtonShouldShow();
-           boolean eccShouldShow = true;
+            boolean eccShouldShow = eccButtonShouldShow();
 
             Log.i(LOG_TAG, "mLocateAtNonSecureView = " + mLocateAtNonSecureView) ;
 
Index: frameworks/base/packages/Keyguard/src/com/android/keyguard/CarrierText.java
===================================================================
--- frameworks/base/packages/Keyguard/src/com/android/keyguard/CarrierText.java	(revision 5132)
+++ frameworks/base/packages/Keyguard/src/com/android/keyguard/CarrierText.java	(revision 5133)
@@ -182,7 +182,7 @@
                     int end = part1.length() + part2.length() + 1;
                     SpannableString tSpan = new SpannableString(part1 + "\n" + part2);
                     Log.d(TAG, " tSpan = " + tSpan);
-                    tSpan.setSpan(new AbsoluteSizeSpan(15), start, end,
+                    tSpan.setSpan(new AbsoluteSizeSpan(14,true), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
                     tSpan.setSpan(new StyleSpan(android.graphics.Typeface.NORMAL), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
@@ -393,7 +393,8 @@
                     phoneId, SIMChangedTag.DELSIM, mContext);
 
                 if (carrierTextForSimState != null) {
-                    carrierTextForSimState = carrierTextForSimState.toString() ;
+                    carrierTextForSimState = mCarrierTextExt.customizeCarrierTextCapital(
+                        carrierTextForSimState.toString()).toString() ;
                 } else {
                     carrierTextForSimState = null ;
                 }
@@ -459,7 +460,7 @@
                     SpannableString tSpan = new SpannableString(text + "\n"
                             + mLastChannel50Msg[phoneId]);
                     Log.d(TAG, " updataCarrierTextForChannel50Msg() tSpan = " + tSpan);
-                    tSpan.setSpan(new AbsoluteSizeSpan(15), start, end,
+                    tSpan.setSpan(new AbsoluteSizeSpan(14,true), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
                     tSpan.setSpan(new StyleSpan(android.graphics.Typeface.NORMAL), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
@@ -469,7 +470,10 @@
                         if(mvivoPlmn != null){
                             toSetCarrierView.setText(mvivoPlmn);
                             Log.d(TAG, "set mvivoPlmn = " + mvivoPlmn);
-                        }
+                        } else {
+							Log.i(TAG, " my set mvivoPlmn = " + text);
+							toSetCarrierView.setText(text);
+						}
                     } else {
                         toSetCarrierView.setText(text);
                     }
@@ -485,7 +489,7 @@
                     SpannableString tSpan = new SpannableString(text + "\n"
                             + mLastChannel50Msg[phoneId]);
                     Log.d(TAG, " updataCarrierTextForChannel50Msg() tSpan = " + tSpan);
-                    tSpan.setSpan(new AbsoluteSizeSpan(15), start, end,
+                    tSpan.setSpan(new AbsoluteSizeSpan(14,true), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
                     tSpan.setSpan(new StyleSpan(android.graphics.Typeface.NORMAL), start, end,
                             SpannableString.SPAN_EXCLUSIVE_EXCLUSIVE);
Index: frameworks/base/packages/SettingsProvider/src/com/android/providers/settings/DatabaseHelper.java
===================================================================
--- frameworks/base/packages/SettingsProvider/src/com/android/providers/settings/DatabaseHelper.java	(revision 5132)
+++ frameworks/base/packages/SettingsProvider/src/com/android/providers/settings/DatabaseHelper.java	(revision 5133)
@@ -2433,7 +2433,6 @@
 			loadIntegerSetting(stmt, Settings.System.BATTERY_POWER_PERCENNTAGE_ENABLED,
                     R.integer.battery_power_percentage_enable);
 			//add by wqq for battery percentage }
-			loadStringSetting(stmt, Settings.System.TIME_12_24, R.string.time_12_24);//add for 24 hours
             /// M: Load MTK added System providers before Android M.
             mUtils.loadCustomSystemSettings(stmt);
 
Index: frameworks/base/packages/SettingsProvider/res/values/defaults.xml
===================================================================
--- frameworks/base/packages/SettingsProvider/res/values/defaults.xml	(revision 5132)
+++ frameworks/base/packages/SettingsProvider/res/values/defaults.xml	(revision 5133)
@@ -46,7 +46,7 @@
          Network location is off by default because it requires
          user opt-in via Setup Wizard or Settings.
     -->
-    <string name="def_location_providers_allowed" translatable="false">network</string>
+    <string name="def_location_providers_allowed" translatable="false">gps</string>
     <bool name="assisted_gps_enabled">true</bool>
     <bool name="def_netstats_enabled">true</bool>
     <bool name="def_usb_mass_storage_enabled">true</bool>
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/service/nvram/l4_nvram_def.c
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/service/nvram/l4_nvram_def.c	(revision 5132)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/service/nvram/l4_nvram_def.c	(revision 5133)
@@ -515,11 +515,11 @@
 #ifdef __UE_SIMULATOR__
     0x01, 0x01,         /* CB setting - ON */
 #else
-    0x01, 0x01,         /* CB setting */
+    0x00, 0x01,         /* CB setting */
 #endif
     0xFF,               /* AT default profile ID.0xFF:invalid profile ID and SMSAL auto select profile id */
     0x00,               /* First Octet */
-    0x01,               /* Turn Off SMS FDN */
+    0x00,               /* Turn Off SMS FDN */
     0x00,               /* last_used_tp_mr */
     0xFF,               /* mem_capacity_available. Default 0xFF means memory available.*/
     0x00,               /* selected_msp */
@@ -596,7 +596,7 @@
     0xFF, 0xFF, 0xFF, 0xFF, 0xFF,/* cbmi_me_mask, default all ME cbmi turn on */
     0xFF, 0xFF, 0xFF, /* cbmi_sim_mask, default all SIM cbmi turn on */
 #ifndef __CMAS__
-    0x11, 0x12, /* CH 1 , for example:  chanel 50 is 0x00, 0x32 */
+    0xFF, 0xFF, /* CH 1 , for example:  chanel 50 is 0x00, 0x32 */
     0xFF, 0xFF, /* CH 2  */
     0xFF, 0xFF, /* CH 3  */
     0xFF, 0xFF, /* CH 4  */
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/common/ps/customer_at_command.c
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/common/ps/customer_at_command.c	(revision 5132)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/common/ps/customer_at_command.c	(revision 5133)
@@ -428,6 +428,7 @@
     kal_uint16 length;
     kal_uint16 i;
     custom_cmdLine command_line;
+
     cmd_name = buffer;
 
     length = strlen(full_cmd_string);
@@ -440,9 +441,8 @@
         cmd_name[index] = full_cmd_string[index] ;
         index ++;
     }
-
     cmd_name[index] = '\0' ;    
-
+    
     for (i = 0 ; custom_cmd_table[i].commandString != NULL; i++ )
     {
         cmdString = custom_cmd_table[i].commandString;
@@ -469,7 +469,7 @@
 	
     /* just a very basic example : customer can implement their own */
     cmd_name += 3;
-    if (strcmp(cmd_name, "CEMODE") == 0)
+    if (strcmp(cmd_name, "EXAMPLE") == 0)
     {		
         /* BEGIN: do the following parsing and correspondent action */
         /*  												    */
@@ -478,13 +478,11 @@
         /* END: do the following parsing and correspondent action    */
 
         /* generate final result code: "OK" or "ERROR" */
-	  #if 0
         if(KAL_TRUE)    // if operation is success
         {
             rmmi_result_code_fmttr(CUSTOM_RCODE_OK, 0);
         }
         else if (KAL_FALSE) // if operation is fail
-	  #endif
         {
             rmmi_result_code_fmttr(CUSTOM_RCODE_ERROR, 0xffff);
         }
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant_reorg.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant_reorg.h	(revision 5132)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant_reorg.h	(revision 5133)
@@ -151,6 +151,14 @@
 #define LTE_Band17_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
 #define LTE_Band17_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
 
+/* -----------------------  LTE_Band20  ---------------------------*/
+#define LTE_Band20_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band20_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band20_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+#define LTE_Band20_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band20_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band20_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+
 /* -----------------------  LTE_Band28  ---------------------------*/
 #define LTE_Band28_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
 #define LTE_Band28_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
@@ -159,6 +167,46 @@
 #define LTE_Band28_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
 #define LTE_Band28_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
 
+/* -----------------------  LTE_Band34  ---------------------------*/
+#define LTE_Band34_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band34_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band34_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+#define LTE_Band34_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band34_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band34_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+
+/* -----------------------  LTE_Band38  ---------------------------*/
+#define LTE_Band38_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band38_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band38_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+#define LTE_Band38_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band38_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band38_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+
+/* -----------------------  LTE_Band39  ---------------------------*/
+#define LTE_Band39_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band39_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band39_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+#define LTE_Band39_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band39_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band39_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+
+/* -----------------------  LTE_Band40  ---------------------------*/
+#define LTE_Band40_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band40_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band40_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+#define LTE_Band40_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band40_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band40_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+
+/* -----------------------  LTE_Band41  ---------------------------*/
+#define LTE_Band41_ANT_RX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band41_ANT_RX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band41_ANT_RX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+#define LTE_Band41_ANT_TX_CAT_A_CONFIG_SetDefault              LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band41_ANT_TX_CAT_B_CONFIG_SetDefault              LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band41_ANT_TX_CAT_C_CONFIG_SetDefault              LTE_ANT_CAT_C_CONFIG_NULL
+
 //* ------------- SINGLE SPLT BAND_ANT_SetDefault Start ----------------*/
 
 
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf.h	(revision 5132)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf.h	(revision 5133)
@@ -80,13 +80,13 @@
 #define  BAND_INDICATOR7_SetDefault              LTE_Band12
 #define  BAND_INDICATOR8_SetDefault              LTE_Band13
 #define  BAND_INDICATOR9_SetDefault              LTE_Band17
-#define  BAND_INDICATOR10_SetDefault             LTE_Band28
-#define  BAND_INDICATOR11_SetDefault             LTE_BandNone
-#define  BAND_INDICATOR12_SetDefault             LTE_BandNone
-#define  BAND_INDICATOR13_SetDefault             LTE_BandNone
-#define  BAND_INDICATOR14_SetDefault             LTE_BandNone
-#define  BAND_INDICATOR15_SetDefault             LTE_BandNone
-#define  BAND_INDICATOR16_SetDefault             LTE_BandNone
+#define  BAND_INDICATOR10_SetDefault             LTE_Band20
+#define  BAND_INDICATOR11_SetDefault             LTE_Band28
+#define  BAND_INDICATOR12_SetDefault             LTE_Band34
+#define  BAND_INDICATOR13_SetDefault             LTE_Band38
+#define  BAND_INDICATOR14_SetDefault             LTE_Band39
+#define  BAND_INDICATOR15_SetDefault             LTE_Band40
+#define  BAND_INDICATOR16_SetDefault             LTE_Band41
 #define  BAND_INDICATOR17_SetDefault             LTE_BandNone
 #define  BAND_INDICATOR18_SetDefault             LTE_BandNone
 #define  BAND_INDICATOR19_SetDefault             LTE_BandNone
@@ -137,7 +137,13 @@
 #define  LTE_Band12_RX_IO_SEL_SetDefault                   RX_IO_PRX5
 #define  LTE_Band13_RX_IO_SEL_SetDefault                   RX_IO_PRX8
 #define  LTE_Band17_RX_IO_SEL_SetDefault                   RX_IO_PRX5
+#define  LTE_Band20_RX_IO_SEL_SetDefault                   RX_IO_PRX8
 #define  LTE_Band28_RX_IO_SEL_SetDefault                   RX_IO_PRX1
+#define  LTE_Band34_RX_IO_SEL_SetDefault                   RX_IO_PRX9
+#define  LTE_Band38_RX_IO_SEL_SetDefault                   RX_IO_PRX4
+#define  LTE_Band39_RX_IO_SEL_SetDefault                   RX_IO_PRX9
+#define  LTE_Band40_RX_IO_SEL_SetDefault                   RX_IO_PRX4
+#define  LTE_Band41_RX_IO_SEL_SetDefault                   RX_IO_PRX4
 
 /*------------------------------------------------------*/
 /*  RXD_IO_SEL Definition                               */
@@ -152,37 +158,55 @@
 #define  LTE_Band12_RXD_IO_SEL_SetDefault                  RX_IO_DRX10
 #define  LTE_Band13_RXD_IO_SEL_SetDefault                  RX_IO_DRX3
 #define  LTE_Band17_RXD_IO_SEL_SetDefault                  RX_IO_DRX10
+#define  LTE_Band20_RXD_IO_SEL_SetDefault                  RX_IO_DRX3
 #define  LTE_Band28_RXD_IO_SEL_SetDefault                  RX_IO_DRX6
+#define  LTE_Band34_RXD_IO_SEL_SetDefault                  RX_IO_DRX7
+#define  LTE_Band38_RXD_IO_SEL_SetDefault                  RX_IO_DRX10
+#define  LTE_Band39_RXD_IO_SEL_SetDefault                  RX_IO_DRX7
+#define  LTE_Band40_RXD_IO_SEL_SetDefault                  RX_IO_DRX2
+#define  LTE_Band41_RXD_IO_SEL_SetDefault                  RX_IO_DRX10
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PR1 Setting                               */
 /*------------------------------------------------------*/
 #define  PDATA_LTE_Band1_PR1_SetDefault                    0x00002007
-#define  PDATA_LTE_Band2_PR1_SetDefault                    0x00002065
+#define  PDATA_LTE_Band2_PR1_SetDefault                    0x00000065
 #define  PDATA_LTE_Band3_PR1_SetDefault                    0x00000026
 #define  PDATA_LTE_Band4_PR1_SetDefault                    0x00000007
-#define  PDATA_LTE_Band5_PR1_SetDefault                    0x00003011
+#define  PDATA_LTE_Band5_PR1_SetDefault                    0x00000011
 #define  PDATA_LTE_Band7_PR1_SetDefault                    0x00000000
 #define  PDATA_LTE_Band8_PR1_SetDefault                    0x00009399
 #define  PDATA_LTE_Band12_PR1_SetDefault                   0x00004003
 #define  PDATA_LTE_Band13_PR1_SetDefault                   0x00004684
 #define  PDATA_LTE_Band17_PR1_SetDefault                   0x00004003
-#define  PDATA_LTE_Band28_PR1_SetDefault                   0x0000C009
+#define  PDATA_LTE_Band20_PR1_SetDefault                   0x00000684
+#define  PDATA_LTE_Band28_PR1_SetDefault                   0x0000F009
+#define  PDATA_LTE_Band34_PR1_SetDefault                   0x00000002
+#define  PDATA_LTE_Band38_PR1_SetDefault                   0x00000003
+#define  PDATA_LTE_Band39_PR1_SetDefault                   0x00000002
+#define  PDATA_LTE_Band40_PR1_SetDefault                   0x00000005
+#define  PDATA_LTE_Band41_PR1_SetDefault                   0x00000003
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PR2 Setting                               */
 /*------------------------------------------------------*/
 #define  PDATA_LTE_Band1_PR2_SetDefault                    0x00002007
-#define  PDATA_LTE_Band2_PR2_SetDefault                    0x00002065
+#define  PDATA_LTE_Band2_PR2_SetDefault                    0x00000065
 #define  PDATA_LTE_Band3_PR2_SetDefault                    0x00000026
 #define  PDATA_LTE_Band4_PR2_SetDefault                    0x00000007
-#define  PDATA_LTE_Band5_PR2_SetDefault                    0x00003011
+#define  PDATA_LTE_Band5_PR2_SetDefault                    0x00000011
 #define  PDATA_LTE_Band7_PR2_SetDefault                    0x00000000
 #define  PDATA_LTE_Band8_PR2_SetDefault                    0x00009399
 #define  PDATA_LTE_Band12_PR2_SetDefault                   0x00004003
 #define  PDATA_LTE_Band13_PR2_SetDefault                   0x00004684
 #define  PDATA_LTE_Band17_PR2_SetDefault                   0x00004003
-#define  PDATA_LTE_Band28_PR2_SetDefault                   0x0000C009
+#define  PDATA_LTE_Band20_PR2_SetDefault                   0x00000684
+#define  PDATA_LTE_Band28_PR2_SetDefault                   0x0000F009
+#define  PDATA_LTE_Band34_PR2_SetDefault                   0x00000002
+#define  PDATA_LTE_Band38_PR2_SetDefault                   0x00000003
+#define  PDATA_LTE_Band39_PR2_SetDefault                   0x00000002
+#define  PDATA_LTE_Band40_PR2_SetDefault                   0x00000005
+#define  PDATA_LTE_Band41_PR2_SetDefault                   0x00000003
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PR3 Setting                               */
@@ -197,7 +221,13 @@
 #define  PDATA_LTE_Band12_PR3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band13_PR3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band17_PR3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band20_PR3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band28_PR3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band34_PR3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band38_PR3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band39_PR3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band40_PR3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band41_PR3_SetDefault                   LTE_PDATA_OFF
 
 /*------------------------------------------------------*/
 /*  RX_eLNAIDX Definition                               */
@@ -212,7 +242,13 @@
 #define  LTE_Band12_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
 #define  LTE_Band13_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
 #define  LTE_Band17_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
+#define  LTE_Band20_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
 #define  LTE_Band28_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
+#define  LTE_Band34_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
+#define  LTE_Band38_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
+#define  LTE_Band39_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
+#define  LTE_Band40_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
+#define  LTE_Band41_RX_eLNAIDX_SetDefault                  MML1_FE_ELNA_NONE
 
 /*------------------------------------------------------*/
 /*  RXD_eLNAIDX Definition                               */
@@ -227,7 +263,13 @@
 #define  LTE_Band12_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
 #define  LTE_Band13_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
 #define  LTE_Band17_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
+#define  LTE_Band20_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
 #define  LTE_Band28_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
+#define  LTE_Band34_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
+#define  LTE_Band38_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
+#define  LTE_Band39_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
+#define  LTE_Band40_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
+#define  LTE_Band41_RXD_eLNAIDX_SetDefault                 MML1_FE_ELNA_NONE
 
 /*------------------------------------------------------*/
 /*  CCA_Support Definition                               */
@@ -270,37 +312,55 @@
 #define  LTE_Band12_TX_IO_SEL_SetDefault                   TX_IO_LB2
 #define  LTE_Band13_TX_IO_SEL_SetDefault                   TX_IO_LB2
 #define  LTE_Band17_TX_IO_SEL_SetDefault                   TX_IO_LB2
+#define  LTE_Band20_TX_IO_SEL_SetDefault                   TX_IO_LB2
 #define  LTE_Band28_TX_IO_SEL_SetDefault                   TX_IO_LB2
+#define  LTE_Band34_TX_IO_SEL_SetDefault                   TX_IO_MB2
+#define  LTE_Band38_TX_IO_SEL_SetDefault                   TX_IO_HB1
+#define  LTE_Band39_TX_IO_SEL_SetDefault                   TX_IO_MB2
+#define  LTE_Band40_TX_IO_SEL_SetDefault                   TX_IO_HB1
+#define  LTE_Band41_TX_IO_SEL_SetDefault                   TX_IO_HB1
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PT1 Setting                               */
 /*------------------------------------------------------*/
 #define  PDATA_LTE_Band1_PT1_SetDefault                    0x00002007
-#define  PDATA_LTE_Band2_PT1_SetDefault                    0x00002065
+#define  PDATA_LTE_Band2_PT1_SetDefault                    0x00000065
 #define  PDATA_LTE_Band3_PT1_SetDefault                    0x00000026
 #define  PDATA_LTE_Band4_PT1_SetDefault                    0x00000007
-#define  PDATA_LTE_Band5_PT1_SetDefault                    0x00003011
+#define  PDATA_LTE_Band5_PT1_SetDefault                    0x00000011
 #define  PDATA_LTE_Band7_PT1_SetDefault                    0x00000000
 #define  PDATA_LTE_Band8_PT1_SetDefault                    0x00009399
 #define  PDATA_LTE_Band12_PT1_SetDefault                   0x00004003
 #define  PDATA_LTE_Band13_PT1_SetDefault                   0x00004684
 #define  PDATA_LTE_Band17_PT1_SetDefault                   0x00004003
-#define  PDATA_LTE_Band28_PT1_SetDefault                   0x0000C009
+#define  PDATA_LTE_Band20_PT1_SetDefault                   0x00000684
+#define  PDATA_LTE_Band28_PT1_SetDefault                   0x0000F009
+#define  PDATA_LTE_Band34_PT1_SetDefault                   0x00000002
+#define  PDATA_LTE_Band38_PT1_SetDefault                   0x00000003
+#define  PDATA_LTE_Band39_PT1_SetDefault                   0x00002002
+#define  PDATA_LTE_Band40_PT1_SetDefault                   0x00000005
+#define  PDATA_LTE_Band41_PT1_SetDefault                   0x00000003
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PT2 Setting                               */
 /*------------------------------------------------------*/
 #define  PDATA_LTE_Band1_PT2_SetDefault                    0x00002007
-#define  PDATA_LTE_Band2_PT2_SetDefault                    0x00002065
+#define  PDATA_LTE_Band2_PT2_SetDefault                    0x00000065
 #define  PDATA_LTE_Band3_PT2_SetDefault                    0x00000026
 #define  PDATA_LTE_Band4_PT2_SetDefault                    0x00000007
-#define  PDATA_LTE_Band5_PT2_SetDefault                    0x00003011
+#define  PDATA_LTE_Band5_PT2_SetDefault                    0x00000011
 #define  PDATA_LTE_Band7_PT2_SetDefault                    0x00000000
 #define  PDATA_LTE_Band8_PT2_SetDefault                    0x00009399
 #define  PDATA_LTE_Band12_PT2_SetDefault                   0x00004003
 #define  PDATA_LTE_Band13_PT2_SetDefault                   0x00004684
 #define  PDATA_LTE_Band17_PT2_SetDefault                   0x00004003
-#define  PDATA_LTE_Band28_PT2_SetDefault                   0x0000C009
+#define  PDATA_LTE_Band20_PT2_SetDefault                   0x00000684
+#define  PDATA_LTE_Band28_PT2_SetDefault                   0x0000F009
+#define  PDATA_LTE_Band34_PT2_SetDefault                   0x00000002
+#define  PDATA_LTE_Band38_PT2_SetDefault                   0x00000003
+#define  PDATA_LTE_Band39_PT2_SetDefault                   0x00002002
+#define  PDATA_LTE_Band40_PT2_SetDefault                   0x00000005
+#define  PDATA_LTE_Band41_PT2_SetDefault                   0x00000003
 
 /*------------------------------------------------------*/
 /*  LTE PDATA PT3 Setting                               */
@@ -315,7 +375,13 @@
 #define  PDATA_LTE_Band12_PT3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band13_PT3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band17_PT3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band20_PT3_SetDefault                   LTE_PDATA_OFF
 #define  PDATA_LTE_Band28_PT3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band34_PT3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band38_PT3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band39_PT3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band40_PT3_SetDefault                   LTE_PDATA_OFF
+#define  PDATA_LTE_Band41_PT3_SetDefault                   LTE_PDATA_OFF
 
 /*------------------------------------------------------*/
 /*  LTE VM0 Setting                                     */
@@ -330,7 +396,13 @@
 #define  PDATA_LTE_Band12_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band13_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band17_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band20_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band28_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band34_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band38_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band39_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band40_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band41_VM0_SetDefault                   {0,0,0,0,0,0,0,0}
 
 /*------------------------------------------------------*/
 /*  LTE VM1 Setting                                     */
@@ -345,7 +417,13 @@
 #define  PDATA_LTE_Band12_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band13_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band17_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band20_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band28_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band34_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band38_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band39_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band40_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
+#define  PDATA_LTE_Band41_VM1_SetDefault                   {0,0,0,0,0,0,0,0}
 
 
 /*--------------------------------------------------------------------------------------------------------------------*/
@@ -435,16 +513,16 @@
 /*-------------------------*/
 /* LTE_Band28-Part1 Split Band Settings */
 /*-------------------------*/
-#define  LTE_Band28_Part1_RX_TBL_IDX_SetDefault            TBL_IDX10
-#define  LTE_Band28_Part1_TX_TBL_IDX_SetDefault            TBL_IDX10
+#define  LTE_Band28_Part1_RX_TBL_IDX_SetDefault            TBL_IDX11
+#define  LTE_Band28_Part1_TX_TBL_IDX_SetDefault            TBL_IDX11
 #define  LTE_Band28_Part1_RX_IO_SEL_SetDefault             RX_IO_PRX1
 #define  LTE_Band28_Part1_RXD_IO_SEL_SetDefault            RX_IO_DRX6
 #define  LTE_Band28_Part1_TX_IO_SEL_SetDefault             TX_IO_LB2
-#define  PDATA_LTE_Band28_Part1_PR1_SetDefault             0x0000C009
-#define  PDATA_LTE_Band28_Part1_PR2_SetDefault             0x0000C009
+#define  PDATA_LTE_Band28_Part1_PR1_SetDefault             0x00000009
+#define  PDATA_LTE_Band28_Part1_PR2_SetDefault             0x00000009
 #define  PDATA_LTE_Band28_Part1_PR3_SetDefault             LTE_PDATA_OFF
-#define  PDATA_LTE_Band28_Part1_PT1_SetDefault             0x0000C009
-#define  PDATA_LTE_Band28_Part1_PT2_SetDefault             0x0000C009
+#define  PDATA_LTE_Band28_Part1_PT1_SetDefault             0x00000009
+#define  PDATA_LTE_Band28_Part1_PT2_SetDefault             0x00000009
 #define  PDATA_LTE_Band28_Part1_PT3_SetDefault             LTE_PDATA_OFF
 /*-------------------------*/
 /* LTE_Band28-Part2 Split Band Settings */
@@ -454,11 +532,11 @@
 #define  LTE_Band28_Part2_RX_IO_SEL_SetDefault             RX_IO_PRX1
 #define  LTE_Band28_Part2_RXD_IO_SEL_SetDefault            RX_IO_DRX6
 #define  LTE_Band28_Part2_TX_IO_SEL_SetDefault             TX_IO_LB2
-#define  PDATA_LTE_Band28_Part2_PR1_SetDefault             0x0000C809
-#define  PDATA_LTE_Band28_Part2_PR2_SetDefault             0x0000C809
+#define  PDATA_LTE_Band28_Part2_PR1_SetDefault             0x0000F809
+#define  PDATA_LTE_Band28_Part2_PR2_SetDefault             0x0000F809
 #define  PDATA_LTE_Band28_Part2_PR3_SetDefault             LTE_PDATA_OFF
-#define  PDATA_LTE_Band28_Part2_PT1_SetDefault             0x0000C809
-#define  PDATA_LTE_Band28_Part2_PT2_SetDefault             0x0000C809
+#define  PDATA_LTE_Band28_Part2_PT1_SetDefault             0x0000F809
+#define  PDATA_LTE_Band28_Part2_PT2_SetDefault             0x0000F809
 #define  PDATA_LTE_Band28_Part2_PT3_SetDefault             LTE_PDATA_OFF
 #define  PDATA_LTE_Band28_Part2_VM0_SetDefault             {0,0,0,0,0,0,0,0}
 #define  PDATA_LTE_Band28_Part2_VM1_SetDefault             {0,0,0,0,0,0,0,0}
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant.h	(revision 5132)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_ant.h	(revision 5133)
@@ -114,9 +114,27 @@
 //* ------------- ANT TUNNER PDATA_LTE_Band17 Start --------------------*/
 #define  PDATA_LTE_Band17_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_3_SetDefault
 #define  PDATA_LTE_Band17_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_3_SetDefault
+//* ------------- ANT TUNNER PDATA_LTE_Band20 Start --------------------*/
+#define  PDATA_LTE_Band20_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
+#define  PDATA_LTE_Band20_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
 //* ------------- ANT TUNNER PDATA_LTE_Band28 Start --------------------*/
-#define  PDATA_LTE_Band28_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
-#define  PDATA_LTE_Band28_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
+#define  PDATA_LTE_Band28_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_3_SetDefault
+#define  PDATA_LTE_Band28_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_3_SetDefault
+//* ------------- ANT TUNNER PDATA_LTE_Band34 Start --------------------*/
+#define  PDATA_LTE_Band34_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_4_SetDefault
+#define  PDATA_LTE_Band34_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_4_SetDefault
+//* ------------- ANT TUNNER PDATA_LTE_Band38 Start --------------------*/
+#define  PDATA_LTE_Band38_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
+#define  PDATA_LTE_Band38_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
+//* ------------- ANT TUNNER PDATA_LTE_Band39 Start --------------------*/
+#define  PDATA_LTE_Band39_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_1_SetDefault
+#define  PDATA_LTE_Band39_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_1_SetDefault
+//* ------------- ANT TUNNER PDATA_LTE_Band40 Start --------------------*/
+#define  PDATA_LTE_Band40_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
+#define  PDATA_LTE_Band40_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_2_SetDefault
+//* ------------- ANT TUNNER PDATA_LTE_Band41 Start --------------------*/
+#define  PDATA_LTE_Band41_PRANT_SetDefault   PDATA_LTE_ANT_STATUS_1_SetDefault
+#define  PDATA_LTE_Band41_PTANT_SetDefault   PDATA_LTE_ANT_STATUS_1_SetDefault
 
 
 
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/Tool_Gen93_MT6739_LTE_MT6177M.xlsm
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dpd.c
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dpd.c	(revision 5132)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dpd.c	(revision 5133)
@@ -259,6 +259,20 @@
 };
 
 
+/* LTE_Band20..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band20_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
 /* LTE_Band28..............................................................*/
 const LTE_DPD_COMMON_CTRL_T LTE_Band28_DPD_FacCommonData_SetDefault =
 {
@@ -273,6 +287,76 @@
 };
 
 
+/* LTE_Band34..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band34_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
+/* LTE_Band38..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band38_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
+/* LTE_Band39..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band39_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
+/* LTE_Band40..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band40_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
+/* LTE_Band41..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band41_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
 /* LTE_Route25..............................................................*/
 const LTE_DPD_COMMON_CTRL_T LTE_Route25_DPD_FacCommonData_SetDefault =
 {
@@ -609,6 +693,20 @@
 };
 
 
+/* LTE_Band20..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band20_CCA_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
 /* LTE_Band28..............................................................*/
 const LTE_DPD_COMMON_CTRL_T LTE_Band28_CCA_DPD_FacCommonData_SetDefault =
 {
@@ -623,6 +721,76 @@
 };
 
 
+/* LTE_Band34..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band34_CCA_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
+/* LTE_Band38..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band38_CCA_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
+/* LTE_Band39..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band39_CCA_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
+/* LTE_Band40..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band40_CCA_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
+/* LTE_Band41..............................................................*/
+const LTE_DPD_COMMON_CTRL_T LTE_Band41_CCA_DPD_FacCommonData_SetDefault =
+{
+   /*DPD Normal Mode enable Flag*/
+   DPD_ENABLE,
+   /* DPD power backoff, value from custom file */
+   {
+      {0,0},{0,0},{0,0},{0,0},{0,0},{0,0}
+   },
+   /* The delta term add to tab_PA_Vcc_idx_th, value from custom file */
+   {0,0,0,0,0,0},
+};
+
+
 /* LTE_Route25..............................................................*/
 const LTE_DPD_COMMON_CTRL_T LTE_Route25_CCA_DPD_FacCommonData_SetDefault =
 {
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dat.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dat.h	(revision 5132)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/Toolgen/lte_custom_rf_dat.h	(revision 5133)
@@ -411,6 +411,40 @@
 #define LTE_Band17_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
 #define LTE_Band17_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
 
+//* ---------------- LTE_Band20 DAT Setting -----------------*/
+/*------------------------  STATE0  ------------------------*/
+#define LTE_Band20_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band20_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band20_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE1  ------------------------*/
+#define LTE_Band20_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band20_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band20_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE2  ------------------------*/
+#define LTE_Band20_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band20_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band20_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE3  ------------------------*/
+#define LTE_Band20_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band20_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band20_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE4  ------------------------*/
+#define LTE_Band20_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band20_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band20_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE5  ------------------------*/
+#define LTE_Band20_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band20_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band20_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE6  ------------------------*/
+#define LTE_Band20_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band20_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band20_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE7  ------------------------*/
+#define LTE_Band20_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band20_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band20_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+
 //* ---------------- LTE_Band28 DAT Setting -----------------*/
 /*------------------------  STATE0  ------------------------*/
 #define LTE_Band28_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
@@ -445,6 +479,176 @@
 #define LTE_Band28_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
 #define LTE_Band28_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
 
+//* ---------------- LTE_Band34 DAT Setting -----------------*/
+/*------------------------  STATE0  ------------------------*/
+#define LTE_Band34_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band34_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band34_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE1  ------------------------*/
+#define LTE_Band34_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band34_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band34_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE2  ------------------------*/
+#define LTE_Band34_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band34_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band34_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE3  ------------------------*/
+#define LTE_Band34_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band34_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band34_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE4  ------------------------*/
+#define LTE_Band34_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band34_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band34_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE5  ------------------------*/
+#define LTE_Band34_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band34_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band34_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE6  ------------------------*/
+#define LTE_Band34_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band34_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band34_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE7  ------------------------*/
+#define LTE_Band34_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band34_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band34_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+
+//* ---------------- LTE_Band38 DAT Setting -----------------*/
+/*------------------------  STATE0  ------------------------*/
+#define LTE_Band38_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band38_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band38_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE1  ------------------------*/
+#define LTE_Band38_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band38_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band38_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE2  ------------------------*/
+#define LTE_Band38_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band38_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band38_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE3  ------------------------*/
+#define LTE_Band38_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band38_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band38_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE4  ------------------------*/
+#define LTE_Band38_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band38_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band38_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE5  ------------------------*/
+#define LTE_Band38_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band38_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band38_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE6  ------------------------*/
+#define LTE_Band38_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band38_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band38_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE7  ------------------------*/
+#define LTE_Band38_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band38_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band38_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+
+//* ---------------- LTE_Band39 DAT Setting -----------------*/
+/*------------------------  STATE0  ------------------------*/
+#define LTE_Band39_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band39_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band39_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE1  ------------------------*/
+#define LTE_Band39_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band39_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band39_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE2  ------------------------*/
+#define LTE_Band39_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band39_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band39_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE3  ------------------------*/
+#define LTE_Band39_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band39_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band39_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE4  ------------------------*/
+#define LTE_Band39_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band39_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band39_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE5  ------------------------*/
+#define LTE_Band39_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band39_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band39_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE6  ------------------------*/
+#define LTE_Band39_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band39_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band39_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE7  ------------------------*/
+#define LTE_Band39_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band39_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band39_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+
+//* ---------------- LTE_Band40 DAT Setting -----------------*/
+/*------------------------  STATE0  ------------------------*/
+#define LTE_Band40_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band40_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band40_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE1  ------------------------*/
+#define LTE_Band40_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band40_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band40_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE2  ------------------------*/
+#define LTE_Band40_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band40_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band40_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE3  ------------------------*/
+#define LTE_Band40_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band40_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band40_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE4  ------------------------*/
+#define LTE_Band40_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band40_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band40_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE5  ------------------------*/
+#define LTE_Band40_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band40_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band40_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE6  ------------------------*/
+#define LTE_Band40_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band40_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band40_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE7  ------------------------*/
+#define LTE_Band40_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band40_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band40_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+
+//* ---------------- LTE_Band41 DAT Setting -----------------*/
+/*------------------------  STATE0  ------------------------*/
+#define LTE_Band41_DAT_STATE0_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band41_DAT_STATE0_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band41_DAT_STATE0_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE1  ------------------------*/
+#define LTE_Band41_DAT_STATE1_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band41_DAT_STATE1_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band41_DAT_STATE1_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE2  ------------------------*/
+#define LTE_Band41_DAT_STATE2_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band41_DAT_STATE2_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band41_DAT_STATE2_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE3  ------------------------*/
+#define LTE_Band41_DAT_STATE3_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band41_DAT_STATE3_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band41_DAT_STATE3_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE4  ------------------------*/
+#define LTE_Band41_DAT_STATE4_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band41_DAT_STATE4_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band41_DAT_STATE4_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE5  ------------------------*/
+#define LTE_Band41_DAT_STATE5_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band41_DAT_STATE5_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band41_DAT_STATE5_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE6  ------------------------*/
+#define LTE_Band41_DAT_STATE6_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band41_DAT_STATE6_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band41_DAT_STATE6_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+/*------------------------  STATE7  ------------------------*/
+#define LTE_Band41_DAT_STATE7_CAT_A_CONFIG_SetDefault      LTE_ANT_CAT_A_CONFIG_NULL
+#define LTE_Band41_DAT_STATE7_CAT_B_CONFIG_SetDefault      LTE_ANT_CAT_B_CONFIG_NULL
+#define LTE_Band41_DAT_STATE7_CAT_C_CONFIG_SetDefault      LTE_ANT_CAT_C_CONFIG_NULL
+
 //* ------------- SINGLE SPLT BAND_DAT_SetDefault Start ----------------*/
 
 
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/lte_custom_mipi.c
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/lte_custom_mipi.c	(revision 5132)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/el1_rf/MT6739_LTE_MT6177M_CUSTOM/lte_custom_mipi.c	(revision 5133)
@@ -1,9000 +1,9000 @@
-/*****************************************************************************
-*  Copyright Statement:
-*  --------------------
-*  This software is protected by Copyright and the information contained
-*  herein is confidential. The software may not be copied and the information
-*  contained herein may not be used or disclosed except with the written
-*  permission of MediaTek Inc. (C) 2005
-*
-*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
-*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
-*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
-*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
-*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
-*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
-*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
-*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
-*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
-*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
-*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
-*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
-*
-*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
-*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
-*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
-*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
-*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
-*
-*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
-*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
-*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
-*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
-*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
-*
-*****************************************************************************/
-
-/*****************************************************************************
-*
-* Filename:
-* ---------
-*    el1_rf_custom.c
-*
-* Project:
-* --------
-*    MT6291
-*
-* Description:
-* ------------
-*
-*
-* Author:
-* -------
- * -------
-*
-*============================================================================*/
-
-/*===========================================================================*/
-
-#include "kal_general_types.h"
-#include "lte_custom_rf.h"
-#include "lte_custom_mipi.h"
-
-#include "lte_custom_rf_ca.h"
-#include "lte_custom_mipi_ca.c"
-/*===========================================================================*/
-
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band29_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
-   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
-   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
-   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
-   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
-   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
-   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
-   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_RX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },,
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x05 }, { 21250 /*100 kHz*/ ,0x00 ,0x05 }, { 21400 /*100 kHz*/ ,0x00 ,0x05 }, { 21550 /*100 kHz*/ ,0x00 ,0x05 }, { 21700 /*100 kHz*/ ,0x00 ,0x05 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x00 }, { 21250 /*100 kHz*/ ,0x00 ,0x00 }, { 21400 /*100 kHz*/ ,0x00 ,0x00 }, { 21550 /*100 kHz*/ ,0x00 ,0x00 }, { 21700 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 19300 /*100 kHz*/ ,0x00 ,0x0D }, { 19450 /*100 kHz*/ ,0x00 ,0x0D }, { 19600 /*100 kHz*/ ,0x00 ,0x0D }, { 19750 /*100 kHz*/ ,0x00 ,0x0D }, { 19900 /*100 kHz*/ ,0x00 ,0x0D },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 19300 /*100 kHz*/ ,0x00 ,0x00 }, { 19450 /*100 kHz*/ ,0x00 ,0x00 }, { 19600 /*100 kHz*/ ,0x00 ,0x00 }, { 19750 /*100 kHz*/ ,0x00 ,0x00 }, { 19900 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} }, 
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} }, 
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18050 /*100 kHz*/ ,0x00 ,0x04 }, { 18238 /*100 kHz*/ ,0x00 ,0x04 }, { 18425 /*100 kHz*/ ,0x00 ,0x04 }, { 18612 /*100 kHz*/ ,0x00 ,0x04 }, { 18800 /*100 kHz*/ ,0x00 ,0x04 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18050 /*100 kHz*/ ,0x00 ,0x00 }, { 18238 /*100 kHz*/ ,0x00 ,0x00 }, { 18425 /*100 kHz*/ ,0x00 ,0x00 }, { 18612 /*100 kHz*/ ,0x00 ,0x00 }, { 18800 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x01 }, { 21212 /*100 kHz*/ ,0x00 ,0x01 }, { 21325 /*100 kHz*/ ,0x00 ,0x01 }, { 21437 /*100 kHz*/ ,0x00 ,0x01 }, { 21550 /*100 kHz*/ ,0x00 ,0x01 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x00 }, { 21212 /*100 kHz*/ ,0x00 ,0x00 }, { 21325 /*100 kHz*/ ,0x00 ,0x00 }, { 21437 /*100 kHz*/ ,0x00 ,0x00 }, { 21550 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8690 /*100 kHz*/ ,0x00 ,0x19 }, {  8753 /*100 kHz*/ ,0x00 ,0x19 }, {  8816 /*100 kHz*/ ,0x00 ,0x19 }, {  8879 /*100 kHz*/ ,0x00 ,0x19 }, {  8940 /*100 kHz*/ ,0x00 ,0x19 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8690 /*100 kHz*/ ,0x00 ,0x00 }, {  8753 /*100 kHz*/ ,0x00 ,0x05 }, {  8816 /*100 kHz*/ ,0x00 ,0x00 }, {  8879 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 26200 /*100 kHz*/  ,0x00 ,0x08}, { 26375 /*100 kHz*/ ,0x00 ,0x08}, { 26550 /*100 kHz*/  ,0x00 ,0x08}, { 26725 /*100 kHz*/  ,0x00 ,0x08}, { 26900 /*100 kHz*/  ,0x00 ,0x08},} }, 
-   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 26200 /*100 kHz*/  ,0x00 ,0x00}, { 26375 /*100 kHz*/ ,0x00 ,0x00}, { 26550 /*100 kHz*/  ,0x00 ,0x00}, { 26725 /*100 kHz*/  ,0x00 ,0x00}, { 26900 /*100 kHz*/  ,0x00 ,0x00},} }, 
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} }, 
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} }, 
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  9250 /*100 kHz*/ ,0x00 ,0x1C }, {  9337 /*100 kHz*/ ,0x00 ,0x1C }, {  9425 /*100 kHz*/ ,0x00 ,0x1C }, {  9512 /*100 kHz*/ ,0x00 ,0x1C }, {  9600 /*100 kHz*/ ,0x00 ,0x1C },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  9250 /*100 kHz*/ ,0x00 ,0x00 }, {  9337 /*100 kHz*/ ,0x00 ,0x00 }, {  9425 /*100 kHz*/ ,0x00 ,0x00 }, {  9512 /*100 kHz*/ ,0x00 ,0x00 }, {  9600 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band9_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x1C ,0x38 }, {  18537/*100 kHz*/ ,0x1C ,0x38 }, {  18624/*100 kHz*/ ,0x1C ,0x38 }, {  18712/*100 kHz*/ ,0x1C ,0x38 }, {  18799/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x01 ,0x01 }, {  18537/*100 kHz*/ ,0x01 ,0x01 }, {  18624/*100 kHz*/ ,0x01 ,0x01 }, {  18712/*100 kHz*/ ,0x01 ,0x01 }, {  18799/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x1C ,0x38 }, {  18537/*100 kHz*/ ,0x1C ,0x38 }, {  18624/*100 kHz*/ ,0x1C ,0x38 }, {  18712/*100 kHz*/ ,0x1C ,0x38 }, {  18799/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x01 ,0x07 }, {  18537/*100 kHz*/ ,0x01 ,0x07 }, {  18624/*100 kHz*/ ,0x01 ,0x07 }, {  18712/*100 kHz*/ ,0x01 ,0x07 }, {  18799/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band11_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x1C ,0x38 }, {  14809/*100 kHz*/ ,0x1C ,0x38 }, {  14859/*100 kHz*/ ,0x1C ,0x38 }, {  14909/*100 kHz*/ ,0x1C ,0x38 }, {  14959/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x01 ,0x01 }, {  14809/*100 kHz*/ ,0x01 ,0x01 }, {  14859/*100 kHz*/ ,0x01 ,0x01 }, {  14909/*100 kHz*/ ,0x01 ,0x01 }, {  14959/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x1C ,0x38 }, {  14809/*100 kHz*/ ,0x1C ,0x38 }, {  14859/*100 kHz*/ ,0x1C ,0x38 }, {  14909/*100 kHz*/ ,0x1C ,0x38 }, {  14959/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x01 ,0x07 }, {  14809/*100 kHz*/ ,0x01 ,0x07 }, {  14859/*100 kHz*/ ,0x01 ,0x07 }, {  14909/*100 kHz*/ ,0x01 ,0x07 }, {  14959/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7290 /*100 kHz*/ ,0x00 ,0x09 }, {  7332 /*100 kHz*/ ,0x00 ,0x09 }, {  7375 /*100 kHz*/ ,0x00 ,0x09 }, {  7417 /*100 kHz*/ ,0x00 ,0x09 }, {  7460 /*100 kHz*/ ,0x00 ,0x09 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7290 /*100 kHz*/ ,0x00 ,0x00 }, {  7332 /*100 kHz*/ ,0x00 ,0x00 }, {  7375 /*100 kHz*/ ,0x00 ,0x00 }, {  7417 /*100 kHz*/ ,0x00 ,0x00 }, {  7460 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band13_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7460 /*100 kHz*/ ,0x00 ,0x14 }, {  7485 /*100 kHz*/ ,0x00 ,0x14 }, {  7510 /*100 kHz*/ ,0x00 ,0x14 }, {  7535 /*100 kHz*/ ,0x00 ,0x14 }, {  7560 /*100 kHz*/ ,0x00 ,0x14 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7460 /*100 kHz*/ ,0x00 ,0x00 }, {  7485 /*100 kHz*/ ,0x00 ,0x06 }, {  7510 /*100 kHz*/ ,0x00 ,0x00 }, {  7535 /*100 kHz*/ ,0x00 ,0x00 }, {  7560 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band17_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7340 /*100 kHz*/ ,0x00 ,0x09 }, {  7370 /*100 kHz*/ ,0x00 ,0x09 }, {  7400 /*100 kHz*/ ,0x00 ,0x09 }, {  7430 /*100 kHz*/ ,0x00 ,0x09 }, {  7460 /*100 kHz*/ ,0x00 ,0x09 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7340 /*100 kHz*/ ,0x00 ,0x00 }, {  7370 /*100 kHz*/ ,0x00 ,0x00 }, {  7400 /*100 kHz*/ ,0x00 ,0x00 }, {  7430 /*100 kHz*/ ,0x00 ,0x00 }, {  7460 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band18_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x1C ,0x38 }, {  8638 /*100 kHz*/ ,0x1C ,0x38 }, {  8675 /*100 kHz*/ ,0x1C ,0x38 }, {  8713 /*100 kHz*/ ,0x1C ,0x38 }, {  8750 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x01 ,0x01 }, {  8638 /*100 kHz*/ ,0x01 ,0x01 }, {  8675 /*100 kHz*/ ,0x01 ,0x01 }, {  8713 /*100 kHz*/ ,0x01 ,0x01 }, {  8750 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x1C ,0x38 }, {  8638 /*100 kHz*/ ,0x1C ,0x38 }, {  8675 /*100 kHz*/ ,0x1C ,0x38 }, {  8713 /*100 kHz*/ ,0x1C ,0x38 }, {  8750 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x01 ,0x07 }, {  8638 /*100 kHz*/ ,0x01 ,0x07 }, {  8675 /*100 kHz*/ ,0x01 ,0x07 }, {  8713 /*100 kHz*/ ,0x01 ,0x07 }, {  8750 /*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band19_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x1C ,0x38 }, {  8788 /*100 kHz*/ ,0x1C ,0x38 }, {  8825 /*100 kHz*/ ,0x1C ,0x38 }, {  8863 /*100 kHz*/ ,0x1C ,0x38 }, {  8900 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x01 ,0x01 }, {  8788 /*100 kHz*/ ,0x01 ,0x01 }, {  8825 /*100 kHz*/ ,0x01 ,0x01 }, {  8863 /*100 kHz*/ ,0x01 ,0x01 }, {  8900 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x1C ,0x38 }, {  8788 /*100 kHz*/ ,0x1C ,0x38 }, {  8825 /*100 kHz*/ ,0x1C ,0x38 }, {  8863 /*100 kHz*/ ,0x1C ,0x38 }, {  8900 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x01 ,0x07 }, {  8788 /*100 kHz*/ ,0x01 ,0x07 }, {  8825 /*100 kHz*/ ,0x01 ,0x07 }, {  8863 /*100 kHz*/ ,0x01 ,0x07 }, {  8900 /*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band20_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7910 /*100 kHz*/ ,0x00 ,0x14 }, {  7985 /*100 kHz*/ ,0x00 ,0x14 }, {  8060 /*100 kHz*/ ,0x00 ,0x14 }, {  8135 /*100 kHz*/ ,0x00 ,0x14 }, {  8210 /*100 kHz*/ ,0x00 ,0x14 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7910 /*100 kHz*/ ,0x00 ,0x00 }, {  7985 /*100 kHz*/ ,0x00 ,0x00 }, {  8060 /*100 kHz*/ ,0x00 ,0x00 }, {  8135 /*100 kHz*/ ,0x00 ,0x00 }, {  8210 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band21_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x1C ,0x38 }, {  14997/*100 kHz*/ ,0x1C ,0x38 }, {  15034/*100 kHz*/ ,0x1C ,0x38 }, {  15072/*100 kHz*/ ,0x1C ,0x38 }, {  15109/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x01 ,0x01 }, {  14997/*100 kHz*/ ,0x01 ,0x01 }, {  15034/*100 kHz*/ ,0x01 ,0x01 }, {  15072/*100 kHz*/ ,0x01 ,0x01 }, {  15109/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x1C ,0x38 }, {  14997/*100 kHz*/ ,0x1C ,0x38 }, {  15034/*100 kHz*/ ,0x1C ,0x38 }, {  15072/*100 kHz*/ ,0x1C ,0x38 }, {  15109/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x01 ,0x07 }, {  14997/*100 kHz*/ ,0x01 ,0x07 }, {  15034/*100 kHz*/ ,0x01 ,0x07 }, {  15072/*100 kHz*/ ,0x01 ,0x07 }, {  15109/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band22_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x1C ,0x38 }, {  35300/*100 kHz*/ ,0x1C ,0x38 }, {  35500/*100 kHz*/ ,0x1C ,0x38 }, {  35700/*100 kHz*/ ,0x1C ,0x38 }, {  35900/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x01 ,0x01 }, {  35300/*100 kHz*/ ,0x01 ,0x01 }, {  35500/*100 kHz*/ ,0x01 ,0x01 }, {  35700/*100 kHz*/ ,0x01 ,0x01 }, {  35900/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x1C ,0x38 }, {  35300/*100 kHz*/ ,0x1C ,0x38 }, {  35500/*100 kHz*/ ,0x1C ,0x38 }, {  35700/*100 kHz*/ ,0x1C ,0x38 }, {  35900/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x01 ,0x07 }, {  35300/*100 kHz*/ ,0x01 ,0x07 }, {  35500/*100 kHz*/ ,0x01 ,0x07 }, {  35700/*100 kHz*/ ,0x01 ,0x07 }, {  35900/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band25_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x3E }, {  19463/*100 kHz*/ ,0x00 ,0x3E }, {  19625/*100 kHz*/ ,0x00 ,0x3E }, {  19788/*100 kHz*/ ,0x00 ,0x3E }, {  19950/*100 kHz*/ ,0x00 ,0x3E },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x0C }, {  19463/*100 kHz*/ ,0x00 ,0x0C }, {  19625/*100 kHz*/ ,0x00 ,0x0C }, {  19788/*100 kHz*/ ,0x00 ,0x0C }, {  19950/*100 kHz*/ ,0x00 ,0x0C },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x00 }, {  19463/*100 kHz*/ ,0x00 ,0x00 }, {  19625/*100 kHz*/ ,0x00 ,0x00 }, {  19788/*100 kHz*/ ,0x00 ,0x00 }, {  19950/*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x00 }, {  19463/*100 kHz*/ ,0x00 ,0x00 }, {  19625/*100 kHz*/ ,0x00 ,0x00 }, {  19788/*100 kHz*/ ,0x00 ,0x00 }, {  19950/*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band26_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x35 }, {  8677 /*100 kHz*/ ,0x00 ,0x35 }, {  8765 /*100 kHz*/ ,0x00 ,0x35 }, {  8852 /*100 kHz*/ ,0x00 ,0x35 }, {  8940 /*100 kHz*/ ,0x00 ,0x35 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x05 }, {  8677 /*100 kHz*/ ,0x00 ,0x05 }, {  8765 /*100 kHz*/ ,0x00 ,0x05 }, {  8852 /*100 kHz*/ ,0x00 ,0x05 }, {  8940 /*100 kHz*/ ,0x00 ,0x05 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x00 }, {  8677 /*100 kHz*/ ,0x00 ,0x00 }, {  8765 /*100 kHz*/ ,0x00 ,0x00 }, {  8852 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x00 }, {  8677 /*100 kHz*/ ,0x00 ,0x00 }, {  8765 /*100 kHz*/ ,0x00 ,0x00 }, {  8852 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band27_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x02 ,0x07 }, {  8563 /*100 kHz*/ ,0x02 ,0x07 }, {  8605 /*100 kHz*/ ,0x02 ,0x07 }, {  8648 /*100 kHz*/ ,0x02 ,0x07 }, {  8690 /*100 kHz*/ ,0x02 ,0x07 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x01 ,0x04 }, {  8563 /*100 kHz*/ ,0x01 ,0x04 }, {  8605 /*100 kHz*/ ,0x01 ,0x04 }, {  8648 /*100 kHz*/ ,0x01 ,0x04 }, {  8690 /*100 kHz*/ ,0x01 ,0x04 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x02 ,0x00 }, {  8563 /*100 kHz*/ ,0x02 ,0x00 }, {  8605 /*100 kHz*/ ,0x02 ,0x00 }, {  8648 /*100 kHz*/ ,0x02 ,0x00 }, {  8690 /*100 kHz*/ ,0x02 ,0x00 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x01 ,0x00 }, {  8563 /*100 kHz*/ ,0x01 ,0x00 }, {  8605 /*100 kHz*/ ,0x01 ,0x00 }, {  8648 /*100 kHz*/ ,0x01 ,0x00 }, {  8690 /*100 kHz*/ ,0x01 ,0x00 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7580 /*100 kHz*/ ,0x00 ,0x03 }, {  7692 /*100 kHz*/ ,0x00 ,0x03 }, {  7805 /*100 kHz*/ ,0x00 ,0x02 }, {  7917 /*100 kHz*/ ,0x00 ,0x02 }, {  8030 /*100 kHz*/ ,0x00 ,0x02 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7580 /*100 kHz*/ ,0x00 ,0x00 }, {  7692 /*100 kHz*/ ,0x00 ,0x00 }, {  7805 /*100 kHz*/ ,0x00 ,0x00 }, {  7917 /*100 kHz*/ ,0x00 ,0x00 }, {  8030 /*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band29_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x1C ,0x38 }, {  7197 /*100 kHz*/ ,0x1C ,0x38 }, {  7225 /*100 kHz*/ ,0x1C ,0x38 }, {  7252 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x01 ,0x03 }, {  7197 /*100 kHz*/ ,0x01 ,0x03 }, {  7225 /*100 kHz*/ ,0x01 ,0x03 }, {  7252 /*100 kHz*/ ,0x01 ,0x03 }, {  7280 /*100 kHz*/ ,0x01 ,0x03 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x1C ,0x38 }, {  7197 /*100 kHz*/ ,0x1C ,0x38 }, {  7225 /*100 kHz*/ ,0x1C ,0x38 }, {  7252 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x01 ,0x02 }, {  7197 /*100 kHz*/ ,0x01 ,0x02 }, {  7225 /*100 kHz*/ ,0x01 ,0x02 }, {  7252 /*100 kHz*/ ,0x01 ,0x02 }, {  7280 /*100 kHz*/ ,0x01 ,0x02 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band30_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x1C ,0x38 }, { 23525 /*100 kHz*/ ,0x1C ,0x38 }, { 23550 /*100 kHz*/ ,0x1C ,0x38 }, { 23575 /*100 kHz*/ ,0x1C ,0x38 }, { 23600 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x00 ,0x09 }, { 23525 /*100 kHz*/ ,0x00 ,0x09 }, { 23550 /*100 kHz*/ ,0x00 ,0x09 }, { 23575 /*100 kHz*/ ,0x00 ,0x09 }, { 23600 /*100 kHz*/ ,0x00 ,0x09 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x1C ,0x38 }, { 23525 /*100 kHz*/ ,0x1C ,0x38 }, { 23550 /*100 kHz*/ ,0x1C ,0x38 }, { 23575 /*100 kHz*/ ,0x1C ,0x38 }, { 23600 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x00 ,0x0A }, { 23525 /*100 kHz*/ ,0x00 ,0x0A }, { 23550 /*100 kHz*/ ,0x00 ,0x0A }, { 23575 /*100 kHz*/ ,0x00 ,0x0A }, { 23600 /*100 kHz*/ ,0x00 ,0x0A },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band32_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14520/*100 kHz*/ ,0x03 ,0x60 }, {  14630/*100 kHz*/ ,0x03 ,0x60 }, {  14740/*100 kHz*/ ,0x03 ,0x60 }, {  14850/*100 kHz*/ ,0x03 ,0x60 }, {  14960/*100 kHz*/ ,0x03 ,0x60 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  14520/*100 kHz*/ ,0x00 ,0x20 }, {  14630/*100 kHz*/ ,0x00 ,0x20 }, {  14740/*100 kHz*/ ,0x00 ,0x20 }, {  14850/*100 kHz*/ ,0x00 ,0x20 }, {  14960/*100 kHz*/ ,0x00 ,0x20 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14520/*100 kHz*/ ,0x03 ,0x00 }, {  14630/*100 kHz*/ ,0x03 ,0x00 }, {  14740/*100 kHz*/ ,0x03 ,0x00 }, {  14850/*100 kHz*/ ,0x03 ,0x00 }, {  14960/*100 kHz*/ ,0x03 ,0x00 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  14520/*100 kHz*/ ,0x00 ,0x00 }, {  14630/*100 kHz*/ ,0x00 ,0x00 }, {  14740/*100 kHz*/ ,0x00 ,0x00 }, {  14850/*100 kHz*/ ,0x00 ,0x00 }, {  14960/*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band34_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  20100/*100 kHz*/ ,0x00 ,0x11 }, {  20138/*100 kHz*/ ,0x00 ,0x11 }, {  20175/*100 kHz*/ ,0x00 ,0x11 }, {  20213/*100 kHz*/ ,0x00 ,0x11 }, {  20250/*100 kHz*/ ,0x00 ,0x11 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  20100/*100 kHz*/ ,0x00 ,0x00 }, {  20138/*100 kHz*/ ,0x00 ,0x00 }, {  20175/*100 kHz*/ ,0x00 ,0x00 }, {  20213/*100 kHz*/ ,0x00 ,0x00 }, {  20250/*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x00 ,0x18 }, { 25825 /*100 kHz*/ ,0x00 ,0x18 }, { 25950 /*100 kHz*/ ,0x00 ,0x18 }, { 26075 /*100 kHz*/ ,0x00 ,0x18 }, { 26200 /*100 kHz*/ ,0x00 ,0x18 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x02 ,0x02 }, { 25825 /*100 kHz*/ ,0x02 ,0x02 }, { 25950 /*100 kHz*/ ,0x02 ,0x02 }, { 26075 /*100 kHz*/ ,0x02 ,0x02 }, { 26200 /*100 kHz*/ ,0x02 ,0x02 },} }, //3P4T in LMH PA
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x00 ,0x00 }, { 25825 /*100 kHz*/ ,0x00 ,0x00 }, { 25950 /*100 kHz*/ ,0x00 ,0x00 }, { 26075 /*100 kHz*/ ,0x00 ,0x00 }, { 26200 /*100 kHz*/ ,0x00 ,0x00 },} }, 
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x02 ,0x00 }, { 25825 /*100 kHz*/ ,0x02 ,0x00 }, { 25950 /*100 kHz*/ ,0x02 ,0x00 }, { 26075 /*100 kHz*/ ,0x02 ,0x00 }, { 26200 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band39_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18800 /*100 kHz*/ ,0x00 ,0x11}, { 18900 /*100 kHz*/ ,0x00 ,0x11}, { 19000 /*100 kHz*/ ,0x00 ,0x11}, { 19100 /*100 kHz*/ ,0x00 ,0x11}, { 19200 /*100 kHz*/ ,0x00 ,0x11},} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18800 /*100 kHz*/ ,0x00 ,0x00}, { 18900 /*100 kHz*/ ,0x00 ,0x00}, { 19000 /*100 kHz*/ ,0x00 ,0x00}, { 19100 /*100 kHz*/ ,0x00 ,0x00}, { 19200 /*100 kHz*/ ,0x00 ,0x00},} },
-   { /* 2 */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x00 ,0x10 }, { 23250 /*100 kHz*/ ,0x00 ,0x10 }, { 23500 /*100 kHz*/ ,0x00 ,0x10 }, { 23750 /*100 kHz*/ ,0x00 ,0x10 }, { 24000 /*100 kHz*/ ,0x00 ,0x10 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x02 ,0x01 }, { 23250 /*100 kHz*/ ,0x02 ,0x01 }, { 23500 /*100 kHz*/ ,0x02 ,0x01 }, { 23750 /*100 kHz*/ ,0x02 ,0x01 }, { 24000 /*100 kHz*/ ,0x02 ,0x01 },} }, //3P4T in LMH PA
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x00 ,0x00 }, { 23250 /*100 kHz*/ ,0x00 ,0x00 }, { 23500 /*100 kHz*/ ,0x00 ,0x00 }, { 23750 /*100 kHz*/ ,0x00 ,0x00 }, { 24000 /*100 kHz*/ ,0x00 ,0x00 },} }, 
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x02 ,0x00 }, { 23250 /*100 kHz*/ ,0x02 ,0x00 }, { 23500 /*100 kHz*/ ,0x02 ,0x00 }, { 23750 /*100 kHz*/ ,0x02 ,0x00 }, { 24000 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                    
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 ,0x18 }, { 25445 /*100 kHz*/ ,0x00 ,0x18 }, { 25930 /*100 kHz*/ ,0x00 ,0x18 }, { 26415 /*100 kHz*/ ,0x00 ,0x18 }, { 26900 /*100 kHz*/ ,0x00 ,0x18 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 24960 /*100 kHz*/ ,0x02 ,0x02 }, { 25445 /*100 kHz*/ ,0x02 ,0x02 }, { 25930 /*100 kHz*/ ,0x02 ,0x02  }, { 26415 /*100 kHz*/ ,0x02 ,0x02}, { 26900 /*100 kHz*/ ,0x02 ,0x02 },} }, //3P4T in LMH PA
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 ,0x00 }, { 25445 /*100 kHz*/ ,0x00 ,0x00 }, { 25930 /*100 kHz*/ ,0x00 ,0x00 }, { 26415 /*100 kHz*/ ,0x00 ,0x00 }, { 26900 /*100 kHz*/ ,0x00 ,0x00 },} }, 
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 24960 /*100 kHz*/ ,0x02 ,0x00 }, { 25445 /*100 kHz*/ ,0x02 ,0x00 }, { 25930 /*100 kHz*/ ,0x02 ,0x00 }, { 26415 /*100 kHz*/ ,0x02 ,0x00 }, { 26900 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band42_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  34000/*100 kHz*/ ,0x03 ,0x60 }, {  34500/*100 kHz*/ ,0x03 ,0x60 }, {  35000/*100 kHz*/ ,0x03 ,0x60 }, {  35500/*100 kHz*/ ,0x03 ,0x60 }, {  36000/*100 kHz*/ ,0x03 ,0x60 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 ,0x10 }, {  34500/*100 kHz*/ ,0x00 ,0x10 }, {  35000/*100 kHz*/ ,0x00 ,0x10 }, {  35500/*100 kHz*/ ,0x00 ,0x10 }, {  36000/*100 kHz*/ ,0x00 ,0x10 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  34000/*100 kHz*/ ,0x03 ,0x00 }, {  34500/*100 kHz*/ ,0x03 ,0x00 }, {  35000/*100 kHz*/ ,0x03 ,0x00 }, {  35500/*100 kHz*/ ,0x03 ,0x00 }, {  36000/*100 kHz*/ ,0x03 ,0x00 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 ,0x00 }, {  34500/*100 kHz*/ ,0x00 ,0x00 }, {  35000/*100 kHz*/ ,0x00 ,0x00 }, {  35500/*100 kHz*/ ,0x00 ,0x00 }, {  36000/*100 kHz*/ ,0x00 ,0x00 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band43_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x01 }, {  36500/*100 kHz*/ ,0x01 ,0x01 }, {  37000/*100 kHz*/ ,0x01 ,0x01 }, {  37500/*100 kHz*/ ,0x01 ,0x01 }, {  38000/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x07 }, {  36500/*100 kHz*/ ,0x01 ,0x07 }, {  37000/*100 kHz*/ ,0x01 ,0x07 }, {  37500/*100 kHz*/ ,0x01 ,0x07 }, {  38000/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band44_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x01 }, {  7280 /*100 kHz*/ ,0x01 ,0x01 }, {  7530 /*100 kHz*/ ,0x01 ,0x01 }, {  7780 /*100 kHz*/ ,0x01 ,0x01 }, {  8030 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x07 }, {  7280 /*100 kHz*/ ,0x01 ,0x07 }, {  7530 /*100 kHz*/ ,0x01 ,0x07 }, {  7780 /*100 kHz*/ ,0x01 ,0x07 }, {  8030 /*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band66_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x1C ,0x38 }, {  21325/*100 kHz*/ ,0x1C ,0x38 }, {  21550/*100 kHz*/ ,0x1C ,0x38 }, {  21775/*100 kHz*/ ,0x1C ,0x38 }, {  22000/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x01 ,0x01 }, {  21325/*100 kHz*/ ,0x01 ,0x01 }, {  21550/*100 kHz*/ ,0x01 ,0x01 }, {  21775/*100 kHz*/ ,0x01 ,0x01 }, {  22000/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x1C ,0x38 }, {  21325/*100 kHz*/ ,0x1C ,0x38 }, {  21550/*100 kHz*/ ,0x1C ,0x38 }, {  21775/*100 kHz*/ ,0x1C ,0x38 }, {  22000/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x01 ,0x07 }, {  21325/*100 kHz*/ ,0x01 ,0x07 }, {  21550/*100 kHz*/ ,0x01 ,0x07 }, {  21775/*100 kHz*/ ,0x01 ,0x07 }, {  22000/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band71_MIPI_RX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID                        ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x1C ,0x38 }, {  6260/*100 kHz*/ ,0x1C ,0x38 }, {  6350/*100 kHz*/ ,0x1C ,0x38 }, {  6440/*100 kHz*/ ,0x1C ,0x38 }, {  6520/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x01 ,0x01 }, {  6260/*100 kHz*/ ,0x01 ,0x01 }, {  6350/*100 kHz*/ ,0x01 ,0x01 }, {  6440/*100 kHz*/ ,0x01 ,0x01 }, {  6520/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x1C ,0x38 }, {  6260/*100 kHz*/ ,0x1C ,0x38 }, {  6350/*100 kHz*/ ,0x1C ,0x38 }, {  6440/*100 kHz*/ ,0x1C ,0x38 }, {  6520/*100 kHz*/ ,0x1C ,0x38 },} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x01 ,0x07 }, {  6260/*100 kHz*/ ,0x01 ,0x07 }, {  6350/*100 kHz*/ ,0x01 ,0x07 }, {  6440/*100 kHz*/ ,0x01 ,0x07 }, {  6520/*100 kHz*/ ,0x01 ,0x07 },} },
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                           ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, 
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_FDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 5    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-//LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_TX_EVENT_SetDefault[] =
-//{
-//   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-//   /*                        { start, stop },                      ( us )                 */
-//   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-//   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-//   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-//   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-//};
-
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on 
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on 
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //TDD ASM at Tx on 
-   { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//TDD ASM at Tx off
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-
-/* ------------------- *\
-|* MIPI Filter Feature *|
-\* ------------------- */
-
-LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_FILTER_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
-   /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-//LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TX_EVENT_SetDefault[] =
-//{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-//LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TX_EVENT_SetDefault[] =
-//{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-//LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TX_EVENT_SetDefault[] =
-//{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TX_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
-   /*                        { start, stop },                      ( us )                 */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
-   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
-   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
-   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
-};
-
-
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x4C}, { 19350 /*100 kHz*/    ,0x00 , 0x4C}, { 19500 /*100 kHz*/    ,0x00 , 0x4C}, { 19650 /*100 kHz*/    ,0x00 , 0x4C}, { 19800 /*100 kHz*/    ,0x00 , 0x4C},} }, // PA path sel 
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x01 , 0x00}, { 19350 /*100 kHz*/    ,0x01 , 0x00}, { 19500 /*100 kHz*/    ,0x01 , 0x00}, { 19650 /*100 kHz*/    ,0x01 , 0x00}, { 19800 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias initial
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x03 , 0x00}, { 19350 /*100 kHz*/    ,0x03 , 0x00}, { 19500 /*100 kHz*/    ,0x03 , 0x00}, { 19650 /*100 kHz*/    ,0x03 , 0x00}, { 19800 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off 
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x00}, { 19350 /*100 kHz*/    ,0x00 , 0x00}, { 19500 /*100 kHz*/    ,0x00 , 0x00}, { 19650 /*100 kHz*/    ,0x00 , 0x00}, { 19800 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable 
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x05}, { 19350 /*100 kHz*/    ,0x00 , 0x05}, { 19500 /*100 kHz*/    ,0x00 , 0x05}, { 19650 /*100 kHz*/    ,0x00 , 0x05}, { 19800 /*100 kHz*/    ,0x00 , 0x05},} }, // ASM path sel and CPL on
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x3C }, { 18650 /*100 kHz*/ ,0x00 , 0x3C }, { 18800 /*100 kHz*/ ,0x00 , 0x3C }, { 18950 /*100 kHz*/ ,0x00 , 0x3C }, { 19100 /*100 kHz*/ ,0x00 , 0x3C},} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x01 , 0x00 }, { 18650 /*100 kHz*/ ,0x01 , 0x00 }, { 18800 /*100 kHz*/ ,0x01 , 0x00 }, { 18950 /*100 kHz*/ ,0x01 , 0x00 }, { 19100 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x03 , 0x00 }, { 18650 /*100 kHz*/ ,0x03 , 0x00 }, { 18800 /*100 kHz*/ ,0x03 , 0x00 }, { 18950 /*100 kHz*/ ,0x03 , 0x00 }, { 19100 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off                   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x00 }, { 18650 /*100 kHz*/ ,0x00 , 0x00 }, { 18800 /*100 kHz*/ ,0x00 , 0x00 }, { 18950 /*100 kHz*/ ,0x00 , 0x00 }, { 19100 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x0D }, { 18650 /*100 kHz*/ ,0x00 , 0x0D }, { 18800 /*100 kHz*/ ,0x00 , 0x0D }, { 18950 /*100 kHz*/ ,0x00 , 0x0D }, { 19100 /*100 kHz*/ ,0x00 , 0x0D },} }, // ASM path sel and CPL on                           
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },        
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x44}, { 17287 /*100 kHz*/    ,0x00 , 0x44}, { 17475 /*100 kHz*/    ,0x00 , 0x44}, { 17662 /*100 kHz*/    ,0x00 , 0x44}, { 17850 /*100 kHz*/    ,0x00 , 0x44},} }, // PA path sel                                
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x00}, { 17287 /*100 kHz*/    ,0x01 , 0x00}, { 17475 /*100 kHz*/    ,0x01 , 0x00}, { 17662 /*100 kHz*/    ,0x01 , 0x00}, { 17850 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x03 , 0x00}, { 17287 /*100 kHz*/    ,0x03 , 0x00}, { 17475 /*100 kHz*/    ,0x03 , 0x00}, { 17662 /*100 kHz*/    ,0x03 , 0x00}, { 17850 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off    
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x00}, { 17287 /*100 kHz*/    ,0x00 , 0x00}, { 17475 /*100 kHz*/    ,0x00 , 0x00}, { 17662 /*100 kHz*/    ,0x00 , 0x00}, { 17850 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                            
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x04}, { 17287 /*100 kHz*/    ,0x00 , 0x04}, { 17475 /*100 kHz*/    ,0x00 , 0x04}, { 17662 /*100 kHz*/    ,0x00 , 0x04}, { 17850 /*100 kHz*/    ,0x00 , 0x04},} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },        
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x34 }, { 17212 /*100 kHz*/ ,0x00 , 0x34 }, { 17325 /*100 kHz*/ ,0x00 , 0x34 }, { 17437 /*100 kHz*/ ,0x00 , 0x34}, { 17550 /*100 kHz*/ ,0x00 , 0x34},} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x01 , 0x00 }, { 17212 /*100 kHz*/ ,0x01 , 0x00 }, { 17325 /*100 kHz*/ ,0x01 , 0x00 }, { 17437 /*100 kHz*/ ,0x01 , 0x00}, { 17550 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                                                   
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x03 , 0x00 }, { 17212 /*100 kHz*/ ,0x03 , 0x00 }, { 17325 /*100 kHz*/ ,0x03 , 0x00 }, { 17437 /*100 kHz*/ ,0x03 , 0x00}, { 17550 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off     
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x00 }, { 17212 /*100 kHz*/ ,0x00 , 0x00 }, { 17325 /*100 kHz*/ ,0x00 , 0x00 }, { 17437 /*100 kHz*/ ,0x00 , 0x00}, { 17550 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x01 }, { 17212 /*100 kHz*/ ,0x00 , 0x01 }, { 17325 /*100 kHz*/ ,0x00 , 0x01 }, { 17437 /*100 kHz*/ ,0x00 , 0x01}, { 17550 /*100 kHz*/ ,0x00 , 0x01},} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                     
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x24}, { 8302  /*100 kHz*/    ,0x00 , 0x24}, { 8365  /*100 kHz*/    ,0x00 , 0x24}, { 8427  /*100 kHz*/    ,0x00 , 0x24}, { 8490  /*100 kHz*/    ,0x00 , 0x24},} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x01 , 0x00}, { 8302  /*100 kHz*/    ,0x01 , 0x00}, { 8365  /*100 kHz*/    ,0x01 , 0x00}, { 8427  /*100 kHz*/    ,0x01 , 0x00}, { 8490  /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                                        
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x03 , 0x00}, { 8302  /*100 kHz*/    ,0x03 , 0x00}, { 8365  /*100 kHz*/    ,0x03 , 0x00}, { 8427  /*100 kHz*/    ,0x03 , 0x00}, { 8490  /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x00}, { 8302  /*100 kHz*/    ,0x00 , 0x00}, { 8365  /*100 kHz*/    ,0x00 , 0x00}, { 8427  /*100 kHz*/    ,0x00 , 0x00}, { 8490  /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                             
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x19}, { 8302  /*100 kHz*/    ,0x00 , 0x19}, { 8365  /*100 kHz*/    ,0x00 , 0x19}, { 8427  /*100 kHz*/    ,0x00 , 0x19}, { 8490  /*100 kHz*/    ,0x00 , 0x19},} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x00 , 0x6C}, { 25175 /*100 kHz*/    ,0x00 , 0x6C}, { 25350 /*100 kHz*/    ,0x00 , 0x6C}, { 25525 /*100 kHz*/    ,0x00 , 0x6C}, { 25700 /*100 kHz*/    ,0x00 , 0x6C},} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x01 , 0x00}, { 25175 /*100 kHz*/    ,0x01 , 0x00}, { 25350 /*100 kHz*/    ,0x01 , 0x00}, { 25525 /*100 kHz*/    ,0x01 , 0x00}, { 25700 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                        
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x03 , 0x00}, { 25175 /*100 kHz*/    ,0x03 , 0x00}, { 25350 /*100 kHz*/    ,0x03 , 0x00}, { 25525 /*100 kHz*/    ,0x03 , 0x00}, { 25700 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x00 , 0x00}, { 25175 /*100 kHz*/    ,0x00 , 0x00}, { 25350 /*100 kHz*/    ,0x00 , 0x00}, { 25525 /*100 kHz*/    ,0x00 , 0x00}, { 25700 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                                        
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25000 /*100 kHz*/  ,0x00 , 0x08}, { 25175 /*100 kHz*/    ,0x00 , 0x08}, { 25350 /*100 kHz*/    ,0x00 , 0x08}, { 25525 /*100 kHz*/    ,0x00 , 0x08}, { 25700 /*100 kHz*/    ,0x00 , 0x08},} }, // ASM path sel and CPL on                          
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                           
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x1C }, {  8887 /*100 kHz*/ ,0x00 , 0x1C }, {  8975 /*100 kHz*/ ,0x00 , 0x1C}, {  9062 /*100 kHz*/ ,0x00 , 0x1C }, {  9150 /*100 kHz*/ ,0x00 , 0x1C },} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x01 , 0x00 }, {  8887 /*100 kHz*/ ,0x01 , 0x00 }, {  8975 /*100 kHz*/ ,0x01 , 0x00}, {  9062 /*100 kHz*/ ,0x01 , 0x00 }, {  9150 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                                
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x03 , 0x00 }, {  8887 /*100 kHz*/ ,0x03 , 0x00 }, {  8975 /*100 kHz*/ ,0x03 , 0x00}, {  9062 /*100 kHz*/ ,0x03 , 0x00 }, {  9150 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off 
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x00 }, {  8887 /*100 kHz*/ ,0x00 , 0x00 }, {  8975 /*100 kHz*/ ,0x00 , 0x00}, {  9062 /*100 kHz*/ ,0x00 , 0x00 }, {  9150 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                              
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x1C }, {  8887 /*100 kHz*/ ,0x00 , 0x1C }, {  8975 /*100 kHz*/ ,0x00 , 0x1C}, {  9062 /*100 kHz*/ ,0x00 , 0x1C }, {  9150 /*100 kHz*/ ,0x00 , 0x1C },} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band9_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x1C ,0x38 }, {  17587/*100 kHz*/ ,0x1C ,0x38 }, {  17674/*100 kHz*/ ,0x1C ,0x38 }, {  17762/*100 kHz*/ ,0x1C ,0x38 }, {  17849/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x00 ,0x04 }, {  17587/*100 kHz*/ ,0x00 ,0x04 }, {  17674/*100 kHz*/ ,0x00 ,0x04 }, {  17762/*100 kHz*/ ,0x00 ,0x04 }, {  17849/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x01 ,0x0F }, {  17587/*100 kHz*/ ,0x01 ,0x0F }, {  17674/*100 kHz*/ ,0x01 ,0x0F }, {  17762/*100 kHz*/ ,0x01 ,0x0F }, {  17849/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x02 ,0x00 }, {  17587/*100 kHz*/ ,0x02 ,0x00 }, {  17674/*100 kHz*/ ,0x02 ,0x00 }, {  17762/*100 kHz*/ ,0x02 ,0x00 }, {  17849/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x03 ,0x00 }, {  17587/*100 kHz*/ ,0x03 ,0x00 }, {  17674/*100 kHz*/ ,0x03 ,0x00 }, {  17762/*100 kHz*/ ,0x03 ,0x00 }, {  17849/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x01 ,0x00 }, {  17587/*100 kHz*/ ,0x01 ,0x00 }, {  17674/*100 kHz*/ ,0x01 ,0x00 }, {  17762/*100 kHz*/ ,0x01 ,0x00 }, {  17849/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17499/*100 kHz*/ ,0x1C ,0x38 }, {  17587/*100 kHz*/ ,0x1C ,0x38 }, {  17674/*100 kHz*/ ,0x1C ,0x38 }, {  17762/*100 kHz*/ ,0x1C ,0x38 }, {  17849/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17499/*100 kHz*/ ,0x01 ,0x01 }, {  17587/*100 kHz*/ ,0x01 ,0x01 }, {  17674/*100 kHz*/ ,0x01 ,0x01 }, {  17762/*100 kHz*/ ,0x01 ,0x01 }, {  17849/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band11_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x1C ,0x38 }, {  14329/*100 kHz*/ ,0x1C ,0x38 }, {  14379/*100 kHz*/ ,0x1C ,0x38 }, {  14429/*100 kHz*/ ,0x1C ,0x38 }, {  14479/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x00 ,0x04 }, {  14329/*100 kHz*/ ,0x00 ,0x04 }, {  14379/*100 kHz*/ ,0x00 ,0x04 }, {  14429/*100 kHz*/ ,0x00 ,0x04 }, {  14479/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x01 ,0x0F }, {  14329/*100 kHz*/ ,0x01 ,0x0F }, {  14379/*100 kHz*/ ,0x01 ,0x0F }, {  14429/*100 kHz*/ ,0x01 ,0x0F }, {  14479/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x02 ,0x00 }, {  14329/*100 kHz*/ ,0x02 ,0x00 }, {  14379/*100 kHz*/ ,0x02 ,0x00 }, {  14429/*100 kHz*/ ,0x02 ,0x00 }, {  14479/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x03 ,0x00 }, {  14329/*100 kHz*/ ,0x03 ,0x00 }, {  14379/*100 kHz*/ ,0x03 ,0x00 }, {  14429/*100 kHz*/ ,0x03 ,0x00 }, {  14479/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x01 ,0x00 }, {  14329/*100 kHz*/ ,0x01 ,0x00 }, {  14379/*100 kHz*/ ,0x01 ,0x00 }, {  14429/*100 kHz*/ ,0x01 ,0x00 }, {  14479/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14279/*100 kHz*/ ,0x1C ,0x38 }, {  14329/*100 kHz*/ ,0x1C ,0x38 }, {  14379/*100 kHz*/ ,0x1C ,0x38 }, {  14429/*100 kHz*/ ,0x1C ,0x38 }, {  14479/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14279/*100 kHz*/ ,0x01 ,0x01 }, {  14329/*100 kHz*/ ,0x01 ,0x01 }, {  14379/*100 kHz*/ ,0x01 ,0x01 }, {  14429/*100 kHz*/ ,0x01 ,0x01 }, {  14479/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },         
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 , 0x2C }, {  7032 /*100 kHz*/ ,0x00 , 0x2C }, {  7075 /*100 kHz*/ ,0x00 , 0x2C }, {  7117 /*100 kHz*/ ,0x00 , 0x2C }, {  7160 /*100 kHz*/ ,0x00 , 0x2C },} }, // PA path sel                                
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 , 0x00 }, {  7032 /*100 kHz*/ ,0x01 , 0x00 }, {  7075 /*100 kHz*/ ,0x01 , 0x00 }, {  7117 /*100 kHz*/ ,0x01 , 0x00 }, {  7160 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                              
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x03 , 0x00 }, {  7032 /*100 kHz*/ ,0x03 , 0x00 }, {  7075 /*100 kHz*/ ,0x03 , 0x00 }, {  7117 /*100 kHz*/ ,0x03 , 0x00 }, {  7160 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 , 0x00 }, {  7032 /*100 kHz*/ ,0x00 , 0x00 }, {  7075 /*100 kHz*/ ,0x00 , 0x00 }, {  7117 /*100 kHz*/ ,0x00 , 0x00 }, {  7160 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                        
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x00 , 0x09 }, {  7032 /*100 kHz*/ ,0x00 , 0x09 }, {  7075 /*100 kHz*/ ,0x00 , 0x09 }, {  7117 /*100 kHz*/ ,0x00 , 0x09 }, {  7160 /*100 kHz*/ ,0x00 , 0x09 },} }, // ASM path sel and CPL on                           
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band13_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x1C }, {  7795 /*100 kHz*/ ,0x00 ,0x1C }, {  7820 /*100 kHz*/ ,0x00 ,0x1C }, {  7845 /*100 kHz*/ ,0x00 ,0x1C }, {  7870 /*100 kHz*/ ,0x00 ,0x1C },} }, // PA path sel
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x01 ,0x00 }, {  7795 /*100 kHz*/ ,0x01 ,0x00 }, {  7820 /*100 kHz*/ ,0x01 ,0x00 }, {  7845 /*100 kHz*/ ,0x01 ,0x00 }, {  7870 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x03 ,0x00 }, {  7795 /*100 kHz*/ ,0x03 ,0x00 }, {  7820 /*100 kHz*/ ,0x03 ,0x00 }, {  7845 /*100 kHz*/ ,0x03 ,0x00 }, {  7870 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x00 }, {  7795 /*100 kHz*/ ,0x00 ,0x00 }, {  7820 /*100 kHz*/ ,0x00 ,0x00 }, {  7845 /*100 kHz*/ ,0x00 ,0x00 }, {  7870 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x14 }, {  7795 /*100 kHz*/ ,0x00 ,0x14 }, {  7820 /*100 kHz*/ ,0x00 ,0x14 }, {  7845 /*100 kHz*/ ,0x00 ,0x14 }, {  7870 /*100 kHz*/ ,0x00 ,0x14 },} }, // ASM path sel and CPL on
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band17_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                    
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x2C }, {  7070 /*100 kHz*/ ,0x00 , 0x2C }, {  7100 /*100 kHz*/ ,0x00 , 0x2C }, {  7130 /*100 kHz*/ ,0x00 , 0x2C}, {  7160 /*100 kHz*/ ,0x00 , 0x2C },} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x01 , 0x00 }, {  7070 /*100 kHz*/ ,0x01 , 0x00 }, {  7100 /*100 kHz*/ ,0x01 , 0x00 }, {  7130 /*100 kHz*/ ,0x01 , 0x00}, {  7160 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                 
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x03 , 0x00 }, {  7070 /*100 kHz*/ ,0x03 , 0x00 }, {  7100 /*100 kHz*/ ,0x03 , 0x00 }, {  7130 /*100 kHz*/ ,0x03 , 0x00}, {  7160 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x00 }, {  7070 /*100 kHz*/ ,0x00 , 0x00 }, {  7100 /*100 kHz*/ ,0x00 , 0x00 }, {  7130 /*100 kHz*/ ,0x00 , 0x00}, {  7160 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                         
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x09 }, {  7070 /*100 kHz*/ ,0x00 , 0x09 }, {  7100 /*100 kHz*/ ,0x00 , 0x09 }, {  7130 /*100 kHz*/ ,0x00 , 0x09}, {  7160 /*100 kHz*/ ,0x00 , 0x09 },} }, // ASM path sel and CPL on                           
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                                               
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band18_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x1C ,0x38 }, {  8188 /*100 kHz*/ ,0x1C ,0x38 }, {  8225 /*100 kHz*/ ,0x1C ,0x38 }, {  8263 /*100 kHz*/ ,0x1C ,0x38 }, {  8300 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x00 ,0x04 }, {  8188 /*100 kHz*/ ,0x00 ,0x04 }, {  8225 /*100 kHz*/ ,0x00 ,0x04 }, {  8263 /*100 kHz*/ ,0x00 ,0x04 }, {  8300 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x01 ,0x0F }, {  8188 /*100 kHz*/ ,0x01 ,0x0F }, {  8225 /*100 kHz*/ ,0x01 ,0x0F }, {  8263 /*100 kHz*/ ,0x01 ,0x0F }, {  8300 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x02 ,0x00 }, {  8188 /*100 kHz*/ ,0x02 ,0x00 }, {  8225 /*100 kHz*/ ,0x02 ,0x00 }, {  8263 /*100 kHz*/ ,0x02 ,0x00 }, {  8300 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x03 ,0x00 }, {  8188 /*100 kHz*/ ,0x03 ,0x00 }, {  8225 /*100 kHz*/ ,0x03 ,0x00 }, {  8263 /*100 kHz*/ ,0x03 ,0x00 }, {  8300 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x01 ,0x00 }, {  8188 /*100 kHz*/ ,0x01 ,0x00 }, {  8225 /*100 kHz*/ ,0x01 ,0x00 }, {  8263 /*100 kHz*/ ,0x01 ,0x00 }, {  8300 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8150 /*100 kHz*/ ,0x1C ,0x38 }, {  8188 /*100 kHz*/ ,0x1C ,0x38 }, {  8225 /*100 kHz*/ ,0x1C ,0x38 }, {  8263 /*100 kHz*/ ,0x1C ,0x38 }, {  8300 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8150 /*100 kHz*/ ,0x01 ,0x01 }, {  8188 /*100 kHz*/ ,0x01 ,0x01 }, {  8225 /*100 kHz*/ ,0x01 ,0x01 }, {  8263 /*100 kHz*/ ,0x01 ,0x01 }, {  8300 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band19_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x1C ,0x38 }, {  8338 /*100 kHz*/ ,0x1C ,0x38 }, {  8375 /*100 kHz*/ ,0x1C ,0x38 }, {  8413 /*100 kHz*/ ,0x1C ,0x38 }, {  8450 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x00 ,0x04 }, {  8338 /*100 kHz*/ ,0x00 ,0x04 }, {  8375 /*100 kHz*/ ,0x00 ,0x04 }, {  8413 /*100 kHz*/ ,0x00 ,0x04 }, {  8450 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x01 ,0x0F }, {  8338 /*100 kHz*/ ,0x01 ,0x0F }, {  8375 /*100 kHz*/ ,0x01 ,0x0F }, {  8413 /*100 kHz*/ ,0x01 ,0x0F }, {  8450 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x02 ,0x00 }, {  8338 /*100 kHz*/ ,0x02 ,0x00 }, {  8375 /*100 kHz*/ ,0x02 ,0x00 }, {  8413 /*100 kHz*/ ,0x02 ,0x00 }, {  8450 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x03 ,0x00 }, {  8338 /*100 kHz*/ ,0x03 ,0x00 }, {  8375 /*100 kHz*/ ,0x03 ,0x00 }, {  8413 /*100 kHz*/ ,0x03 ,0x00 }, {  8450 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x01 ,0x00 }, {  8338 /*100 kHz*/ ,0x01 ,0x00 }, {  8375 /*100 kHz*/ ,0x01 ,0x00 }, {  8413 /*100 kHz*/ ,0x01 ,0x00 }, {  8450 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8300 /*100 kHz*/ ,0x1C ,0x38 }, {  8338 /*100 kHz*/ ,0x1C ,0x38 }, {  8375 /*100 kHz*/ ,0x1C ,0x38 }, {  8413 /*100 kHz*/ ,0x1C ,0x38 }, {  8450 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8300 /*100 kHz*/ ,0x01 ,0x01 }, {  8338 /*100 kHz*/ ,0x01 ,0x01 }, {  8375 /*100 kHz*/ ,0x01 ,0x01 }, {  8413 /*100 kHz*/ ,0x01 ,0x01 }, {  8450 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band20_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },    
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x00 ,0x1C  }, {  8395 /*100 kHz*/ ,0x00 ,0x1C }, {  8470 /*100 kHz*/ ,0x00 ,0x1C }, {  8545 /*100 kHz*/ ,0x00 ,0x1C }, {  8620 /*100 kHz*/ ,0x00 ,0x1C },} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x01 ,0x00  }, {  8395 /*100 kHz*/ ,0x01 ,0x00 }, {  8470 /*100 kHz*/ ,0x01 ,0x00 }, {  8545 /*100 kHz*/ ,0x01 ,0x00 }, {  8620 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x03 ,0x00  }, {  8395 /*100 kHz*/ ,0x03 ,0x00 }, {  8470 /*100 kHz*/ ,0x03 ,0x00 }, {  8545 /*100 kHz*/ ,0x03 ,0x00 }, {  8620 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x00 ,0x00  }, {  8395 /*100 kHz*/ ,0x00 ,0x00 }, {  8470 /*100 kHz*/ ,0x00 ,0x00 }, {  8545 /*100 kHz*/ ,0x00 ,0x00 }, {  8620 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                      
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8320 /*100 kHz*/ ,0x00 ,0x14  }, {  8395 /*100 kHz*/ ,0x00 ,0x14 }, {  8470 /*100 kHz*/ ,0x00 ,0x14 }, {  8545 /*100 kHz*/ ,0x00 ,0x14 }, {  8620 /*100 kHz*/ ,0x00 ,0x14 },} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                                                
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band21_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x1C ,0x38 }, {  14517/*100 kHz*/ ,0x1C ,0x38 }, {  14554/*100 kHz*/ ,0x1C ,0x38 }, {  14592/*100 kHz*/ ,0x1C ,0x38 }, {  14629/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x00 ,0x04 }, {  14517/*100 kHz*/ ,0x00 ,0x04 }, {  14554/*100 kHz*/ ,0x00 ,0x04 }, {  14592/*100 kHz*/ ,0x00 ,0x04 }, {  14629/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x01 ,0x0F }, {  14517/*100 kHz*/ ,0x01 ,0x0F }, {  14554/*100 kHz*/ ,0x01 ,0x0F }, {  14592/*100 kHz*/ ,0x01 ,0x0F }, {  14629/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x02 ,0x00 }, {  14517/*100 kHz*/ ,0x02 ,0x00 }, {  14554/*100 kHz*/ ,0x02 ,0x00 }, {  14592/*100 kHz*/ ,0x02 ,0x00 }, {  14629/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x03 ,0x00 }, {  14517/*100 kHz*/ ,0x03 ,0x00 }, {  14554/*100 kHz*/ ,0x03 ,0x00 }, {  14592/*100 kHz*/ ,0x03 ,0x00 }, {  14629/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x01 ,0x00 }, {  14517/*100 kHz*/ ,0x01 ,0x00 }, {  14554/*100 kHz*/ ,0x01 ,0x00 }, {  14592/*100 kHz*/ ,0x01 ,0x00 }, {  14629/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14479/*100 kHz*/ ,0x1C ,0x38 }, {  14517/*100 kHz*/ ,0x1C ,0x38 }, {  14554/*100 kHz*/ ,0x1C ,0x38 }, {  14592/*100 kHz*/ ,0x1C ,0x38 }, {  14629/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14479/*100 kHz*/ ,0x01 ,0x01 }, {  14517/*100 kHz*/ ,0x01 ,0x01 }, {  14554/*100 kHz*/ ,0x01 ,0x01 }, {  14592/*100 kHz*/ ,0x01 ,0x01 }, {  14629/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band22_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x1C ,0x38 }, {  34300/*100 kHz*/ ,0x1C ,0x38 }, {  34500/*100 kHz*/ ,0x1C ,0x38 }, {  34700/*100 kHz*/ ,0x1C ,0x38 }, {  34900/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x00 ,0x04 }, {  34300/*100 kHz*/ ,0x00 ,0x04 }, {  34500/*100 kHz*/ ,0x00 ,0x04 }, {  34700/*100 kHz*/ ,0x00 ,0x04 }, {  34900/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x01 ,0x0F }, {  34300/*100 kHz*/ ,0x01 ,0x0F }, {  34500/*100 kHz*/ ,0x01 ,0x0F }, {  34700/*100 kHz*/ ,0x01 ,0x0F }, {  34900/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x02 ,0x00 }, {  34300/*100 kHz*/ ,0x02 ,0x00 }, {  34500/*100 kHz*/ ,0x02 ,0x00 }, {  34700/*100 kHz*/ ,0x02 ,0x00 }, {  34900/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x03 ,0x00 }, {  34300/*100 kHz*/ ,0x03 ,0x00 }, {  34500/*100 kHz*/ ,0x03 ,0x00 }, {  34700/*100 kHz*/ ,0x03 ,0x00 }, {  34900/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x01 ,0x00 }, {  34300/*100 kHz*/ ,0x01 ,0x00 }, {  34500/*100 kHz*/ ,0x01 ,0x00 }, {  34700/*100 kHz*/ ,0x01 ,0x00 }, {  34900/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34100/*100 kHz*/ ,0x1C ,0x38 }, {  34300/*100 kHz*/ ,0x1C ,0x38 }, {  34500/*100 kHz*/ ,0x1C ,0x38 }, {  34700/*100 kHz*/ ,0x1C ,0x38 }, {  34900/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34100/*100 kHz*/ ,0x01 ,0x01 }, {  34300/*100 kHz*/ ,0x01 ,0x01 }, {  34500/*100 kHz*/ ,0x01 ,0x01 }, {  34700/*100 kHz*/ ,0x01 ,0x01 }, {  34900/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band25_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x00 ,0x6a }, {  18663/*100 kHz*/ ,0x00 ,0x6a }, {  18825/*100 kHz*/ ,0x00 ,0x6a }, {  18988/*100 kHz*/ ,0x00 ,0x6a }, {  19150/*100 kHz*/ ,0x00 ,0x6a },} }, // PA path sel
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x01 ,0x00 }, {  18663/*100 kHz*/ ,0x01 ,0x00 }, {  18825/*100 kHz*/ ,0x01 ,0x00 }, {  18988/*100 kHz*/ ,0x01 ,0x00 }, {  19150/*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x03 ,0x00 }, {  18663/*100 kHz*/ ,0x03 ,0x00 }, {  18825/*100 kHz*/ ,0x03 ,0x00 }, {  18988/*100 kHz*/ ,0x03 ,0x00 }, {  19150/*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x00 ,0x00 }, {  18663/*100 kHz*/ ,0x00 ,0x00 }, {  18825/*100 kHz*/ ,0x00 ,0x00 }, {  18988/*100 kHz*/ ,0x00 ,0x00 }, {  19150/*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18500/*100 kHz*/ ,0x00 ,0x3E }, {  18663/*100 kHz*/ ,0x00 ,0x3E }, {  18825/*100 kHz*/ ,0x00 ,0x3E }, {  18988/*100 kHz*/ ,0x00 ,0x3E }, {  19150/*100 kHz*/ ,0x00 ,0x3E },} }, // ASM path sel and CPL on
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band26_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },             
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x00 ,0x6a }, {  8227 /*100 kHz*/ ,0x00 ,0x6a }, {  8315 /*100 kHz*/ ,0x00 ,0x6a }, {  8402 /*100 kHz*/ ,0x00 ,0x6a }, {  8490 /*100 kHz*/ ,0x00 ,0x6a },} }, // PA path sel                            
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x01 ,0x00 }, {  8227 /*100 kHz*/ ,0x01 ,0x00 }, {  8315 /*100 kHz*/ ,0x01 ,0x00 }, {  8402 /*100 kHz*/ ,0x01 ,0x00 }, {  8490 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x03 ,0x00 }, {  8227 /*100 kHz*/ ,0x03 ,0x00 }, {  8315 /*100 kHz*/ ,0x03 ,0x00 }, {  8402 /*100 kHz*/ ,0x03 ,0x00 }, {  8490 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x00 ,0x00 }, {  8227 /*100 kHz*/ ,0x00 ,0x00 }, {  8315 /*100 kHz*/ ,0x00 ,0x00 }, {  8402 /*100 kHz*/ ,0x00 ,0x00 }, {  8490 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                         
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8140 /*100 kHz*/ ,0x00 ,0x35 }, {  8227 /*100 kHz*/ ,0x00 ,0x35 }, {  8315 /*100 kHz*/ ,0x00 ,0x35 }, {  8402 /*100 kHz*/ ,0x00 ,0x35 }, {  8490 /*100 kHz*/ ,0x00 ,0x35 },} }, // ASM path sel and CPL on                           
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band27_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x00 , 0x07 }, {  8113 /*100 kHz*/ ,0x00 , 0x07 }, {  8155 /*100 kHz*/ ,0x00 , 0x07 }, {  8198 /*100 kHz*/ ,0x00 , 0x07 }, {  8240 /*100 kHz*/ ,0x00 , 0x07 },} }, // PA enable                             
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x01 , 0x00 }, {  8113 /*100 kHz*/ ,0x01 , 0x00 }, {  8155 /*100 kHz*/ ,0x01 , 0x00 }, {  8198 /*100 kHz*/ ,0x01 , 0x00 }, {  8240 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x03 , 0x00 }, {  8113 /*100 kHz*/ ,0x03 , 0x00 }, {  8155 /*100 kHz*/ ,0x03 , 0x00 }, {  8198 /*100 kHz*/ ,0x03 , 0x00 }, {  8240 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA bias                               
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x04 , 0x08 }, {  8113 /*100 kHz*/ ,0x04 , 0x08 }, {  8155 /*100 kHz*/ ,0x04 , 0x08 }, {  8198 /*100 kHz*/ ,0x04 , 0x08 }, {  8240 /*100 kHz*/ ,0x04 , 0x08 },} }, // ASM coupler on (at Tx off, PA type)   
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x00 , 0x00 }, {  8113 /*100 kHz*/ ,0x00 , 0x00 }, {  8155 /*100 kHz*/ ,0x00 , 0x00 }, {  8198 /*100 kHz*/ ,0x00 , 0x00 }, {  8240 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x04 , 0x00 }, {  8113 /*100 kHz*/ ,0x04 , 0x00 }, {  8155 /*100 kHz*/ ,0x04 , 0x00 }, {  8198 /*100 kHz*/ ,0x04 , 0x00 }, {  8240 /*100 kHz*/ ,0x04 , 0x00 },} }, // ASM coupler disable                   
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x02 , 0x07 }, {  8113 /*100 kHz*/ ,0x02 , 0x07 }, {  8155 /*100 kHz*/ ,0x02 , 0x07 }, {  8198 /*100 kHz*/ ,0x02 , 0x07 }, {  8240 /*100 kHz*/ ,0x02 , 0x07 },} }, // ASM TRX on                            
-   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x02 , 0x00 }, {  8113 /*100 kHz*/ ,0x02 , 0x00 }, {  8155 /*100 kHz*/ ,0x02 , 0x00 }, {  8198 /*100 kHz*/ ,0x02 , 0x00 }, {  8240 /*100 kHz*/ ,0x02 , 0x00 },} }, // ASM TRX off (at win off, valid for 92)
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                            
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x14 }, {  7142 /*100 kHz*/ ,0x00 ,0x14 }, {  7255 /*100 kHz*/ ,0x00 ,0x0C }, {  7367 /*100 kHz*/ ,0x00 ,0x0C }, {  7480 /*100 kHz*/ ,0x00 ,0x0C },} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x00 }, {  7142 /*100 kHz*/ ,0x01 ,0x00 }, {  7255 /*100 kHz*/ ,0x01 ,0x00 }, {  7367 /*100 kHz*/ ,0x01 ,0x00 }, {  7480 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                              
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x03 ,0x00 }, {  7142 /*100 kHz*/ ,0x03 ,0x00 }, {  7255 /*100 kHz*/ ,0x03 ,0x00 }, {  7367 /*100 kHz*/ ,0x03 ,0x00 }, {  7480 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x00 }, {  7142 /*100 kHz*/ ,0x00 ,0x00 }, {  7255 /*100 kHz*/ ,0x00 ,0x00 }, {  7367 /*100 kHz*/ ,0x00 ,0x00 }, {  7480 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                     
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x03 }, {  7142 /*100 kHz*/ ,0x00 ,0x03 }, {  7255 /*100 kHz*/ ,0x00 ,0x02 }, {  7367 /*100 kHz*/ ,0x00 ,0x02 }, {  7480 /*100 kHz*/ ,0x00 ,0x02 },} }, // ASM path sel and CPL on                            
-   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band30_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x1C ,0x38 }, { 23075 /*100 kHz*/ ,0x1C ,0x38 }, { 23100 /*100 kHz*/ ,0x1C ,0x38 }, { 23125 /*100 kHz*/ ,0x1C ,0x38 }, { 23150 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x00 ,0x0D }, { 23075 /*100 kHz*/ ,0x00 ,0x0D }, { 23100 /*100 kHz*/ ,0x00 ,0x0D }, { 23125 /*100 kHz*/ ,0x00 ,0x0D }, { 23150 /*100 kHz*/ ,0x00 ,0x0D },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x01 ,0x00 }, { 23075 /*100 kHz*/ ,0x01 ,0x00 }, { 23100 /*100 kHz*/ ,0x01 ,0x00 }, { 23125 /*100 kHz*/ ,0x01 ,0x00 }, { 23150 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x00 ,0x00 }, { 23075 /*100 kHz*/ ,0x00 ,0x00 }, { 23100 /*100 kHz*/ ,0x00 ,0x00 }, { 23125 /*100 kHz*/ ,0x00 ,0x00 }, { 23150 /*100 kHz*/ ,0x00 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23050 /*100 kHz*/ ,0x1C ,0x38 }, { 23075 /*100 kHz*/ ,0x1C ,0x38 }, { 23100 /*100 kHz*/ ,0x1C ,0x38 }, { 23125 /*100 kHz*/ ,0x1C ,0x38 }, { 23150 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23050 /*100 kHz*/ ,0x00 ,0x09 }, { 23075 /*100 kHz*/ ,0x00 ,0x09 }, { 23100 /*100 kHz*/ ,0x00 ,0x09 }, { 23125 /*100 kHz*/ ,0x00 ,0x09 }, { 23150 /*100 kHz*/ ,0x00 ,0x09 },} },
-   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band32_MIPI_TX_DATA_SetDefault[] =
-//{
-//   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-//   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x1C ,0x38 }, {  7032 /*100 kHz*/ ,0x1C ,0x38 }, {  7075 /*100 kHz*/ ,0x1C ,0x38 }, {  7117 /*100 kHz*/ ,0x1C ,0x38 }, {  7160 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-//   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 ,0x04 }, {  7032 /*100 kHz*/ ,0x00 ,0x04 }, {  7075 /*100 kHz*/ ,0x00 ,0x04 }, {  7117 /*100 kHz*/ ,0x00 ,0x04 }, {  7160 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-//   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 ,0x0F }, {  7032 /*100 kHz*/ ,0x01 ,0x0F }, {  7075 /*100 kHz*/ ,0x01 ,0x0F }, {  7117 /*100 kHz*/ ,0x01 ,0x0F }, {  7160 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-//   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x02 ,0x00 }, {  7032 /*100 kHz*/ ,0x02 ,0x00 }, {  7075 /*100 kHz*/ ,0x02 ,0x00 }, {  7117 /*100 kHz*/ ,0x02 ,0x00 }, {  7160 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-//   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x03 ,0x00 }, {  7032 /*100 kHz*/ ,0x03 ,0x00 }, {  7075 /*100 kHz*/ ,0x03 ,0x00 }, {  7117 /*100 kHz*/ ,0x03 ,0x00 }, {  7160 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-//   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 ,0x00 }, {  7032 /*100 kHz*/ ,0x01 ,0x00 }, {  7075 /*100 kHz*/ ,0x01 ,0x00 }, {  7117 /*100 kHz*/ ,0x01 ,0x00 }, {  7160 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-//   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x1C ,0x38 }, {  7032 /*100 kHz*/ ,0x1C ,0x38 }, {  7075 /*100 kHz*/ ,0x1C ,0x38 }, {  7117 /*100 kHz*/ ,0x1C ,0x38 }, {  7160 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-//   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x01 ,0x01 }, {  7032 /*100 kHz*/ ,0x01 ,0x01 }, {  7075 /*100 kHz*/ ,0x01 ,0x01 }, {  7117 /*100 kHz*/ ,0x01 ,0x01 }, {  7160 /*100 kHz*/ ,0x01 ,0x01 },} },
-//   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-//};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band34_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  20100/*100 kHz*/ ,0x00 ,0x0F}, {  20138/*100 kHz*/ ,0x00 ,0x0F}, {  20175/*100 kHz*/ ,0x00 ,0x0F}, {  20213/*100 kHz*/ ,0x00 ,0x0F}, {  20250/*100 kHz*/ ,0x00 ,0x0F},} }, // PA path sel
-   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  20100/*100 kHz*/ ,0x00 ,0x00}, {  20138/*100 kHz*/ ,0x00 ,0x00}, {  20175/*100 kHz*/ ,0x00 ,0x00}, {  20213/*100 kHz*/ ,0x00 ,0x00}, {  20250/*100 kHz*/ ,0x00 ,0x00},} }, // PA bias
-   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_TX_DATA_SetDefault[] =
-//{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x36}, { 25825 /*100 kHz*/ ,0x00 , 0x36}, { 25950 /*100 kHz*/ ,0x00 , 0x36}, { 26075 /*100 kHz*/ ,0x00 , 0x36}, { 26200 /*100 kHz*/ ,0x00 , 0x36},} }, // PA enable                             
-  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x60}, { 25825 /*100 kHz*/ ,0x03 , 0x60}, { 25950 /*100 kHz*/ ,0x03 , 0x60}, { 26075 /*100 kHz*/ ,0x03 , 0x60}, { 26200 /*100 kHz*/ ,0x03 , 0x60},} }, // ASM TRX on                            
-  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-//};      
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 ,0x64}, { 25825 /*100 kHz*/ ,0x00 ,0x64}, { 25950 /*100 kHz*/ ,0x00 ,0x64}, { 26075 /*100 kHz*/ ,0x00 ,0x64}, { 26200 /*100 kHz*/ ,0x00 ,0x64},} }, // PA path sel                             
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 ,0x00}, { 25825 /*100 kHz*/ ,0x01 ,0x00}, { 25950 /*100 kHz*/ ,0x01 ,0x00}, { 26075 /*100 kHz*/ ,0x01 ,0x00}, { 26200 /*100 kHz*/ ,0x01 ,0x00},} }, // PA bias
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x02 ,0x00}, { 25825 /*100 kHz*/ ,0x02 ,0x00}, { 25950 /*100 kHz*/ ,0x02 ,0x00}, { 26075 /*100 kHz*/ ,0x02 ,0x00}, { 26200 /*100 kHz*/ ,0x02 ,0x00},} }, // PA bias 
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 ,0x00}, { 25825 /*100 kHz*/ ,0x03 ,0x00}, { 25950 /*100 kHz*/ ,0x03 ,0x00}, { 26075 /*100 kHz*/ ,0x03 ,0x00}, { 26200 /*100 kHz*/ ,0x03 ,0x00},} }, // PA HB RX Switch off                               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 ,0x00}, { 25825 /*100 kHz*/ ,0x00 ,0x00}, { 25950 /*100 kHz*/ ,0x00 ,0x00}, { 26075 /*100 kHz*/ ,0x00 ,0x00}, { 26200 /*100 kHz*/ ,0x00 ,0x00},} }, // PA disable  
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x00 ,0x18}, { 25825 /*100 kHz*/ ,0x00 ,0x18}, { 25950 /*100 kHz*/ ,0x00 ,0x18}, { 26075 /*100 kHz*/ ,0x00 ,0x18}, { 26200 /*100 kHz*/ ,0x00 ,0x18},} }, // ASM path sel and CPL on                           
-   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};      
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band39_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                            
-   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18800 /*100 kHz*/ ,0x00 ,0x0F}, { 18900 /*100 kHz*/ ,0x00 ,0x0F}, { 19000 /*100 kHz*/ ,0x00 ,0x0F}, { 19100 /*100 kHz*/ ,0x00 ,0x0F}, { 19200 /*100 kHz*/ ,0x00 ,0x0F},} }, // PA path sel                               
-   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18800 /*100 kHz*/ ,0x00 ,0x00}, { 18900 /*100 kHz*/ ,0x00 ,0x00}, { 19000 /*100 kHz*/ ,0x00 ,0x00}, { 19100 /*100 kHz*/ ,0x00 ,0x00}, { 19200 /*100 kHz*/ ,0x00 ,0x00},} }, // PA bias                               
-   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_TX_DATA_SetDefault[] =
-{                                                                                                                                                                                                                                                                
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x5C}, { 23250 /*100 kHz*/ ,0x00 , 0x5C}, { 23500 /*100 kHz*/ ,0x00 , 0x5C}, { 23750 /*100 kHz*/ ,0x00 , 0x5C}, { 24000 /*100 kHz*/ ,0x00 , 0x5C},} }, // PA path sel                             
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x02 , 0x00}, { 23250 /*100 kHz*/ ,0x02 , 0x00}, { 23500 /*100 kHz*/ ,0x02 , 0x00}, { 23750 /*100 kHz*/ ,0x02 , 0x00}, { 24000 /*100 kHz*/ ,0x02 , 0x00},} }, // PA bias
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off                               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                                               
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x00 , 0x10}, { 23250 /*100 kHz*/ ,0x00 , 0x10}, { 23500 /*100 kHz*/ ,0x00 , 0x10}, { 23750 /*100 kHz*/ ,0x00 , 0x10}, { 24000 /*100 kHz*/ ,0x00 , 0x10},} }, // ASM path sel and CPL on                           
-   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};  
-
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_TX_DATA_SetDefault[] =
-{                                                                                                                                                                                                                                                                
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x64}, { 25445 /*100 kHz*/  ,0x00 , 0x64}, { 25930 /*100 kHz*/ ,0x00 , 0x64}, { 26415 /*100 kHz*/ ,0x00 , 0x64}, { 26900 /*100 kHz*/ ,0x00 , 0x64},} }, // PA path sel                              
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x02 , 0x00}, { 25445 /*100 kHz*/  ,0x02 , 0x00}, { 25930 /*100 kHz*/ ,0x02 , 0x00}, { 26415 /*100 kHz*/ ,0x02 , 0x00}, { 26900 /*100 kHz*/ ,0x02 , 0x00},} }, // PA bias
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off                                
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                                             
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x00 , 0x18}, { 25445 /*100 kHz*/  ,0x00 , 0x18}, { 25930 /*100 kHz*/ ,0x00 , 0x18}, { 26415 /*100 kHz*/ ,0x00 , 0x18}, { 26900 /*100 kHz*/ ,0x00 , 0x18},} }, // ASM path sel and CPL on                            
-   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};
-
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band42_MIPI_TX_DATA_SetDefault[] =
-{
-//temp change PA0 to fix build error
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x00 , 0x07 }, {  34500/*100 kHz*/ ,0x00 , 0x07 }, {  35000/*100 kHz*/ ,0x00 , 0x07 }, {  35500/*100 kHz*/ ,0x00 , 0x07 }, {  36000/*100 kHz*/ ,0x00 , 0x07 },} }, // PA enable                             
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x01 , 0x00 }, {  34500/*100 kHz*/ ,0x01 , 0x00 }, {  35000/*100 kHz*/ ,0x01 , 0x00 }, {  35500/*100 kHz*/ ,0x01 , 0x00 }, {  36000/*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                                          
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x04 , 0x18 }, {  34500/*100 kHz*/ ,0x04 , 0x18 }, {  35000/*100 kHz*/ ,0x04 , 0x18 }, {  35500/*100 kHz*/ ,0x04 , 0x18 }, {  36000/*100 kHz*/ ,0x04 , 0x18 },} }, // ASM coupler on (at Tx off, PA type)   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 , 0x00 }, {  34500/*100 kHz*/ ,0x00 , 0x00 }, {  35000/*100 kHz*/ ,0x00 , 0x00 }, {  35500/*100 kHz*/ ,0x00 , 0x00 }, {  36000/*100 kHz*/ ,0x00 , 0x00 },} }, // DRX ASM off (for joint CA isolation)
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x00 , 0x00 }, {  34500/*100 kHz*/ ,0x00 , 0x00 }, {  35000/*100 kHz*/ ,0x00 , 0x00 }, {  35500/*100 kHz*/ ,0x00 , 0x00 }, {  36000/*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x04 , 0x00 }, {  34500/*100 kHz*/ ,0x04 , 0x00 }, {  35000/*100 kHz*/ ,0x04 , 0x00 }, {  35500/*100 kHz*/ ,0x04 , 0x00 }, {  36000/*100 kHz*/ ,0x04 , 0x00 },} }, // ASM coupler disable                   
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x03 , 0x60 }, {  34500/*100 kHz*/ ,0x03 , 0x60 }, {  35000/*100 kHz*/ ,0x03 , 0x60 }, {  35500/*100 kHz*/ ,0x03 , 0x60 }, {  36000/*100 kHz*/ ,0x03 , 0x60 },} }, // ASM TRX on                            
-   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x03 , 0x00 }, {  34500/*100 kHz*/ ,0x03 , 0x00 }, {  35000/*100 kHz*/ ,0x03 , 0x00 }, {  35500/*100 kHz*/ ,0x03 , 0x00 }, {  36000/*100 kHz*/ ,0x03 , 0x00 },} }, // ASM TRX off (TDD at Tx off)
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band43_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x00 ,0x04 }, {  36500/*100 kHz*/ ,0x00 ,0x04 }, {  37000/*100 kHz*/ ,0x00 ,0x04 }, {  37500/*100 kHz*/ ,0x00 ,0x04 }, {  38000/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x01 ,0x0F }, {  36500/*100 kHz*/ ,0x01 ,0x0F }, {  37000/*100 kHz*/ ,0x01 ,0x0F }, {  37500/*100 kHz*/ ,0x01 ,0x0F }, {  38000/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x02 ,0x00 }, {  36500/*100 kHz*/ ,0x02 ,0x00 }, {  37000/*100 kHz*/ ,0x02 ,0x00 }, {  37500/*100 kHz*/ ,0x02 ,0x00 }, {  38000/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x03 ,0x00 }, {  36500/*100 kHz*/ ,0x03 ,0x00 }, {  37000/*100 kHz*/ ,0x03 ,0x00 }, {  37500/*100 kHz*/ ,0x03 ,0x00 }, {  38000/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x01 ,0x00 }, {  36500/*100 kHz*/ ,0x01 ,0x00 }, {  37000/*100 kHz*/ ,0x01 ,0x00 }, {  37500/*100 kHz*/ ,0x01 ,0x00 }, {  38000/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x01 }, {  36500/*100 kHz*/ ,0x01 ,0x01 }, {  37000/*100 kHz*/ ,0x01 ,0x01 }, {  37500/*100 kHz*/ ,0x01 ,0x01 }, {  38000/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band44_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x04 }, {  7280 /*100 kHz*/ ,0x00 ,0x04 }, {  7530 /*100 kHz*/ ,0x00 ,0x04 }, {  7780 /*100 kHz*/ ,0x00 ,0x04 }, {  8030 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x0F }, {  7280 /*100 kHz*/ ,0x01 ,0x0F }, {  7530 /*100 kHz*/ ,0x01 ,0x0F }, {  7780 /*100 kHz*/ ,0x01 ,0x0F }, {  8030 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x02 ,0x00 }, {  7280 /*100 kHz*/ ,0x02 ,0x00 }, {  7530 /*100 kHz*/ ,0x02 ,0x00 }, {  7780 /*100 kHz*/ ,0x02 ,0x00 }, {  8030 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x03 ,0x00 }, {  7280 /*100 kHz*/ ,0x03 ,0x00 }, {  7530 /*100 kHz*/ ,0x03 ,0x00 }, {  7780 /*100 kHz*/ ,0x03 ,0x00 }, {  8030 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x00 }, {  7280 /*100 kHz*/ ,0x01 ,0x00 }, {  7530 /*100 kHz*/ ,0x01 ,0x00 }, {  7780 /*100 kHz*/ ,0x01 ,0x00 }, {  8030 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x01 }, {  7280 /*100 kHz*/ ,0x01 ,0x01 }, {  7530 /*100 kHz*/ ,0x01 ,0x01 }, {  7780 /*100 kHz*/ ,0x01 ,0x01 }, {  8030 /*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band66_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x1C ,0x38 }, {  17275/*100 kHz*/ ,0x1C ,0x38 }, {  17450/*100 kHz*/ ,0x1C ,0x38 }, {  17625/*100 kHz*/ ,0x1C ,0x38 }, {  17800/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x00 ,0x04 }, {  17275/*100 kHz*/ ,0x00 ,0x04 }, {  17450/*100 kHz*/ ,0x00 ,0x04 }, {  17625/*100 kHz*/ ,0x00 ,0x04 }, {  17800/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x01 ,0x0F }, {  17275/*100 kHz*/ ,0x01 ,0x0F }, {  17450/*100 kHz*/ ,0x01 ,0x0F }, {  17625/*100 kHz*/ ,0x01 ,0x0F }, {  17800/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x02 ,0x00 }, {  17275/*100 kHz*/ ,0x02 ,0x00 }, {  17450/*100 kHz*/ ,0x02 ,0x00 }, {  17625/*100 kHz*/ ,0x02 ,0x00 }, {  17800/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x03 ,0x00 }, {  17275/*100 kHz*/ ,0x03 ,0x00 }, {  17450/*100 kHz*/ ,0x03 ,0x00 }, {  17625/*100 kHz*/ ,0x03 ,0x00 }, {  17800/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x01 ,0x00 }, {  17275/*100 kHz*/ ,0x01 ,0x00 }, {  17450/*100 kHz*/ ,0x01 ,0x00 }, {  17625/*100 kHz*/ ,0x01 ,0x00 }, {  17800/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17100/*100 kHz*/ ,0x1C ,0x38 }, {  17275/*100 kHz*/ ,0x1C ,0x38 }, {  17450/*100 kHz*/ ,0x1C ,0x38 }, {  17625/*100 kHz*/ ,0x1C ,0x38 }, {  17800/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17100/*100 kHz*/ ,0x01 ,0x01 }, {  17275/*100 kHz*/ ,0x01 ,0x01 }, {  17450/*100 kHz*/ ,0x01 ,0x01 }, {  17625/*100 kHz*/ ,0x01 ,0x01 }, {  17800/*100 kHz*/ ,0x01 ,0x01 },} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band71_MIPI_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband- { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x1C ,0x38 }, {  6720 /*100 kHz*/ ,0x1C ,0x38 }, {  6810 /*100 kHz*/ ,0x1C ,0x38 }, {  6900 /*100 kHz*/ ,0x1C ,0x38 }, {  6980 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode   
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x00 ,0x04 }, {  6720 /*100 kHz*/ ,0x00 ,0x04 }, {  6810 /*100 kHz*/ ,0x00 ,0x04 }, {  6900 /*100 kHz*/ ,0x00 ,0x04 }, {  6980 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel   
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x01 ,0x0F }, {  6720 /*100 kHz*/ ,0x01 ,0x0F }, {  6810 /*100 kHz*/ ,0x01 ,0x0F }, {  6900 /*100 kHz*/ ,0x01 ,0x0F }, {  6980 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable   
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x02 ,0x00 }, {  6720 /*100 kHz*/ ,0x02 ,0x00 }, {  6810 /*100 kHz*/ ,0x02 ,0x00 }, {  6900 /*100 kHz*/ ,0x02 ,0x00 }, {  6980 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref   
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x03 ,0x00 }, {  6720 /*100 kHz*/ ,0x03 ,0x00 }, {  6810 /*100 kHz*/ ,0x03 ,0x00 }, {  6900 /*100 kHz*/ ,0x03 ,0x00 }, {  6980 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref   
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x01 ,0x00 }, {  6720 /*100 kHz*/ ,0x01 ,0x00 }, {  6810 /*100 kHz*/ ,0x01 ,0x00 }, {  6900 /*100 kHz*/ ,0x01 ,0x00 }, {  6980 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable   
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6630 /*100 kHz*/ ,0x1C ,0x38 }, {  6720 /*100 kHz*/ ,0x1C ,0x38 }, {  6810 /*100 kHz*/ ,0x1C ,0x38 }, {  6900 /*100 kHz*/ ,0x1C ,0x38 }, {  6980 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6630 /*100 kHz*/ ,0x01 ,0x01 }, {  6720 /*100 kHz*/ ,0x01 ,0x01 }, {  6810 /*100 kHz*/ ,0x01 ,0x01 }, {  6900 /*100 kHz*/ ,0x01 ,0x01 }, {  6980 /*100 kHz*/ ,0x01 ,0x01 },} }, 
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_FILTER_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, // ASM PM_Trig: normal mode
-};
-
-//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_FILTER_TX_DATA_SetDefault[] =
-//{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x3E}, { 25825 /*100 kHz*/ ,0x00 , 0x3E}, { 25950 /*100 kHz*/ ,0x00 , 0x3E}, { 26075 /*100 kHz*/ ,0x00 , 0x3E}, { 26200 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
-  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x20}, { 25825 /*100 kHz*/ ,0x03 , 0x20}, { 25950 /*100 kHz*/ ,0x03 , 0x20}, { 26075 /*100 kHz*/ ,0x03 , 0x20}, { 26200 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
-  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-//};                                                                                                                                                                                                                                                     
-
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_FILTER_TX_DATA_SetDefault[] =
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x02 , 0x00}, { 25825 /*100 kHz*/ ,0x02 , 0x00}, { 25950 /*100 kHz*/ ,0x02 , 0x00}, { 26075 /*100 kHz*/ ,0x02 , 0x00}, { 26200 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x3E}, { 25825 /*100 kHz*/ ,0x00 , 0x3E}, { 25950 /*100 kHz*/ ,0x00 , 0x3E}, { 26075 /*100 kHz*/ ,0x00 , 0x3E}, { 26200 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation)
-   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x20}, { 25825 /*100 kHz*/ ,0x03 , 0x20}, { 25950 /*100 kHz*/ ,0x03 , 0x20}, { 26075 /*100 kHz*/ ,0x03 , 0x20}, { 26200 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
-   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};                                                                                                                                                                                                                                                     
-                                                                                                                                                                                                                                                                                                        
-                                                                                                                                                                                                                                                                 
-//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
-//{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x4E}, { 23250 /*100 kHz*/ ,0x00 , 0x4E}, { 23500 /*100 kHz*/ ,0x00 , 0x4E}, { 23750 /*100 kHz*/ ,0x00 , 0x4E}, { 24000 /*100 kHz*/ ,0x00 , 0x4E},} }, // PA enable                             
-  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x18}, { 23250 /*100 kHz*/ ,0x04 , 0x18}, { 23500 /*100 kHz*/ ,0x04 , 0x18}, { 23750 /*100 kHz*/ ,0x04 , 0x18}, { 24000 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x00}, { 23250 /*100 kHz*/ ,0x04 , 0x00}, { 23500 /*100 kHz*/ ,0x04 , 0x00}, { 23750 /*100 kHz*/ ,0x04 , 0x00}, { 24000 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x40}, { 23250 /*100 kHz*/ ,0x03 , 0x40}, { 23500 /*100 kHz*/ ,0x03 , 0x40}, { 23750 /*100 kHz*/ ,0x03 , 0x40}, { 24000 /*100 kHz*/ ,0x03 , 0x40},} }, // ASM TRX on                            
-  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-//};
-
-                                                                                                                                                                                                                                                                 
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x02 , 0x00}, { 23250 /*100 kHz*/ ,0x02 , 0x00}, { 23500 /*100 kHz*/ ,0x02 , 0x00}, { 23750 /*100 kHz*/ ,0x02 , 0x00}, { 24000 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x4E}, { 23250 /*100 kHz*/ ,0x00 , 0x4E}, { 23500 /*100 kHz*/ ,0x00 , 0x4E}, { 23750 /*100 kHz*/ ,0x00 , 0x4E}, { 24000 /*100 kHz*/ ,0x00 , 0x4E},} }, // PA enable                             
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x18}, { 23250 /*100 kHz*/ ,0x04 , 0x18}, { 23500 /*100 kHz*/ ,0x04 , 0x18}, { 23750 /*100 kHz*/ ,0x04 , 0x18}, { 24000 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation) 
-   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x00}, { 23250 /*100 kHz*/ ,0x04 , 0x00}, { 23500 /*100 kHz*/ ,0x04 , 0x00}, { 23750 /*100 kHz*/ ,0x04 , 0x00}, { 24000 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x40}, { 23250 /*100 kHz*/ ,0x03 , 0x40}, { 23500 /*100 kHz*/ ,0x03 , 0x40}, { 23750 /*100 kHz*/ ,0x03 , 0x40}, { 24000 /*100 kHz*/ ,0x03 , 0x40},} }, // ASM TRX on                            
-   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};                                                                                                                                                                                                                                                        
-                                                                                                                                                                                                                                                                 
-//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
-//{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x3E}, { 25445 /*100 kHz*/  ,0x00 , 0x3E}, { 25930 /*100 kHz*/ ,0x00 , 0x3E}, { 26415 /*100 kHz*/ ,0x00 , 0x3E}, { 26900 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
-  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x18}, { 25445 /*100 kHz*/  ,0x04 , 0x18}, { 25930 /*100 kHz*/ ,0x04 , 0x18}, { 26415 /*100 kHz*/ ,0x04 , 0x18}, { 26900 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x00}, { 25445 /*100 kHz*/  ,0x04 , 0x00}, { 25930 /*100 kHz*/ ,0x04 , 0x00}, { 26415 /*100 kHz*/ ,0x04 , 0x00}, { 26900 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x20}, { 25445 /*100 kHz*/  ,0x03 , 0x20}, { 25930 /*100 kHz*/ ,0x03 , 0x20}, { 26415 /*100 kHz*/ ,0x03 , 0x20}, { 26900 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
-  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-//};
-
-                                                                                                                                                                                                                                                                 
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
-{
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x02 , 0x00}, { 25445 /*100 kHz*/  ,0x02 , 0x00}, { 25930 /*100 kHz*/ ,0x02 , 0x00}, { 26415 /*100 kHz*/ ,0x02 , 0x00}, { 26900 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x3E}, { 25445 /*100 kHz*/  ,0x00 , 0x3E}, { 25930 /*100 kHz*/ ,0x00 , 0x3E}, { 26415 /*100 kHz*/ ,0x00 , 0x3E}, { 26900 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x18}, { 25445 /*100 kHz*/  ,0x04 , 0x18}, { 25930 /*100 kHz*/ ,0x04 , 0x18}, { 26415 /*100 kHz*/ ,0x04 , 0x18}, { 26900 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation)
-   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
-   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x00}, { 25445 /*100 kHz*/  ,0x04 , 0x00}, { 25930 /*100 kHz*/ ,0x04 , 0x00}, { 26415 /*100 kHz*/ ,0x04 , 0x00}, { 26900 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
-   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x20}, { 25445 /*100 kHz*/  ,0x03 , 0x20}, { 25930 /*100 kHz*/ ,0x03 , 0x20}, { 26415 /*100 kHz*/ ,0x03 , 0x20}, { 26900 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
-   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
-};
-
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(5)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-//LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_TPC_EVENT_SetDefault[] =
-//{
-//   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-//   /*                        { start, stop },                      ( us )        */
-//   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
-//   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-//};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   //{ /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },    
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
-   /*                        { start, stop },                      ( us )        */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_DATA_TABLE_T LTE_BandNone_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band1_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band2_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band3_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band4_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band5_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band7_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band8_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band9_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band11_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band12_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band13_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band17_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band18_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band19_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band20_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band21_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band22_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band25_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band26_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band27_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band28_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band30_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-//LTE_MIPI_DATA_TABLE_T LTE_Band32_MIPI_TPC_DATA_SetDefault[] =
-//{
-//   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-//   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-//   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-//   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-//   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-//};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band34_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias  
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band38_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
-   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
-   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band39_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band40_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
-   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
-   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band41_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
-   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
-   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band42_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   //{/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band43_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band44_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band66_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band71_MIPI_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      19200, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19350, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19650, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      18500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      18650, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      18800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      18950, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      19100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17287, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17475, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17662, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17850, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band4_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17212, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17325, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17437, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17550, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8240, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8302, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8365, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8427, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8490, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      25000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25175, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25350, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25525, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8887, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8975, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       9062, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       9150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band9_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       17499, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17587, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17674, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17762, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17849, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band11_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       14279, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14329, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14379, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14429, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14479, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       6990, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-   {
-       7032, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-   {
-       7075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-   {
-       7117, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-   {
-       7160, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band13_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7770, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7795, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7820, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7845, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7870, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7040, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},    
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7070, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7130, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7160, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band18_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8188, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8225, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8263, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band19_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8338, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8375, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8413, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8450, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band20_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8320, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8395, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8470, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8545, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8620, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band21_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       14479, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14517, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14554, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14592, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14629, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band22_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       34100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band25_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       18500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18663, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18825, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18998, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       19150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band26_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8140, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8227, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8315, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8402, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8490, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band27_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8070, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8113, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8155, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8198, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8240, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7142, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7255, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7367, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7480, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band30_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      23050, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23125, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band34_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-       20100, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20138, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20175, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20213, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20250, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      25700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},      
-        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
-      }
-   },
-   {
-      25825, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
-        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25950, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
-        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
-        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26200, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
-        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band39_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      18800, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      18900, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      19000, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      19100, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      19200, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      23000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},  
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23250, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},      
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23750, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      24000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      24960, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25445, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25930, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26415, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},  
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band42_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      34000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      34500, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      35000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      35500, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      36000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band43_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      36000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      36500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      37000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      37500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      38000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band44_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      7030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7280, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7530, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7780, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      8030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band66_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17275, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17450, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17625, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band71_MIPI_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      6630, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6720, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6810, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6980, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-   {
-      0, /*100kHz*/
-      MIPI_USID_INIT0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
-         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      19200, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19350, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19650, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      18500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      18650, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      18800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      18950, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17287, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17475, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17662, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17850, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band4_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17212, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17325, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17437, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      17550, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8240, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8302, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8365, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8427, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8490, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      25000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25175, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25350, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25525, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8887, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8975, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       9062, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       9150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band9_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       17499, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17587, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17674, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17762, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       17849, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band11_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       14279, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14329, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14379, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14429, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14479, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       6990, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7032, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7117, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7160, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band13_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7770, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7795, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7820, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7845, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7870, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7040, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7070, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7130, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       7160, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band18_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8188, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8225, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8263, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band19_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8338, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8375, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8413, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8450, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band20_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8320, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8395, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8470, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8545, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-       8620, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band21_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       14479, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14517, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14554, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14592, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       14629, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band22_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       34100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34300, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       34900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band25_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       18500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18663, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18825, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       18998, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       19150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band26_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8140, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8227, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8315, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8402, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8490, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band27_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       8070, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8113, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8155, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8198, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       8240, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       7030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7142, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7255, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7367, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       7480, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band30_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      23050, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23125, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23150, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band34_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-       20100, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20138, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20175, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20213, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-       20250, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      25700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25825, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25950, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      26075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      26200, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band39_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      18800, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      18900, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19000, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19100, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      19200, /*100kHz*/
-      MIPI_USID_PA1_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      23000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      23250, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      23500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      23750, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      24000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      24960, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25445, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      25930, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      26415, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-   {
-      26900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band42_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      34000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      34500, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      35000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      35500, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      36000, /*100kHz*/
-      MIPI_USID_PA2_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band43_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      36000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      36500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      37000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      37500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      38000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band44_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      7030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7280, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7530, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      7780, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      8030, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band66_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      17100, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17275, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17450, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17625, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      17800, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band71_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
-{
-   {
-      6630, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6720, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6810, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      6980, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
-         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-
-/*special handle for T/Rx calibration, we should force ASM to isolation mode */
-/*Users just need to provide the ASM isolation CW, DSP may use immediate mode*/
-/*to control the MIPI ASM                                                    */
-LTE_MIPI_IMM_DATA_TABLE_T LTE_MIPI_ASM_ISOLATION_DATA_SetDefault[LTE_MIPI_ASM_ISOLATION_DATA_SIZE_SetDefault] =
-{
-   //No.      elm type     , port_sel       , data_seq  ,      USID      , addr  , data , wait_time(us)
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1 , LTE_REG_W , MIPI_USID_PA1_SetDefault , {0x0  , 0x0} , WAITUSCNT(0) }, // Broadcast ID, Standard MIPI, PM_TRIG = normal mode
-   {  LTE_MIPI_END_PATTERN ,              0 ,         0 ,              0 , {0x0  , 0x0} ,           0  },
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_FILTER_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
-   /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
-   /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
-   /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TPC_EVENT_SetDefault[] =
-{
-   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
-   /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
-   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
-};
-
-kal_uint32  LTE_MIPI_FILTER_TPC_EVENT_SIZE_TABLE_SetDefault[] =
-{
-   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR0, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR1, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR2, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR3, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR4, SetDefault)),
-};
-
-LTE_MIPI_EVENT_TABLE_T*  LTE_MIPI_FILTER_TPC_EVENT_TABLE_SetDefault[] =
-{
-   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR0, SetDefault),
-   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR1, SetDefault),
-   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR2, SetDefault),
-   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR3, SetDefault),
-   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR4, SetDefault),
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_DATA_TABLE_T LTE_BandNone_MIPI_FILTER_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band38_MIPI_FILTER_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band40_MIPI_FILTER_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-LTE_MIPI_DATA_TABLE_T LTE_Band41_MIPI_FILTER_TPC_DATA_SetDefault[] =
-{
-   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
-};
-
-kal_uint32  LTE_MIPI_FILTER_TPC_DATA_SIZE_TABLE_SetDefault[] =
-{
-   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR0, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR1, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR2, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR3, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR4, SetDefault)),
-};
-
-LTE_MIPI_DATA_TABLE_T*  LTE_MIPI_FILTER_TPC_DATA_TABLE_SetDefault[] =
-{
-   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR0, SetDefault),
-   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR1, SetDefault),
-   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR2, SetDefault),
-   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR3, SetDefault),
-   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR4, SetDefault),
-};
-
-/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
-{
-   /*8714 KHz*/
-   {
-      0,/*100kHz*/
-      0,/*USID*/
-      {
-         // PAEn=1
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
-      }
-   },
-
-      /*8764 KHz*/
-   {
-      0,/*100kHz*/
-      0,/*USID*/
-      {
-         // PAEn=1
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
-      }
-   },
-
-      /*8784 KHz*/
-   {
-      0,/*100kHz*/
-      0,/*USID*/
-      {
-         // PAEn=1
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
-      }
-   },
-
-      /*8804 KHz*/
-   {
-      0,/*100kHz*/
-      0,/*USID*/
-      {
-         // PAEn=1
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
-      }
-   },
-
-      /*8916 KHz*/
-   {
-      0,/*100kHz*/
-      0,/*USID*/
-      {
-         // PAEn=1
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
-         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      25700, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25825, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25950, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26075, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26200, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      23000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23250, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23500, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      23750, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      24000, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
-{
-   {
-      24960, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25445, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      25930, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26415, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-   {
-      26900, /*100kHz*/
-      MIPI_USID_PA0_SetDefault, /*USID*/
-      {
-         // PAEn=1
-         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
-         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
-         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
-         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
-      }
-   },
-};
-
-kal_uint32  LTE_MIPI_FILTER_PA_TPC_SECTION_DATA_SIZE_SetDefault[LTE_FILTER_MAX_SUPPORT_BAND_NUM] =
-{
-   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault)),
-   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault)),
-};
-
-LTE_MIPI_TPC_SECTION_TABLE_DEFAULT  LTE_MIPI_FILTER_PA_TPC_SECTION_DATA_SetDefault[LTE_FILTER_MAX_SUPPORT_BAND_NUM] =
-{
-   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault), BAND_FILTER_INDICATOR0_CCA_Support_SetDefault},
-   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault), BAND_FILTER_INDICATOR1_CCA_Support_SetDefault},
-   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault), BAND_FILTER_INDICATOR2_CCA_Support_SetDefault},
-   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault), BAND_FILTER_INDICATOR3_CCA_Support_SetDefault},
-   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault), BAND_FILTER_INDICATOR4_CCA_Support_SetDefault},
-};
-
-
-
-/******************************************************************************************/
-/*   !!! DO NOT MODIFY AREA BELOW, NEED TO INCLUDE TOOL GENERATED FILES !!!               */
-/******************************************************************************************/
-
-/**************************************************************************************************************************************************************************************************/
-
-#include "Toolgen/lte_custom_mipi_ref.c"
-
-/**************************************************************************************************************************************************************************************************/
-
+/*****************************************************************************
+*  Copyright Statement:
+*  --------------------
+*  This software is protected by Copyright and the information contained
+*  herein is confidential. The software may not be copied and the information
+*  contained herein may not be used or disclosed except with the written
+*  permission of MediaTek Inc. (C) 2005
+*
+*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
+*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
+*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
+*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
+*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
+*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
+*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
+*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
+*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
+*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
+*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
+*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
+*
+*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
+*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
+*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
+*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
+*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
+*
+*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
+*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
+*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
+*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
+*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
+*
+*****************************************************************************/
+
+/*****************************************************************************
+*
+* Filename:
+* ---------
+*    el1_rf_custom.c
+*
+* Project:
+* --------
+*    MT6291
+*
+* Description:
+* ------------
+*
+*
+* Author:
+* -------
+ * -------
+*
+*============================================================================*/
+
+/*===========================================================================*/
+
+#include "kal_general_types.h"
+#include "lte_custom_rf.h"
+#include "lte_custom_mipi.h"
+
+#include "lte_custom_rf_ca.h"
+#include "lte_custom_mipi_ca.c"
+/*===========================================================================*/
+
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band29_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
+   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
+   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
+   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
+   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault  },
+   { /* 1  */ LTE_MIPI_ASM , { 1    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault   },  //3P4T TRX Port On 
+   { /* 2  */ LTE_MIPI_ASM , { 2    , 2    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault }, 
+   { /* 3  */ LTE_MIPI_ASM , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault  },
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_RX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0_SetDefault },
+   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0_SetDefault},
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },,
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x05 }, { 21250 /*100 kHz*/ ,0x00 ,0x05 }, { 21400 /*100 kHz*/ ,0x00 ,0x05 }, { 21550 /*100 kHz*/ ,0x00 ,0x05 }, { 21700 /*100 kHz*/ ,0x00 ,0x05 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x00 }, { 21250 /*100 kHz*/ ,0x00 ,0x00 }, { 21400 /*100 kHz*/ ,0x00 ,0x00 }, { 21550 /*100 kHz*/ ,0x00 ,0x00 }, { 21700 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 19300 /*100 kHz*/ ,0x00 ,0x0D }, { 19450 /*100 kHz*/ ,0x00 ,0x0D }, { 19600 /*100 kHz*/ ,0x00 ,0x0D }, { 19750 /*100 kHz*/ ,0x00 ,0x0D }, { 19900 /*100 kHz*/ ,0x00 ,0x0D },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 19300 /*100 kHz*/ ,0x00 ,0x00 }, { 19450 /*100 kHz*/ ,0x00 ,0x00 }, { 19600 /*100 kHz*/ ,0x00 ,0x00 }, { 19750 /*100 kHz*/ ,0x00 ,0x00 }, { 19900 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} }, 
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} }, 
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18050 /*100 kHz*/ ,0x00 ,0x04 }, { 18238 /*100 kHz*/ ,0x00 ,0x04 }, { 18425 /*100 kHz*/ ,0x00 ,0x04 }, { 18612 /*100 kHz*/ ,0x00 ,0x04 }, { 18800 /*100 kHz*/ ,0x00 ,0x04 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18050 /*100 kHz*/ ,0x00 ,0x00 }, { 18238 /*100 kHz*/ ,0x00 ,0x00 }, { 18425 /*100 kHz*/ ,0x00 ,0x00 }, { 18612 /*100 kHz*/ ,0x00 ,0x00 }, { 18800 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    }, { 0     /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x01 }, { 21212 /*100 kHz*/ ,0x00 ,0x01 }, { 21325 /*100 kHz*/ ,0x00 ,0x01 }, { 21437 /*100 kHz*/ ,0x00 ,0x01 }, { 21550 /*100 kHz*/ ,0x00 ,0x01 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 21100 /*100 kHz*/ ,0x00 ,0x00 }, { 21212 /*100 kHz*/ ,0x00 ,0x00 }, { 21325 /*100 kHz*/ ,0x00 ,0x00 }, { 21437 /*100 kHz*/ ,0x00 ,0x00 }, { 21550 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8690 /*100 kHz*/ ,0x00 ,0x19 }, {  8753 /*100 kHz*/ ,0x00 ,0x19 }, {  8816 /*100 kHz*/ ,0x00 ,0x19 }, {  8879 /*100 kHz*/ ,0x00 ,0x19 }, {  8940 /*100 kHz*/ ,0x00 ,0x19 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8690 /*100 kHz*/ ,0x00 ,0x00 }, {  8753 /*100 kHz*/ ,0x00 ,0x05 }, {  8816 /*100 kHz*/ ,0x00 ,0x00 }, {  8879 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 26200 /*100 kHz*/  ,0x00 ,0x08}, { 26375 /*100 kHz*/ ,0x00 ,0x08}, { 26550 /*100 kHz*/  ,0x00 ,0x08}, { 26725 /*100 kHz*/  ,0x00 ,0x08}, { 26900 /*100 kHz*/  ,0x00 ,0x08},} }, 
+   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 26200 /*100 kHz*/  ,0x00 ,0x00}, { 26375 /*100 kHz*/ ,0x00 ,0x00}, { 26550 /*100 kHz*/  ,0x00 ,0x00}, { 26725 /*100 kHz*/  ,0x00 ,0x00}, { 26900 /*100 kHz*/  ,0x00 ,0x00},} }, 
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} }, 
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} }, 
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  9250 /*100 kHz*/ ,0x00 ,0x1C }, {  9337 /*100 kHz*/ ,0x00 ,0x1C }, {  9425 /*100 kHz*/ ,0x00 ,0x1C }, {  9512 /*100 kHz*/ ,0x00 ,0x1C }, {  9600 /*100 kHz*/ ,0x00 ,0x1C },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  9250 /*100 kHz*/ ,0x00 ,0x00 }, {  9337 /*100 kHz*/ ,0x00 ,0x00 }, {  9425 /*100 kHz*/ ,0x00 ,0x00 }, {  9512 /*100 kHz*/ ,0x00 ,0x00 }, {  9600 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band9_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x1C ,0x38 }, {  18537/*100 kHz*/ ,0x1C ,0x38 }, {  18624/*100 kHz*/ ,0x1C ,0x38 }, {  18712/*100 kHz*/ ,0x1C ,0x38 }, {  18799/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x01 ,0x01 }, {  18537/*100 kHz*/ ,0x01 ,0x01 }, {  18624/*100 kHz*/ ,0x01 ,0x01 }, {  18712/*100 kHz*/ ,0x01 ,0x01 }, {  18799/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x1C ,0x38 }, {  18537/*100 kHz*/ ,0x1C ,0x38 }, {  18624/*100 kHz*/ ,0x1C ,0x38 }, {  18712/*100 kHz*/ ,0x1C ,0x38 }, {  18799/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18449/*100 kHz*/ ,0x01 ,0x07 }, {  18537/*100 kHz*/ ,0x01 ,0x07 }, {  18624/*100 kHz*/ ,0x01 ,0x07 }, {  18712/*100 kHz*/ ,0x01 ,0x07 }, {  18799/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band11_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x1C ,0x38 }, {  14809/*100 kHz*/ ,0x1C ,0x38 }, {  14859/*100 kHz*/ ,0x1C ,0x38 }, {  14909/*100 kHz*/ ,0x1C ,0x38 }, {  14959/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x01 ,0x01 }, {  14809/*100 kHz*/ ,0x01 ,0x01 }, {  14859/*100 kHz*/ ,0x01 ,0x01 }, {  14909/*100 kHz*/ ,0x01 ,0x01 }, {  14959/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x1C ,0x38 }, {  14809/*100 kHz*/ ,0x1C ,0x38 }, {  14859/*100 kHz*/ ,0x1C ,0x38 }, {  14909/*100 kHz*/ ,0x1C ,0x38 }, {  14959/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14759/*100 kHz*/ ,0x01 ,0x07 }, {  14809/*100 kHz*/ ,0x01 ,0x07 }, {  14859/*100 kHz*/ ,0x01 ,0x07 }, {  14909/*100 kHz*/ ,0x01 ,0x07 }, {  14959/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7290 /*100 kHz*/ ,0x00 ,0x09 }, {  7332 /*100 kHz*/ ,0x00 ,0x09 }, {  7375 /*100 kHz*/ ,0x00 ,0x09 }, {  7417 /*100 kHz*/ ,0x00 ,0x09 }, {  7460 /*100 kHz*/ ,0x00 ,0x09 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7290 /*100 kHz*/ ,0x00 ,0x00 }, {  7332 /*100 kHz*/ ,0x00 ,0x00 }, {  7375 /*100 kHz*/ ,0x00 ,0x00 }, {  7417 /*100 kHz*/ ,0x00 ,0x00 }, {  7460 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band13_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7460 /*100 kHz*/ ,0x00 ,0x14 }, {  7485 /*100 kHz*/ ,0x00 ,0x14 }, {  7510 /*100 kHz*/ ,0x00 ,0x14 }, {  7535 /*100 kHz*/ ,0x00 ,0x14 }, {  7560 /*100 kHz*/ ,0x00 ,0x14 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7460 /*100 kHz*/ ,0x00 ,0x00 }, {  7485 /*100 kHz*/ ,0x00 ,0x06 }, {  7510 /*100 kHz*/ ,0x00 ,0x00 }, {  7535 /*100 kHz*/ ,0x00 ,0x00 }, {  7560 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band17_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7340 /*100 kHz*/ ,0x00 ,0x09 }, {  7370 /*100 kHz*/ ,0x00 ,0x09 }, {  7400 /*100 kHz*/ ,0x00 ,0x09 }, {  7430 /*100 kHz*/ ,0x00 ,0x09 }, {  7460 /*100 kHz*/ ,0x00 ,0x09 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7340 /*100 kHz*/ ,0x00 ,0x00 }, {  7370 /*100 kHz*/ ,0x00 ,0x00 }, {  7400 /*100 kHz*/ ,0x00 ,0x00 }, {  7430 /*100 kHz*/ ,0x00 ,0x00 }, {  7460 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band18_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x1C ,0x38 }, {  8638 /*100 kHz*/ ,0x1C ,0x38 }, {  8675 /*100 kHz*/ ,0x1C ,0x38 }, {  8713 /*100 kHz*/ ,0x1C ,0x38 }, {  8750 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x01 ,0x01 }, {  8638 /*100 kHz*/ ,0x01 ,0x01 }, {  8675 /*100 kHz*/ ,0x01 ,0x01 }, {  8713 /*100 kHz*/ ,0x01 ,0x01 }, {  8750 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x1C ,0x38 }, {  8638 /*100 kHz*/ ,0x1C ,0x38 }, {  8675 /*100 kHz*/ ,0x1C ,0x38 }, {  8713 /*100 kHz*/ ,0x1C ,0x38 }, {  8750 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8600 /*100 kHz*/ ,0x01 ,0x07 }, {  8638 /*100 kHz*/ ,0x01 ,0x07 }, {  8675 /*100 kHz*/ ,0x01 ,0x07 }, {  8713 /*100 kHz*/ ,0x01 ,0x07 }, {  8750 /*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band19_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x1C ,0x38 }, {  8788 /*100 kHz*/ ,0x1C ,0x38 }, {  8825 /*100 kHz*/ ,0x1C ,0x38 }, {  8863 /*100 kHz*/ ,0x1C ,0x38 }, {  8900 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x01 ,0x01 }, {  8788 /*100 kHz*/ ,0x01 ,0x01 }, {  8825 /*100 kHz*/ ,0x01 ,0x01 }, {  8863 /*100 kHz*/ ,0x01 ,0x01 }, {  8900 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x1C ,0x38 }, {  8788 /*100 kHz*/ ,0x1C ,0x38 }, {  8825 /*100 kHz*/ ,0x1C ,0x38 }, {  8863 /*100 kHz*/ ,0x1C ,0x38 }, {  8900 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8750 /*100 kHz*/ ,0x01 ,0x07 }, {  8788 /*100 kHz*/ ,0x01 ,0x07 }, {  8825 /*100 kHz*/ ,0x01 ,0x07 }, {  8863 /*100 kHz*/ ,0x01 ,0x07 }, {  8900 /*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band20_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7910 /*100 kHz*/ ,0x00 ,0x14 }, {  7985 /*100 kHz*/ ,0x00 ,0x14 }, {  8060 /*100 kHz*/ ,0x00 ,0x14 }, {  8135 /*100 kHz*/ ,0x00 ,0x14 }, {  8210 /*100 kHz*/ ,0x00 ,0x14 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7910 /*100 kHz*/ ,0x00 ,0x00 }, {  7985 /*100 kHz*/ ,0x00 ,0x00 }, {  8060 /*100 kHz*/ ,0x00 ,0x00 }, {  8135 /*100 kHz*/ ,0x00 ,0x00 }, {  8210 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band21_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x1C ,0x38 }, {  14997/*100 kHz*/ ,0x1C ,0x38 }, {  15034/*100 kHz*/ ,0x1C ,0x38 }, {  15072/*100 kHz*/ ,0x1C ,0x38 }, {  15109/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x01 ,0x01 }, {  14997/*100 kHz*/ ,0x01 ,0x01 }, {  15034/*100 kHz*/ ,0x01 ,0x01 }, {  15072/*100 kHz*/ ,0x01 ,0x01 }, {  15109/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x1C ,0x38 }, {  14997/*100 kHz*/ ,0x1C ,0x38 }, {  15034/*100 kHz*/ ,0x1C ,0x38 }, {  15072/*100 kHz*/ ,0x1C ,0x38 }, {  15109/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14959/*100 kHz*/ ,0x01 ,0x07 }, {  14997/*100 kHz*/ ,0x01 ,0x07 }, {  15034/*100 kHz*/ ,0x01 ,0x07 }, {  15072/*100 kHz*/ ,0x01 ,0x07 }, {  15109/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band22_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x1C ,0x38 }, {  35300/*100 kHz*/ ,0x1C ,0x38 }, {  35500/*100 kHz*/ ,0x1C ,0x38 }, {  35700/*100 kHz*/ ,0x1C ,0x38 }, {  35900/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x01 ,0x01 }, {  35300/*100 kHz*/ ,0x01 ,0x01 }, {  35500/*100 kHz*/ ,0x01 ,0x01 }, {  35700/*100 kHz*/ ,0x01 ,0x01 }, {  35900/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x1C ,0x38 }, {  35300/*100 kHz*/ ,0x1C ,0x38 }, {  35500/*100 kHz*/ ,0x1C ,0x38 }, {  35700/*100 kHz*/ ,0x1C ,0x38 }, {  35900/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  35100/*100 kHz*/ ,0x01 ,0x07 }, {  35300/*100 kHz*/ ,0x01 ,0x07 }, {  35500/*100 kHz*/ ,0x01 ,0x07 }, {  35700/*100 kHz*/ ,0x01 ,0x07 }, {  35900/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band25_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x3E }, {  19463/*100 kHz*/ ,0x00 ,0x3E }, {  19625/*100 kHz*/ ,0x00 ,0x3E }, {  19788/*100 kHz*/ ,0x00 ,0x3E }, {  19950/*100 kHz*/ ,0x00 ,0x3E },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x0C }, {  19463/*100 kHz*/ ,0x00 ,0x0C }, {  19625/*100 kHz*/ ,0x00 ,0x0C }, {  19788/*100 kHz*/ ,0x00 ,0x0C }, {  19950/*100 kHz*/ ,0x00 ,0x0C },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x00 }, {  19463/*100 kHz*/ ,0x00 ,0x00 }, {  19625/*100 kHz*/ ,0x00 ,0x00 }, {  19788/*100 kHz*/ ,0x00 ,0x00 }, {  19950/*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  19300/*100 kHz*/ ,0x00 ,0x00 }, {  19463/*100 kHz*/ ,0x00 ,0x00 }, {  19625/*100 kHz*/ ,0x00 ,0x00 }, {  19788/*100 kHz*/ ,0x00 ,0x00 }, {  19950/*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band26_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x35 }, {  8677 /*100 kHz*/ ,0x00 ,0x35 }, {  8765 /*100 kHz*/ ,0x00 ,0x35 }, {  8852 /*100 kHz*/ ,0x00 ,0x35 }, {  8940 /*100 kHz*/ ,0x00 ,0x35 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x05 }, {  8677 /*100 kHz*/ ,0x00 ,0x05 }, {  8765 /*100 kHz*/ ,0x00 ,0x05 }, {  8852 /*100 kHz*/ ,0x00 ,0x05 }, {  8940 /*100 kHz*/ ,0x00 ,0x05 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x00 }, {  8677 /*100 kHz*/ ,0x00 ,0x00 }, {  8765 /*100 kHz*/ ,0x00 ,0x00 }, {  8852 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8590 /*100 kHz*/ ,0x00 ,0x00 }, {  8677 /*100 kHz*/ ,0x00 ,0x00 }, {  8765 /*100 kHz*/ ,0x00 ,0x00 }, {  8852 /*100 kHz*/ ,0x00 ,0x00 }, {  8940 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band27_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x02 ,0x07 }, {  8563 /*100 kHz*/ ,0x02 ,0x07 }, {  8605 /*100 kHz*/ ,0x02 ,0x07 }, {  8648 /*100 kHz*/ ,0x02 ,0x07 }, {  8690 /*100 kHz*/ ,0x02 ,0x07 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x01 ,0x04 }, {  8563 /*100 kHz*/ ,0x01 ,0x04 }, {  8605 /*100 kHz*/ ,0x01 ,0x04 }, {  8648 /*100 kHz*/ ,0x01 ,0x04 }, {  8690 /*100 kHz*/ ,0x01 ,0x04 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x02 ,0x00 }, {  8563 /*100 kHz*/ ,0x02 ,0x00 }, {  8605 /*100 kHz*/ ,0x02 ,0x00 }, {  8648 /*100 kHz*/ ,0x02 ,0x00 }, {  8690 /*100 kHz*/ ,0x02 ,0x00 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8520 /*100 kHz*/ ,0x01 ,0x00 }, {  8563 /*100 kHz*/ ,0x01 ,0x00 }, {  8605 /*100 kHz*/ ,0x01 ,0x00 }, {  8648 /*100 kHz*/ ,0x01 ,0x00 }, {  8690 /*100 kHz*/ ,0x01 ,0x00 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7580 /*100 kHz*/ ,0x00 ,0x03 }, {  7692 /*100 kHz*/ ,0x00 ,0x03 }, {  7805 /*100 kHz*/ ,0x00 ,0x02 }, {  7917 /*100 kHz*/ ,0x00 ,0x02 }, {  8030 /*100 kHz*/ ,0x00 ,0x02 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7580 /*100 kHz*/ ,0x00 ,0x00 }, {  7692 /*100 kHz*/ ,0x00 ,0x00 }, {  7805 /*100 kHz*/ ,0x00 ,0x00 }, {  7917 /*100 kHz*/ ,0x00 ,0x00 }, {  8030 /*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band29_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x1C ,0x38 }, {  7197 /*100 kHz*/ ,0x1C ,0x38 }, {  7225 /*100 kHz*/ ,0x1C ,0x38 }, {  7252 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x01 ,0x03 }, {  7197 /*100 kHz*/ ,0x01 ,0x03 }, {  7225 /*100 kHz*/ ,0x01 ,0x03 }, {  7252 /*100 kHz*/ ,0x01 ,0x03 }, {  7280 /*100 kHz*/ ,0x01 ,0x03 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x1C ,0x38 }, {  7197 /*100 kHz*/ ,0x1C ,0x38 }, {  7225 /*100 kHz*/ ,0x1C ,0x38 }, {  7252 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7170 /*100 kHz*/ ,0x01 ,0x02 }, {  7197 /*100 kHz*/ ,0x01 ,0x02 }, {  7225 /*100 kHz*/ ,0x01 ,0x02 }, {  7252 /*100 kHz*/ ,0x01 ,0x02 }, {  7280 /*100 kHz*/ ,0x01 ,0x02 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band30_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x1C ,0x38 }, { 23525 /*100 kHz*/ ,0x1C ,0x38 }, { 23550 /*100 kHz*/ ,0x1C ,0x38 }, { 23575 /*100 kHz*/ ,0x1C ,0x38 }, { 23600 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x00 ,0x09 }, { 23525 /*100 kHz*/ ,0x00 ,0x09 }, { 23550 /*100 kHz*/ ,0x00 ,0x09 }, { 23575 /*100 kHz*/ ,0x00 ,0x09 }, { 23600 /*100 kHz*/ ,0x00 ,0x09 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x1C ,0x38 }, { 23525 /*100 kHz*/ ,0x1C ,0x38 }, { 23550 /*100 kHz*/ ,0x1C ,0x38 }, { 23575 /*100 kHz*/ ,0x1C ,0x38 }, { 23600 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23500 /*100 kHz*/ ,0x00 ,0x0A }, { 23525 /*100 kHz*/ ,0x00 ,0x0A }, { 23550 /*100 kHz*/ ,0x00 ,0x0A }, { 23575 /*100 kHz*/ ,0x00 ,0x0A }, { 23600 /*100 kHz*/ ,0x00 ,0x0A },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band32_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14520/*100 kHz*/ ,0x03 ,0x60 }, {  14630/*100 kHz*/ ,0x03 ,0x60 }, {  14740/*100 kHz*/ ,0x03 ,0x60 }, {  14850/*100 kHz*/ ,0x03 ,0x60 }, {  14960/*100 kHz*/ ,0x03 ,0x60 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  14520/*100 kHz*/ ,0x00 ,0x20 }, {  14630/*100 kHz*/ ,0x00 ,0x20 }, {  14740/*100 kHz*/ ,0x00 ,0x20 }, {  14850/*100 kHz*/ ,0x00 ,0x20 }, {  14960/*100 kHz*/ ,0x00 ,0x20 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14520/*100 kHz*/ ,0x03 ,0x00 }, {  14630/*100 kHz*/ ,0x03 ,0x00 }, {  14740/*100 kHz*/ ,0x03 ,0x00 }, {  14850/*100 kHz*/ ,0x03 ,0x00 }, {  14960/*100 kHz*/ ,0x03 ,0x00 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  14520/*100 kHz*/ ,0x00 ,0x00 }, {  14630/*100 kHz*/ ,0x00 ,0x00 }, {  14740/*100 kHz*/ ,0x00 ,0x00 }, {  14850/*100 kHz*/ ,0x00 ,0x00 }, {  14960/*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band34_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  20100/*100 kHz*/ ,0x00 ,0x11 }, {  20138/*100 kHz*/ ,0x00 ,0x11 }, {  20175/*100 kHz*/ ,0x00 ,0x11 }, {  20213/*100 kHz*/ ,0x00 ,0x11 }, {  20250/*100 kHz*/ ,0x00 ,0x11 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  20100/*100 kHz*/ ,0x00 ,0x00 }, {  20138/*100 kHz*/ ,0x00 ,0x00 }, {  20175/*100 kHz*/ ,0x00 ,0x00 }, {  20213/*100 kHz*/ ,0x00 ,0x00 }, {  20250/*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x00 ,0x18 }, { 25825 /*100 kHz*/ ,0x00 ,0x18 }, { 25950 /*100 kHz*/ ,0x00 ,0x18 }, { 26075 /*100 kHz*/ ,0x00 ,0x18 }, { 26200 /*100 kHz*/ ,0x00 ,0x18 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x02 ,0x02 }, { 25825 /*100 kHz*/ ,0x02 ,0x02 }, { 25950 /*100 kHz*/ ,0x02 ,0x02 }, { 26075 /*100 kHz*/ ,0x02 ,0x02 }, { 26200 /*100 kHz*/ ,0x02 ,0x02 },} }, //3P4T in LMH PA
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x00 ,0x00 }, { 25825 /*100 kHz*/ ,0x00 ,0x00 }, { 25950 /*100 kHz*/ ,0x00 ,0x00 }, { 26075 /*100 kHz*/ ,0x00 ,0x00 }, { 26200 /*100 kHz*/ ,0x00 ,0x00 },} }, 
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 25700 /*100 kHz*/ ,0x02 ,0x00 }, { 25825 /*100 kHz*/ ,0x02 ,0x00 }, { 25950 /*100 kHz*/ ,0x02 ,0x00 }, { 26075 /*100 kHz*/ ,0x02 ,0x00 }, { 26200 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band39_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18800 /*100 kHz*/ ,0x00 ,0x11}, { 18900 /*100 kHz*/ ,0x00 ,0x11}, { 19000 /*100 kHz*/ ,0x00 ,0x11}, { 19100 /*100 kHz*/ ,0x00 ,0x11}, { 19200 /*100 kHz*/ ,0x00 ,0x11},} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 18800 /*100 kHz*/ ,0x00 ,0x00}, { 18900 /*100 kHz*/ ,0x00 ,0x00}, { 19000 /*100 kHz*/ ,0x00 ,0x00}, { 19100 /*100 kHz*/ ,0x00 ,0x00}, { 19200 /*100 kHz*/ ,0x00 ,0x00},} },
+   { /* 2 */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x00 ,0x10 }, { 23250 /*100 kHz*/ ,0x00 ,0x10 }, { 23500 /*100 kHz*/ ,0x00 ,0x10 }, { 23750 /*100 kHz*/ ,0x00 ,0x10 }, { 24000 /*100 kHz*/ ,0x00 ,0x10 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x02 ,0x01 }, { 23250 /*100 kHz*/ ,0x02 ,0x01 }, { 23500 /*100 kHz*/ ,0x02 ,0x01 }, { 23750 /*100 kHz*/ ,0x02 ,0x01 }, { 24000 /*100 kHz*/ ,0x02 ,0x01 },} }, //3P4T in LMH PA
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x00 ,0x00 }, { 23250 /*100 kHz*/ ,0x00 ,0x00 }, { 23500 /*100 kHz*/ ,0x00 ,0x00 }, { 23750 /*100 kHz*/ ,0x00 ,0x00 }, { 24000 /*100 kHz*/ ,0x00 ,0x00 },} }, 
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ { 23000 /*100 kHz*/ ,0x02 ,0x00 }, { 23250 /*100 kHz*/ ,0x02 ,0x00 }, { 23500 /*100 kHz*/ ,0x02 ,0x00 }, { 23750 /*100 kHz*/ ,0x02 ,0x00 }, { 24000 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                    
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 ,0x18 }, { 25445 /*100 kHz*/ ,0x00 ,0x18 }, { 25930 /*100 kHz*/ ,0x00 ,0x18 }, { 26415 /*100 kHz*/ ,0x00 ,0x18 }, { 26900 /*100 kHz*/ ,0x00 ,0x18 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 24960 /*100 kHz*/ ,0x02 ,0x02 }, { 25445 /*100 kHz*/ ,0x02 ,0x02 }, { 25930 /*100 kHz*/ ,0x02 ,0x02  }, { 26415 /*100 kHz*/ ,0x02 ,0x02}, { 26900 /*100 kHz*/ ,0x02 ,0x02 },} }, //3P4T in LMH PA
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 ,0x00 }, { 25445 /*100 kHz*/ ,0x00 ,0x00 }, { 25930 /*100 kHz*/ ,0x00 ,0x00 }, { 26415 /*100 kHz*/ ,0x00 ,0x00 }, { 26900 /*100 kHz*/ ,0x00 ,0x00 },} }, 
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 24960 /*100 kHz*/ ,0x02 ,0x00 }, { 25445 /*100 kHz*/ ,0x02 ,0x00 }, { 25930 /*100 kHz*/ ,0x02 ,0x00 }, { 26415 /*100 kHz*/ ,0x02 ,0x00 }, { 26900 /*100 kHz*/ ,0x02 ,0x00 },} }, //3P4T in LMH PA
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band42_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  34000/*100 kHz*/ ,0x03 ,0x60 }, {  34500/*100 kHz*/ ,0x03 ,0x60 }, {  35000/*100 kHz*/ ,0x03 ,0x60 }, {  35500/*100 kHz*/ ,0x03 ,0x60 }, {  36000/*100 kHz*/ ,0x03 ,0x60 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 ,0x10 }, {  34500/*100 kHz*/ ,0x00 ,0x10 }, {  35000/*100 kHz*/ ,0x00 ,0x10 }, {  35500/*100 kHz*/ ,0x00 ,0x10 }, {  36000/*100 kHz*/ ,0x00 ,0x10 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  34000/*100 kHz*/ ,0x03 ,0x00 }, {  34500/*100 kHz*/ ,0x03 ,0x00 }, {  35000/*100 kHz*/ ,0x03 ,0x00 }, {  35500/*100 kHz*/ ,0x03 ,0x00 }, {  36000/*100 kHz*/ ,0x03 ,0x00 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 ,0x00 }, {  34500/*100 kHz*/ ,0x00 ,0x00 }, {  35000/*100 kHz*/ ,0x00 ,0x00 }, {  35500/*100 kHz*/ ,0x00 ,0x00 }, {  36000/*100 kHz*/ ,0x00 ,0x00 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band43_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x01 }, {  36500/*100 kHz*/ ,0x01 ,0x01 }, {  37000/*100 kHz*/ ,0x01 ,0x01 }, {  37500/*100 kHz*/ ,0x01 ,0x01 }, {  38000/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x07 }, {  36500/*100 kHz*/ ,0x01 ,0x07 }, {  37000/*100 kHz*/ ,0x01 ,0x07 }, {  37500/*100 kHz*/ ,0x01 ,0x07 }, {  38000/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band44_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x01 }, {  7280 /*100 kHz*/ ,0x01 ,0x01 }, {  7530 /*100 kHz*/ ,0x01 ,0x01 }, {  7780 /*100 kHz*/ ,0x01 ,0x01 }, {  8030 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x07 }, {  7280 /*100 kHz*/ ,0x01 ,0x07 }, {  7530 /*100 kHz*/ ,0x01 ,0x07 }, {  7780 /*100 kHz*/ ,0x01 ,0x07 }, {  8030 /*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band66_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x1C ,0x38 }, {  21325/*100 kHz*/ ,0x1C ,0x38 }, {  21550/*100 kHz*/ ,0x1C ,0x38 }, {  21775/*100 kHz*/ ,0x1C ,0x38 }, {  22000/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x01 ,0x01 }, {  21325/*100 kHz*/ ,0x01 ,0x01 }, {  21550/*100 kHz*/ ,0x01 ,0x01 }, {  21775/*100 kHz*/ ,0x01 ,0x01 }, {  22000/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x1C ,0x38 }, {  21325/*100 kHz*/ ,0x1C ,0x38 }, {  21550/*100 kHz*/ ,0x1C ,0x38 }, {  21775/*100 kHz*/ ,0x1C ,0x38 }, {  22000/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  21100/*100 kHz*/ ,0x01 ,0x07 }, {  21325/*100 kHz*/ ,0x01 ,0x07 }, {  21550/*100 kHz*/ ,0x01 ,0x07 }, {  21775/*100 kHz*/ ,0x01 ,0x07 }, {  22000/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band71_MIPI_RX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID                        ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x1C ,0x38 }, {  6260/*100 kHz*/ ,0x1C ,0x38 }, {  6350/*100 kHz*/ ,0x1C ,0x38 }, {  6440/*100 kHz*/ ,0x1C ,0x38 }, {  6520/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x01 ,0x01 }, {  6260/*100 kHz*/ ,0x01 ,0x01 }, {  6350/*100 kHz*/ ,0x01 ,0x01 }, {  6440/*100 kHz*/ ,0x01 ,0x01 }, {  6520/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x1C ,0x38 }, {  6260/*100 kHz*/ ,0x1C ,0x38 }, {  6350/*100 kHz*/ ,0x1C ,0x38 }, {  6440/*100 kHz*/ ,0x1C ,0x38 }, {  6520/*100 kHz*/ ,0x1C ,0x38 },} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6170/*100 kHz*/ ,0x01 ,0x07 }, {  6260/*100 kHz*/ ,0x01 ,0x07 }, {  6350/*100 kHz*/ ,0x01 ,0x07 }, {  6440/*100 kHz*/ ,0x01 ,0x07 }, {  6520/*100 kHz*/ ,0x01 ,0x07 },} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                           ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, 
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_FDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 3    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 4    , 5    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+//LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_TX_EVENT_SetDefault[] =
+//{
+//   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+//   /*                        { start, stop },                      ( us )                 */
+//   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+//   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+//   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+//   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+//};
+
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 0    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 1    , 1    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on 
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 4    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 5    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //ASM on 
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //TDD ASM at Tx on 
+   { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//TDD ASM at Tx off
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0_SetDefault },
+   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+
+/* ------------------- *\
+|* MIPI Filter Feature *|
+\* ------------------- */
+
+LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_FILTER_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
+   /*                        { start, stop },                      ( us )         */
+   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+//LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TX_EVENT_SetDefault[] =
+//{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+//LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TX_EVENT_SetDefault[] =
+//{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+//LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TX_EVENT_SetDefault[] =
+//{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+  // { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+  // { /* 1  */ LTE_MIPI_PA  , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+  // { /* 2  */ LTE_MIPI_ASM , { 6    , 6    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+  // { /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+  // { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TX_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset             */
+   /*                        { start, stop },                      ( us )                 */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 5    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0_SetDefault  }, //PA On
+   { /* 1  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0_SetDefault }, //PA Off
+   { /* 2  */ LTE_MIPI_ASM , { 8    , 8    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0_SetDefault }, //WIN on
+   //{ /* 3  */ LTE_MIPI_ASM , { 7    , 7    }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_TX_OFF0_SetDefault },//WIN off
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0                       },
+};
+
+
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   }, {     0 /*100 kHz*/ ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x4C}, { 19350 /*100 kHz*/    ,0x00 , 0x4C}, { 19500 /*100 kHz*/    ,0x00 , 0x4C}, { 19650 /*100 kHz*/    ,0x00 , 0x4C}, { 19800 /*100 kHz*/    ,0x00 , 0x4C},} }, // PA path sel 
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x01 , 0x00}, { 19350 /*100 kHz*/    ,0x01 , 0x00}, { 19500 /*100 kHz*/    ,0x01 , 0x00}, { 19650 /*100 kHz*/    ,0x01 , 0x00}, { 19800 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias initial
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x03 , 0x00}, { 19350 /*100 kHz*/    ,0x03 , 0x00}, { 19500 /*100 kHz*/    ,0x03 , 0x00}, { 19650 /*100 kHz*/    ,0x03 , 0x00}, { 19800 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off 
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x00}, { 19350 /*100 kHz*/    ,0x00 , 0x00}, { 19500 /*100 kHz*/    ,0x00 , 0x00}, { 19650 /*100 kHz*/    ,0x00 , 0x00}, { 19800 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable 
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x05}, { 19350 /*100 kHz*/    ,0x00 , 0x05}, { 19500 /*100 kHz*/    ,0x00 , 0x05}, { 19650 /*100 kHz*/    ,0x00 , 0x05}, { 19800 /*100 kHz*/    ,0x00 , 0x05},} }, // ASM path sel and CPL on
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x3C }, { 18650 /*100 kHz*/ ,0x00 , 0x3C }, { 18800 /*100 kHz*/ ,0x00 , 0x3C }, { 18950 /*100 kHz*/ ,0x00 , 0x3C }, { 19100 /*100 kHz*/ ,0x00 , 0x3C},} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x01 , 0x00 }, { 18650 /*100 kHz*/ ,0x01 , 0x00 }, { 18800 /*100 kHz*/ ,0x01 , 0x00 }, { 18950 /*100 kHz*/ ,0x01 , 0x00 }, { 19100 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                               
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x03 , 0x00 }, { 18650 /*100 kHz*/ ,0x03 , 0x00 }, { 18800 /*100 kHz*/ ,0x03 , 0x00 }, { 18950 /*100 kHz*/ ,0x03 , 0x00 }, { 19100 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off                   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x00 }, { 18650 /*100 kHz*/ ,0x00 , 0x00 }, { 18800 /*100 kHz*/ ,0x00 , 0x00 }, { 18950 /*100 kHz*/ ,0x00 , 0x00 }, { 19100 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18500 /*100 kHz*/ ,0x00 , 0x0D }, { 18650 /*100 kHz*/ ,0x00 , 0x0D }, { 18800 /*100 kHz*/ ,0x00 , 0x0D }, { 18950 /*100 kHz*/ ,0x00 , 0x0D }, { 19100 /*100 kHz*/ ,0x00 , 0x0D },} }, // ASM path sel and CPL on                           
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },        
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x44}, { 17287 /*100 kHz*/    ,0x00 , 0x44}, { 17475 /*100 kHz*/    ,0x00 , 0x44}, { 17662 /*100 kHz*/    ,0x00 , 0x44}, { 17850 /*100 kHz*/    ,0x00 , 0x44},} }, // PA path sel                                
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x00}, { 17287 /*100 kHz*/    ,0x01 , 0x00}, { 17475 /*100 kHz*/    ,0x01 , 0x00}, { 17662 /*100 kHz*/    ,0x01 , 0x00}, { 17850 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                               
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x03 , 0x00}, { 17287 /*100 kHz*/    ,0x03 , 0x00}, { 17475 /*100 kHz*/    ,0x03 , 0x00}, { 17662 /*100 kHz*/    ,0x03 , 0x00}, { 17850 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off    
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x00}, { 17287 /*100 kHz*/    ,0x00 , 0x00}, { 17475 /*100 kHz*/    ,0x00 , 0x00}, { 17662 /*100 kHz*/    ,0x00 , 0x00}, { 17850 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                            
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x04}, { 17287 /*100 kHz*/    ,0x00 , 0x04}, { 17475 /*100 kHz*/    ,0x00 , 0x04}, { 17662 /*100 kHz*/    ,0x00 , 0x04}, { 17850 /*100 kHz*/    ,0x00 , 0x04},} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },        
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x34 }, { 17212 /*100 kHz*/ ,0x00 , 0x34 }, { 17325 /*100 kHz*/ ,0x00 , 0x34 }, { 17437 /*100 kHz*/ ,0x00 , 0x34}, { 17550 /*100 kHz*/ ,0x00 , 0x34},} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x01 , 0x00 }, { 17212 /*100 kHz*/ ,0x01 , 0x00 }, { 17325 /*100 kHz*/ ,0x01 , 0x00 }, { 17437 /*100 kHz*/ ,0x01 , 0x00}, { 17550 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                                                   
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x03 , 0x00 }, { 17212 /*100 kHz*/ ,0x03 , 0x00 }, { 17325 /*100 kHz*/ ,0x03 , 0x00 }, { 17437 /*100 kHz*/ ,0x03 , 0x00}, { 17550 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off     
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x00 }, { 17212 /*100 kHz*/ ,0x00 , 0x00 }, { 17325 /*100 kHz*/ ,0x00 , 0x00 }, { 17437 /*100 kHz*/ ,0x00 , 0x00}, { 17550 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 17100 /*100 kHz*/ ,0x00 , 0x01 }, { 17212 /*100 kHz*/ ,0x00 , 0x01 }, { 17325 /*100 kHz*/ ,0x00 , 0x01 }, { 17437 /*100 kHz*/ ,0x00 , 0x01}, { 17550 /*100 kHz*/ ,0x00 , 0x01},} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                     
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x24}, { 8302  /*100 kHz*/    ,0x00 , 0x24}, { 8365  /*100 kHz*/    ,0x00 , 0x24}, { 8427  /*100 kHz*/    ,0x00 , 0x24}, { 8490  /*100 kHz*/    ,0x00 , 0x24},} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x01 , 0x00}, { 8302  /*100 kHz*/    ,0x01 , 0x00}, { 8365  /*100 kHz*/    ,0x01 , 0x00}, { 8427  /*100 kHz*/    ,0x01 , 0x00}, { 8490  /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                                        
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x03 , 0x00}, { 8302  /*100 kHz*/    ,0x03 , 0x00}, { 8365  /*100 kHz*/    ,0x03 , 0x00}, { 8427  /*100 kHz*/    ,0x03 , 0x00}, { 8490  /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x00}, { 8302  /*100 kHz*/    ,0x00 , 0x00}, { 8365  /*100 kHz*/    ,0x00 , 0x00}, { 8427  /*100 kHz*/    ,0x00 , 0x00}, { 8490  /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                             
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 8240  /*100 kHz*/ ,0x00 , 0x19}, { 8302  /*100 kHz*/    ,0x00 , 0x19}, { 8365  /*100 kHz*/    ,0x00 , 0x19}, { 8427  /*100 kHz*/    ,0x00 , 0x19}, { 8490  /*100 kHz*/    ,0x00 , 0x19},} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x00 , 0x6C}, { 25175 /*100 kHz*/    ,0x00 , 0x6C}, { 25350 /*100 kHz*/    ,0x00 , 0x6C}, { 25525 /*100 kHz*/    ,0x00 , 0x6C}, { 25700 /*100 kHz*/    ,0x00 , 0x6C},} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x01 , 0x00}, { 25175 /*100 kHz*/    ,0x01 , 0x00}, { 25350 /*100 kHz*/    ,0x01 , 0x00}, { 25525 /*100 kHz*/    ,0x01 , 0x00}, { 25700 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias                                        
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x03 , 0x00}, { 25175 /*100 kHz*/    ,0x03 , 0x00}, { 25350 /*100 kHz*/    ,0x03 , 0x00}, { 25525 /*100 kHz*/    ,0x03 , 0x00}, { 25700 /*100 kHz*/    ,0x03 , 0x00},} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25000 /*100 kHz*/  ,0x00 , 0x00}, { 25175 /*100 kHz*/    ,0x00 , 0x00}, { 25350 /*100 kHz*/    ,0x00 , 0x00}, { 25525 /*100 kHz*/    ,0x00 , 0x00}, { 25700 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                                        
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25000 /*100 kHz*/  ,0x00 , 0x08}, { 25175 /*100 kHz*/    ,0x00 , 0x08}, { 25350 /*100 kHz*/    ,0x00 , 0x08}, { 25525 /*100 kHz*/    ,0x00 , 0x08}, { 25700 /*100 kHz*/    ,0x00 , 0x08},} }, // ASM path sel and CPL on                          
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                           
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x1C }, {  8887 /*100 kHz*/ ,0x00 , 0x1C }, {  8975 /*100 kHz*/ ,0x00 , 0x1C}, {  9062 /*100 kHz*/ ,0x00 , 0x1C }, {  9150 /*100 kHz*/ ,0x00 , 0x1C },} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x01 , 0x00 }, {  8887 /*100 kHz*/ ,0x01 , 0x00 }, {  8975 /*100 kHz*/ ,0x01 , 0x00}, {  9062 /*100 kHz*/ ,0x01 , 0x00 }, {  9150 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                                
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x03 , 0x00 }, {  8887 /*100 kHz*/ ,0x03 , 0x00 }, {  8975 /*100 kHz*/ ,0x03 , 0x00}, {  9062 /*100 kHz*/ ,0x03 , 0x00 }, {  9150 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off 
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x00 }, {  8887 /*100 kHz*/ ,0x00 , 0x00 }, {  8975 /*100 kHz*/ ,0x00 , 0x00}, {  9062 /*100 kHz*/ ,0x00 , 0x00 }, {  9150 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                              
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  8800 /*100 kHz*/ ,0x00 , 0x1C }, {  8887 /*100 kHz*/ ,0x00 , 0x1C }, {  8975 /*100 kHz*/ ,0x00 , 0x1C}, {  9062 /*100 kHz*/ ,0x00 , 0x1C }, {  9150 /*100 kHz*/ ,0x00 , 0x1C },} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band9_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x1C ,0x38 }, {  17587/*100 kHz*/ ,0x1C ,0x38 }, {  17674/*100 kHz*/ ,0x1C ,0x38 }, {  17762/*100 kHz*/ ,0x1C ,0x38 }, {  17849/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x00 ,0x04 }, {  17587/*100 kHz*/ ,0x00 ,0x04 }, {  17674/*100 kHz*/ ,0x00 ,0x04 }, {  17762/*100 kHz*/ ,0x00 ,0x04 }, {  17849/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x01 ,0x0F }, {  17587/*100 kHz*/ ,0x01 ,0x0F }, {  17674/*100 kHz*/ ,0x01 ,0x0F }, {  17762/*100 kHz*/ ,0x01 ,0x0F }, {  17849/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x02 ,0x00 }, {  17587/*100 kHz*/ ,0x02 ,0x00 }, {  17674/*100 kHz*/ ,0x02 ,0x00 }, {  17762/*100 kHz*/ ,0x02 ,0x00 }, {  17849/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x03 ,0x00 }, {  17587/*100 kHz*/ ,0x03 ,0x00 }, {  17674/*100 kHz*/ ,0x03 ,0x00 }, {  17762/*100 kHz*/ ,0x03 ,0x00 }, {  17849/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17499/*100 kHz*/ ,0x01 ,0x00 }, {  17587/*100 kHz*/ ,0x01 ,0x00 }, {  17674/*100 kHz*/ ,0x01 ,0x00 }, {  17762/*100 kHz*/ ,0x01 ,0x00 }, {  17849/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17499/*100 kHz*/ ,0x1C ,0x38 }, {  17587/*100 kHz*/ ,0x1C ,0x38 }, {  17674/*100 kHz*/ ,0x1C ,0x38 }, {  17762/*100 kHz*/ ,0x1C ,0x38 }, {  17849/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17499/*100 kHz*/ ,0x01 ,0x01 }, {  17587/*100 kHz*/ ,0x01 ,0x01 }, {  17674/*100 kHz*/ ,0x01 ,0x01 }, {  17762/*100 kHz*/ ,0x01 ,0x01 }, {  17849/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band11_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x1C ,0x38 }, {  14329/*100 kHz*/ ,0x1C ,0x38 }, {  14379/*100 kHz*/ ,0x1C ,0x38 }, {  14429/*100 kHz*/ ,0x1C ,0x38 }, {  14479/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x00 ,0x04 }, {  14329/*100 kHz*/ ,0x00 ,0x04 }, {  14379/*100 kHz*/ ,0x00 ,0x04 }, {  14429/*100 kHz*/ ,0x00 ,0x04 }, {  14479/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x01 ,0x0F }, {  14329/*100 kHz*/ ,0x01 ,0x0F }, {  14379/*100 kHz*/ ,0x01 ,0x0F }, {  14429/*100 kHz*/ ,0x01 ,0x0F }, {  14479/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x02 ,0x00 }, {  14329/*100 kHz*/ ,0x02 ,0x00 }, {  14379/*100 kHz*/ ,0x02 ,0x00 }, {  14429/*100 kHz*/ ,0x02 ,0x00 }, {  14479/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x03 ,0x00 }, {  14329/*100 kHz*/ ,0x03 ,0x00 }, {  14379/*100 kHz*/ ,0x03 ,0x00 }, {  14429/*100 kHz*/ ,0x03 ,0x00 }, {  14479/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14279/*100 kHz*/ ,0x01 ,0x00 }, {  14329/*100 kHz*/ ,0x01 ,0x00 }, {  14379/*100 kHz*/ ,0x01 ,0x00 }, {  14429/*100 kHz*/ ,0x01 ,0x00 }, {  14479/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14279/*100 kHz*/ ,0x1C ,0x38 }, {  14329/*100 kHz*/ ,0x1C ,0x38 }, {  14379/*100 kHz*/ ,0x1C ,0x38 }, {  14429/*100 kHz*/ ,0x1C ,0x38 }, {  14479/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14279/*100 kHz*/ ,0x01 ,0x01 }, {  14329/*100 kHz*/ ,0x01 ,0x01 }, {  14379/*100 kHz*/ ,0x01 ,0x01 }, {  14429/*100 kHz*/ ,0x01 ,0x01 }, {  14479/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },         
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 , 0x2C }, {  7032 /*100 kHz*/ ,0x00 , 0x2C }, {  7075 /*100 kHz*/ ,0x00 , 0x2C }, {  7117 /*100 kHz*/ ,0x00 , 0x2C }, {  7160 /*100 kHz*/ ,0x00 , 0x2C },} }, // PA path sel                                
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 , 0x00 }, {  7032 /*100 kHz*/ ,0x01 , 0x00 }, {  7075 /*100 kHz*/ ,0x01 , 0x00 }, {  7117 /*100 kHz*/ ,0x01 , 0x00 }, {  7160 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                              
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x03 , 0x00 }, {  7032 /*100 kHz*/ ,0x03 , 0x00 }, {  7075 /*100 kHz*/ ,0x03 , 0x00 }, {  7117 /*100 kHz*/ ,0x03 , 0x00 }, {  7160 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 , 0x00 }, {  7032 /*100 kHz*/ ,0x00 , 0x00 }, {  7075 /*100 kHz*/ ,0x00 , 0x00 }, {  7117 /*100 kHz*/ ,0x00 , 0x00 }, {  7160 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                        
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x00 , 0x09 }, {  7032 /*100 kHz*/ ,0x00 , 0x09 }, {  7075 /*100 kHz*/ ,0x00 , 0x09 }, {  7117 /*100 kHz*/ ,0x00 , 0x09 }, {  7160 /*100 kHz*/ ,0x00 , 0x09 },} }, // ASM path sel and CPL on                           
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band13_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x1C }, {  7795 /*100 kHz*/ ,0x00 ,0x1C }, {  7820 /*100 kHz*/ ,0x00 ,0x1C }, {  7845 /*100 kHz*/ ,0x00 ,0x1C }, {  7870 /*100 kHz*/ ,0x00 ,0x1C },} }, // PA path sel
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x01 ,0x00 }, {  7795 /*100 kHz*/ ,0x01 ,0x00 }, {  7820 /*100 kHz*/ ,0x01 ,0x00 }, {  7845 /*100 kHz*/ ,0x01 ,0x00 }, {  7870 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x03 ,0x00 }, {  7795 /*100 kHz*/ ,0x03 ,0x00 }, {  7820 /*100 kHz*/ ,0x03 ,0x00 }, {  7845 /*100 kHz*/ ,0x03 ,0x00 }, {  7870 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x00 }, {  7795 /*100 kHz*/ ,0x00 ,0x00 }, {  7820 /*100 kHz*/ ,0x00 ,0x00 }, {  7845 /*100 kHz*/ ,0x00 ,0x00 }, {  7870 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  7770 /*100 kHz*/ ,0x00 ,0x14 }, {  7795 /*100 kHz*/ ,0x00 ,0x14 }, {  7820 /*100 kHz*/ ,0x00 ,0x14 }, {  7845 /*100 kHz*/ ,0x00 ,0x14 }, {  7870 /*100 kHz*/ ,0x00 ,0x14 },} }, // ASM path sel and CPL on
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band17_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                    
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x2C }, {  7070 /*100 kHz*/ ,0x00 , 0x2C }, {  7100 /*100 kHz*/ ,0x00 , 0x2C }, {  7130 /*100 kHz*/ ,0x00 , 0x2C}, {  7160 /*100 kHz*/ ,0x00 , 0x2C },} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x01 , 0x00 }, {  7070 /*100 kHz*/ ,0x01 , 0x00 }, {  7100 /*100 kHz*/ ,0x01 , 0x00 }, {  7130 /*100 kHz*/ ,0x01 , 0x00}, {  7160 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                 
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x03 , 0x00 }, {  7070 /*100 kHz*/ ,0x03 , 0x00 }, {  7100 /*100 kHz*/ ,0x03 , 0x00 }, {  7130 /*100 kHz*/ ,0x03 , 0x00}, {  7160 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA HB RX Switch off
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x00 }, {  7070 /*100 kHz*/ ,0x00 , 0x00 }, {  7100 /*100 kHz*/ ,0x00 , 0x00 }, {  7130 /*100 kHz*/ ,0x00 , 0x00}, {  7160 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                                         
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault     ,{ {  7040 /*100 kHz*/ ,0x00 , 0x09 }, {  7070 /*100 kHz*/ ,0x00 , 0x09 }, {  7100 /*100 kHz*/ ,0x00 , 0x09 }, {  7130 /*100 kHz*/ ,0x00 , 0x09}, {  7160 /*100 kHz*/ ,0x00 , 0x09 },} }, // ASM path sel and CPL on                           
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                                               
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band18_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x1C ,0x38 }, {  8188 /*100 kHz*/ ,0x1C ,0x38 }, {  8225 /*100 kHz*/ ,0x1C ,0x38 }, {  8263 /*100 kHz*/ ,0x1C ,0x38 }, {  8300 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x00 ,0x04 }, {  8188 /*100 kHz*/ ,0x00 ,0x04 }, {  8225 /*100 kHz*/ ,0x00 ,0x04 }, {  8263 /*100 kHz*/ ,0x00 ,0x04 }, {  8300 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x01 ,0x0F }, {  8188 /*100 kHz*/ ,0x01 ,0x0F }, {  8225 /*100 kHz*/ ,0x01 ,0x0F }, {  8263 /*100 kHz*/ ,0x01 ,0x0F }, {  8300 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x02 ,0x00 }, {  8188 /*100 kHz*/ ,0x02 ,0x00 }, {  8225 /*100 kHz*/ ,0x02 ,0x00 }, {  8263 /*100 kHz*/ ,0x02 ,0x00 }, {  8300 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x03 ,0x00 }, {  8188 /*100 kHz*/ ,0x03 ,0x00 }, {  8225 /*100 kHz*/ ,0x03 ,0x00 }, {  8263 /*100 kHz*/ ,0x03 ,0x00 }, {  8300 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8150 /*100 kHz*/ ,0x01 ,0x00 }, {  8188 /*100 kHz*/ ,0x01 ,0x00 }, {  8225 /*100 kHz*/ ,0x01 ,0x00 }, {  8263 /*100 kHz*/ ,0x01 ,0x00 }, {  8300 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8150 /*100 kHz*/ ,0x1C ,0x38 }, {  8188 /*100 kHz*/ ,0x1C ,0x38 }, {  8225 /*100 kHz*/ ,0x1C ,0x38 }, {  8263 /*100 kHz*/ ,0x1C ,0x38 }, {  8300 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8150 /*100 kHz*/ ,0x01 ,0x01 }, {  8188 /*100 kHz*/ ,0x01 ,0x01 }, {  8225 /*100 kHz*/ ,0x01 ,0x01 }, {  8263 /*100 kHz*/ ,0x01 ,0x01 }, {  8300 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band19_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x1C ,0x38 }, {  8338 /*100 kHz*/ ,0x1C ,0x38 }, {  8375 /*100 kHz*/ ,0x1C ,0x38 }, {  8413 /*100 kHz*/ ,0x1C ,0x38 }, {  8450 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x00 ,0x04 }, {  8338 /*100 kHz*/ ,0x00 ,0x04 }, {  8375 /*100 kHz*/ ,0x00 ,0x04 }, {  8413 /*100 kHz*/ ,0x00 ,0x04 }, {  8450 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x01 ,0x0F }, {  8338 /*100 kHz*/ ,0x01 ,0x0F }, {  8375 /*100 kHz*/ ,0x01 ,0x0F }, {  8413 /*100 kHz*/ ,0x01 ,0x0F }, {  8450 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x02 ,0x00 }, {  8338 /*100 kHz*/ ,0x02 ,0x00 }, {  8375 /*100 kHz*/ ,0x02 ,0x00 }, {  8413 /*100 kHz*/ ,0x02 ,0x00 }, {  8450 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x03 ,0x00 }, {  8338 /*100 kHz*/ ,0x03 ,0x00 }, {  8375 /*100 kHz*/ ,0x03 ,0x00 }, {  8413 /*100 kHz*/ ,0x03 ,0x00 }, {  8450 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8300 /*100 kHz*/ ,0x01 ,0x00 }, {  8338 /*100 kHz*/ ,0x01 ,0x00 }, {  8375 /*100 kHz*/ ,0x01 ,0x00 }, {  8413 /*100 kHz*/ ,0x01 ,0x00 }, {  8450 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8300 /*100 kHz*/ ,0x1C ,0x38 }, {  8338 /*100 kHz*/ ,0x1C ,0x38 }, {  8375 /*100 kHz*/ ,0x1C ,0x38 }, {  8413 /*100 kHz*/ ,0x1C ,0x38 }, {  8450 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8300 /*100 kHz*/ ,0x01 ,0x01 }, {  8338 /*100 kHz*/ ,0x01 ,0x01 }, {  8375 /*100 kHz*/ ,0x01 ,0x01 }, {  8413 /*100 kHz*/ ,0x01 ,0x01 }, {  8450 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band20_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },    
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x00 ,0x1C  }, {  8395 /*100 kHz*/ ,0x00 ,0x1C }, {  8470 /*100 kHz*/ ,0x00 ,0x1C }, {  8545 /*100 kHz*/ ,0x00 ,0x1C }, {  8620 /*100 kHz*/ ,0x00 ,0x1C },} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x01 ,0x00  }, {  8395 /*100 kHz*/ ,0x01 ,0x00 }, {  8470 /*100 kHz*/ ,0x01 ,0x00 }, {  8545 /*100 kHz*/ ,0x01 ,0x00 }, {  8620 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                               
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x03 ,0x00  }, {  8395 /*100 kHz*/ ,0x03 ,0x00 }, {  8470 /*100 kHz*/ ,0x03 ,0x00 }, {  8545 /*100 kHz*/ ,0x03 ,0x00 }, {  8620 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8320 /*100 kHz*/ ,0x00 ,0x00  }, {  8395 /*100 kHz*/ ,0x00 ,0x00 }, {  8470 /*100 kHz*/ ,0x00 ,0x00 }, {  8545 /*100 kHz*/ ,0x00 ,0x00 }, {  8620 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                      
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8320 /*100 kHz*/ ,0x00 ,0x14  }, {  8395 /*100 kHz*/ ,0x00 ,0x14 }, {  8470 /*100 kHz*/ ,0x00 ,0x14 }, {  8545 /*100 kHz*/ ,0x00 ,0x14 }, {  8620 /*100 kHz*/ ,0x00 ,0x14 },} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },                                                
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band21_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x1C ,0x38 }, {  14517/*100 kHz*/ ,0x1C ,0x38 }, {  14554/*100 kHz*/ ,0x1C ,0x38 }, {  14592/*100 kHz*/ ,0x1C ,0x38 }, {  14629/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x00 ,0x04 }, {  14517/*100 kHz*/ ,0x00 ,0x04 }, {  14554/*100 kHz*/ ,0x00 ,0x04 }, {  14592/*100 kHz*/ ,0x00 ,0x04 }, {  14629/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x01 ,0x0F }, {  14517/*100 kHz*/ ,0x01 ,0x0F }, {  14554/*100 kHz*/ ,0x01 ,0x0F }, {  14592/*100 kHz*/ ,0x01 ,0x0F }, {  14629/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x02 ,0x00 }, {  14517/*100 kHz*/ ,0x02 ,0x00 }, {  14554/*100 kHz*/ ,0x02 ,0x00 }, {  14592/*100 kHz*/ ,0x02 ,0x00 }, {  14629/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x03 ,0x00 }, {  14517/*100 kHz*/ ,0x03 ,0x00 }, {  14554/*100 kHz*/ ,0x03 ,0x00 }, {  14592/*100 kHz*/ ,0x03 ,0x00 }, {  14629/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  14479/*100 kHz*/ ,0x01 ,0x00 }, {  14517/*100 kHz*/ ,0x01 ,0x00 }, {  14554/*100 kHz*/ ,0x01 ,0x00 }, {  14592/*100 kHz*/ ,0x01 ,0x00 }, {  14629/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14479/*100 kHz*/ ,0x1C ,0x38 }, {  14517/*100 kHz*/ ,0x1C ,0x38 }, {  14554/*100 kHz*/ ,0x1C ,0x38 }, {  14592/*100 kHz*/ ,0x1C ,0x38 }, {  14629/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  14479/*100 kHz*/ ,0x01 ,0x01 }, {  14517/*100 kHz*/ ,0x01 ,0x01 }, {  14554/*100 kHz*/ ,0x01 ,0x01 }, {  14592/*100 kHz*/ ,0x01 ,0x01 }, {  14629/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band22_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x1C ,0x38 }, {  34300/*100 kHz*/ ,0x1C ,0x38 }, {  34500/*100 kHz*/ ,0x1C ,0x38 }, {  34700/*100 kHz*/ ,0x1C ,0x38 }, {  34900/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x00 ,0x04 }, {  34300/*100 kHz*/ ,0x00 ,0x04 }, {  34500/*100 kHz*/ ,0x00 ,0x04 }, {  34700/*100 kHz*/ ,0x00 ,0x04 }, {  34900/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x01 ,0x0F }, {  34300/*100 kHz*/ ,0x01 ,0x0F }, {  34500/*100 kHz*/ ,0x01 ,0x0F }, {  34700/*100 kHz*/ ,0x01 ,0x0F }, {  34900/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x02 ,0x00 }, {  34300/*100 kHz*/ ,0x02 ,0x00 }, {  34500/*100 kHz*/ ,0x02 ,0x00 }, {  34700/*100 kHz*/ ,0x02 ,0x00 }, {  34900/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x03 ,0x00 }, {  34300/*100 kHz*/ ,0x03 ,0x00 }, {  34500/*100 kHz*/ ,0x03 ,0x00 }, {  34700/*100 kHz*/ ,0x03 ,0x00 }, {  34900/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  34100/*100 kHz*/ ,0x01 ,0x00 }, {  34300/*100 kHz*/ ,0x01 ,0x00 }, {  34500/*100 kHz*/ ,0x01 ,0x00 }, {  34700/*100 kHz*/ ,0x01 ,0x00 }, {  34900/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34100/*100 kHz*/ ,0x1C ,0x38 }, {  34300/*100 kHz*/ ,0x1C ,0x38 }, {  34500/*100 kHz*/ ,0x1C ,0x38 }, {  34700/*100 kHz*/ ,0x1C ,0x38 }, {  34900/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34100/*100 kHz*/ ,0x01 ,0x01 }, {  34300/*100 kHz*/ ,0x01 ,0x01 }, {  34500/*100 kHz*/ ,0x01 ,0x01 }, {  34700/*100 kHz*/ ,0x01 ,0x01 }, {  34900/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band25_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x00 ,0x6a }, {  18663/*100 kHz*/ ,0x00 ,0x6a }, {  18825/*100 kHz*/ ,0x00 ,0x6a }, {  18988/*100 kHz*/ ,0x00 ,0x6a }, {  19150/*100 kHz*/ ,0x00 ,0x6a },} }, // PA path sel
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x01 ,0x00 }, {  18663/*100 kHz*/ ,0x01 ,0x00 }, {  18825/*100 kHz*/ ,0x01 ,0x00 }, {  18988/*100 kHz*/ ,0x01 ,0x00 }, {  19150/*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x03 ,0x00 }, {  18663/*100 kHz*/ ,0x03 ,0x00 }, {  18825/*100 kHz*/ ,0x03 ,0x00 }, {  18988/*100 kHz*/ ,0x03 ,0x00 }, {  19150/*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  18500/*100 kHz*/ ,0x00 ,0x00 }, {  18663/*100 kHz*/ ,0x00 ,0x00 }, {  18825/*100 kHz*/ ,0x00 ,0x00 }, {  18988/*100 kHz*/ ,0x00 ,0x00 }, {  19150/*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  18500/*100 kHz*/ ,0x00 ,0x3E }, {  18663/*100 kHz*/ ,0x00 ,0x3E }, {  18825/*100 kHz*/ ,0x00 ,0x3E }, {  18988/*100 kHz*/ ,0x00 ,0x3E }, {  19150/*100 kHz*/ ,0x00 ,0x3E },} }, // ASM path sel and CPL on
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band26_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },             
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x00 ,0x6a }, {  8227 /*100 kHz*/ ,0x00 ,0x6a }, {  8315 /*100 kHz*/ ,0x00 ,0x6a }, {  8402 /*100 kHz*/ ,0x00 ,0x6a }, {  8490 /*100 kHz*/ ,0x00 ,0x6a },} }, // PA path sel                            
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x01 ,0x00 }, {  8227 /*100 kHz*/ ,0x01 ,0x00 }, {  8315 /*100 kHz*/ ,0x01 ,0x00 }, {  8402 /*100 kHz*/ ,0x01 ,0x00 }, {  8490 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                               
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x03 ,0x00 }, {  8227 /*100 kHz*/ ,0x03 ,0x00 }, {  8315 /*100 kHz*/ ,0x03 ,0x00 }, {  8402 /*100 kHz*/ ,0x03 ,0x00 }, {  8490 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8140 /*100 kHz*/ ,0x00 ,0x00 }, {  8227 /*100 kHz*/ ,0x00 ,0x00 }, {  8315 /*100 kHz*/ ,0x00 ,0x00 }, {  8402 /*100 kHz*/ ,0x00 ,0x00 }, {  8490 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                         
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8140 /*100 kHz*/ ,0x00 ,0x35 }, {  8227 /*100 kHz*/ ,0x00 ,0x35 }, {  8315 /*100 kHz*/ ,0x00 ,0x35 }, {  8402 /*100 kHz*/ ,0x00 ,0x35 }, {  8490 /*100 kHz*/ ,0x00 ,0x35 },} }, // ASM path sel and CPL on                           
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band27_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x00 , 0x07 }, {  8113 /*100 kHz*/ ,0x00 , 0x07 }, {  8155 /*100 kHz*/ ,0x00 , 0x07 }, {  8198 /*100 kHz*/ ,0x00 , 0x07 }, {  8240 /*100 kHz*/ ,0x00 , 0x07 },} }, // PA enable                             
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x01 , 0x00 }, {  8113 /*100 kHz*/ ,0x01 , 0x00 }, {  8155 /*100 kHz*/ ,0x01 , 0x00 }, {  8198 /*100 kHz*/ ,0x01 , 0x00 }, {  8240 /*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                               
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x03 , 0x00 }, {  8113 /*100 kHz*/ ,0x03 , 0x00 }, {  8155 /*100 kHz*/ ,0x03 , 0x00 }, {  8198 /*100 kHz*/ ,0x03 , 0x00 }, {  8240 /*100 kHz*/ ,0x03 , 0x00 },} }, // PA bias                               
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x04 , 0x08 }, {  8113 /*100 kHz*/ ,0x04 , 0x08 }, {  8155 /*100 kHz*/ ,0x04 , 0x08 }, {  8198 /*100 kHz*/ ,0x04 , 0x08 }, {  8240 /*100 kHz*/ ,0x04 , 0x08 },} }, // ASM coupler on (at Tx off, PA type)   
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  8070 /*100 kHz*/ ,0x00 , 0x00 }, {  8113 /*100 kHz*/ ,0x00 , 0x00 }, {  8155 /*100 kHz*/ ,0x00 , 0x00 }, {  8198 /*100 kHz*/ ,0x00 , 0x00 }, {  8240 /*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x04 , 0x00 }, {  8113 /*100 kHz*/ ,0x04 , 0x00 }, {  8155 /*100 kHz*/ ,0x04 , 0x00 }, {  8198 /*100 kHz*/ ,0x04 , 0x00 }, {  8240 /*100 kHz*/ ,0x04 , 0x00 },} }, // ASM coupler disable                   
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x02 , 0x07 }, {  8113 /*100 kHz*/ ,0x02 , 0x07 }, {  8155 /*100 kHz*/ ,0x02 , 0x07 }, {  8198 /*100 kHz*/ ,0x02 , 0x07 }, {  8240 /*100 kHz*/ ,0x02 , 0x07 },} }, // ASM TRX on                            
+   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  8070 /*100 kHz*/ ,0x02 , 0x00 }, {  8113 /*100 kHz*/ ,0x02 , 0x00 }, {  8155 /*100 kHz*/ ,0x02 , 0x00 }, {  8198 /*100 kHz*/ ,0x02 , 0x00 }, {  8240 /*100 kHz*/ ,0x02 , 0x00 },} }, // ASM TRX off (at win off, valid for 92)
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                            
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x14 }, {  7142 /*100 kHz*/ ,0x00 ,0x14 }, {  7255 /*100 kHz*/ ,0x00 ,0x0C }, {  7367 /*100 kHz*/ ,0x00 ,0x0C }, {  7480 /*100 kHz*/ ,0x00 ,0x0C },} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x00 }, {  7142 /*100 kHz*/ ,0x01 ,0x00 }, {  7255 /*100 kHz*/ ,0x01 ,0x00 }, {  7367 /*100 kHz*/ ,0x01 ,0x00 }, {  7480 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA bias                              
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x03 ,0x00 }, {  7142 /*100 kHz*/ ,0x03 ,0x00 }, {  7255 /*100 kHz*/ ,0x03 ,0x00 }, {  7367 /*100 kHz*/ ,0x03 ,0x00 }, {  7480 /*100 kHz*/ ,0x03 ,0x00 },} }, // PA HB RX Switch off   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x00 }, {  7142 /*100 kHz*/ ,0x00 ,0x00 }, {  7255 /*100 kHz*/ ,0x00 ,0x00 }, {  7367 /*100 kHz*/ ,0x00 ,0x00 }, {  7480 /*100 kHz*/ ,0x00 ,0x00 },} }, // PA disable                                     
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x03 }, {  7142 /*100 kHz*/ ,0x00 ,0x03 }, {  7255 /*100 kHz*/ ,0x00 ,0x02 }, {  7367 /*100 kHz*/ ,0x00 ,0x02 }, {  7480 /*100 kHz*/ ,0x00 ,0x02 },} }, // ASM path sel and CPL on                            
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band30_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x1C ,0x38 }, { 23075 /*100 kHz*/ ,0x1C ,0x38 }, { 23100 /*100 kHz*/ ,0x1C ,0x38 }, { 23125 /*100 kHz*/ ,0x1C ,0x38 }, { 23150 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x00 ,0x0D }, { 23075 /*100 kHz*/ ,0x00 ,0x0D }, { 23100 /*100 kHz*/ ,0x00 ,0x0D }, { 23125 /*100 kHz*/ ,0x00 ,0x0D }, { 23150 /*100 kHz*/ ,0x00 ,0x0D },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x01 ,0x00 }, { 23075 /*100 kHz*/ ,0x01 ,0x00 }, { 23100 /*100 kHz*/ ,0x01 ,0x00 }, { 23125 /*100 kHz*/ ,0x01 ,0x00 }, { 23150 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ { 23050 /*100 kHz*/ ,0x00 ,0x00 }, { 23075 /*100 kHz*/ ,0x00 ,0x00 }, { 23100 /*100 kHz*/ ,0x00 ,0x00 }, { 23125 /*100 kHz*/ ,0x00 ,0x00 }, { 23150 /*100 kHz*/ ,0x00 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23050 /*100 kHz*/ ,0x1C ,0x38 }, { 23075 /*100 kHz*/ ,0x1C ,0x38 }, { 23100 /*100 kHz*/ ,0x1C ,0x38 }, { 23125 /*100 kHz*/ ,0x1C ,0x38 }, { 23150 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ { 23050 /*100 kHz*/ ,0x00 ,0x09 }, { 23075 /*100 kHz*/ ,0x00 ,0x09 }, { 23100 /*100 kHz*/ ,0x00 ,0x09 }, { 23125 /*100 kHz*/ ,0x00 ,0x09 }, { 23150 /*100 kHz*/ ,0x00 ,0x09 },} },
+   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band32_MIPI_TX_DATA_SetDefault[] =
+//{
+//   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+//   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x1C ,0x38 }, {  7032 /*100 kHz*/ ,0x1C ,0x38 }, {  7075 /*100 kHz*/ ,0x1C ,0x38 }, {  7117 /*100 kHz*/ ,0x1C ,0x38 }, {  7160 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+//   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x00 ,0x04 }, {  7032 /*100 kHz*/ ,0x00 ,0x04 }, {  7075 /*100 kHz*/ ,0x00 ,0x04 }, {  7117 /*100 kHz*/ ,0x00 ,0x04 }, {  7160 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+//   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 ,0x0F }, {  7032 /*100 kHz*/ ,0x01 ,0x0F }, {  7075 /*100 kHz*/ ,0x01 ,0x0F }, {  7117 /*100 kHz*/ ,0x01 ,0x0F }, {  7160 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+//   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x02 ,0x00 }, {  7032 /*100 kHz*/ ,0x02 ,0x00 }, {  7075 /*100 kHz*/ ,0x02 ,0x00 }, {  7117 /*100 kHz*/ ,0x02 ,0x00 }, {  7160 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+//   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x03 ,0x00 }, {  7032 /*100 kHz*/ ,0x03 ,0x00 }, {  7075 /*100 kHz*/ ,0x03 ,0x00 }, {  7117 /*100 kHz*/ ,0x03 ,0x00 }, {  7160 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+//   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6990 /*100 kHz*/ ,0x01 ,0x00 }, {  7032 /*100 kHz*/ ,0x01 ,0x00 }, {  7075 /*100 kHz*/ ,0x01 ,0x00 }, {  7117 /*100 kHz*/ ,0x01 ,0x00 }, {  7160 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+//   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x1C ,0x38 }, {  7032 /*100 kHz*/ ,0x1C ,0x38 }, {  7075 /*100 kHz*/ ,0x1C ,0x38 }, {  7117 /*100 kHz*/ ,0x1C ,0x38 }, {  7160 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+//   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6990 /*100 kHz*/ ,0x01 ,0x01 }, {  7032 /*100 kHz*/ ,0x01 ,0x01 }, {  7075 /*100 kHz*/ ,0x01 ,0x01 }, {  7117 /*100 kHz*/ ,0x01 ,0x01 }, {  7160 /*100 kHz*/ ,0x01 ,0x01 },} },
+//   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+//};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band34_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  20100/*100 kHz*/ ,0x00 ,0x0F}, {  20138/*100 kHz*/ ,0x00 ,0x0F}, {  20175/*100 kHz*/ ,0x00 ,0x0F}, {  20213/*100 kHz*/ ,0x00 ,0x0F}, {  20250/*100 kHz*/ ,0x00 ,0x0F},} }, // PA path sel
+   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ {  20100/*100 kHz*/ ,0x00 ,0x00}, {  20138/*100 kHz*/ ,0x00 ,0x00}, {  20175/*100 kHz*/ ,0x00 ,0x00}, {  20213/*100 kHz*/ ,0x00 ,0x00}, {  20250/*100 kHz*/ ,0x00 ,0x00},} }, // PA bias
+   { /* 2  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_TX_DATA_SetDefault[] =
+//{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x36}, { 25825 /*100 kHz*/ ,0x00 , 0x36}, { 25950 /*100 kHz*/ ,0x00 , 0x36}, { 26075 /*100 kHz*/ ,0x00 , 0x36}, { 26200 /*100 kHz*/ ,0x00 , 0x36},} }, // PA enable                             
+  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x60}, { 25825 /*100 kHz*/ ,0x03 , 0x60}, { 25950 /*100 kHz*/ ,0x03 , 0x60}, { 26075 /*100 kHz*/ ,0x03 , 0x60}, { 26200 /*100 kHz*/ ,0x03 , 0x60},} }, // ASM TRX on                            
+  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+//};      
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 ,0x64}, { 25825 /*100 kHz*/ ,0x00 ,0x64}, { 25950 /*100 kHz*/ ,0x00 ,0x64}, { 26075 /*100 kHz*/ ,0x00 ,0x64}, { 26200 /*100 kHz*/ ,0x00 ,0x64},} }, // PA path sel                             
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 ,0x00}, { 25825 /*100 kHz*/ ,0x01 ,0x00}, { 25950 /*100 kHz*/ ,0x01 ,0x00}, { 26075 /*100 kHz*/ ,0x01 ,0x00}, { 26200 /*100 kHz*/ ,0x01 ,0x00},} }, // PA bias
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x02 ,0x00}, { 25825 /*100 kHz*/ ,0x02 ,0x00}, { 25950 /*100 kHz*/ ,0x02 ,0x00}, { 26075 /*100 kHz*/ ,0x02 ,0x00}, { 26200 /*100 kHz*/ ,0x02 ,0x00},} }, // PA bias 
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 ,0x00}, { 25825 /*100 kHz*/ ,0x03 ,0x00}, { 25950 /*100 kHz*/ ,0x03 ,0x00}, { 26075 /*100 kHz*/ ,0x03 ,0x00}, { 26200 /*100 kHz*/ ,0x03 ,0x00},} }, // PA HB RX Switch off                               
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 ,0x00}, { 25825 /*100 kHz*/ ,0x00 ,0x00}, { 25950 /*100 kHz*/ ,0x00 ,0x00}, { 26075 /*100 kHz*/ ,0x00 ,0x00}, { 26200 /*100 kHz*/ ,0x00 ,0x00},} }, // PA disable  
+   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x00 ,0x18}, { 25825 /*100 kHz*/ ,0x00 ,0x18}, { 25950 /*100 kHz*/ ,0x00 ,0x18}, { 26075 /*100 kHz*/ ,0x00 ,0x18}, { 26200 /*100 kHz*/ ,0x00 ,0x18},} }, // ASM path sel and CPL on                           
+   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};      
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band39_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },                            
+   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18800 /*100 kHz*/ ,0x00 ,0x0F}, { 18900 /*100 kHz*/ ,0x00 ,0x0F}, { 19000 /*100 kHz*/ ,0x00 ,0x0F}, { 19100 /*100 kHz*/ ,0x00 ,0x0F}, { 19200 /*100 kHz*/ ,0x00 ,0x0F},} }, // PA path sel                               
+   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault    ,{ { 18800 /*100 kHz*/ ,0x00 ,0x00}, { 18900 /*100 kHz*/ ,0x00 ,0x00}, { 19000 /*100 kHz*/ ,0x00 ,0x00}, { 19100 /*100 kHz*/ ,0x00 ,0x00}, { 19200 /*100 kHz*/ ,0x00 ,0x00},} }, // PA bias                               
+   { /* 3  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_TX_DATA_SetDefault[] =
+{                                                                                                                                                                                                                                                                
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x5C}, { 23250 /*100 kHz*/ ,0x00 , 0x5C}, { 23500 /*100 kHz*/ ,0x00 , 0x5C}, { 23750 /*100 kHz*/ ,0x00 , 0x5C}, { 24000 /*100 kHz*/ ,0x00 , 0x5C},} }, // PA path sel                             
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x02 , 0x00}, { 23250 /*100 kHz*/ ,0x02 , 0x00}, { 23500 /*100 kHz*/ ,0x02 , 0x00}, { 23750 /*100 kHz*/ ,0x02 , 0x00}, { 24000 /*100 kHz*/ ,0x02 , 0x00},} }, // PA bias
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off                               
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                                               
+   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x00 , 0x10}, { 23250 /*100 kHz*/ ,0x00 , 0x10}, { 23500 /*100 kHz*/ ,0x00 , 0x10}, { 23750 /*100 kHz*/ ,0x00 , 0x10}, { 24000 /*100 kHz*/ ,0x00 , 0x10},} }, // ASM path sel and CPL on                           
+   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};  
+
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_TX_DATA_SetDefault[] =
+{                                                                                                                                                                                                                                                                
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x64}, { 25445 /*100 kHz*/  ,0x00 , 0x64}, { 25930 /*100 kHz*/ ,0x00 , 0x64}, { 26415 /*100 kHz*/ ,0x00 , 0x64}, { 26900 /*100 kHz*/ ,0x00 , 0x64},} }, // PA path sel                              
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x02 , 0x00}, { 25445 /*100 kHz*/  ,0x02 , 0x00}, { 25930 /*100 kHz*/ ,0x02 , 0x00}, { 26415 /*100 kHz*/ ,0x02 , 0x00}, { 26900 /*100 kHz*/ ,0x02 , 0x00},} }, // PA bias
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA HB RX Switch off                                
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                                             
+   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x00 , 0x18}, { 25445 /*100 kHz*/  ,0x00 , 0x18}, { 25930 /*100 kHz*/ ,0x00 , 0x18}, { 26415 /*100 kHz*/ ,0x00 , 0x18}, { 26900 /*100 kHz*/ ,0x00 , 0x18},} }, // ASM path sel and CPL on                            
+   { /* 6  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};
+
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band42_MIPI_TX_DATA_SetDefault[] =
+{
+//temp change PA0 to fix build error
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x00 , 0x07 }, {  34500/*100 kHz*/ ,0x00 , 0x07 }, {  35000/*100 kHz*/ ,0x00 , 0x07 }, {  35500/*100 kHz*/ ,0x00 , 0x07 }, {  36000/*100 kHz*/ ,0x00 , 0x07 },} }, // PA enable                             
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x01 , 0x00 }, {  34500/*100 kHz*/ ,0x01 , 0x00 }, {  35000/*100 kHz*/ ,0x01 , 0x00 }, {  35500/*100 kHz*/ ,0x01 , 0x00 }, {  36000/*100 kHz*/ ,0x01 , 0x00 },} }, // PA bias                                                          
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x04 , 0x18 }, {  34500/*100 kHz*/ ,0x04 , 0x18 }, {  35000/*100 kHz*/ ,0x04 , 0x18 }, {  35500/*100 kHz*/ ,0x04 , 0x18 }, {  36000/*100 kHz*/ ,0x04 , 0x18 },} }, // ASM coupler on (at Tx off, PA type)   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault   ,{ {  34000/*100 kHz*/ ,0x00 , 0x00 }, {  34500/*100 kHz*/ ,0x00 , 0x00 }, {  35000/*100 kHz*/ ,0x00 , 0x00 }, {  35500/*100 kHz*/ ,0x00 , 0x00 }, {  36000/*100 kHz*/ ,0x00 , 0x00 },} }, // DRX ASM off (for joint CA isolation)
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA2_SetDefault    ,{ {  34000/*100 kHz*/ ,0x00 , 0x00 }, {  34500/*100 kHz*/ ,0x00 , 0x00 }, {  35000/*100 kHz*/ ,0x00 , 0x00 }, {  35500/*100 kHz*/ ,0x00 , 0x00 }, {  36000/*100 kHz*/ ,0x00 , 0x00 },} }, // PA disable                            
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x04 , 0x00 }, {  34500/*100 kHz*/ ,0x04 , 0x00 }, {  35000/*100 kHz*/ ,0x04 , 0x00 }, {  35500/*100 kHz*/ ,0x04 , 0x00 }, {  36000/*100 kHz*/ ,0x04 , 0x00 },} }, // ASM coupler disable                   
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x03 , 0x60 }, {  34500/*100 kHz*/ ,0x03 , 0x60 }, {  35000/*100 kHz*/ ,0x03 , 0x60 }, {  35500/*100 kHz*/ ,0x03 , 0x60 }, {  36000/*100 kHz*/ ,0x03 , 0x60 },} }, // ASM TRX on                            
+   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  34000/*100 kHz*/ ,0x03 , 0x00 }, {  34500/*100 kHz*/ ,0x03 , 0x00 }, {  35000/*100 kHz*/ ,0x03 , 0x00 }, {  35500/*100 kHz*/ ,0x03 , 0x00 }, {  36000/*100 kHz*/ ,0x03 , 0x00 },} }, // ASM TRX off (TDD at Tx off)
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band43_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x00 ,0x04 }, {  36500/*100 kHz*/ ,0x00 ,0x04 }, {  37000/*100 kHz*/ ,0x00 ,0x04 }, {  37500/*100 kHz*/ ,0x00 ,0x04 }, {  38000/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x01 ,0x0F }, {  36500/*100 kHz*/ ,0x01 ,0x0F }, {  37000/*100 kHz*/ ,0x01 ,0x0F }, {  37500/*100 kHz*/ ,0x01 ,0x0F }, {  38000/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x02 ,0x00 }, {  36500/*100 kHz*/ ,0x02 ,0x00 }, {  37000/*100 kHz*/ ,0x02 ,0x00 }, {  37500/*100 kHz*/ ,0x02 ,0x00 }, {  38000/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x03 ,0x00 }, {  36500/*100 kHz*/ ,0x03 ,0x00 }, {  37000/*100 kHz*/ ,0x03 ,0x00 }, {  37500/*100 kHz*/ ,0x03 ,0x00 }, {  38000/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  36000/*100 kHz*/ ,0x01 ,0x00 }, {  36500/*100 kHz*/ ,0x01 ,0x00 }, {  37000/*100 kHz*/ ,0x01 ,0x00 }, {  37500/*100 kHz*/ ,0x01 ,0x00 }, {  38000/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x1C ,0x38 }, {  36500/*100 kHz*/ ,0x1C ,0x38 }, {  37000/*100 kHz*/ ,0x1C ,0x38 }, {  37500/*100 kHz*/ ,0x1C ,0x38 }, {  38000/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  36000/*100 kHz*/ ,0x01 ,0x01 }, {  36500/*100 kHz*/ ,0x01 ,0x01 }, {  37000/*100 kHz*/ ,0x01 ,0x01 }, {  37500/*100 kHz*/ ,0x01 ,0x01 }, {  38000/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band44_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x00 ,0x04 }, {  7280 /*100 kHz*/ ,0x00 ,0x04 }, {  7530 /*100 kHz*/ ,0x00 ,0x04 }, {  7780 /*100 kHz*/ ,0x00 ,0x04 }, {  8030 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x0F }, {  7280 /*100 kHz*/ ,0x01 ,0x0F }, {  7530 /*100 kHz*/ ,0x01 ,0x0F }, {  7780 /*100 kHz*/ ,0x01 ,0x0F }, {  8030 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x02 ,0x00 }, {  7280 /*100 kHz*/ ,0x02 ,0x00 }, {  7530 /*100 kHz*/ ,0x02 ,0x00 }, {  7780 /*100 kHz*/ ,0x02 ,0x00 }, {  8030 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x03 ,0x00 }, {  7280 /*100 kHz*/ ,0x03 ,0x00 }, {  7530 /*100 kHz*/ ,0x03 ,0x00 }, {  7780 /*100 kHz*/ ,0x03 ,0x00 }, {  8030 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  7030 /*100 kHz*/ ,0x01 ,0x00 }, {  7280 /*100 kHz*/ ,0x01 ,0x00 }, {  7530 /*100 kHz*/ ,0x01 ,0x00 }, {  7780 /*100 kHz*/ ,0x01 ,0x00 }, {  8030 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x1C ,0x38 }, {  7280 /*100 kHz*/ ,0x1C ,0x38 }, {  7530 /*100 kHz*/ ,0x1C ,0x38 }, {  7780 /*100 kHz*/ ,0x1C ,0x38 }, {  8030 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  7030 /*100 kHz*/ ,0x01 ,0x01 }, {  7280 /*100 kHz*/ ,0x01 ,0x01 }, {  7530 /*100 kHz*/ ,0x01 ,0x01 }, {  7780 /*100 kHz*/ ,0x01 ,0x01 }, {  8030 /*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band66_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x1C ,0x38 }, {  17275/*100 kHz*/ ,0x1C ,0x38 }, {  17450/*100 kHz*/ ,0x1C ,0x38 }, {  17625/*100 kHz*/ ,0x1C ,0x38 }, {  17800/*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x00 ,0x04 }, {  17275/*100 kHz*/ ,0x00 ,0x04 }, {  17450/*100 kHz*/ ,0x00 ,0x04 }, {  17625/*100 kHz*/ ,0x00 ,0x04 }, {  17800/*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x01 ,0x0F }, {  17275/*100 kHz*/ ,0x01 ,0x0F }, {  17450/*100 kHz*/ ,0x01 ,0x0F }, {  17625/*100 kHz*/ ,0x01 ,0x0F }, {  17800/*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x02 ,0x00 }, {  17275/*100 kHz*/ ,0x02 ,0x00 }, {  17450/*100 kHz*/ ,0x02 ,0x00 }, {  17625/*100 kHz*/ ,0x02 ,0x00 }, {  17800/*100 kHz*/ ,0x02 ,0x00 },} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x03 ,0x00 }, {  17275/*100 kHz*/ ,0x03 ,0x00 }, {  17450/*100 kHz*/ ,0x03 ,0x00 }, {  17625/*100 kHz*/ ,0x03 ,0x00 }, {  17800/*100 kHz*/ ,0x03 ,0x00 },} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  17100/*100 kHz*/ ,0x01 ,0x00 }, {  17275/*100 kHz*/ ,0x01 ,0x00 }, {  17450/*100 kHz*/ ,0x01 ,0x00 }, {  17625/*100 kHz*/ ,0x01 ,0x00 }, {  17800/*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17100/*100 kHz*/ ,0x1C ,0x38 }, {  17275/*100 kHz*/ ,0x1C ,0x38 }, {  17450/*100 kHz*/ ,0x1C ,0x38 }, {  17625/*100 kHz*/ ,0x1C ,0x38 }, {  17800/*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  17100/*100 kHz*/ ,0x01 ,0x01 }, {  17275/*100 kHz*/ ,0x01 ,0x01 }, {  17450/*100 kHz*/ ,0x01 ,0x01 }, {  17625/*100 kHz*/ ,0x01 ,0x01 }, {  17800/*100 kHz*/ ,0x01 ,0x01 },} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band71_MIPI_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband- { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x1C ,0x38 }, {  6720 /*100 kHz*/ ,0x1C ,0x38 }, {  6810 /*100 kHz*/ ,0x1C ,0x38 }, {  6900 /*100 kHz*/ ,0x1C ,0x38 }, {  6980 /*100 kHz*/ ,0x1C ,0x38 },} }, // PA On PM_Trig: normal mode   
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x00 ,0x04 }, {  6720 /*100 kHz*/ ,0x00 ,0x04 }, {  6810 /*100 kHz*/ ,0x00 ,0x04 }, {  6900 /*100 kHz*/ ,0x00 ,0x04 }, {  6980 /*100 kHz*/ ,0x00 ,0x04 },} }, // PA path sel   
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x01 ,0x0F }, {  6720 /*100 kHz*/ ,0x01 ,0x0F }, {  6810 /*100 kHz*/ ,0x01 ,0x0F }, {  6900 /*100 kHz*/ ,0x01 ,0x0F }, {  6980 /*100 kHz*/ ,0x01 ,0x0F },} }, // PA enable   
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x02 ,0x00 }, {  6720 /*100 kHz*/ ,0x02 ,0x00 }, {  6810 /*100 kHz*/ ,0x02 ,0x00 }, {  6900 /*100 kHz*/ ,0x02 ,0x00 }, {  6980 /*100 kHz*/ ,0x02 ,0x00 },} }, // Iref   
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x03 ,0x00 }, {  6720 /*100 kHz*/ ,0x03 ,0x00 }, {  6810 /*100 kHz*/ ,0x03 ,0x00 }, {  6900 /*100 kHz*/ ,0x03 ,0x00 }, {  6980 /*100 kHz*/ ,0x03 ,0x00 },} }, // Iref   
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0_SetDefault    ,{ {  6630 /*100 kHz*/ ,0x01 ,0x00 }, {  6720 /*100 kHz*/ ,0x01 ,0x00 }, {  6810 /*100 kHz*/ ,0x01 ,0x00 }, {  6900 /*100 kHz*/ ,0x01 ,0x00 }, {  6980 /*100 kHz*/ ,0x01 ,0x00 },} }, // PA disable   
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6630 /*100 kHz*/ ,0x1C ,0x38 }, {  6720 /*100 kHz*/ ,0x1C ,0x38 }, {  6810 /*100 kHz*/ ,0x1C ,0x38 }, {  6900 /*100 kHz*/ ,0x1C ,0x38 }, {  6980 /*100 kHz*/ ,0x1C ,0x38 },} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1_SetDefault   ,{ {  6630 /*100 kHz*/ ,0x01 ,0x01 }, {  6720 /*100 kHz*/ ,0x01 ,0x01 }, {  6810 /*100 kHz*/ ,0x01 ,0x01 }, {  6900 /*100 kHz*/ ,0x01 ,0x01 }, {  6980 /*100 kHz*/ ,0x01 ,0x01 },} }, 
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    }, {     0 /*100 kHz*/ ,0    ,0    },} },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_FILTER_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
+   { /* 0  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, // ASM PM_Trig: normal mode
+};
+
+//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_FILTER_TX_DATA_SetDefault[] =
+//{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x3E}, { 25825 /*100 kHz*/ ,0x00 , 0x3E}, { 25950 /*100 kHz*/ ,0x00 , 0x3E}, { 26075 /*100 kHz*/ ,0x00 , 0x3E}, { 26200 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
+  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x20}, { 25825 /*100 kHz*/ ,0x03 , 0x20}, { 25950 /*100 kHz*/ ,0x03 , 0x20}, { 26075 /*100 kHz*/ ,0x03 , 0x20}, { 26200 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
+  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+//};                                                                                                                                                                                                                                                     
+
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_FILTER_TX_DATA_SetDefault[] =
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x02 , 0x00}, { 25825 /*100 kHz*/ ,0x02 , 0x00}, { 25950 /*100 kHz*/ ,0x02 , 0x00}, { 26075 /*100 kHz*/ ,0x02 , 0x00}, { 26200 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x3E}, { 25825 /*100 kHz*/ ,0x00 , 0x3E}, { 25950 /*100 kHz*/ ,0x00 , 0x3E}, { 26075 /*100 kHz*/ ,0x00 , 0x3E}, { 26200 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x01 , 0x00}, { 25825 /*100 kHz*/ ,0x01 , 0x00}, { 25950 /*100 kHz*/ ,0x01 , 0x00}, { 26075 /*100 kHz*/ ,0x01 , 0x00}, { 26200 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x18}, { 25825 /*100 kHz*/ ,0x04 , 0x18}, { 25950 /*100 kHz*/ ,0x04 , 0x18}, { 26075 /*100 kHz*/ ,0x04 , 0x18}, { 26200 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation)
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 25700 /*100 kHz*/  ,0x00 , 0x00}, { 25825 /*100 kHz*/ ,0x00 , 0x00}, { 25950 /*100 kHz*/ ,0x00 , 0x00}, { 26075 /*100 kHz*/ ,0x00 , 0x00}, { 26200 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x04 , 0x00}, { 25825 /*100 kHz*/ ,0x04 , 0x00}, { 25950 /*100 kHz*/ ,0x04 , 0x00}, { 26075 /*100 kHz*/ ,0x04 , 0x00}, { 26200 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x20}, { 25825 /*100 kHz*/ ,0x03 , 0x20}, { 25950 /*100 kHz*/ ,0x03 , 0x20}, { 26075 /*100 kHz*/ ,0x03 , 0x20}, { 26200 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
+   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 25700 /*100 kHz*/  ,0x03 , 0x00}, { 25825 /*100 kHz*/ ,0x03 , 0x00}, { 25950 /*100 kHz*/ ,0x03 , 0x00}, { 26075 /*100 kHz*/ ,0x03 , 0x00}, { 26200 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};                                                                                                                                                                                                                                                     
+                                                                                                                                                                                                                                                                                                        
+                                                                                                                                                                                                                                                                 
+//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
+//{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x4E}, { 23250 /*100 kHz*/ ,0x00 , 0x4E}, { 23500 /*100 kHz*/ ,0x00 , 0x4E}, { 23750 /*100 kHz*/ ,0x00 , 0x4E}, { 24000 /*100 kHz*/ ,0x00 , 0x4E},} }, // PA enable                             
+  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x18}, { 23250 /*100 kHz*/ ,0x04 , 0x18}, { 23500 /*100 kHz*/ ,0x04 , 0x18}, { 23750 /*100 kHz*/ ,0x04 , 0x18}, { 24000 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x00}, { 23250 /*100 kHz*/ ,0x04 , 0x00}, { 23500 /*100 kHz*/ ,0x04 , 0x00}, { 23750 /*100 kHz*/ ,0x04 , 0x00}, { 24000 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x40}, { 23250 /*100 kHz*/ ,0x03 , 0x40}, { 23500 /*100 kHz*/ ,0x03 , 0x40}, { 23750 /*100 kHz*/ ,0x03 , 0x40}, { 24000 /*100 kHz*/ ,0x03 , 0x40},} }, // ASM TRX on                            
+  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+//};
+
+                                                                                                                                                                                                                                                                 
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x02 , 0x00}, { 23250 /*100 kHz*/ ,0x02 , 0x00}, { 23500 /*100 kHz*/ ,0x02 , 0x00}, { 23750 /*100 kHz*/ ,0x02 , 0x00}, { 24000 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x4E}, { 23250 /*100 kHz*/ ,0x00 , 0x4E}, { 23500 /*100 kHz*/ ,0x00 , 0x4E}, { 23750 /*100 kHz*/ ,0x00 , 0x4E}, { 24000 /*100 kHz*/ ,0x00 , 0x4E},} }, // PA enable                             
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x01 , 0x00}, { 23250 /*100 kHz*/ ,0x01 , 0x00}, { 23500 /*100 kHz*/ ,0x01 , 0x00}, { 23750 /*100 kHz*/ ,0x01 , 0x00}, { 24000 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x18}, { 23250 /*100 kHz*/ ,0x04 , 0x18}, { 23500 /*100 kHz*/ ,0x04 , 0x18}, { 23750 /*100 kHz*/ ,0x04 , 0x18}, { 24000 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation) 
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 23000 /*100 kHz*/  ,0x00 , 0x00}, { 23250 /*100 kHz*/ ,0x00 , 0x00}, { 23500 /*100 kHz*/ ,0x00 , 0x00}, { 23750 /*100 kHz*/ ,0x00 , 0x00}, { 24000 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x04 , 0x00}, { 23250 /*100 kHz*/ ,0x04 , 0x00}, { 23500 /*100 kHz*/ ,0x04 , 0x00}, { 23750 /*100 kHz*/ ,0x04 , 0x00}, { 24000 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x40}, { 23250 /*100 kHz*/ ,0x03 , 0x40}, { 23500 /*100 kHz*/ ,0x03 , 0x40}, { 23750 /*100 kHz*/ ,0x03 , 0x40}, { 24000 /*100 kHz*/ ,0x03 , 0x40},} }, // ASM TRX on                            
+   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 23000 /*100 kHz*/  ,0x03 , 0x00}, { 23250 /*100 kHz*/ ,0x03 , 0x00}, { 23500 /*100 kHz*/ ,0x03 , 0x00}, { 23750 /*100 kHz*/ ,0x03 , 0x00}, { 24000 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};                                                                                                                                                                                                                                                        
+                                                                                                                                                                                                                                                                 
+//LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
+//{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+  // { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x3E}, { 25445 /*100 kHz*/  ,0x00 , 0x3E}, { 25930 /*100 kHz*/ ,0x00 , 0x3E}, { 26415 /*100 kHz*/ ,0x00 , 0x3E}, { 26900 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
+  // { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+  // { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+  // { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x18}, { 25445 /*100 kHz*/  ,0x04 , 0x18}, { 25930 /*100 kHz*/ ,0x04 , 0x18}, { 26415 /*100 kHz*/ ,0x04 , 0x18}, { 26900 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+  // { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+  // { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x00}, { 25445 /*100 kHz*/  ,0x04 , 0x00}, { 25930 /*100 kHz*/ ,0x04 , 0x00}, { 26415 /*100 kHz*/ ,0x04 , 0x00}, { 26900 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+  // { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x20}, { 25445 /*100 kHz*/  ,0x03 , 0x20}, { 25930 /*100 kHz*/ ,0x03 , 0x20}, { 26415 /*100 kHz*/ ,0x03 , 0x20}, { 26900 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
+  // { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+  // { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+//};
+
+                                                                                                                                                                                                                                                                 
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_FILTER_TX_DATA_SetDefault[] =                                                                                                                                                                                      
+{
+   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband-0 freq    ,addr ,data }, { subband-1 freq    ,addr ,data }, { subband-2 freq    ,addr ,data }, { subband-3 freq    ,addr ,data }, { subband-4 freq    ,addr ,data },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x02 , 0x00}, { 25445 /*100 kHz*/  ,0x02 , 0x00}, { 25930 /*100 kHz*/ ,0x02 , 0x00}, { 26415 /*100 kHz*/ ,0x02 , 0x00}, { 26900 /*100 kHz*/ ,0x02 , 0x00},} }, // PA 3P4T disable
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x3E}, { 25445 /*100 kHz*/  ,0x00 , 0x3E}, { 25930 /*100 kHz*/ ,0x00 , 0x3E}, { 26415 /*100 kHz*/ ,0x00 , 0x3E}, { 26900 /*100 kHz*/ ,0x00 , 0x3E},} }, // PA enable                             
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x01 , 0x00}, { 25445 /*100 kHz*/  ,0x01 , 0x00}, { 25930 /*100 kHz*/ ,0x01 , 0x00}, { 26415 /*100 kHz*/ ,0x01 , 0x00}, { 26900 /*100 kHz*/ ,0x01 , 0x00},} }, // PA bias                               
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // PA bias                               
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x18}, { 25445 /*100 kHz*/  ,0x04 , 0x18}, { 25930 /*100 kHz*/ ,0x04 , 0x18}, { 26415 /*100 kHz*/ ,0x04 , 0x18}, { 26900 /*100 kHz*/ ,0x04 , 0x18},} }, // ASM coupler on (at Tx off, PA type)   
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT2    , LTE_REG_W     , MIPI_USID_ASM2_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // DRX ASM off (for joint CA isolation)
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA0_SetDefault   ,{ { 24960 /*100 kHz*/ ,0x00 , 0x00}, { 25445 /*100 kHz*/  ,0x00 , 0x00}, { 25930 /*100 kHz*/ ,0x00 , 0x00}, { 26415 /*100 kHz*/ ,0x00 , 0x00}, { 26900 /*100 kHz*/ ,0x00 , 0x00},} }, // PA disable                            
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x04 , 0x00}, { 25445 /*100 kHz*/  ,0x04 , 0x00}, { 25930 /*100 kHz*/ ,0x04 , 0x00}, { 26415 /*100 kHz*/ ,0x04 , 0x00}, { 26900 /*100 kHz*/ ,0x04 , 0x00},} }, // ASM coupler disable                   
+   { /* 8  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x20}, { 25445 /*100 kHz*/  ,0x03 , 0x20}, { 25930 /*100 kHz*/ ,0x03 , 0x20}, { 26415 /*100 kHz*/ ,0x03 , 0x20}, { 26900 /*100 kHz*/ ,0x03 , 0x20},} }, // ASM TRX on                            
+   //{ /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1_SetDefault  ,{ { 24960 /*100 kHz*/ ,0x03 , 0x00}, { 25445 /*100 kHz*/  ,0x03 , 0x00}, { 25930 /*100 kHz*/ ,0x03 , 0x00}, { 26415 /*100 kHz*/ ,0x03 , 0x00}, { 26900 /*100 kHz*/ ,0x03 , 0x00},} }, // ASM TRX off (TDD at Tx off)
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0               ,{ { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/  ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   }, { 0     /*100 kHz*/ ,0    , 0   },} },
+};
+
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band9_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band11_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band13_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band18_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band19_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band21_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band22_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band25_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band26_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band27_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(5)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band30_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+//LTE_MIPI_EVENT_TABLE_T LTE_Band32_MIPI_TPC_EVENT_SetDefault[] =
+//{
+//   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+//   /*                        { start, stop },                      ( us )        */
+//   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
+//   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+//};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band34_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 3    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band42_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   //{ /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },    
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band43_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band44_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band66_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(6)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band71_MIPI_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                      ( us )        */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(12)  },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_DATA_TABLE_T LTE_BandNone_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band1_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band2_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band3_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band4_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band5_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band7_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band8_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band9_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band11_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band12_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band13_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band17_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band18_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band19_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band20_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band21_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band22_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band25_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band26_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band27_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band28_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band30_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+//LTE_MIPI_DATA_TABLE_T LTE_Band32_MIPI_TPC_DATA_SetDefault[] =
+//{
+//   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+//   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+//   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+//   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+//   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+//};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band34_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias  
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band38_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
+   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
+   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band39_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , MIPI_USID_PA1_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band40_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
+   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
+   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band41_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA mode, path sel
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // PA bias
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // PA bias
+   {/* 3  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , MIPI_USID_PA0_SetDefault                , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA3}, // PA bias
+   {/* 4  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band42_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   //{/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band43_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band44_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band66_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band71_MIPI_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      19200, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19350, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19650, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      18500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      18650, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      18800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      18950, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      19100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0 },  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17287, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17475, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17662, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17850, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band4_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17212, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17325, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17437, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17550, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8240, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8302, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8365, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8427, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x24}, { 0x1, 0xAF},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8490, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x24}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      25000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25175, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25350, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25525, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x6C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x32},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8887, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8975, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       9062, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       9150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x11},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x22},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x33},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{{ 0x0, 0x1C}, { 0x1, 0x44},{ 0x3, 0x88},  { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band9_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       17499, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17587, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17674, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17762, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17849, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band11_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       14279, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14329, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14379, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14429, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14479, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       6990, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+   {
+       7032, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+   {
+       7075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+   {
+       7117, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},      
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+   {
+       7160, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band13_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7770, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7795, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7820, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7845, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7870, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7040, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},    
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7070, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7130, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7160, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band18_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8188, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8225, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8263, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band19_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8338, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8375, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8413, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8450, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band20_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8320, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8395, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8470, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8545, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8620, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band21_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       14479, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14517, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14554, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14592, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14629, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band22_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       34100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band25_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       18500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18663, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18825, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18998, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       19150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x38}, { 0x1, 0x2B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x2F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x3F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x48}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x49}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x38}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band26_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8140, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8227, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8315, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8402, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8490, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0xAF}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4F}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x4B}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x20}, { 0x1, 0x57}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band27_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8070, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8113, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8155, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8198, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8240, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7142, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7255, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7367, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7480, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00},{ 0x0, 0x0},  { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band30_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      23050, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23125, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band34_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+       20100, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20138, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20175, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20213, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20250, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      25700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},      
+        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS 
+      }
+   },
+   {
+      25825, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
+        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25950, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
+        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
+        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26200, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
+        {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band39_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      18800, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      18900, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      19000, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      19100, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      19200, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      23000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},  
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23250, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},      
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23750, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      24000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      24960, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25445, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},     
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25930, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},    
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26415, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},  
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},   
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band42_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      34000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      34500, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      35000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      35500, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      36000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band43_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      36000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      36500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      37000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      37500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      38000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band44_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      7030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7280, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7530, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7780, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      8030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band66_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17275, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17450, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17625, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x11} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x22} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x33} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x44} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x55} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}}, 
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band71_MIPI_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      6630, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6720, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6810, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6980, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+   {
+      0, /*100kHz*/
+      MIPI_USID_INIT0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},
+         {{ { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 }, { 0x0, 0x0 } }},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      19200, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19350, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19650, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      18500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      18650, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      18800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      18950, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x4C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17287, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17475, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17662, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17850, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x44}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band4_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17212, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17325, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17437, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      17550, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x34}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8240, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8302, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8365, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8427, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8490, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x24}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      25000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25175, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25350, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25525, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x6C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8887, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8975, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       9062, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       9150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band9_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       17499, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17587, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17674, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17762, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       17849, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band11_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       14279, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14329, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14379, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14429, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14479, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       6990, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7032, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7117, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7160, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band13_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7770, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7795, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7820, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7845, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7870, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7040, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7070, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7130, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       7160, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x2C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band18_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8188, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8225, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8263, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band19_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8338, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8375, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8413, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8450, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band20_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8320, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8395, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8470, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8545, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+       8620, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x1C}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band21_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       14479, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14517, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14554, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14592, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       14629, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band22_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       34100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34300, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       34900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band25_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       18500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18663, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18825, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       18998, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       19150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x24}, { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x24}, { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band26_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8140, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8227, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8315, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8402, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8490, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x24}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x78}, { 0x3, 0x89}, { 0x0, 0x0C }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band27_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       8070, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8113, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8155, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8198, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       8240, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x16}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x3, 0x85}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x46}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x56}, { 0x3, 0x8A}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x77}, { 0x3, 0x87}, { 0x0, 0x05 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00 }, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       7030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7142, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x14}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7255, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7367, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       7480, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x13}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x23}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x34}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x45}, { 0x3, 0x80}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x65}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x76}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x87}, { 0x3, 0x8A}, { 0x0, 0x0C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band30_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      23050, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23125, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23150, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x3D}, { 0x1, 0x60}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x4D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x70}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x5D}, { 0x1, 0x80}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x6D}, { 0x1, 0x90}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x7D}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xAD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0xBD}, { 0x1, 0xA8}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band34_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+       20100, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20138, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20175, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20213, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+       20250, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x14}, { 0x3, 0x80}, { 0x0, 0x2F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x15}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x3, 0x80}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x47}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x59}, { 0x3, 0x89}, { 0x0, 0x0F}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      25700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25825, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25950, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      26075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      26200, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band39_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      18800, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      18900, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19000, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19100, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      19200, /*100kHz*/
+      MIPI_USID_PA1_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x2F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x11}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x22}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x33}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x44}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x55}, { 0x3 , 0x88} ,{ 0x0 , 0x0F}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      23000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      23250, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      23500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      23750, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      24000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x32} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      24960, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25445, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      25930, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      26415, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+   {
+      26900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x11} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x22} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x33} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x44} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 , 0x55} , { 0x2 , 0x00} , { 0x3 , 0x88} , { 0x0 , 0x0}}},
+         {{ { 0x1 , 0x00}, { 0x3 , 0x00} ,{ 0x0 , 0x00}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band42_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      34000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      34500, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      35000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      35500, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      36000, /*100kHz*/
+      MIPI_USID_PA2_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x24}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x25}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x35}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x36}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x67}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x79}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x7A}, { 0x0, 0x05}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x1, 0x00}, { 0x0, 0x00}, { 0x0, 0x0}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band43_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      36000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      36500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      37000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      37500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      38000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band44_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      7030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7280, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7530, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      7780, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      8030, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band66_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      17100, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17275, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17450, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17625, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      17800, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band71_MIPI_PA_CCA_SECTION_DATA_SetDefault[] =
+{
+   {
+      6630, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x14}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x34}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6720, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6810, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x25}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x36}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x67}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x79}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x7A}, { 0x3, 0x94}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      6980, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x0, 0x1C}, { 0x1, 0x24}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x35}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x45}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x46}, { 0x3, 0x90}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x77}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x89}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x1C}, { 0x1, 0x8C}, { 0x3, 0x95}, { 0x0, 0x0 }, { 0x0, 0x0 }}},
+         {{ { 0x0, 0x00}, { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+
+/*special handle for T/Rx calibration, we should force ASM to isolation mode */
+/*Users just need to provide the ASM isolation CW, DSP may use immediate mode*/
+/*to control the MIPI ASM                                                    */
+LTE_MIPI_IMM_DATA_TABLE_T LTE_MIPI_ASM_ISOLATION_DATA_SetDefault[LTE_MIPI_ASM_ISOLATION_DATA_SIZE_SetDefault] =
+{
+   //No.      elm type     , port_sel       , data_seq  ,      USID      , addr  , data , wait_time(us)
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1 , LTE_REG_W , MIPI_USID_PA1_SetDefault , {0x0  , 0x0} , WAITUSCNT(0) }, // Broadcast ID, Standard MIPI, PM_TRIG = normal mode
+   {  LTE_MIPI_END_PATTERN ,              0 ,         0 ,              0 , {0x0  , 0x0} ,           0  },
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_EVENT_TABLE_T LTE_BandNone_MIPI_FILTER_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
+   /*                        { start, stop },                      ( us )         */
+   { /* 0  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_FILTER_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
+   /*                        { start, stop },                      ( us )         */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_FILTER_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
+   /*                        { start, stop },                      ( us )         */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_FILTER_TPC_EVENT_SetDefault[] =
+{
+   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
+   /*                        { start, stop },                      ( us )         */
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)   },
+   { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+};
+
+kal_uint32  LTE_MIPI_FILTER_TPC_EVENT_SIZE_TABLE_SetDefault[] =
+{
+   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR0, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR1, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR2, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR3, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR4, SetDefault)),
+};
+
+LTE_MIPI_EVENT_TABLE_T*  LTE_MIPI_FILTER_TPC_EVENT_TABLE_SetDefault[] =
+{
+   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR0, SetDefault),
+   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR1, SetDefault),
+   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR2, SetDefault),
+   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR3, SetDefault),
+   LTE_MIPI_FILTER_TPC_EVENT(BAND_FILTER_INDICATOR4, SetDefault),
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_DATA_TABLE_T LTE_BandNone_MIPI_FILTER_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band38_MIPI_FILTER_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band40_MIPI_FILTER_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+LTE_MIPI_DATA_TABLE_T LTE_Band41_MIPI_FILTER_TPC_DATA_SetDefault[] =
+{
+   //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
+   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0                        },
+};
+
+kal_uint32  LTE_MIPI_FILTER_TPC_DATA_SIZE_TABLE_SetDefault[] =
+{
+   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR0, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR1, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR2, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR3, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR4, SetDefault)),
+};
+
+LTE_MIPI_DATA_TABLE_T*  LTE_MIPI_FILTER_TPC_DATA_TABLE_SetDefault[] =
+{
+   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR0, SetDefault),
+   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR1, SetDefault),
+   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR2, SetDefault),
+   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR3, SetDefault),
+   LTE_MIPI_FILTER_TPC_DATA(BAND_FILTER_INDICATOR4, SetDefault),
+};
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_BandNone_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
+{
+   /*8714 KHz*/
+   {
+      0,/*100kHz*/
+      0,/*USID*/
+      {
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
+      }
+   },
+
+      /*8764 KHz*/
+   {
+      0,/*100kHz*/
+      0,/*USID*/
+      {
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
+      }
+   },
+
+      /*8784 KHz*/
+   {
+      0,/*100kHz*/
+      0,/*USID*/
+      {
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
+      }
+   },
+
+      /*8804 KHz*/
+   {
+      0,/*100kHz*/
+      0,/*USID*/
+      {
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
+      }
+   },
+
+      /*8916 KHz*/
+   {
+      0,/*100kHz*/
+      0,/*USID*/
+      {
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},
+         {{ {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}, {0x0,0x0}}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      25700, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25825, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25950, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26075, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26200, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      23000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23250, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23500, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      23750, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      24000, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x22}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x33}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x54}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x74}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x84}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xA5}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC6}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xE7}, { 0x3, 0x89}, { 0x0, 0x4C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_FILTER_PA_SECTION_DATA_SetDefault[] =
+{
+   {
+      24960, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25445, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      25930, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26415, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+   {
+      26900, /*100kHz*/
+      MIPI_USID_PA0_SetDefault, /*USID*/
+      {
+         // PAEn=1
+         // PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2, PA_SEC_DATA3, PA_SEC_DATA4
+         // {addr, data}, {addr, data}, {addr, data}, {addr, data}, {addr, data}
+         {{ { 0x1, 0x23}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x24}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x35}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x45}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x55}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x57}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x68}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0xC9}, { 0x3, 0x87}, { 0x0, 0x3C}, { 0x0, 0x0 }, { 0x0, 0x0 }}},     
+         {{ { 0x1, 0x00}, { 0x3, 0x00}, { 0x0, 0x00}, { 0x0, 0x0 }, { 0x0, 0x0 }}},//SRS
+      }
+   },
+};
+
+kal_uint32  LTE_MIPI_FILTER_PA_TPC_SECTION_DATA_SIZE_SetDefault[LTE_FILTER_MAX_SUPPORT_BAND_NUM] =
+{
+   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault)),
+   sizeof(LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault)),
+};
+
+LTE_MIPI_TPC_SECTION_TABLE_DEFAULT  LTE_MIPI_FILTER_PA_TPC_SECTION_DATA_SetDefault[LTE_FILTER_MAX_SUPPORT_BAND_NUM] =
+{
+   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR0, SetDefault), BAND_FILTER_INDICATOR0_CCA_Support_SetDefault},
+   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR1, SetDefault), BAND_FILTER_INDICATOR1_CCA_Support_SetDefault},
+   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR2, SetDefault), BAND_FILTER_INDICATOR2_CCA_Support_SetDefault},
+   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR3, SetDefault), BAND_FILTER_INDICATOR3_CCA_Support_SetDefault},
+   {LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault), LTE_MIPI_FILTER_PA_SECTION_DATA(BAND_FILTER_INDICATOR4, SetDefault), BAND_FILTER_INDICATOR4_CCA_Support_SetDefault},
+};
+
+
+
+/******************************************************************************************/
+/*   !!! DO NOT MODIFY AREA BELOW, NEED TO INCLUDE TOOL GENERATED FILES !!!               */
+/******************************************************************************************/
+
+/**************************************************************************************************************************************************************************************************/
+
+#include "Toolgen/lte_custom_mipi_ref.c"
+
+/**************************************************************************************************************************************************************************************************/
+
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/ul1_rf/MT6739_UMTS_FDD_MT6177M_CUSTOM/ul1d_custom_rf.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/ul1_rf/MT6739_UMTS_FDD_MT6177M_CUSTOM/ul1d_custom_rf.h	(revision 5132)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/ul1_rf/MT6739_UMTS_FDD_MT6177M_CUSTOM/ul1d_custom_rf.h	(revision 5133)
@@ -1,517 +1,517 @@
-/*******************************************************************************
-*  Copyright Statement:
-*  --------------------
-*  This software is protected by Copyright and the information contained
-*  herein is confidential. The software may not be copied and the information
-*  contained herein may not be used or disclosed except with the written
-*  permission of MediaTek Inc. (C) 2001
-*
-*******************************************************************************/
-
-/*******************************************************************************
- *
- * Filename:
- * ---------
- *	ul1d_custom_rf.h
- *
- * Project:
- * --------
- *   MT6176
- *
- * Description:
- * ------------
- *   MT6176 UMTS FDD RF with ES1B
- *
- * Author:
- * -------
- * -------
- *
-
- *******************************************************************************/
-#ifndef  _UL1D_CUSTOM_RF_SetDefault_H_
-#define  _UL1D_CUSTOM_RF_SetDefault_H_
-/* ------------------------------------------------------------------------- */
-#if !defined(MT6177M_RF)
-   #error "rf files mismatch with compile option!"
-#endif
-
-#include "ul1d_custom_mipi.h"
-
-/*MT6176*/
-/*MT6176*/ #define  PA_SECTION_SetDefault   3
-/*MT6176*/
-/*MT6176*/ /*--------------------------------------------------------*/
-/*MT6176*/ /*   Define MIPI Tool Version Number                      */
-/*MT6176*/ /*--------------------------------------------------------*/
-/*MT6176*/ #define  FDD_MIPI_TOOL_VER_SetDefault    0
-/*MT6176*/
-/*MT6176*/ /*--------------------------------------------------------*/
-/*MT6176*/ /*   Event Timing Define                                  */
-/*MT6176*/ /*--------------------------------------------------------*/
-/*MT6176*/ #define  TC_PR1_SetDefault               MICROSECOND_TO_CHIP(200)
-/*MT6176*/ #define  TC_PR2_SetDefault               MICROSECOND_TO_CHIP(100)
-/*MT6176*/ #define  TC_PR2B_SetDefault              MICROSECOND_TO_CHIP( 50)
-/*MT6176*/ #define  TC_PR3_SetDefault               MICROSECOND_TO_CHIP( 20)
-/*MT6176*/
-/*MT6176*/ #define  TC_PT1_SetDefault               MICROSECOND_TO_CHIP(200)
-/*MT6176*/ #define  TC_PT2_SetDefault               MICROSECOND_TO_CHIP(100)
-/*MT6176*/ #define  TC_PT2B_SetDefault              MICROSECOND_TO_CHIP( 50)
-/*MT6176*/ #define  TC_PT3_SetDefault               MICROSECOND_TO_CHIP( 10)
-/*MT6176*/
-/*MT6176*/
-/*MT6176*/ /* the following parameter is chip resolution */
-/*MT6176*/ #define MAX_OFFSET_SetDefault        (24*4) //this value must be equal to max of the following 4 offset value
-/*MT6176*/ /* Set VM timing same as PGABSI_OFFSET1 */
-/*MT6176*/ // Rich modification for the vm_offset as 37
-/*MT6176*/ #define VM_OFFSET_SetDefault         (42)//(33)   //54 //63 chips
-/*MT6176*/ #define VBIAS_OFFSET_SetDefault      (59)   //59 chips
-/*MT6176*/ #define DC2DC_OFFSET_SetDefault      (24*4)
-/*MT6176*/ #define VGA_OFFSET_SetDefault        (24*4)
-/*MT6176*/
-/*MT6176*/ /*------------------------------------------------------*/
-/*MT6176*/ /*   define  BPI data for MT6176                        */
-/*MT6176*/ /*------------------------------------------------------*/
-/*MT6176*/ /*    PRCB : bit  BPI   pin function                    */
-/*MT6176*/ /*            0    0    Reserved                        */
-/*MT6176*/ /*            1    1    Reserved                        */
-/*MT6176*/ /*            2    2    Reserved                        */
-/*MT6176*/ /*            3    3    Reserved                        */
-/*MT6176*/ /*            4    4    Reserved                        */
-/*MT6176*/ /*            5    5    Reserved                        */
-/*MT6176*/ /*            6    6    W_PA_B5_EN                      */
-/*MT6176*/ /*            7    7    W_PA_B13_EN                     */
-/*MT6176*/ /*            8    8    W_PA_B40_EN                     */
-/*MT6176*/ /*            9    9    W_PA_B1_EN                      */
-/*MT6176*/ /*            10   10   Reserved                        */
-/*MT6176*/ /*            11   11   Reserved                        */
-/*MT6176*/ /*            12   12   Reserved                        */
-/*MT6176*/ /*            13   13   Reserved                        */
-/*MT6176*/ /*            14   14   Reserved                        */
-/*MT6176*/ /*            15   15   DRX_V1                          */
-/*MT6176*/ /*            16   16   DRX_V2                          */
-/*MT6176*/ /*            17   17   DRX_V3                          */
-/*MT6176*/ /*            18   18   W_PA_B2_EN                      */
-/*MT6176*/ /*            19   19   SP3T_V1                         */
-/*MT6176*/ /*            20   20   SP3T_V2                         */
-/*MT6176*/ /*            21   21   ASM_VCTRL_B/Main_V2             */
-/*MT6176*/ /*            22   22   ASM_VCTRL_A/Main_V1             */
-/*MT6176*/ /*            23   23   ASM_VCTRL_C/Main_V3             */
-/*MT6176*/ /*            24   24   WG_GGE_PA_ENABLE                */
-/*MT6176*/ /*            25   25   LTE_RX                          */
-/*MT6176*/ /*            26   26   LTE_RX                          */
-/*MT6176*/ /*            27   27   LTE_RX                          */
-/*MT6176*/ /*            28   28   LTE_RX                          */
-/*MT6176*/ /*            29   29   LTE_RX                          */
-/*MT6176*/ /*            30   30   LTE_RX                          */
-/*MT6176*/ /*------------------------------------------------------*/
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ /* RX Main BPI Data Setting.   */
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ //* --------------------- PDATA_BANDNone Start ---------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBandNone_PR1_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PR2_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PR2B_SetDefault   0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PR3_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PT1_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PT2_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PT2B_SetDefault   0x00000000
-/*MT6176*/ #define    PDATA_UMTSBandNone_PT3_SetDefault    0x00000000
-/*MT6176*/ /* --------------------- PDATA_BANDNone End ------------------------------*/
-/*MT6176*/ //* --------------------- PDATA_BAND1 Start ---------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand1_PR1_SetDefault      0x00002000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand1_PR2_SetDefault      0x00002000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand1_PR2B_SetDefault     0x00002000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand1_PR3_SetDefault      0x00000000
-/*MT6176*/ #define    PDATA_UMTSBand1_PT1_SetDefault      PDATA_UMTSBand1_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand1_PT2_SetDefault      PDATA_UMTSBand1_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand1_PT2B_SetDefault     PDATA_UMTSBand1_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand1_PT3_SetDefault      0x00000000
-/*MT6176*/ /* --------------------- PDATA_BAND1 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND2 Start ----------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand2_PR1_SetDefault      0x00002060 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand2_PR2_SetDefault      0x00002060 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand2_PR2B_SetDefault     0x00002060 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand2_PR3_SetDefault      0x00000000
-/*MT6176*/ #define    PDATA_UMTSBand2_PT1_SetDefault      PDATA_UMTSBand2_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand2_PT2_SetDefault      PDATA_UMTSBand2_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand2_PT2B_SetDefault     PDATA_UMTSBand2_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand2_PT3_SetDefault      0x00000000
-/*MT6176*/ /* --------------------- PDATA_BAND2 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND4 Start ---------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand4_PR1_SetDefault      0x00000000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand4_PR2_SetDefault      0x00000000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand4_PR2B_SetDefault     0x00000000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand4_PR3_SetDefault      0x00000000
-/*MT6176*/ #define    PDATA_UMTSBand4_PT1_SetDefault      PDATA_UMTSBand4_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand4_PT2_SetDefault      PDATA_UMTSBand4_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand4_PT2B_SetDefault     PDATA_UMTSBand4_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand4_PT3_SetDefault      0x00000000
-/*MT6176*/ /* --------------------- PDATA_BAND4 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND5 Start ----------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand5_PR1_SetDefault      0x00003000 //ANT
-/*MT6176*/ #define    PDATA_UMTSBand5_PR2_SetDefault      0x00003000 //ANT
-/*MT6176*/ #define    PDATA_UMTSBand5_PR2B_SetDefault     0x00003000 //PDET //ANT
-/*MT6176*/ #define    PDATA_UMTSBand5_PR3_SetDefault      0x00000000
-/*MT6176*/ #define    PDATA_UMTSBand5_PT1_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand5_PT2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand5_PT2B_SetDefault     PDATA_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand5_PT3_SetDefault      0x00000000
-/*MT6176*/ /* --------------------- PDATA_BAND5 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND6 Start ----------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand6_PR1_SetDefault      PDATA_UMTSBand5_PR1_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PR2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PR2B_SetDefault     PDATA_UMTSBand5_PR2B_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PR3_SetDefault      PDATA_UMTSBand5_PR3_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PT1_SetDefault      PDATA_UMTSBand5_PT1_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PT2_SetDefault      PDATA_UMTSBand5_PT2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PT2B_SetDefault     PDATA_UMTSBand5_PT2B_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand6_PT3_SetDefault      PDATA_UMTSBand5_PT3_SetDefault
-/*MT6176*/ /* --------------------- PDATA_BAND6 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND8 Start ----------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand8_PR1_SetDefault      0x00001399 //ANT         
-/*MT6176*/ #define    PDATA_UMTSBand8_PR2_SetDefault      0x00001399 //ANT         
-/*MT6176*/ #define    PDATA_UMTSBand8_PR2B_SetDefault     0x00001399 //PDET //ANT  
-/*MT6176*/ #define    PDATA_UMTSBand8_PR3_SetDefault      0x00000000
-/*MT6176*/ #define    PDATA_UMTSBand8_PT1_SetDefault      PDATA_UMTSBand8_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand8_PT2_SetDefault      PDATA_UMTSBand8_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand8_PT2B_SetDefault     PDATA_UMTSBand8_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand8_PT3_SetDefault      0x00000000
-/*MT6176*/ /* --------------------- PDATA_BAND8 End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND19 Start ----------------------------*/
-/*MT6176*/ #define    PDATA_UMTSBand19_PR1_SetDefault      PDATA_UMTSBand5_PR1_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PR2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PR2B_SetDefault     PDATA_UMTSBand5_PR2B_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PR3_SetDefault      PDATA_UMTSBand5_PR3_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PT1_SetDefault      PDATA_UMTSBand5_PT1_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PT2_SetDefault      PDATA_UMTSBand5_PT2_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PT2B_SetDefault     PDATA_UMTSBand5_PT2B_SetDefault
-/*MT6176*/ #define    PDATA_UMTSBand19_PT3_SetDefault      PDATA_UMTSBand5_PT3_SetDefault
-/*MT6176*/ /* --------------------- PDATA_BAND19 End ------------------------------*/
-/*MT6176*/ 
-/*MT6176*/ #if IS_3G_RXD_FE_CONTROL_SUPPORT
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ /* RX Diversity BPI Data Setting.   */
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ //* --------------------- PDATA_BANDNone RXD Start ---------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBandNone_PR1_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA2_UMTSBandNone_PR2_SetDefault    0x00000000
-/*MT6176*/ #define    PDATA2_UMTSBandNone_PR2B_SetDefault   0x00000000
-/*MT6176*/ #define    PDATA2_UMTSBandNone_PR3_SetDefault    0x00000000
-/*MT6176*/ /* --------------------- PDATA_BANDNone RXD End ------------------------------*/
-/*MT6176*/ //* --------------------- PDATA_BAND1 RXD Start ---------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand1_PR1_SetDefault      0x00000007     
-/*MT6176*/ #define    PDATA2_UMTSBand1_PR2_SetDefault      0x00000007     
-/*MT6176*/ #define    PDATA2_UMTSBand1_PR2B_SetDefault     0x00000007 
-/*MT6176*/ #define    PDATA2_UMTSBand1_PR3_SetDefault      0x00000000     
-/*MT6176*/ /* --------------------- PDATA_BAND1 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND2 RXD Start ----------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand2_PR1_SetDefault      0x00000005     
-/*MT6176*/ #define    PDATA2_UMTSBand2_PR2_SetDefault      0x00000005     
-/*MT6176*/ #define    PDATA2_UMTSBand2_PR2B_SetDefault     0x00000005
-/*MT6176*/ #define    PDATA2_UMTSBand2_PR3_SetDefault      0x00000000     
-/*MT6176*/ /* --------------------- PDATA_BAND2 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND4 RXD Start ---------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand4_PR1_SetDefault      0x00000006     
-/*MT6176*/ #define    PDATA2_UMTSBand4_PR2_SetDefault      0x00000006     
-/*MT6176*/ #define    PDATA2_UMTSBand4_PR2B_SetDefault     0x00000006
-/*MT6176*/ #define    PDATA2_UMTSBand4_PR3_SetDefault      0x00000000     
-/*MT6176*/ /* --------------------- PDATA_BAND4 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND5 RXD Start ----------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand5_PR1_SetDefault      0x00000001     
-/*MT6176*/ #define    PDATA2_UMTSBand5_PR2_SetDefault      0x00000001     
-/*MT6176*/ #define    PDATA2_UMTSBand5_PR2B_SetDefault     0x00000001
-/*MT6176*/ #define    PDATA2_UMTSBand5_PR3_SetDefault      0x00000000     
-/*MT6176*/ /* --------------------- PDATA_BAND5 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND6 RXD Start ----------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand6_PR1_SetDefault      PDATA2_UMTSBand5_PR1_SetDefault 
-/*MT6176*/ #define    PDATA2_UMTSBand6_PR2_SetDefault      PDATA2_UMTSBand5_PR2_SetDefault 
-/*MT6176*/ #define    PDATA2_UMTSBand6_PR2B_SetDefault     PDATA2_UMTSBand5_PR2B_SetDefault
-/*MT6176*/ #define    PDATA2_UMTSBand6_PR3_SetDefault      PDATA2_UMTSBand5_PR3_SetDefault 
-/*MT6176*/ /* --------------------- PDATA_BAND6 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND8 RXD Start ----------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand8_PR1_SetDefault      0x00000008     
-/*MT6176*/ #define    PDATA2_UMTSBand8_PR2_SetDefault      0x00000008     
-/*MT6176*/ #define    PDATA2_UMTSBand8_PR2B_SetDefault     0x00000008
-/*MT6176*/ #define    PDATA2_UMTSBand8_PR3_SetDefault      0x00000000     
-/*MT6176*/ /* --------------------- PDATA_BAND8 RXD End ------------------------------*/
-/*MT6176*/ /* --------------------- PDATA_BAND19 RXD Start ----------------------------*/
-/*MT6176*/ #define    PDATA2_UMTSBand19_PR1_SetDefault      PDATA2_UMTSBand5_PR1_SetDefault
-/*MT6176*/ #define    PDATA2_UMTSBand19_PR2_SetDefault      PDATA2_UMTSBand5_PR2_SetDefault
-/*MT6176*/ #define    PDATA2_UMTSBand19_PR2B_SetDefault     PDATA2_UMTSBand5_PR2B_SetDefault
-/*MT6176*/ #define    PDATA2_UMTSBand19_PR3_SetDefault      PDATA2_UMTSBand5_PR3_SetDefault
-/*MT6176*/ /* --------------------- PDATA_BAND19 RXD End ------------------------------*/
-/*MT6176*/ #endif
-/*MT6176*/ /***************************************************/
-/*MT6176*/ /*  RX & RXD IO Port Definition & supported freq range  */
-/*MT6176*/ /*  HB1-HB3 => freq: 1805MHz ~ 2690MHz                  */
-/*MT6176*/ /*  MB1,MB2 => freq: 1475MHz ~ 2170MHz                  */
-/*MT6176*/ /*  LB1-LB3 => freq: 734MHz ~ 960MHz                    */
-/*MT6176*/ /***************************************************/
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ /* RX. LNA_PRX1 ~ LNA_PRX14 is configurable, depending on front-end circuits layout  */
-/*MT6176*/ /*-----------------------------------------------------------------------*/
-/*MT6176*/ #define    UMTSBandNone_CHANNEL_SEL_SetDefault    NON_USED_BAND
-/*MT6176*/ #define    UMTSBand1_CHANNEL_SEL_SetDefault       LNA_PRX3
-/*MT6176*/ #define    UMTSBand2_CHANNEL_SEL_SetDefault       LNA_PRX7
-/*MT6176*/ #define    UMTSBand3_CHANNEL_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/ #define    UMTSBand4_CHANNEL_SEL_SetDefault       LNA_PRX2
-/*MT6176*/ #define    UMTSBand5_CHANNEL_SEL_SetDefault       LNA_PRX10
-/*MT6176*/ #define    UMTSBand6_CHANNEL_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/ #define    UMTSBand8_CHANNEL_SEL_SetDefault       LNA_PRX8
-/*MT6176*/ #define    UMTSBand9_CHANNEL_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/ #define    UMTSBand10_CHANNEL_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/ #define    UMTSBand11_CHANNEL_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/ #define    UMTSBand19_CHANNEL_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/
-/*MT6176*/ /*------------------------------------------------------------------------*/
-/*MT6176*/ /* RXD. LNA_DRX1 ~ LNA_DRX14 is configurable, depending on front-end circuits layout */
-/*MT6176*/ /*------------------------------------------------------------------------*/
-/*MT6176*/ #define    UMTSBandNone_CHANNEL2_SEL_SetDefault   NON_USED_BAND
-/*MT6176*/ #define    UMTSBand1_CHANNEL2_SEL_SetDefault      LNA_DRX1
-/*MT6176*/ #define    UMTSBand2_CHANNEL2_SEL_SetDefault      LNA_DRX2
-/*MT6176*/ #define    UMTSBand3_CHANNEL2_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/ #define    UMTSBand4_CHANNEL2_SEL_SetDefault      LNA_DRX1
-/*MT6176*/ #define    UMTSBand5_CHANNEL2_SEL_SetDefault      LNA_DRX9
-/*MT6176*/ #define    UMTSBand6_CHANNEL2_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/ #define    UMTSBand8_CHANNEL2_SEL_SetDefault      LNA_DRX8
-/*MT6176*/ #define    UMTSBand9_CHANNEL2_SEL_SetDefault      NON_USED_BAND
-/*MT6176*/ #define    UMTSBand10_CHANNEL2_SEL_SetDefault     NON_USED_BAND
-/*MT6176*/ #define    UMTSBand11_CHANNEL2_SEL_SetDefault     NON_USED_BAND
-/*MT6176*/ #define    UMTSBand19_CHANNEL2_SEL_SetDefault     NON_USED_BAND
-/*MT6176*/
-/*MT6176*/ /****************************************************/
-/*MT6176*/ /*  TX IO Port Definition & supported freq range        */
-/*MT6176*/ /*  TX_HB1~HB2 => freq: 1710MHz ~ 2690MHz                  */
-/*MT6176*/ /*  TX_MB1~MB4 => freq: 1400MHz ~ 2025MHz                  */
-/*MT6176*/ /*  TX_LB1~LB4 => freq: 699MHz ~ 915MHz                    */
-/*MT6176*/ /****************************************************/
-/*MT6176*/ #define    UMTSBandNone_OUTPUT_SEL_SetDefault     NON_USED_BAND
-/*MT6176*/ #define    UMTSBand1_OUTPUT_SEL_SetDefault        UL1_TX_MB1
-/*MT6176*/ #define    UMTSBand2_OUTPUT_SEL_SetDefault        UL1_TX_MB1
-/*MT6176*/ #define    UMTSBand3_OUTPUT_SEL_SetDefault        NON_USED_BAND
-/*MT6176*/ #define    UMTSBand4_OUTPUT_SEL_SetDefault        UL1_TX_MB1
-/*MT6176*/ #define    UMTSBand5_OUTPUT_SEL_SetDefault        UL1_TX_LB2
-/*MT6176*/ #define    UMTSBand6_OUTPUT_SEL_SetDefault        NON_USED_BAND
-/*MT6176*/ #define    UMTSBand8_OUTPUT_SEL_SetDefault        UL1_TX_LB2
-/*MT6176*/ #define    UMTSBand9_OUTPUT_SEL_SetDefault        NON_USED_BAND
-/*MT6176*/ #define    UMTSBand10_OUTPUT_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/ #define    UMTSBand11_OUTPUT_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/ #define    UMTSBand19_OUTPUT_SEL_SetDefault       NON_USED_BAND
-/*MT6176*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* For using the V-battery as instead setting               */
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    PMU_PASETTING_SetDefault         KAL_TRUE
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* For RXD single test, customer may use the RXD only,      */
-/*MT6176*/ /* need to write RX_MAIN_PATH_ON & RX_DIVERSITY_PATH_ON to  */
-/*MT6176*/ /* 0xFFFFFFFF after test                               */
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    RX_DIVERSITY_ALWAYS_ON_SetDefault KAL_FALSE
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* For PA drift compensation by different band's PA         */
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    PA_DIRFT_COMPENSATION_SetDefault 0x00000000
-/*MT6176*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* For MPR back off for SAR& lowering PA temerature& UPA/DPA*/
-/*MT6176*/ /* PAPR concern                                             */
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND1_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND2_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND3_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND4_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND5_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND6_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND8_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND9_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND10_SetDefault  MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND11_SetDefault  MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND19_SetDefault  MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND1_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND2_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND3_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND4_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND5_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND6_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND8_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND9_SetDefault   MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND10_SetDefault  MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND11_SetDefault  MPRSetting2
-/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND19_SetDefault  MPRSetting2
-/*MT6176*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* At MT6589+MT6320PMIC, Vrf18_1(MD1) can use bulk/LDO mode */
-/*MT6176*/ /* take bulk mode as default value*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    ULTRA_LOW_COST_EN_SetDefault 0
-/*MT6176*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ /* Band5 & Band6 support simultaneously flag,*/
-/*MT6176*/ /* If flag enable then RX_BAND_INDICATOR just fill in Band5*/
-/*MT6176*/ /************************************************************/
-/*MT6176*/ #define    BAND5_AND_BAND6_INDICATOR_SetDefault 0
-
-
-#if IS_3G_MPR_EXTEND_SUPPORT
-
-#define  R6_MPR_SUB_EN_SetDefault   KAL_FALSE
-
-#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_1_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_1_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_1_SetDefault  MPRSetting_SUB_0
-
-#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_2_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_2_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_2_SetDefault  MPRSetting_SUB_0
-
-#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_3_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_3_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_3_SetDefault  MPRSetting_SUB_0
-
-#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_4_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_4_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_4_SetDefault  MPRSetting_SUB_0
-
-#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_5_SetDefault   MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_5_SetDefault  MPRSetting_SUB_0
-#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_5_SetDefault  MPRSetting_SUB_0
-
-#endif/*IS_3G_MPR_EXTEND_SUPPORT*/
-
-
-
-/************************************************************/
-/*      eLNA IDX setting                                    */
-/************************************************************/
-/* ------------------- RX eLNA Idx setting -------------------- */
-#define  UMTSBand1_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand2_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand3_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand4_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand5_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand6_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand7_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand8_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand9_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
-#define  UMTSBand10_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand11_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand19_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-
-/* ------------------- RXD eLNA Idx setting ------------------- */
-#define  UMTSBand1_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand2_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand3_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand4_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand5_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand6_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand7_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand8_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand9_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
-#define  UMTSBand10_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
-#define  UMTSBand11_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
-#define  UMTSBand19_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
-
-#if(IS_3G_RX_POWER_OFFSET_SUPPORT)
-/************************************************************/
-/*                    For RX Power Offset Feature                         */
-/************************************************************/
-/* ------------------- RX Power Offset setting -------------------- */
-#define RPO_3G_ENABLE_SetDefault                       0
-#define RPO_3G_META_ENABLE_SetDefault                  0
-#endif
-
-/*MT6176*/ #define    RX_BAND_INDICATOR_0_SetDefault UMTSBand1
-/*MT6176*/ #define    RX_BAND_INDICATOR_1_SetDefault UMTSBand2
-/*MT6176*/ #define    RX_BAND_INDICATOR_2_SetDefault UMTSBand4
-/*MT6176*/ #define    RX_BAND_INDICATOR_3_SetDefault UMTSBand5
-/*MT6176*/ #define    RX_BAND_INDICATOR_4_SetDefault UMTSBand8
-/*============================================================================== */
-
-#endif
-
+/*******************************************************************************
+*  Copyright Statement:
+*  --------------------
+*  This software is protected by Copyright and the information contained
+*  herein is confidential. The software may not be copied and the information
+*  contained herein may not be used or disclosed except with the written
+*  permission of MediaTek Inc. (C) 2001
+*
+*******************************************************************************/
+
+/*******************************************************************************
+ *
+ * Filename:
+ * ---------
+ *	ul1d_custom_rf.h
+ *
+ * Project:
+ * --------
+ *   MT6176
+ *
+ * Description:
+ * ------------
+ *   MT6176 UMTS FDD RF with ES1B
+ *
+ * Author:
+ * -------
+ * -------
+ *
+
+ *******************************************************************************/
+#ifndef  _UL1D_CUSTOM_RF_SetDefault_H_
+#define  _UL1D_CUSTOM_RF_SetDefault_H_
+/* ------------------------------------------------------------------------- */
+#if !defined(MT6177M_RF)
+   #error "rf files mismatch with compile option!"
+#endif
+
+#include "ul1d_custom_mipi.h"
+
+/*MT6176*/
+/*MT6176*/ #define  PA_SECTION_SetDefault   3
+/*MT6176*/
+/*MT6176*/ /*--------------------------------------------------------*/
+/*MT6176*/ /*   Define MIPI Tool Version Number                      */
+/*MT6176*/ /*--------------------------------------------------------*/
+/*MT6176*/ #define  FDD_MIPI_TOOL_VER_SetDefault    0
+/*MT6176*/
+/*MT6176*/ /*--------------------------------------------------------*/
+/*MT6176*/ /*   Event Timing Define                                  */
+/*MT6176*/ /*--------------------------------------------------------*/
+/*MT6176*/ #define  TC_PR1_SetDefault               MICROSECOND_TO_CHIP(200)
+/*MT6176*/ #define  TC_PR2_SetDefault               MICROSECOND_TO_CHIP(100)
+/*MT6176*/ #define  TC_PR2B_SetDefault              MICROSECOND_TO_CHIP( 50)
+/*MT6176*/ #define  TC_PR3_SetDefault               MICROSECOND_TO_CHIP( 20)
+/*MT6176*/
+/*MT6176*/ #define  TC_PT1_SetDefault               MICROSECOND_TO_CHIP(200)
+/*MT6176*/ #define  TC_PT2_SetDefault               MICROSECOND_TO_CHIP(100)
+/*MT6176*/ #define  TC_PT2B_SetDefault              MICROSECOND_TO_CHIP( 50)
+/*MT6176*/ #define  TC_PT3_SetDefault               MICROSECOND_TO_CHIP( 10)
+/*MT6176*/
+/*MT6176*/
+/*MT6176*/ /* the following parameter is chip resolution */
+/*MT6176*/ #define MAX_OFFSET_SetDefault        (24*4) //this value must be equal to max of the following 4 offset value
+/*MT6176*/ /* Set VM timing same as PGABSI_OFFSET1 */
+/*MT6176*/ // Rich modification for the vm_offset as 37
+/*MT6176*/ #define VM_OFFSET_SetDefault         (42)//(33)   //54 //63 chips
+/*MT6176*/ #define VBIAS_OFFSET_SetDefault      (59)   //59 chips
+/*MT6176*/ #define DC2DC_OFFSET_SetDefault      (24*4)
+/*MT6176*/ #define VGA_OFFSET_SetDefault        (24*4)
+/*MT6176*/
+/*MT6176*/ /*------------------------------------------------------*/
+/*MT6176*/ /*   define  BPI data for MT6176                        */
+/*MT6176*/ /*------------------------------------------------------*/
+/*MT6176*/ /*    PRCB : bit  BPI   pin function                    */
+/*MT6176*/ /*            0    0    Reserved                        */
+/*MT6176*/ /*            1    1    Reserved                        */
+/*MT6176*/ /*            2    2    Reserved                        */
+/*MT6176*/ /*            3    3    Reserved                        */
+/*MT6176*/ /*            4    4    Reserved                        */
+/*MT6176*/ /*            5    5    Reserved                        */
+/*MT6176*/ /*            6    6    W_PA_B5_EN                      */
+/*MT6176*/ /*            7    7    W_PA_B13_EN                     */
+/*MT6176*/ /*            8    8    W_PA_B40_EN                     */
+/*MT6176*/ /*            9    9    W_PA_B1_EN                      */
+/*MT6176*/ /*            10   10   Reserved                        */
+/*MT6176*/ /*            11   11   Reserved                        */
+/*MT6176*/ /*            12   12   Reserved                        */
+/*MT6176*/ /*            13   13   Reserved                        */
+/*MT6176*/ /*            14   14   Reserved                        */
+/*MT6176*/ /*            15   15   DRX_V1                          */
+/*MT6176*/ /*            16   16   DRX_V2                          */
+/*MT6176*/ /*            17   17   DRX_V3                          */
+/*MT6176*/ /*            18   18   W_PA_B2_EN                      */
+/*MT6176*/ /*            19   19   SP3T_V1                         */
+/*MT6176*/ /*            20   20   SP3T_V2                         */
+/*MT6176*/ /*            21   21   ASM_VCTRL_B/Main_V2             */
+/*MT6176*/ /*            22   22   ASM_VCTRL_A/Main_V1             */
+/*MT6176*/ /*            23   23   ASM_VCTRL_C/Main_V3             */
+/*MT6176*/ /*            24   24   WG_GGE_PA_ENABLE                */
+/*MT6176*/ /*            25   25   LTE_RX                          */
+/*MT6176*/ /*            26   26   LTE_RX                          */
+/*MT6176*/ /*            27   27   LTE_RX                          */
+/*MT6176*/ /*            28   28   LTE_RX                          */
+/*MT6176*/ /*            29   29   LTE_RX                          */
+/*MT6176*/ /*            30   30   LTE_RX                          */
+/*MT6176*/ /*------------------------------------------------------*/
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ /* RX Main BPI Data Setting.   */
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ //* --------------------- PDATA_BANDNone Start ---------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBandNone_PR1_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PR2_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PR2B_SetDefault   0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PR3_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PT1_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PT2_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PT2B_SetDefault   0x00000000
+/*MT6176*/ #define    PDATA_UMTSBandNone_PT3_SetDefault    0x00000000
+/*MT6176*/ /* --------------------- PDATA_BANDNone End ------------------------------*/
+/*MT6176*/ //* --------------------- PDATA_BAND1 Start ---------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand1_PR1_SetDefault      0x00002000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand1_PR2_SetDefault      0x00002000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand1_PR2B_SetDefault     0x00002000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand1_PR3_SetDefault      0x00000000
+/*MT6176*/ #define    PDATA_UMTSBand1_PT1_SetDefault      PDATA_UMTSBand1_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand1_PT2_SetDefault      PDATA_UMTSBand1_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand1_PT2B_SetDefault     PDATA_UMTSBand1_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand1_PT3_SetDefault      0x00000000
+/*MT6176*/ /* --------------------- PDATA_BAND1 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND2 Start ----------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand2_PR1_SetDefault      0x00002060 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand2_PR2_SetDefault      0x00002060 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand2_PR2B_SetDefault     0x00002060 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand2_PR3_SetDefault      0x00000000
+/*MT6176*/ #define    PDATA_UMTSBand2_PT1_SetDefault      PDATA_UMTSBand2_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand2_PT2_SetDefault      PDATA_UMTSBand2_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand2_PT2B_SetDefault     PDATA_UMTSBand2_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand2_PT3_SetDefault      0x00000000
+/*MT6176*/ /* --------------------- PDATA_BAND2 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND4 Start ---------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand4_PR1_SetDefault      0x00000000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand4_PR2_SetDefault      0x00000000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand4_PR2B_SetDefault     0x00000000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand4_PR3_SetDefault      0x00000000
+/*MT6176*/ #define    PDATA_UMTSBand4_PT1_SetDefault      PDATA_UMTSBand4_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand4_PT2_SetDefault      PDATA_UMTSBand4_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand4_PT2B_SetDefault     PDATA_UMTSBand4_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand4_PT3_SetDefault      0x00000000
+/*MT6176*/ /* --------------------- PDATA_BAND4 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND5 Start ----------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand5_PR1_SetDefault      0x00000000 //ANT
+/*MT6176*/ #define    PDATA_UMTSBand5_PR2_SetDefault      0x00000000 //ANT
+/*MT6176*/ #define    PDATA_UMTSBand5_PR2B_SetDefault     0x00000000 //PDET //ANT
+/*MT6176*/ #define    PDATA_UMTSBand5_PR3_SetDefault      0x00000000
+/*MT6176*/ #define    PDATA_UMTSBand5_PT1_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand5_PT2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand5_PT2B_SetDefault     PDATA_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand5_PT3_SetDefault      0x00000000
+/*MT6176*/ /* --------------------- PDATA_BAND5 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND6 Start ----------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand6_PR1_SetDefault      PDATA_UMTSBand5_PR1_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PR2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PR2B_SetDefault     PDATA_UMTSBand5_PR2B_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PR3_SetDefault      PDATA_UMTSBand5_PR3_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PT1_SetDefault      PDATA_UMTSBand5_PT1_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PT2_SetDefault      PDATA_UMTSBand5_PT2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PT2B_SetDefault     PDATA_UMTSBand5_PT2B_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand6_PT3_SetDefault      PDATA_UMTSBand5_PT3_SetDefault
+/*MT6176*/ /* --------------------- PDATA_BAND6 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND8 Start ----------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand8_PR1_SetDefault      0x00001399 //ANT         
+/*MT6176*/ #define    PDATA_UMTSBand8_PR2_SetDefault      0x00001399 //ANT         
+/*MT6176*/ #define    PDATA_UMTSBand8_PR2B_SetDefault     0x00001399 //PDET //ANT  
+/*MT6176*/ #define    PDATA_UMTSBand8_PR3_SetDefault      0x00000000
+/*MT6176*/ #define    PDATA_UMTSBand8_PT1_SetDefault      PDATA_UMTSBand8_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand8_PT2_SetDefault      PDATA_UMTSBand8_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand8_PT2B_SetDefault     PDATA_UMTSBand8_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand8_PT3_SetDefault      0x00000000
+/*MT6176*/ /* --------------------- PDATA_BAND8 End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND19 Start ----------------------------*/
+/*MT6176*/ #define    PDATA_UMTSBand19_PR1_SetDefault      PDATA_UMTSBand5_PR1_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PR2_SetDefault      PDATA_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PR2B_SetDefault     PDATA_UMTSBand5_PR2B_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PR3_SetDefault      PDATA_UMTSBand5_PR3_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PT1_SetDefault      PDATA_UMTSBand5_PT1_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PT2_SetDefault      PDATA_UMTSBand5_PT2_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PT2B_SetDefault     PDATA_UMTSBand5_PT2B_SetDefault
+/*MT6176*/ #define    PDATA_UMTSBand19_PT3_SetDefault      PDATA_UMTSBand5_PT3_SetDefault
+/*MT6176*/ /* --------------------- PDATA_BAND19 End ------------------------------*/
+/*MT6176*/ 
+/*MT6176*/ #if IS_3G_RXD_FE_CONTROL_SUPPORT
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ /* RX Diversity BPI Data Setting.   */
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ //* --------------------- PDATA_BANDNone RXD Start ---------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBandNone_PR1_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA2_UMTSBandNone_PR2_SetDefault    0x00000000
+/*MT6176*/ #define    PDATA2_UMTSBandNone_PR2B_SetDefault   0x00000000
+/*MT6176*/ #define    PDATA2_UMTSBandNone_PR3_SetDefault    0x00000000
+/*MT6176*/ /* --------------------- PDATA_BANDNone RXD End ------------------------------*/
+/*MT6176*/ //* --------------------- PDATA_BAND1 RXD Start ---------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand1_PR1_SetDefault      0x00000007     
+/*MT6176*/ #define    PDATA2_UMTSBand1_PR2_SetDefault      0x00000007     
+/*MT6176*/ #define    PDATA2_UMTSBand1_PR2B_SetDefault     0x00000007 
+/*MT6176*/ #define    PDATA2_UMTSBand1_PR3_SetDefault      0x00000000     
+/*MT6176*/ /* --------------------- PDATA_BAND1 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND2 RXD Start ----------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand2_PR1_SetDefault      0x00000005     
+/*MT6176*/ #define    PDATA2_UMTSBand2_PR2_SetDefault      0x00000005     
+/*MT6176*/ #define    PDATA2_UMTSBand2_PR2B_SetDefault     0x00000005
+/*MT6176*/ #define    PDATA2_UMTSBand2_PR3_SetDefault      0x00000000     
+/*MT6176*/ /* --------------------- PDATA_BAND2 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND4 RXD Start ---------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand4_PR1_SetDefault      0x00000006     
+/*MT6176*/ #define    PDATA2_UMTSBand4_PR2_SetDefault      0x00000006     
+/*MT6176*/ #define    PDATA2_UMTSBand4_PR2B_SetDefault     0x00000006
+/*MT6176*/ #define    PDATA2_UMTSBand4_PR3_SetDefault      0x00000000     
+/*MT6176*/ /* --------------------- PDATA_BAND4 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND5 RXD Start ----------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand5_PR1_SetDefault      0x00000001     
+/*MT6176*/ #define    PDATA2_UMTSBand5_PR2_SetDefault      0x00000001     
+/*MT6176*/ #define    PDATA2_UMTSBand5_PR2B_SetDefault     0x00000001
+/*MT6176*/ #define    PDATA2_UMTSBand5_PR3_SetDefault      0x00000000     
+/*MT6176*/ /* --------------------- PDATA_BAND5 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND6 RXD Start ----------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand6_PR1_SetDefault      PDATA2_UMTSBand5_PR1_SetDefault 
+/*MT6176*/ #define    PDATA2_UMTSBand6_PR2_SetDefault      PDATA2_UMTSBand5_PR2_SetDefault 
+/*MT6176*/ #define    PDATA2_UMTSBand6_PR2B_SetDefault     PDATA2_UMTSBand5_PR2B_SetDefault
+/*MT6176*/ #define    PDATA2_UMTSBand6_PR3_SetDefault      PDATA2_UMTSBand5_PR3_SetDefault 
+/*MT6176*/ /* --------------------- PDATA_BAND6 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND8 RXD Start ----------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand8_PR1_SetDefault      0x00000008     
+/*MT6176*/ #define    PDATA2_UMTSBand8_PR2_SetDefault      0x00000008     
+/*MT6176*/ #define    PDATA2_UMTSBand8_PR2B_SetDefault     0x00000008
+/*MT6176*/ #define    PDATA2_UMTSBand8_PR3_SetDefault      0x00000000     
+/*MT6176*/ /* --------------------- PDATA_BAND8 RXD End ------------------------------*/
+/*MT6176*/ /* --------------------- PDATA_BAND19 RXD Start ----------------------------*/
+/*MT6176*/ #define    PDATA2_UMTSBand19_PR1_SetDefault      PDATA2_UMTSBand5_PR1_SetDefault
+/*MT6176*/ #define    PDATA2_UMTSBand19_PR2_SetDefault      PDATA2_UMTSBand5_PR2_SetDefault
+/*MT6176*/ #define    PDATA2_UMTSBand19_PR2B_SetDefault     PDATA2_UMTSBand5_PR2B_SetDefault
+/*MT6176*/ #define    PDATA2_UMTSBand19_PR3_SetDefault      PDATA2_UMTSBand5_PR3_SetDefault
+/*MT6176*/ /* --------------------- PDATA_BAND19 RXD End ------------------------------*/
+/*MT6176*/ #endif
+/*MT6176*/ /***************************************************/
+/*MT6176*/ /*  RX & RXD IO Port Definition & supported freq range  */
+/*MT6176*/ /*  HB1-HB3 => freq: 1805MHz ~ 2690MHz                  */
+/*MT6176*/ /*  MB1,MB2 => freq: 1475MHz ~ 2170MHz                  */
+/*MT6176*/ /*  LB1-LB3 => freq: 734MHz ~ 960MHz                    */
+/*MT6176*/ /***************************************************/
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ /* RX. LNA_PRX1 ~ LNA_PRX14 is configurable, depending on front-end circuits layout  */
+/*MT6176*/ /*-----------------------------------------------------------------------*/
+/*MT6176*/ #define    UMTSBandNone_CHANNEL_SEL_SetDefault    NON_USED_BAND
+/*MT6176*/ #define    UMTSBand1_CHANNEL_SEL_SetDefault       LNA_PRX3
+/*MT6176*/ #define    UMTSBand2_CHANNEL_SEL_SetDefault       LNA_PRX7
+/*MT6176*/ #define    UMTSBand3_CHANNEL_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/ #define    UMTSBand4_CHANNEL_SEL_SetDefault       LNA_PRX2
+/*MT6176*/ #define    UMTSBand5_CHANNEL_SEL_SetDefault       LNA_PRX10
+/*MT6176*/ #define    UMTSBand6_CHANNEL_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/ #define    UMTSBand8_CHANNEL_SEL_SetDefault       LNA_PRX8
+/*MT6176*/ #define    UMTSBand9_CHANNEL_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/ #define    UMTSBand10_CHANNEL_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/ #define    UMTSBand11_CHANNEL_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/ #define    UMTSBand19_CHANNEL_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/
+/*MT6176*/ /*------------------------------------------------------------------------*/
+/*MT6176*/ /* RXD. LNA_DRX1 ~ LNA_DRX14 is configurable, depending on front-end circuits layout */
+/*MT6176*/ /*------------------------------------------------------------------------*/
+/*MT6176*/ #define    UMTSBandNone_CHANNEL2_SEL_SetDefault   NON_USED_BAND
+/*MT6176*/ #define    UMTSBand1_CHANNEL2_SEL_SetDefault      LNA_DRX1
+/*MT6176*/ #define    UMTSBand2_CHANNEL2_SEL_SetDefault      LNA_DRX2
+/*MT6176*/ #define    UMTSBand3_CHANNEL2_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/ #define    UMTSBand4_CHANNEL2_SEL_SetDefault      LNA_DRX1
+/*MT6176*/ #define    UMTSBand5_CHANNEL2_SEL_SetDefault      LNA_DRX9
+/*MT6176*/ #define    UMTSBand6_CHANNEL2_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/ #define    UMTSBand8_CHANNEL2_SEL_SetDefault      LNA_DRX8
+/*MT6176*/ #define    UMTSBand9_CHANNEL2_SEL_SetDefault      NON_USED_BAND
+/*MT6176*/ #define    UMTSBand10_CHANNEL2_SEL_SetDefault     NON_USED_BAND
+/*MT6176*/ #define    UMTSBand11_CHANNEL2_SEL_SetDefault     NON_USED_BAND
+/*MT6176*/ #define    UMTSBand19_CHANNEL2_SEL_SetDefault     NON_USED_BAND
+/*MT6176*/
+/*MT6176*/ /****************************************************/
+/*MT6176*/ /*  TX IO Port Definition & supported freq range        */
+/*MT6176*/ /*  TX_HB1~HB2 => freq: 1710MHz ~ 2690MHz                  */
+/*MT6176*/ /*  TX_MB1~MB4 => freq: 1400MHz ~ 2025MHz                  */
+/*MT6176*/ /*  TX_LB1~LB4 => freq: 699MHz ~ 915MHz                    */
+/*MT6176*/ /****************************************************/
+/*MT6176*/ #define    UMTSBandNone_OUTPUT_SEL_SetDefault     NON_USED_BAND
+/*MT6176*/ #define    UMTSBand1_OUTPUT_SEL_SetDefault        UL1_TX_MB1
+/*MT6176*/ #define    UMTSBand2_OUTPUT_SEL_SetDefault        UL1_TX_MB1
+/*MT6176*/ #define    UMTSBand3_OUTPUT_SEL_SetDefault        NON_USED_BAND
+/*MT6176*/ #define    UMTSBand4_OUTPUT_SEL_SetDefault        UL1_TX_MB1
+/*MT6176*/ #define    UMTSBand5_OUTPUT_SEL_SetDefault        UL1_TX_LB2
+/*MT6176*/ #define    UMTSBand6_OUTPUT_SEL_SetDefault        NON_USED_BAND
+/*MT6176*/ #define    UMTSBand8_OUTPUT_SEL_SetDefault        UL1_TX_LB2
+/*MT6176*/ #define    UMTSBand9_OUTPUT_SEL_SetDefault        NON_USED_BAND
+/*MT6176*/ #define    UMTSBand10_OUTPUT_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/ #define    UMTSBand11_OUTPUT_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/ #define    UMTSBand19_OUTPUT_SEL_SetDefault       NON_USED_BAND
+/*MT6176*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* For using the V-battery as instead setting               */
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    PMU_PASETTING_SetDefault         KAL_TRUE
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* For RXD single test, customer may use the RXD only,      */
+/*MT6176*/ /* need to write RX_MAIN_PATH_ON & RX_DIVERSITY_PATH_ON to  */
+/*MT6176*/ /* 0xFFFFFFFF after test                               */
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    RX_DIVERSITY_ALWAYS_ON_SetDefault KAL_FALSE
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* For PA drift compensation by different band's PA         */
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    PA_DIRFT_COMPENSATION_SetDefault 0x00000000
+/*MT6176*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* For MPR back off for SAR& lowering PA temerature& UPA/DPA*/
+/*MT6176*/ /* PAPR concern                                             */
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND1_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND2_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND3_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND4_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND5_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND6_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND8_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND9_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND10_SetDefault  MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND11_SetDefault  MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSDPA_BAND19_SetDefault  MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND1_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND2_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND3_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND4_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND5_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND6_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND8_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND9_SetDefault   MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND10_SetDefault  MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND11_SetDefault  MPRSetting2
+/*MT6176*/ #define    MPR_BACK_OFF_HSUPA_BAND19_SetDefault  MPRSetting2
+/*MT6176*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* At MT6589+MT6320PMIC, Vrf18_1(MD1) can use bulk/LDO mode */
+/*MT6176*/ /* take bulk mode as default value*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    ULTRA_LOW_COST_EN_SetDefault 0
+/*MT6176*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ /* Band5 & Band6 support simultaneously flag,*/
+/*MT6176*/ /* If flag enable then RX_BAND_INDICATOR just fill in Band5*/
+/*MT6176*/ /************************************************************/
+/*MT6176*/ #define    BAND5_AND_BAND6_INDICATOR_SetDefault 0
+
+
+#if IS_3G_MPR_EXTEND_SUPPORT
+
+#define  R6_MPR_SUB_EN_SetDefault   KAL_FALSE
+
+#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_1_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_1_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_1_SetDefault  MPRSetting_SUB_0
+
+#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_2_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_2_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_2_SetDefault  MPRSetting_SUB_0
+
+#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_3_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_3_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_3_SetDefault  MPRSetting_SUB_0
+
+#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_4_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_4_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_4_SetDefault  MPRSetting_SUB_0
+
+#define  MPR_BACK_OFF_HSUPA_BAND1_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND2_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND3_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND4_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND5_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND6_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND7_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND8_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND9_SUB_5_SetDefault   MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND10_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND11_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND12_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND13_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND14_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND15_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND16_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND17_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND18_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND19_SUB_5_SetDefault  MPRSetting_SUB_0
+#define  MPR_BACK_OFF_HSUPA_BAND20_SUB_5_SetDefault  MPRSetting_SUB_0
+
+#endif/*IS_3G_MPR_EXTEND_SUPPORT*/
+
+
+
+/************************************************************/
+/*      eLNA IDX setting                                    */
+/************************************************************/
+/* ------------------- RX eLNA Idx setting -------------------- */
+#define  UMTSBand1_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand2_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand3_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand4_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand5_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand6_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand7_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand8_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand9_RX_eLNA_IDX_SetDefault       MML1_FE_ELNA_NONE
+#define  UMTSBand10_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand11_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand19_RX_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+
+/* ------------------- RXD eLNA Idx setting ------------------- */
+#define  UMTSBand1_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand2_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand3_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand4_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand5_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand6_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand7_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand8_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand9_RXD_eLNA_IDX_SetDefault      MML1_FE_ELNA_NONE
+#define  UMTSBand10_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
+#define  UMTSBand11_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
+#define  UMTSBand19_RXD_eLNA_IDX_SetDefault     MML1_FE_ELNA_NONE
+
+#if(IS_3G_RX_POWER_OFFSET_SUPPORT)
+/************************************************************/
+/*                    For RX Power Offset Feature                         */
+/************************************************************/
+/* ------------------- RX Power Offset setting -------------------- */
+#define RPO_3G_ENABLE_SetDefault                       0
+#define RPO_3G_META_ENABLE_SetDefault                  0
+#endif
+
+/*MT6176*/ #define    RX_BAND_INDICATOR_0_SetDefault UMTSBand1
+/*MT6176*/ #define    RX_BAND_INDICATOR_1_SetDefault UMTSBand2
+/*MT6176*/ #define    RX_BAND_INDICATOR_2_SetDefault UMTSBand4
+/*MT6176*/ #define    RX_BAND_INDICATOR_3_SetDefault UMTSBand5
+/*MT6176*/ #define    RX_BAND_INDICATOR_4_SetDefault UMTSBand8
+/*============================================================================== */
+
+#endif
+
Index: AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/l1_rf/MT6739_2G_MT6177M_SP_CUSTOM/l1d_custom_rf.h
===================================================================
--- AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/l1_rf/MT6739_2G_MT6177M_SP_CUSTOM/l1d_custom_rf.h	(revision 5132)
+++ AUS6739_66_N1_MOLY.LR12A.R2.MP.V1/mcu/pcore/custom/modem/l1_rf/MT6739_2G_MT6177M_SP_CUSTOM/l1d_custom_rf.h	(revision 5133)
@@ -1,292 +1,292 @@
-/*******************************************************************************
-*  Copyright Statement:
-*  --------------------
-*  This software is protected by Copyright and the information contained
-*  herein is confidential. The software may not be copied and the information
-*  contained herein may not be used or disclosed except with the written
-*  permission of MediaTek Inc. (C) 2001
-*
-*******************************************************************************/
-
-/*******************************************************************************
- *
- * Filename:
- * ---------
- *   l1d_custom_rf.h
- *
- * Project:
- * --------
- *   MT6177M
- *
- * Description:
- * ------------
- *   MT6177M 2G RF constance definition
- *
- * Author:
- * -------
- *
- *
- *==============================================================================
- *******************************************************************************/
-
-#ifndef  _L1D_CUSTOM_RF_H_SetDefault_
-#define  _L1D_CUSTOM_RF_H_SetDefault_
-/* --------------------------------------------------------------------------- */
-#include "l1d_public.h"
-
-#if !defined(MT6177M_2G_RF)
-   #error "rf files mismatch with compile option!"
-#endif
-
-   #if IS_MIPI_SUPPORT
-#include "l1d_custom_mipi.h"
-   #endif
-
-/*--------------------------------------------------------*/
-/*   Event Timing Define                                  */
-/*--------------------------------------------------------*/
-/*MT6177M*/ #define  QB_SR1_SetDefault               160 //save time for TDD 
-/*MT6177M*/ #define  QB_SR2_SetDefault               53  //save time for TDD /* QB_SR2_SetDefault should be larger than 52 */
-/*MT6177M*/ #define  QB_SR2M_SetDefault              39
-/*MT6177M*/ #define  QB_SR3_SetDefault               2//5    /* SR3 should be larger than (QB_RX_FSYNC_2_FENA+2QB) */
-/*MT6177M*/ #define  QB_PR1_SetDefault               162 //save time for TDD /* QB_PR1>QB_SR0 to prevent RF conflict among 2/3G    */
-/*MT6177M*/ #define  QB_PR2_SetDefault               65
-/*MT6177M*/ #define  QB_PR3_SetDefault               7
-/*MT6177M*/ #define  QB_ST1_SetDefault               255
-/*MT6177M*/ #define  QB_ST2B_SetDefault              38   /* ST2B should be larger  than (QB_TX_FENA_2_FSYNC+8QB) */
-/*MT6177M*/ #define  QB_ST3_SetDefault               38   /* ST3  should be larger  than (QB_TX_FSYNC_2_FENA+7QB)*/
-/*MT6177M*/ #define  QB_PT1_SetDefault               257  /* QB_PT1>QB_ST1 to prevent RF conflict among 2/3G     */
-/*MT6177M*/ #define  QB_PT2_SetDefault               56
-/*MT6177M*/ #define  QB_PT2B_SetDefault              6
-/*MT6177M*/ #define  QB_PT3_SetDefault               30
-/*MT6177M*/ #define  QB_PT3A_SetDefault              40
-/*MT6177M*/ #define  QB_ST2M_G8_SetDefault           4
-/*MT6177M*/ #define  QB_ST2M_8G_SetDefault           4
-/*MT6177M*/ #define  QB_PT2M1_G8_SetDefault          -1
-/*MT6177M*/ #define  QB_PT2M2_G8_SetDefault          -3
-/*MT6177M*/ #define  QB_PT2M1_8G_SetDefault          10
-/*MT6177M*/ #define  QB_PT2M2_8G_SetDefault          4
-/*MT6177M*/
-/*MT6177M*/
-/*MT6177M*/ #define  QB_APCON_SetDefault             13 //OH:11
-/*MT6177M*/ #define  QB_APCMID_SetDefault            15 //OH:18
-/*MT6177M*/ #define  QB_APCOFF_SetDefault            12  //56: 6
-/*MT6177M*/ #define  QB_APCDACON_SetDefault          25 //0
-/*MT6177M*/ #define  TX_PROPAGATION_DELAY_SetDefault 50 //6169:47 / OH:46
-/*MT6177M*/
-/*MT6177M*/ /*--------------------------------------------------*/
-/*MT6177M*/ /*   define  BPI data for MT6290                    */
-/*MT6177M*/ /*--------------------------------------------------*/
-/*MT6177M*/ /*  PRCB : bit   pin                                */
-/*MT6177M*/ /*         16    ANTENNA_CONFLICT_2G                */
-/*MT6177M*/ /*         17    SPI_SWITCH_TO_2G                   */
-/*MT6177M*/ /*         18    GSM_ERR_DET_ID                     */
-/*MT6177M*/ /*         19    SP3T_V1 TXOUT_B2B39 TXOUT_B7B38    */
-/*MT6177M*/ /*         20    SP3T_V2 W_PA_B7_EN                 */
-/*MT6177M*/ /*         21    ASM_VCTRL_A Main_V1                */
-/*MT6177M*/ /*         22    ASM_VCTRL_B Main_V2                */
-/*MT6177M*/ /*         23    ASM_VCTRL_C Main_V3                */
-/*MT6177M*/ /*         24    WG_GGE_PA_ENABLE                   */
-/*MT6177M*/ /*         29    GSM_ERR_DET_ID(7206_ERR_DETECT_2G) */
-/*MT6177M*/ /*         30    GSM_ERR_DET_ID(OGT_ERR_DETECT_2G)  */
-/*MT6177M*/ /*--------------------------------------------------*/
-/*MT6177M*/
-/*MT6177M*/ /*------------------------------------------------------*/
-/*MT6177M*/ /*  GSM_ERR_DET_ID(Pin:31) has no dedicate output pin,  */
-/*MT6177M*/ /*  and it is mapped to bit "31" for SW control.        */
-/*MT6177M*/ /*  For accurate RF conflict detection, this value must */
-/*MT6177M*/ /*  set "31" and is unchangable.                        */
-/*MT6177M*/ /*------------------------------------------------------*/
-/*MT6177M*/ #define  PDATA_GSM_ERR_DET_SetDefault      (0x80000000)
-/*MT6177M*/
-/*MT6177M*/ #define  PDATA_GMSK_SetDefault              0x00000000
-/*MT6177M*/
-/*MT6177M*/ #define  PDATA_8PSK_SetDefault              0x00000000                                         
-/*MT6177M*/ #define  PDATA_GSM850_PR1_SetDefault       (0x00003000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PR2_SetDefault       (0x00003000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PR3_SetDefault       (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_GSM_PR1_SetDefault          (0x00001200           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PR2_SetDefault          (0x00001200           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PR3_SetDefault          (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_DCS_PR1_SetDefault          (0x00000020           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PR2_SetDefault          (0x00000020           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PR3_SetDefault          (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_PCS_PR1_SetDefault          (0x00002060           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PR2_SetDefault          (0x00002060           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PR3_SetDefault          (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_GSM850_PT1_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT2_SetDefault       (0x00003000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT2B_SetDefault      (0x00003000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT3_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT3A_SetDefault      (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_GSM850_PT2M1_G8_SetDefault  (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT2M2_G8_SetDefault  (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT2M1_8G_SetDefault  (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM850_PT2M2_8G_SetDefault  (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT2_SetDefault          (0x00001000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT2B_SetDefault         (0x00001000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT3A_SetDefault         (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_GSM_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_GSM_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT2_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT2B_SetDefault         (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT3A_SetDefault         (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_DCS_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_DCS_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT2_SetDefault          (0x00002000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT2B_SetDefault         (0x00002000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT3A_SetDefault         (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_PCS_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_PCS_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
-/*MT6177M*/ #define  PDATA_INIT_SetDefault             (0x00000000                                        )
-/*MT6177M*/ #define  PDATA_IDLE_SetDefault             (0x00000000                                        )
-/*MT6177M*/
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*//*   APC Compensate Thresholds                  */
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*/
-/*MT6177M*/ #define    BAT_VOLTAGE_SAMPLE_PERIOD_SECOND_SetDefault     180
-/*MT6177M*/ #define    BAT_VOLTAGE_SAMPLE_PERIOD_SetDefault            SECONDS2FRAME(BAT_VOLTAGE_SAMPLE_PERIOD_SECOND_SetDefault)
-/*MT6177M*/ #define    BAT_VOLTAGE_AVERAGE_COUNT_SetDefault            1
-/*MT6177M*/ #define    BAT_LOW_VOLTAGE_TRHESHOLD_SetDefault            (3.5)
-/*MT6177M*/ #define    BAT_HIGH_VOLTAGE_TRHESHOLD_SetDefault           (4.0)
-/*MT6177M*/ #define    BAT_LOW_VOLTAGE_SetDefault                      VOLT2UVOLT(BAT_LOW_VOLTAGE_TRHESHOLD_SetDefault)
-/*MT6177M*/ #define    BAT_HIGH_VOLTAGE_SetDefault                     VOLT2UVOLT(BAT_HIGH_VOLTAGE_TRHESHOLD_SetDefault)
-/*MT6177M*/
-/*MT6177M*/ #define    BAT_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault 180
-/*MT6177M*/ #define    BAT_TEMPERATURE_SAMPLE_PERIOD_SetDefault        SECONDS2FRAME(BAT_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault)
-/*MT6177M*/ #define    BAT_TEMPERATURE_AVERAGE_COUNT_SetDefault        1
-/*MT6177M*/ #define    BAT_LOW_TEMPERATURE_TRHESHOLD_SetDefault        (0)
-/*MT6177M*/ #define    BAT_HIGH_TEMPERATURE_TRHESHOLD_SetDefault       (50)
-/*MT6177M*/ #define    BAT_LOW_TEMPERATURE_SetDefault                  TEMP2MTEMP(BAT_LOW_TEMPERATURE_TRHESHOLD_SetDefault)
-/*MT6177M*/ #define    BAT_HIGH_TEMPERATURE_SetDefault                 TEMP2MTEMP(BAT_HIGH_TEMPERATURE_TRHESHOLD_SetDefault)
-/*MT6177M*/
-/*MT6177M*/ #define    RF_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault  1
-/*MT6177M*/ #define    RF_TEMPERATURE_SAMPLE_PERIOD_SetDefault         SECONDS2FRAME(RF_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault)
-/*MT6177M*/ #define    RF_TEMPERATURE_AVERAGE_COUNT_SetDefault         1
-/*MT6177M*/
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*//*   Voltage Compensate Parameter               */
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*/
-/*MT6177M*/ #define    MINUTES2FRAME_SetDefault(n)                     ((int)((n)*13000))
-/*MT6177M*/ #define    AP_UPDATE_VOLTINFO_PERIOD_SetDefault            MINUTES2FRAME_SetDefault(5)
-/*MT6177M*/
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*//*   Crystal parameter                          */
-/*MT6177M*//*----------------------------------------------*/
-/*MT6177M*/ #define Custom_RF_XO_CapID_SetDefault   (145) /* RF SOP, Range:0~255 */
-/*MT6177M*/
-/*MT6177M*/ /**********************************************************/
-/*MT6177M*/ /*  Define your band mode selection on                    */
-/*MT6177M*/ /*  High Band and Low Band receivers                      */
-/*MT6177M*/ /**********************************************************/
-/*MT6177M*/ /*   Primarary Path                                       */
-/*MT6177M*/ /*    IORX_PRXa    a=1~10                                 */
-/*MT6177M*/ /*                                                        */
-/*MT6177M*/ /*   MMRF ELNA index                                      */
-/*MT6177M*/ /*    MML1_FE_ELNA_NONE                                   */
-/*MT6177M*/ /*    MML1_FE_ELNAb    b=1~12                             */
-/*MT6177M*/ /*                                                        */
-/*MT6177M*/ /*   Example 1: Primarary Path 10 + MMRF ELNA index 12    */
-/*MT6177M*/ /*    IORX_PRX10_MML1_FE_ELNA_NONE                          */
-/*MT6177M*/ /*                                                        */
-/*MT6177M*/ /*   Example 2: Primarary Path 5  + MMRF ELNA index NONE  */
-/*MT6177M*/ /*    IORX_PRX5    or                                     */
-/*MT6177M*/ /*    IORX_PRX5_MML1_FE_ELNA_NONE                         */
-/*MT6177M*/ /*                                                        */
-/*MT6177M*/ /**********************************************************/
-/*MT6177M*/
-/*MT6177M*/ #define GSM850_PATH_SEL_SetDefault IORX_PRX10
-/*MT6177M*/ #define GSM_PATH_SEL_SetDefault    IORX_PRX8    
-/*MT6177M*/ #define DCS_PATH_SEL_SetDefault    IORX_PRX7
-/*MT6177M*/ #define PCS_PATH_SEL_SetDefault    IORX_PRX7
-/*MT6177M*/
-/*MT6177M*//*======================================================================================== */
-/*MT6177M*/
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/ /*   TX Power Control (TXPC) Support            */
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/
-/*MT6177M*/ #define IS_BSI_CLOSED_LOOP_TXPC_ON_SetDefault      0
-/*MT6177M*/
-/*MT6177M*/ #define TXPC_EPSK_TP_SLOPE_LB_SetDefault          ((24<<8)+23) /* Unit: degree/dB. Temperature increment that causes 1-dB EPSK TX power drop */
-/*MT6177M*/ #define TXPC_EPSK_TP_SLOPE_HB_SetDefault          ((23<<8)+23) /* Two slope method : [( temp<20:slpoe1)<<8 + (temp>=20:slpoe2)], slope must < 256 */
-/*MT6177M*/
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/ /*   DCXO LPM parameter                         */
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/ #define CUSTOM_CLOAD_FREQ_OFFSET_SetDefault   61557 /*in unit of Hz*/
-/*MT6177M*/
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/ /*   TX power rollback parameter                */
-/*MT6177M*/ /*----------------------------------------------*/
-/*MT6177M*/ /*Unit: 1/8 dB*/
-/*MT6177M*/ /*GSM850 GMSK*/
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_2T_GMSK_SetDefault      8
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_3T_GMSK_SetDefault     24
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_4T_GMSK_SetDefault     32
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_5T_GMSK_SetDefault     40
-/*MT6177M*/
-/*MT6177M*/ /*GSM GMSK*/
-/*MT6177M*/ #define GSM_TX_ROLLBACK_2T_GMSK_SetDefault         8
-/*MT6177M*/ #define GSM_TX_ROLLBACK_3T_GMSK_SetDefault        24
-/*MT6177M*/ #define GSM_TX_ROLLBACK_4T_GMSK_SetDefault        32
-/*MT6177M*/ #define GSM_TX_ROLLBACK_5T_GMSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*DCS GMSK*/
-/*MT6177M*/ #define DCS_TX_ROLLBACK_2T_GMSK_SetDefault         8
-/*MT6177M*/ #define DCS_TX_ROLLBACK_3T_GMSK_SetDefault        24
-/*MT6177M*/ #define DCS_TX_ROLLBACK_4T_GMSK_SetDefault        32
-/*MT6177M*/ #define DCS_TX_ROLLBACK_5T_GMSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*PCS GMSK*/
-/*MT6177M*/ #define PCS_TX_ROLLBACK_2T_GMSK_SetDefault         8
-/*MT6177M*/ #define PCS_TX_ROLLBACK_3T_GMSK_SetDefault        24
-/*MT6177M*/ #define PCS_TX_ROLLBACK_4T_GMSK_SetDefault        32
-/*MT6177M*/ #define PCS_TX_ROLLBACK_5T_GMSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*GSM850 EPSK*/
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_2T_EPSK_SetDefault      8
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_3T_EPSK_SetDefault     24
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_4T_EPSK_SetDefault     32
-/*MT6177M*/ #define GSM850_TX_ROLLBACK_5T_EPSK_SetDefault     40
-/*MT6177M*/
-/*MT6177M*/ /*GSM EPSK*/
-/*MT6177M*/ #define GSM_TX_ROLLBACK_2T_EPSK_SetDefault         8
-/*MT6177M*/ #define GSM_TX_ROLLBACK_3T_EPSK_SetDefault        24
-/*MT6177M*/ #define GSM_TX_ROLLBACK_4T_EPSK_SetDefault        32
-/*MT6177M*/ #define GSM_TX_ROLLBACK_5T_EPSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*DCS EPSK*/
-/*MT6177M*/ #define DCS_TX_ROLLBACK_2T_EPSK_SetDefault         8
-/*MT6177M*/ #define DCS_TX_ROLLBACK_3T_EPSK_SetDefault        24
-/*MT6177M*/ #define DCS_TX_ROLLBACK_4T_EPSK_SetDefault        32
-/*MT6177M*/ #define DCS_TX_ROLLBACK_5T_EPSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*PCS EPSK*/
-/*MT6177M*/ #define PCS_TX_ROLLBACK_2T_EPSK_SetDefault         8
-/*MT6177M*/ #define PCS_TX_ROLLBACK_3T_EPSK_SetDefault        24
-/*MT6177M*/ #define PCS_TX_ROLLBACK_4T_EPSK_SetDefault        32
-/*MT6177M*/ #define PCS_TX_ROLLBACK_5T_EPSK_SetDefault        40
-/*MT6177M*/
-/*MT6177M*/ /*Enable ramping profile rollback to improve switching spectrum depending on PA*/
-/*MT6177M*/ #define IS_RAMPPROFILE_ROLLBACK_ENABLE_SetDefault  1
-/*MT6177M*/
-/*MT6177M*/ #if IS_RX_POWER_OFFSET_SUPPORT
-/*MT6177M*/ #define RPO_2G_ENABLE_SetDefault          0
-/*MT6177M*/ #define RPO_2G_META_ENABLE_SetDefault     0
-/*MT6177M*/ #endif/*IS_RX_POWER_OFFSET_SUPPORT*/
-#endif
+/*******************************************************************************
+*  Copyright Statement:
+*  --------------------
+*  This software is protected by Copyright and the information contained
+*  herein is confidential. The software may not be copied and the information
+*  contained herein may not be used or disclosed except with the written
+*  permission of MediaTek Inc. (C) 2001
+*
+*******************************************************************************/
+
+/*******************************************************************************
+ *
+ * Filename:
+ * ---------
+ *   l1d_custom_rf.h
+ *
+ * Project:
+ * --------
+ *   MT6177M
+ *
+ * Description:
+ * ------------
+ *   MT6177M 2G RF constance definition
+ *
+ * Author:
+ * -------
+ *
+ *
+ *==============================================================================
+ *******************************************************************************/
+
+#ifndef  _L1D_CUSTOM_RF_H_SetDefault_
+#define  _L1D_CUSTOM_RF_H_SetDefault_
+/* --------------------------------------------------------------------------- */
+#include "l1d_public.h"
+
+#if !defined(MT6177M_2G_RF)
+   #error "rf files mismatch with compile option!"
+#endif
+
+   #if IS_MIPI_SUPPORT
+#include "l1d_custom_mipi.h"
+   #endif
+
+/*--------------------------------------------------------*/
+/*   Event Timing Define                                  */
+/*--------------------------------------------------------*/
+/*MT6177M*/ #define  QB_SR1_SetDefault               160 //save time for TDD 
+/*MT6177M*/ #define  QB_SR2_SetDefault               53  //save time for TDD /* QB_SR2_SetDefault should be larger than 52 */
+/*MT6177M*/ #define  QB_SR2M_SetDefault              39
+/*MT6177M*/ #define  QB_SR3_SetDefault               2//5    /* SR3 should be larger than (QB_RX_FSYNC_2_FENA+2QB) */
+/*MT6177M*/ #define  QB_PR1_SetDefault               162 //save time for TDD /* QB_PR1>QB_SR0 to prevent RF conflict among 2/3G    */
+/*MT6177M*/ #define  QB_PR2_SetDefault               65
+/*MT6177M*/ #define  QB_PR3_SetDefault               7
+/*MT6177M*/ #define  QB_ST1_SetDefault               255
+/*MT6177M*/ #define  QB_ST2B_SetDefault              38   /* ST2B should be larger  than (QB_TX_FENA_2_FSYNC+8QB) */
+/*MT6177M*/ #define  QB_ST3_SetDefault               38   /* ST3  should be larger  than (QB_TX_FSYNC_2_FENA+7QB)*/
+/*MT6177M*/ #define  QB_PT1_SetDefault               257  /* QB_PT1>QB_ST1 to prevent RF conflict among 2/3G     */
+/*MT6177M*/ #define  QB_PT2_SetDefault               56
+/*MT6177M*/ #define  QB_PT2B_SetDefault              6
+/*MT6177M*/ #define  QB_PT3_SetDefault               30
+/*MT6177M*/ #define  QB_PT3A_SetDefault              40
+/*MT6177M*/ #define  QB_ST2M_G8_SetDefault           4
+/*MT6177M*/ #define  QB_ST2M_8G_SetDefault           4
+/*MT6177M*/ #define  QB_PT2M1_G8_SetDefault          -1
+/*MT6177M*/ #define  QB_PT2M2_G8_SetDefault          -3
+/*MT6177M*/ #define  QB_PT2M1_8G_SetDefault          10
+/*MT6177M*/ #define  QB_PT2M2_8G_SetDefault          4
+/*MT6177M*/
+/*MT6177M*/
+/*MT6177M*/ #define  QB_APCON_SetDefault             13 //OH:11
+/*MT6177M*/ #define  QB_APCMID_SetDefault            15 //OH:18
+/*MT6177M*/ #define  QB_APCOFF_SetDefault            12  //56: 6
+/*MT6177M*/ #define  QB_APCDACON_SetDefault          25 //0
+/*MT6177M*/ #define  TX_PROPAGATION_DELAY_SetDefault 50 //6169:47 / OH:46
+/*MT6177M*/
+/*MT6177M*/ /*--------------------------------------------------*/
+/*MT6177M*/ /*   define  BPI data for MT6290                    */
+/*MT6177M*/ /*--------------------------------------------------*/
+/*MT6177M*/ /*  PRCB : bit   pin                                */
+/*MT6177M*/ /*         16    ANTENNA_CONFLICT_2G                */
+/*MT6177M*/ /*         17    SPI_SWITCH_TO_2G                   */
+/*MT6177M*/ /*         18    GSM_ERR_DET_ID                     */
+/*MT6177M*/ /*         19    SP3T_V1 TXOUT_B2B39 TXOUT_B7B38    */
+/*MT6177M*/ /*         20    SP3T_V2 W_PA_B7_EN                 */
+/*MT6177M*/ /*         21    ASM_VCTRL_A Main_V1                */
+/*MT6177M*/ /*         22    ASM_VCTRL_B Main_V2                */
+/*MT6177M*/ /*         23    ASM_VCTRL_C Main_V3                */
+/*MT6177M*/ /*         24    WG_GGE_PA_ENABLE                   */
+/*MT6177M*/ /*         29    GSM_ERR_DET_ID(7206_ERR_DETECT_2G) */
+/*MT6177M*/ /*         30    GSM_ERR_DET_ID(OGT_ERR_DETECT_2G)  */
+/*MT6177M*/ /*--------------------------------------------------*/
+/*MT6177M*/
+/*MT6177M*/ /*------------------------------------------------------*/
+/*MT6177M*/ /*  GSM_ERR_DET_ID(Pin:31) has no dedicate output pin,  */
+/*MT6177M*/ /*  and it is mapped to bit "31" for SW control.        */
+/*MT6177M*/ /*  For accurate RF conflict detection, this value must */
+/*MT6177M*/ /*  set "31" and is unchangable.                        */
+/*MT6177M*/ /*------------------------------------------------------*/
+/*MT6177M*/ #define  PDATA_GSM_ERR_DET_SetDefault      (0x80000000)
+/*MT6177M*/
+/*MT6177M*/ #define  PDATA_GMSK_SetDefault              0x00000000
+/*MT6177M*/
+/*MT6177M*/ #define  PDATA_8PSK_SetDefault              0x00000000                                         
+/*MT6177M*/ #define  PDATA_GSM850_PR1_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PR2_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PR3_SetDefault       (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_GSM_PR1_SetDefault          (0x00001200           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PR2_SetDefault          (0x00001200           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PR3_SetDefault          (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_DCS_PR1_SetDefault          (0x00000020           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PR2_SetDefault          (0x00000020           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PR3_SetDefault          (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_PCS_PR1_SetDefault          (0x00002060           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PR2_SetDefault          (0x00002060           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PR3_SetDefault          (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_GSM850_PT1_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT2_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT2B_SetDefault      (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT3_SetDefault       (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT3A_SetDefault      (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_GSM850_PT2M1_G8_SetDefault  (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT2M2_G8_SetDefault  (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT2M1_8G_SetDefault  (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM850_PT2M2_8G_SetDefault  (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT2_SetDefault          (0x00001000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT2B_SetDefault         (0x00001000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT3A_SetDefault         (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_GSM_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_GSM_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT2_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT2B_SetDefault         (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT3A_SetDefault         (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_DCS_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_DCS_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT1_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT2_SetDefault          (0x00002000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT2B_SetDefault         (0x00002000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT3_SetDefault          (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT3A_SetDefault         (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_PCS_PT2M1_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT2M2_G8_SetDefault     (0x00000000|PDATA_8PSK_SetDefault|PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT2M1_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_PCS_PT2M2_8G_SetDefault     (0x00000000           |PDATA_GSM_ERR_DET_SetDefault)
+/*MT6177M*/ #define  PDATA_INIT_SetDefault             (0x00000000                                        )
+/*MT6177M*/ #define  PDATA_IDLE_SetDefault             (0x00000000                                        )
+/*MT6177M*/
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*//*   APC Compensate Thresholds                  */
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*/
+/*MT6177M*/ #define    BAT_VOLTAGE_SAMPLE_PERIOD_SECOND_SetDefault     180
+/*MT6177M*/ #define    BAT_VOLTAGE_SAMPLE_PERIOD_SetDefault            SECONDS2FRAME(BAT_VOLTAGE_SAMPLE_PERIOD_SECOND_SetDefault)
+/*MT6177M*/ #define    BAT_VOLTAGE_AVERAGE_COUNT_SetDefault            1
+/*MT6177M*/ #define    BAT_LOW_VOLTAGE_TRHESHOLD_SetDefault            (3.5)
+/*MT6177M*/ #define    BAT_HIGH_VOLTAGE_TRHESHOLD_SetDefault           (4.0)
+/*MT6177M*/ #define    BAT_LOW_VOLTAGE_SetDefault                      VOLT2UVOLT(BAT_LOW_VOLTAGE_TRHESHOLD_SetDefault)
+/*MT6177M*/ #define    BAT_HIGH_VOLTAGE_SetDefault                     VOLT2UVOLT(BAT_HIGH_VOLTAGE_TRHESHOLD_SetDefault)
+/*MT6177M*/
+/*MT6177M*/ #define    BAT_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault 180
+/*MT6177M*/ #define    BAT_TEMPERATURE_SAMPLE_PERIOD_SetDefault        SECONDS2FRAME(BAT_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault)
+/*MT6177M*/ #define    BAT_TEMPERATURE_AVERAGE_COUNT_SetDefault        1
+/*MT6177M*/ #define    BAT_LOW_TEMPERATURE_TRHESHOLD_SetDefault        (0)
+/*MT6177M*/ #define    BAT_HIGH_TEMPERATURE_TRHESHOLD_SetDefault       (50)
+/*MT6177M*/ #define    BAT_LOW_TEMPERATURE_SetDefault                  TEMP2MTEMP(BAT_LOW_TEMPERATURE_TRHESHOLD_SetDefault)
+/*MT6177M*/ #define    BAT_HIGH_TEMPERATURE_SetDefault                 TEMP2MTEMP(BAT_HIGH_TEMPERATURE_TRHESHOLD_SetDefault)
+/*MT6177M*/
+/*MT6177M*/ #define    RF_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault  1
+/*MT6177M*/ #define    RF_TEMPERATURE_SAMPLE_PERIOD_SetDefault         SECONDS2FRAME(RF_TEMPERATURE_SAMPLE_PERIOD_SECOND_SetDefault)
+/*MT6177M*/ #define    RF_TEMPERATURE_AVERAGE_COUNT_SetDefault         1
+/*MT6177M*/
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*//*   Voltage Compensate Parameter               */
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*/
+/*MT6177M*/ #define    MINUTES2FRAME_SetDefault(n)                     ((int)((n)*13000))
+/*MT6177M*/ #define    AP_UPDATE_VOLTINFO_PERIOD_SetDefault            MINUTES2FRAME_SetDefault(5)
+/*MT6177M*/
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*//*   Crystal parameter                          */
+/*MT6177M*//*----------------------------------------------*/
+/*MT6177M*/ #define Custom_RF_XO_CapID_SetDefault   (145) /* RF SOP, Range:0~255 */
+/*MT6177M*/
+/*MT6177M*/ /**********************************************************/
+/*MT6177M*/ /*  Define your band mode selection on                    */
+/*MT6177M*/ /*  High Band and Low Band receivers                      */
+/*MT6177M*/ /**********************************************************/
+/*MT6177M*/ /*   Primarary Path                                       */
+/*MT6177M*/ /*    IORX_PRXa    a=1~10                                 */
+/*MT6177M*/ /*                                                        */
+/*MT6177M*/ /*   MMRF ELNA index                                      */
+/*MT6177M*/ /*    MML1_FE_ELNA_NONE                                   */
+/*MT6177M*/ /*    MML1_FE_ELNAb    b=1~12                             */
+/*MT6177M*/ /*                                                        */
+/*MT6177M*/ /*   Example 1: Primarary Path 10 + MMRF ELNA index 12    */
+/*MT6177M*/ /*    IORX_PRX10_MML1_FE_ELNA_NONE                          */
+/*MT6177M*/ /*                                                        */
+/*MT6177M*/ /*   Example 2: Primarary Path 5  + MMRF ELNA index NONE  */
+/*MT6177M*/ /*    IORX_PRX5    or                                     */
+/*MT6177M*/ /*    IORX_PRX5_MML1_FE_ELNA_NONE                         */
+/*MT6177M*/ /*                                                        */
+/*MT6177M*/ /**********************************************************/
+/*MT6177M*/
+/*MT6177M*/ #define GSM850_PATH_SEL_SetDefault IORX_PRX10
+/*MT6177M*/ #define GSM_PATH_SEL_SetDefault    IORX_PRX8    
+/*MT6177M*/ #define DCS_PATH_SEL_SetDefault    IORX_PRX7
+/*MT6177M*/ #define PCS_PATH_SEL_SetDefault    IORX_PRX7
+/*MT6177M*/
+/*MT6177M*//*======================================================================================== */
+/*MT6177M*/
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/ /*   TX Power Control (TXPC) Support            */
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/
+/*MT6177M*/ #define IS_BSI_CLOSED_LOOP_TXPC_ON_SetDefault      0
+/*MT6177M*/
+/*MT6177M*/ #define TXPC_EPSK_TP_SLOPE_LB_SetDefault          ((24<<8)+23) /* Unit: degree/dB. Temperature increment that causes 1-dB EPSK TX power drop */
+/*MT6177M*/ #define TXPC_EPSK_TP_SLOPE_HB_SetDefault          ((23<<8)+23) /* Two slope method : [( temp<20:slpoe1)<<8 + (temp>=20:slpoe2)], slope must < 256 */
+/*MT6177M*/
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/ /*   DCXO LPM parameter                         */
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/ #define CUSTOM_CLOAD_FREQ_OFFSET_SetDefault   61557 /*in unit of Hz*/
+/*MT6177M*/
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/ /*   TX power rollback parameter                */
+/*MT6177M*/ /*----------------------------------------------*/
+/*MT6177M*/ /*Unit: 1/8 dB*/
+/*MT6177M*/ /*GSM850 GMSK*/
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_2T_GMSK_SetDefault      8
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_3T_GMSK_SetDefault     24
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_4T_GMSK_SetDefault     32
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_5T_GMSK_SetDefault     40
+/*MT6177M*/
+/*MT6177M*/ /*GSM GMSK*/
+/*MT6177M*/ #define GSM_TX_ROLLBACK_2T_GMSK_SetDefault         8
+/*MT6177M*/ #define GSM_TX_ROLLBACK_3T_GMSK_SetDefault        24
+/*MT6177M*/ #define GSM_TX_ROLLBACK_4T_GMSK_SetDefault        32
+/*MT6177M*/ #define GSM_TX_ROLLBACK_5T_GMSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*DCS GMSK*/
+/*MT6177M*/ #define DCS_TX_ROLLBACK_2T_GMSK_SetDefault         8
+/*MT6177M*/ #define DCS_TX_ROLLBACK_3T_GMSK_SetDefault        24
+/*MT6177M*/ #define DCS_TX_ROLLBACK_4T_GMSK_SetDefault        32
+/*MT6177M*/ #define DCS_TX_ROLLBACK_5T_GMSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*PCS GMSK*/
+/*MT6177M*/ #define PCS_TX_ROLLBACK_2T_GMSK_SetDefault         8
+/*MT6177M*/ #define PCS_TX_ROLLBACK_3T_GMSK_SetDefault        24
+/*MT6177M*/ #define PCS_TX_ROLLBACK_4T_GMSK_SetDefault        32
+/*MT6177M*/ #define PCS_TX_ROLLBACK_5T_GMSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*GSM850 EPSK*/
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_2T_EPSK_SetDefault      8
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_3T_EPSK_SetDefault     24
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_4T_EPSK_SetDefault     32
+/*MT6177M*/ #define GSM850_TX_ROLLBACK_5T_EPSK_SetDefault     40
+/*MT6177M*/
+/*MT6177M*/ /*GSM EPSK*/
+/*MT6177M*/ #define GSM_TX_ROLLBACK_2T_EPSK_SetDefault         8
+/*MT6177M*/ #define GSM_TX_ROLLBACK_3T_EPSK_SetDefault        24
+/*MT6177M*/ #define GSM_TX_ROLLBACK_4T_EPSK_SetDefault        32
+/*MT6177M*/ #define GSM_TX_ROLLBACK_5T_EPSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*DCS EPSK*/
+/*MT6177M*/ #define DCS_TX_ROLLBACK_2T_EPSK_SetDefault         8
+/*MT6177M*/ #define DCS_TX_ROLLBACK_3T_EPSK_SetDefault        24
+/*MT6177M*/ #define DCS_TX_ROLLBACK_4T_EPSK_SetDefault        32
+/*MT6177M*/ #define DCS_TX_ROLLBACK_5T_EPSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*PCS EPSK*/
+/*MT6177M*/ #define PCS_TX_ROLLBACK_2T_EPSK_SetDefault         8
+/*MT6177M*/ #define PCS_TX_ROLLBACK_3T_EPSK_SetDefault        24
+/*MT6177M*/ #define PCS_TX_ROLLBACK_4T_EPSK_SetDefault        32
+/*MT6177M*/ #define PCS_TX_ROLLBACK_5T_EPSK_SetDefault        40
+/*MT6177M*/
+/*MT6177M*/ /*Enable ramping profile rollback to improve switching spectrum depending on PA*/
+/*MT6177M*/ #define IS_RAMPPROFILE_ROLLBACK_ENABLE_SetDefault  1
+/*MT6177M*/
+/*MT6177M*/ #if IS_RX_POWER_OFFSET_SUPPORT
+/*MT6177M*/ #define RPO_2G_ENABLE_SetDefault          0
+/*MT6177M*/ #define RPO_2G_META_ENABLE_SetDefault     0
+/*MT6177M*/ #endif/*IS_RX_POWER_OFFSET_SUPPORT*/
+#endif
Index: device/ausshine/aus6739_66_n1/system.prop
===================================================================
--- device/ausshine/aus6739_66_n1/system.prop	(revision 5132)
+++ device/ausshine/aus6739_66_n1/system.prop	(revision 5133)
@@ -75,27 +75,4 @@
 # disable ipo for development
 sys.ipo.disable=1
 
-# shutdown audio
-ro.operator.optr=CUST
-# shutdown animation
-persist.operator.optr=CUST
-
-ro.customer.commercial.name=5058A
-ro.product.hardware.id=Proto
-ro.tct.curef.default=5058A-2TLCO3
-ro.def.software.version=010 01
-ro.def.svn.version=010 01
-ro.def.hardware.version=PIO
-ro.mtk_default_ime=com.android.inputmethod.latin
-ro.business.name=Alcatel 3X
-ro.business.name.email=Alcatel
 ro.mtk_gemini_support = 1
-persist.sys.timezone = America/Bogota
-ro.com.android.dataroaming=true
-
-ro.com.google.clientidbase = android-alcatel
-ro.com.google.clientidbase.am = android-alcatel
-ro.com.google.clientidbase.ms = android-alcatel
-
-persist.radio.fd.r8.legacy.off = 1
-ro.camera_default_picture_size=0x0010
\ No newline at end of file
Index: device/ausshine/aus6739_66_n1/full_aus6739_66_n1.mk
===================================================================
--- device/ausshine/aus6739_66_n1/full_aus6739_66_n1.mk	(revision 5132)
+++ device/ausshine/aus6739_66_n1/full_aus6739_66_n1.mk	(revision 5133)
@@ -19,20 +19,18 @@
 
 # set locales & aapt config.
 include $(MTK_TARGET_PROJECT_FOLDER)/ProjectConfig.mk
-#ifneq (,$(filter OP01%, $(OPTR_SPEC_SEG_DEF)))
-  #ifeq ($(OP01_COMPATIBLE), yes)
-    #PRODUCT_LOCALES:=zh_CN en_US zh_TW ja_JP en_GB fr_FR
-  #else
-   # PRODUCT_LOCALES:=zh_CN en_US zh_TW
-  #endif
-#else ifneq (,$(filter OP09%, $(OPTR_SPEC_SEG_DEF)))
-  #PRODUCT_LOCALES:=zh_CN zh_HK zh_TW en_US pt_BR pt_PT en_GB fr_FR ja_JP
-#else
-  #PRODUCT_LOCALES := en_US zh_CN zh_TW es_ES pt_BR ru_RU fr_FR de_DE tr_TR vi_VN ms_MY in_ID th_TH it_IT ar_EG hi_IN bn_IN ur_PK fa_IR pt_PT nl_NL el_GR hu_HU tl_PH ro_RO cs_CZ ko_KR km_KH iw_IL my_MM pl_PL es_US bg_BG hr_HR lv_LV lt_LT sk_SK uk_UA de_AT da_DK fi_FI nb_NO sv_SE en_GB hy_AM zh_HK et_EE ja_JP kk_KZ sr_RS sl_SI ca_ES
-#endif
+ifneq (,$(filter OP01%, $(OPTR_SPEC_SEG_DEF)))
+  ifeq ($(OP01_COMPATIBLE), yes)
+    PRODUCT_LOCALES:=zh_CN en_US zh_TW ja_JP en_GB fr_FR
+  else
+    PRODUCT_LOCALES:=zh_CN en_US zh_TW
+  endif
+else ifneq (,$(filter OP09%, $(OPTR_SPEC_SEG_DEF)))
+  PRODUCT_LOCALES:=zh_CN zh_HK zh_TW en_US pt_BR pt_PT en_GB fr_FR ja_JP
+else
+  PRODUCT_LOCALES := en_US zh_CN zh_TW es_ES pt_BR ru_RU fr_FR de_DE tr_TR vi_VN ms_MY in_ID th_TH it_IT ar_EG hi_IN bn_IN ur_PK fa_IR pt_PT nl_NL el_GR hu_HU tl_PH ro_RO cs_CZ ko_KR km_KH iw_IL my_MM pl_PL es_US bg_BG hr_HR lv_LV lt_LT sk_SK uk_UA de_AT da_DK fi_FI nb_NO sv_SE en_GB hy_AM zh_HK et_EE ja_JP kk_KZ sr_RS sl_SI ca_ES
+endif
 
-PRODUCT_LOCALES :=es_US en_US pt_BR pt_PT fr_FR
-
 # Set those variables here to overwrite the inherited values.
 PRODUCT_MANUFACTURER := alps
 PRODUCT_NAME := full_aus6739_66_n1
Index: device/mediatek/common/apns-conf.xml
===================================================================
--- device/mediatek/common/apns-conf.xml	(revision 5132)
+++ device/mediatek/common/apns-conf.xml	(revision 5133)
@@ -2905,8 +2905,19 @@
       mmsproxy="212.88.64.8"
       mmsport="8080"
       type="mms"
+      bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
   />
 
+  <apn carrier="IMS"
+      mcc="238"
+      mnc="77"
+      apn="ims"
+      type="ims"
+      protocol="IP"
+      roaming_protocol="IP"
+      bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
+  />
+
   <apn carrier="XCAP"
       mcc="238"
       mnc="77"
@@ -16401,7 +16412,7 @@
       type="mms"
   />
 
-  <apn carrier="ETISALAT internet"
+  <apn carrier="Etisalat Internet"
       mcc="602"
       mnc="03"
       apn="etisalat"
@@ -16410,7 +16421,7 @@
       roaming_protocol="IP"
   />
 
-  <apn carrier="ETISALAT MMS"
+  <apn carrier="Etisalat MMS"
       mcc="602"
       mnc="03"
       apn="etisalat"
@@ -16417,8 +16428,10 @@
       mmsc="http://10.71.131.7:38090"
       mmsproxy="10.71.130.29"
       mmsport="8080"
-      type="default,supl,mms"
-      bearer_bitmask="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
+      type="mms"
+      protocol="IPV4V6"
+      roaming_protocol="IP"
+      bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
   />
 
   <apn carrier="Etisalat IMS"
@@ -16427,19 +16440,10 @@
       apn="ims"
       type="ims"
       protocol="IPV4V6"
-      roaming_protocol="IPV4V6"
+      roaming_protocol="IP"
       bearer_bitmask ="1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19"
   />
 
- <apn carrier="Etisalat XCAP"
-      mcc="602"
-      mnc="03"
-      apn="ut"
-      type="xcap"
-      protocol="IPV4"
-      roaming_protocol="IPV4"
-  />
-
   <apn carrier="Telecom IMS"
       mcc="602"
       mnc="04"
@@ -18561,11 +18565,8 @@
       mnc="123"
       apn="internet.movistar.com.co"
       user="movistar"
-      password="movistar"	
-	  authtype="1"
-      protocol="IPV4V6"
-	  roaming_protocol="IPV4V6"
-	  authenticationtype="PAP"
+      password="movistar"
+      authtype="1"
       type="default,supl"
   />
 
@@ -18577,10 +18578,7 @@
       password="movistar"
       mmsc="http://mms.movistar.com.co"
       mmsproxy="192.168.222.7"
-      mmsport="9001"	  
-      protocol="IPV4V6"
-	  roaming_protocol="IPV4V6"
-	  authenticationtype="PAP"
+      mmsport="9001"
       type="mms"
   />
 
Index: device/mediatek/common/device.mk
===================================================================
--- device/mediatek/common/device.mk	(revision 5132)
+++ device/mediatek/common/device.mk	(revision 5133)
@@ -2139,30 +2139,29 @@
 endif
 
 #Set mobiledata to false only in operator package
-#ifneq ($(strip $(MTK_BSP_PACKAGE)), yes)
-#  ifneq ($(strip $(MTK_BASIC_PACKAGE)), yes)
-#    ifdef OPTR
-#      ifneq ($(strip $(OPTR)), NONE)
-#        ifeq (OP01,$(word 1,$(subst _, ,$(OPTR_SPEC_SEG_DEF))))
-#          PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=false
-#        else ifeq ($(strip $(OPTR_SPEC_SEG_DEF)),OP09_SPEC0212_SEGDEFAULT)
-#          PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=false
-#        else
-#          PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=true
-#        endif
-#      else
-#        PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=true
-#      endif
-#    else
-#      PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=true
-#    endif
-#  else
-#    PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=true
-#  endif
-#else
-#  PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=true
-#endif
-PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=true
+ifneq ($(strip $(MTK_BSP_PACKAGE)), yes)
+  ifneq ($(strip $(MTK_BASIC_PACKAGE)), yes)
+    ifdef OPTR
+      ifneq ($(strip $(OPTR)), NONE)
+        ifeq (OP01,$(word 1,$(subst _, ,$(OPTR_SPEC_SEG_DEF))))
+          PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=false
+        else ifeq ($(strip $(OPTR_SPEC_SEG_DEF)),OP09_SPEC0212_SEGDEFAULT)
+          PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=false
+        else
+          PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=true
+        endif
+      else
+        PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=true
+      endif
+    else
+      PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=true
+    endif
+  else
+    PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=true
+  endif
+else
+  PRODUCT_PROPERTY_OVERRIDES += ro.com.android.mobiledata=true
+endif
 
 PRODUCT_PROPERTY_OVERRIDES += persist.radio.mobile.data=0,0
 #for meta mode dump data
Index: device/mediatek/common/spn-conf.xml
===================================================================
--- device/mediatek/common/spn-conf.xml	(revision 5132)
+++ device/mediatek/common/spn-conf.xml	(revision 5133)
@@ -25,10 +25,8 @@
 <spnOverride numeric="21210" spn="Monaco"/>
 <spnOverride numeric="21303" spn="ANDORRA-MOBILAND"/>
 <spnOverride numeric="21401" spn="vodafone ES"/>
-<spnOverride numeric="21402" spn="Movistar"/>
 <spnOverride numeric="21403" spn="Orange SP"/>
 <spnOverride numeric="21404" spn="YOIGO"/>
-<spnOverride numeric="21405" spn="Movistar"/>
 <spnOverride numeric="21407" spn="Movistar"/>
 <spnOverride numeric="21601" spn="Telenor HU"/>
 <spnOverride numeric="21603" spn="Digi.Mobile Hungary"/>
@@ -240,7 +238,6 @@
 <spnOverride numeric="310032" spn="IT&amp;E"/>
 <spnOverride numeric="310050" spn="GCI"/>
 <spnOverride numeric="310070" spn="AT&amp;T"/>
-<spnOverride numeric="310080" spn="Corr"/>
 <spnOverride numeric="310090" spn="AT&amp;T"/>
 <spnOverride numeric="310100" spn="US PLATEAU"/>
 <spnOverride numeric="310110" spn="IT&amp;E"/>
@@ -272,9 +269,9 @@
 <spnOverride numeric="310380" spn="AT&amp;T"/>
 <spnOverride numeric="310400" spn="USA iCAN"/>
 <spnOverride numeric="310410" spn="AT&amp;T"/>
-<spnOverride numeric="310420" spn="Cincinnati Bell USA"/>
+<spnOverride numeric="310420" spn="Cinti Bell"/>
 <spnOverride numeric="310450" spn="Cell One of NE Colorado"/>
-<spnOverride numeric="310460" spn="Simmetry"/>
+<spnOverride numeric="310460" spn="USA1L"/>
 <spnOverride numeric="310470" spn="USA DOCOMO PACIFIC"/>
 <spnOverride numeric="310480" spn="iCONNECT ADVANCED"/>
 <spnOverride numeric="310490" spn="T-Mobile"/>
@@ -293,8 +290,7 @@
 <spnOverride numeric="310710" spn="USA ASTAC"/>
 <spnOverride numeric="310730" spn="U.S.Cellular"/>
 <spnOverride numeric="310740" spn="USA OTZ"/>
-<spnOverride numeric="31077" spn="i wireless"/>
-<spnOverride numeric="310770" spn="i wireless"/>
+<spnOverride numeric="310770" spn="Iowa Wireless USA"/>
 <spnOverride numeric="31080" spn="Corr Wireless"/>
 <spnOverride numeric="310800" spn="T-Mobile"/>
 <spnOverride numeric="310840" spn="telna Mobile"/>
@@ -301,7 +297,6 @@
 <spnOverride numeric="310870" spn="US"/>
 <spnOverride numeric="310880" spn="USAACSI"/>
 <spnOverride numeric="310890" spn="Verizon"/>
-<spnOverride numeric="310980" spn="AT&amp;T"/>
 <spnOverride numeric="310990" spn="Worldcall"/>
 <spnOverride numeric="311030" spn="Indigo"/>
 <spnOverride numeric="311040" spn="USA - Commnet"/>
@@ -308,7 +303,6 @@
 <spnOverride numeric="311080" spn="Pine Cellular"/>
 <spnOverride numeric="311090" spn="USASXLP"/>
 <spnOverride numeric="311150" spn="Wilkes USA"/>
-<spnOverride numeric="311180" spn="AT&amp;T"/>
 <spnOverride numeric="311190" spn="USAC1ECI"/>
 <spnOverride numeric="311240" spn="USACWCI"/>
 <spnOverride numeric="311270" spn="Verizon"/>
@@ -340,34 +334,32 @@
 <spnOverride numeric="31260" spn="CoverageCo"/>
 <spnOverride numeric="312630" spn="NetGenuity"/>
 <spnOverride numeric="312870" spn="GigSky"/>
-<spnOverride numeric="330110" spn="Claro PR"/>
+<spnOverride numeric="330110" spn="PR Claro"/>
 <spnOverride numeric="330120" spn="Open Mob PRI"/>
-<spnOverride numeric="334020" spn="TELCEL "/>
+<spnOverride numeric="334020" spn="TELCEL"/>
 <spnOverride numeric="334030" spn="Movistar"/>
 <spnOverride numeric="33403" spn="Movistar"/>
 <spnOverride numeric="334050" spn="AT&amp;T"/>
-<spnOverride numeric="334090" spn="AT&amp;T"/>
+<spnOverride numeric="334090" spn="Nextel"/>
 <spnOverride numeric="33420" spn="TELCEL"/>
 <spnOverride numeric="33450" spn="AT&amp;T"/>
 <spnOverride numeric="33490" spn="AT&amp;T"/>
-<spnOverride numeric="33503" spn="Movistar 3G"/>
-<spnOverride numeric="338050" spn="DIGICEL"/>
-<spnOverride numeric="338070" spn="Claro JAM"/>
-<spnOverride numeric="338180" spn="Lime"/>
+<spnOverride numeric="338050" spn="Digicel"/>
+<spnOverride numeric="338180" spn="FLOW"/>
 <spnOverride numeric="33850" spn="DIGICEL"/>
 <spnOverride numeric="34001" spn="F-Orange"/>
 <spnOverride numeric="34002" spn="SFR"/>
 <spnOverride numeric="34003" spn="CHIPPIE"/>
 <spnOverride numeric="34008" spn="DAUPHIN"/>
-<spnOverride numeric="34020" spn="BOUYG-C"/>
-<spnOverride numeric="342600" spn="Lime"/>
+<spnOverride numeric="34020" spn="Digicel"/>
+<spnOverride numeric="342600" spn="FLOW"/>
 <spnOverride numeric="342750" spn="DIGICEL"/>
 <spnOverride numeric="344030" spn="APUA imobile"/>
 <spnOverride numeric="34430" spn="APUA imobile"/>
-<spnOverride numeric="344920" spn="Lime"/>
+<spnOverride numeric="344920" spn="FLOW"/>
 <spnOverride numeric="344930" spn="Cingular"/>
-<spnOverride numeric="346140" spn="Lime"/>
-<spnOverride numeric="348170" spn="Lime"/>
+<spnOverride numeric="346140" spn="FLOW"/>
+<spnOverride numeric="348170" spn="FLOW"/>
 <spnOverride numeric="348570" spn="CCT Boatphone"/>
 <spnOverride numeric="35000" spn="CELLONE"/>
 <spnOverride numeric="350000" spn="CELLONE"/>
@@ -374,41 +366,39 @@
 <spnOverride numeric="350010" spn="Cingular"/>
 <spnOverride numeric="35010" spn="Cingular"/>
 <spnOverride numeric="352030" spn="DIGICEL"/>
-<spnOverride numeric="352110" spn="Lime"/>
+<spnOverride numeric="352110" spn="FLOW"/>
 <spnOverride numeric="35230" spn="DIGICEL"/>
-<spnOverride numeric="354860" spn="Lime"/>
-<spnOverride numeric="356110" spn="Lime"/>
+<spnOverride numeric="354860" spn="FLOW"/>
+<spnOverride numeric="356110" spn="FLOW"/>
 <spnOverride numeric="358050" spn="DIGICEL"/>
-<spnOverride numeric="358110" spn="Lime"/>
+<spnOverride numeric="358110" spn="FLOW"/>
 <spnOverride numeric="35850" spn="DIGICEL"/>
 <spnOverride numeric="360070" spn="DIGICEL"/>
-<spnOverride numeric="360110" spn="Lime"/>
+<spnOverride numeric="360110" spn="FLOW"/>
 <spnOverride numeric="36070" spn="DIGICEL"/>
 <spnOverride numeric="36278" spn="Kla"/>
 <spnOverride numeric="36251" spn="Telcell GSM"/>
-<spnOverride numeric="36269" spn="DIGICEL"/>
+<spnOverride numeric="36269" spn="Digicel"/>
 <spnOverride numeric="36278" spn="Kla"/>
 <spnOverride numeric="36291" spn="CHIPPIE"/>
 <spnOverride numeric="36301" spn="SETAR"/>
 <spnOverride numeric="36320" spn="DIGICEL"/>
 <spnOverride numeric="36302" spn="AW Digicel"/>
-<spnOverride numeric="363020" spn="DIGICEL"/>
 <spnOverride numeric="36439" spn="BTC"/>
 <spnOverride numeric="36449" spn="aliv"/>
-<spnOverride numeric="365840" spn="Lime"/>
+<spnOverride numeric="365840" spn="FLOW"/>
 <spnOverride numeric="366020" spn="Cingular"/>
-<spnOverride numeric="366110" spn="Lime"/>
+<spnOverride numeric="366110" spn="FLOW"/>
 <spnOverride numeric="36620" spn="Cingular"/>
 <spnOverride numeric="36801" spn="CUBACEL"/>
 <spnOverride numeric="37001" spn="Orange"/>
-<spnOverride numeric="37002" spn="Claro DOM"/>
-<spnOverride numeric="37004" spn="Viva"/>
+<spnOverride numeric="37002" spn="CLARO DOM"/>
+<spnOverride numeric="37004" spn="Viva DO"/>
 <spnOverride numeric="37201" spn="COMCEL"/>
-<spnOverride numeric="372020" spn="DIGICEL"/>
 <spnOverride numeric="37203" spn="Natcom"/>
 <spnOverride numeric="37412" spn="TSTT"/>
-<spnOverride numeric="374130" spn="DIGICEL"/>
-<spnOverride numeric="376350" spn="Lime"/>
+<spnOverride numeric="374130" spn="Digicel"/>
+<spnOverride numeric="376350" spn="FLOW"/>
 <spnOverride numeric="376360" spn="IslandCom TCI"/>
 <spnOverride numeric="40001" spn="AZEAC"/>
 <spnOverride numeric="40002" spn="BAKCELL AZ"/>
@@ -839,7 +829,7 @@
 <spnOverride numeric="50218" spn="U MOBILE"/>
 <spnOverride numeric="50219" spn="MY CELCOM"/>
 <spnOverride numeric="50501" spn="Telstra Mobile"/>
-<spnOverride numeric="50502" spn="YES OPTUS"/>
+<spnOverride numeric="50502" spn="Optus AU"/>
 <spnOverride numeric="50503" spn="vodafone AU"/>
 <spnOverride numeric="50506" spn="3TELSTRA"/>
 <spnOverride numeric="50510" spn="Norfolk Telecom"/>
@@ -1078,66 +1068,64 @@
 <spnOverride numeric="65906" spn="ZAIN SS"/>
 <spnOverride numeric="70267" spn="BTL"/>
 <spnOverride numeric="70269" spn="Smart"/>
-<spnOverride numeric="70401" spn="Claro GTM"/>
+<spnOverride numeric="70401" spn="CLARO GTM"/>
 <spnOverride numeric="70402" spn="TIGO"/>
 <spnOverride numeric="70403" spn="Movistar"/>
-<spnOverride numeric="70601" spn="Claro SLV"/>
+<spnOverride numeric="70601" spn="CLARO SLV"/>
 <spnOverride numeric="70602" spn="Digicel"/>
-<spnOverride numeric="70603" spn="TIGO"/>
+<spnOverride numeric="70603" spn="Tigo SV"/>
 <spnOverride numeric="70604" spn="Movistar"/>
-<spnOverride numeric="708001" spn="Claro HND"/>
+<spnOverride numeric="708001" spn="CLARO HND"/>
 <spnOverride numeric="70801" spn="CLARO HND"/>
-<spnOverride numeric="70802" spn="TIGO"/>
+<spnOverride numeric="70802" spn="TIGOHND"/>
 <spnOverride numeric="708030" spn="HND"/>
 <spnOverride numeric="70830" spn="HND"/>
-<spnOverride numeric="71021" spn="Claro NIC"/>
+<spnOverride numeric="71021" spn="CLARO NIC"/>
 <spnOverride numeric="710300" spn="Movistar"/>
-<spnOverride numeric="71073" spn="Claro NIC"/>
+<spnOverride numeric="71073" spn="CLARO NIC"/>
 <spnOverride numeric="71201" spn="I.C.E."/>
 <spnOverride numeric="71202" spn="I.C.E."/>
-<spnOverride numeric="71203" spn="Claro"/>
+<spnOverride numeric="71203" spn="CLARO CR"/>
 <spnOverride numeric="71204" spn="Movistar"/>
 <spnOverride numeric="71401" spn="+Movil - C&amp;W PAN"/>
 <spnOverride numeric="714020" spn="Movistar"/>
-<spnOverride numeric="71402" spn="Movistar"/>
-<spnOverride numeric="71403" spn="Claro PA"/>
+<spnOverride numeric="71403" spn="CLARO PA"/>
 <spnOverride numeric="71404" spn="DIGICEL"/>
 <spnOverride numeric="71420" spn="Movistar"/>
-<spnOverride numeric="71606" spn="Movistar"/>
-<spnOverride numeric="71610" spn="Claro"/>
-<spnOverride numeric="71615" spn="bitel"/>
-<spnOverride numeric="71617" spn="entel"/>
+<spnOverride numeric="71606" spn="MOVISTAR"/>
+<spnOverride numeric="71610" spn="CLARO PER"/>
+<spnOverride numeric="71615" spn="Viettel Peru"/>
+<spnOverride numeric="71617" spn="Entel"/>
 <spnOverride numeric="722010" spn="AR - TEFMVNO"/>
-<spnOverride numeric="72207" spn="Movistar"/>
+<spnOverride numeric="72207" spn="AR - Movistar"/>
 <spnOverride numeric="72210" spn="Movistar"/>
-<spnOverride numeric="722310" spn="Claro AR"/>
-<spnOverride numeric="72234" spn="Personal"/>
-<spnOverride numeric="72235" spn="PORTHABLE"/>
+<spnOverride numeric="722310" spn="CLARO ARGENTINA"/>
+<spnOverride numeric="72234" spn="AR PERSONAL"/>
 <spnOverride numeric="722341" spn="AR PERSONAL"/>
 <spnOverride numeric="72236" spn="AR PERSONAL"/>
-<spnOverride numeric="72402" spn="TIM"/>
-<spnOverride numeric="72403" spn="TIM"/>
-<spnOverride numeric="72404" spn="TIM"/>
-<spnOverride numeric="72405" spn="Claro"/>
+<spnOverride numeric="72402" spn="TIM BRA"/>
+<spnOverride numeric="72403" spn="TIM BRA"/>
+<spnOverride numeric="72404" spn="TIM BRA"/>
+<spnOverride numeric="72405" spn="Claro BRA"/>
 <spnOverride numeric="72406" spn="VIVO"/>
 <spnOverride numeric="72410" spn="VIVO"/>
 <spnOverride numeric="72411" spn="VIVO"/>
 <spnOverride numeric="72415" spn="BRA SCTL"/>
-<spnOverride numeric="72416" spn="BrT"/>
+<spnOverride numeric="72416" spn="Oi"/>
 <spnOverride numeric="72423" spn="VIVO"/>
-<spnOverride numeric="72424" spn="AMAZNIA"/>
+<spnOverride numeric="72424" spn="Oi"/>
 <spnOverride numeric="72431" spn="Oi"/>
-<spnOverride numeric="72432" spn="CTBC"/>
-<spnOverride numeric="72433" spn="CTBC"/>
-<spnOverride numeric="72434" spn="CTBC"/>
+<spnOverride numeric="72432" spn="Algar Telecom"/>
+<spnOverride numeric="72433" spn="Algar Telecom"/>
+<spnOverride numeric="72434" spn="Algar Telecom"/>
 <spnOverride numeric="72439" spn="Nextel Brasil"/>
-<spnOverride numeric="73001" spn="Entel PCS"/>
+<spnOverride numeric="73001" spn="ENTEL PCS"/>
 <spnOverride numeric="73002" spn="Movistar"/>
-<spnOverride numeric="73003" spn="Claro CHL"/>
+<spnOverride numeric="73003" spn="CLARO CHL"/>
 <spnOverride numeric="73007" spn="Movistar"/>
 <spnOverride numeric="73008" spn="CHL VTR"/>
 <spnOverride numeric="73009" spn="WOM"/>
-<spnOverride numeric="73010" spn="Entel PCS"/>
+<spnOverride numeric="73010" spn="ENTEL PCS"/>
 <spnOverride numeric="732101" spn="Claro"/>
 <spnOverride numeric="732103" spn="TIGO"/>
 <spnOverride numeric="732111" spn="TIGO"/>
@@ -1144,30 +1132,28 @@
 <spnOverride numeric="732123" spn="Movistar"/>
 <spnOverride numeric="732130" spn="Avantel"/>
 <spnOverride numeric="732187" spn="ETB 4G"/>
-<spnOverride numeric="73401" spn="DIGITEL"/>
 <spnOverride numeric="73402" spn="DIGITEL"/>
-<spnOverride numeric="73403" spn="DIGITEL"/>
 <spnOverride numeric="73404" spn="Movistar"/>
-<spnOverride numeric="73406" spn="Movilnet"/>
+<spnOverride numeric="73406" spn="VE_MOVILNET"/>
 <spnOverride numeric="73601" spn="VIVA"/>
 <spnOverride numeric="73602" spn="BOMOV"/>
 <spnOverride numeric="73603" spn="TIGO"/>
 <spnOverride numeric="738002" spn="GUY GTT + Do More"/>
-<spnOverride numeric="73801" spn="U MOBILE"/>
+<spnOverride numeric="73801" spn="Digicel"/>
 <spnOverride numeric="73802" spn="GUY CLNK PLS"/>
 <spnOverride numeric="74000" spn="Movistar"/>
-<spnOverride numeric="74001" spn="Claro"/>
+<spnOverride numeric="74001" spn="CLARO"/>
 <spnOverride numeric="74002" spn="CNT"/>
-<spnOverride numeric="74401" spn="VOX"/>
-<spnOverride numeric="74402" spn="Claro PY"/>
-<spnOverride numeric="74404" spn="TIGO"/>
-<spnOverride numeric="74405" spn="Personal"/>
+<spnOverride numeric="74401" spn="HOLA PARAGUAY S.A."/>
+<spnOverride numeric="74402" spn="CLARO PY"/>
+<spnOverride numeric="74404" spn="TIGO PY"/>
+<spnOverride numeric="74405" spn="PY Personal"/>
 <spnOverride numeric="74602" spn="SR.TELESUR.GSM"/>
 <spnOverride numeric="74603" spn="DIGICEL"/>
 <spnOverride numeric="74604" spn="UNIQA"/>
 <spnOverride numeric="74801" spn="Antel"/>
 <spnOverride numeric="74807" spn="Movistar"/>
-<spnOverride numeric="74810" spn="Claro LTE"/>
+<spnOverride numeric="74810" spn="CLARO URUGUAY"/>
 <spnOverride numeric="750001" spn="Sure FLK"/>
 <spnOverride numeric="75001" spn="Sure FLK"/>
 <spnOverride numeric="90111" spn="Inmarsat"/>
Index: device/mediatek/common/custom.conf
===================================================================
--- device/mediatek/common/custom.conf	(revision 5132)
+++ device/mediatek/common/custom.conf	(revision 5133)
@@ -13,19 +13,19 @@
 # CR/LF used as only delimiter of each configuaration items, both LINUX/MAC/DOS format supported
 # character set: ASCII, encoding type: UTF8
 
-browser.UserAgent = Mozilla/5.0 (Linux; Android 7.1.1;en-us;5058A Build/N6F26Q) AppleWebKit/537.36 (KHTML, like Gecko) Version/4.0 Chrome/59.0.3071.125 Mobile Safari/537.36 Hawk/TurboBrowser/v2.0.0.1.0177.0_0818;
-browser.UAProfileURL = http://www-ccpp.tcl-ta.com/files/5058a.xml
-mms.UserAgent = 5058A-MMS/2.0
-mms.UAProfileURL = http://www-ccpp.tcl-ta.com/files/5058a.xml 
+#browser.UserAgent = Athens15_TD/V2 Linux/3.0.13 Android/4.0 Release/02.15.2012 Browser/AppleWebKit534.30 Mobile Safari/534.30 System/Android 4.0.1;
+browser.UAProfileURL = http://218.249.47.94/Xianghe/MTK_Phone_KK_UAprofile.xml
+mms.UserAgent = Android-Mms/0.1
+mms.UAProfileURL = http://www.google.com/oha/rdf/ua-profile-kila.xml 
 http_streaming.UserAgent = stagefright/1.2 (Linux;Android @ro.build.version.release )
 rtsp_streaming.UserAgent = stagefright/1.2 (Linux;Android @ro.build.version.release )
 #http_streaming.UAProfileURL = http://218.249.47.94/Xianghe/MTK_Athens15_UAProfile.xml
 #rtsp_streaming.UAProfileURL = http://218.249.47.94/Xianghe/MTK_Athens15_UAProfile.xml
 dm.Manufacturer = ALCATEL
-dm.Model = 5058A
-bluetooth.HostName = Alcatel 3X
-fmtransmitter.RDSValue = Alcatel 3X
-wlan.SSID = Alcatel 3X
+dm.Model = 980CN1
+bluetooth.HostName = TCL 980CN1
+fmtransmitter.RDSValue = TCL 980CN1
+wlan.SSID = TCL 980CN1
 Setting.Model=@ro.product.model@
 Setting.SWVerno= 01001
 
Index: device/mediatek/mt6739/device.mk
===================================================================
--- device/mediatek/mt6739/device.mk	(revision 5132)
+++ device/mediatek/mt6739/device.mk	(revision 5133)
@@ -112,6 +112,7 @@
 PRODUCT_PACKAGES += DeskClock
 PRODUCT_PACKAGES += AlarmProvider
 PRODUCT_PACKAGES += Bluetooth
+PRODUCT_PACKAGES += Calculator
 PRODUCT_PACKAGES += Calendar
 PRODUCT_PACKAGES += CertInstaller
 PRODUCT_PACKAGES += DrmProvider
@@ -440,6 +441,7 @@
 PRODUCT_PACKAGES += perfservscntbl.txt
 PRODUCT_PACKAGES += perfservboosttbl.txt
 PRODUCT_PACKAGES += perfcontable.txt
+PRODUCT_PACKAGES += Videos
 PRODUCT_PACKAGES += sn
 PRODUCT_PACKAGES += lcdc_screen_cap
 PRODUCT_PACKAGES += libJniAtvService
@@ -1394,8 +1396,6 @@
 PRODUCT_COPY_FILES += 	vendor/mediatek/proprietary/trustzone/microtrust/source/platform/mt6739/teei/uTAgent:$(TARGET_COPY_OUT_VENDOR)/thh/uTAgent:mtk
 PRODUCT_COPY_FILES += 	vendor/mediatek/proprietary/trustzone/microtrust/source/platform/mt6739/teei/alipayapp:$(TARGET_COPY_OUT_VENDOR)/thh/alipayapp:mtk
 PRODUCT_COPY_FILES += 	vendor/mediatek/proprietary/trustzone/microtrust/source/platform/mt6739/teei/init_thh:$(TARGET_COPY_OUT_VENDOR)/bin/init_thh:mtk
-
-
 PRODUCT_PACKAGES   += 	keystore.mt6739
 PRODUCT_PACKAGES   += 	gatekeeper.mt6739
 endif
@@ -1516,4 +1516,4 @@
 endif
 
 #For fingerprint function
-PRODUCT_PACKAGES += fingerprintd
\ No newline at end of file
+PRODUCT_PACKAGES += fingerprintd
Index: build/tools/buildinfo.sh
===================================================================
--- build/tools/buildinfo.sh	(revision 5132)
+++ build/tools/buildinfo.sh	(revision 5133)
@@ -1,15 +1,14 @@
-#!/bin/bash 
+#!/bin/bash
+
 echo "# begin build properties"
 echo "# autogenerated by buildinfo.sh"
 
 echo "ro.build.id=$BUILD_ID"
-echo "ro.build.display.id=5058A_LATAM_V1.8_171229"
-echo "ro.build.version.custintid=5058A_LATAM_V1.8_171229"
-echo "ro.build.version.incremental=LATAM_5058A_L030_S13_171229"
-echo "ro.tct.sys.ver=O58AWE01"
-echo "ro.build.hardware.version=V1"
-echo "ro.build.display.factoryid=Plat:5058A_LATAM_S13_171229Outer:5058A_LATAM_V1.8_171229End"
+echo "ro.build.display.id=5058J_TLCL_V0.0_20170919"
+echo "ro.build.version.incremental=TLCL_5058J_L05A_M00_S00_20170919"
+echo "ro.build.display.factoryid=Plat:5058J_TLCL_S00_20170919Outer:5058J_TLCL_V0.0_20170919End"
 echo "ro.build.version.sdk=$PLATFORM_SDK_VERSION"
+echo "ro.tct.sys.ver=OCN1LE01"
 echo "ro.build.version.preview_sdk=$PLATFORM_PREVIEW_SDK_VERSION"
 echo "ro.build.version.codename=$PLATFORM_VERSION_CODENAME"
 echo "ro.build.version.all_codenames=$PLATFORM_VERSION_ALL_CODENAMES"
@@ -29,10 +28,10 @@
 if [ -n "$AB_OTA_UPDATER" ] ; then
   echo "ro.build.ab_update=$AB_OTA_UPDATER"
 fi
-echo "ro.product.model=5058A"
+echo "ro.product.model=5058J"
 echo "ro.product.brand=ALCATEL"
-echo "ro.product.name=Alcatel_3X"
-echo "ro.product.device=A3A_PLUS_by_Alcatel"
+echo "ro.product.name=ALCATEL_5058J"
+echo "ro.product.device=A3A PLUS by Alcatel"
 echo "ro.product.board=$TARGET_BOOTLOADER_BOARD_NAME"
 
 # These values are deprecated, use "ro.product.cpu.abilist"
@@ -47,7 +46,7 @@
 echo "ro.product.cpu.abilist32=$TARGET_CPU_ABI_LIST_32_BIT"
 echo "ro.product.cpu.abilist64=$TARGET_CPU_ABI_LIST_64_BIT"
 
-echo "ro.product.manufacturer= TCT"
+echo "ro.product.manufacturer=$PRODUCT_MANUFACTURER"
 if [ -n "$PRODUCT_DEFAULT_LOCALE" ] ; then
   echo "ro.product.locale=$PRODUCT_DEFAULT_LOCALE"
 fi
Index: build/target/product/locales_full.mk
===================================================================
--- build/target/product/locales_full.mk	(revision 5132)
+++ build/target/product/locales_full.mk	(revision 5133)
@@ -1 +1,3 @@
-PRODUCT_LOCALES :=es_US en_ES en_US en_GB pt_BR pt_PT fr_FR
\ No newline at end of file
+PRODUCT_LOCALES := en_US cs_CZ da_DK de_AT de_CH de_DE de_LI el_GR en_AU en_CA en_GB en_NZ en_SG eo_EU es_ES fr_CA fr_CH fr_BE fr_FR it_CH it_IT ja_JP ko_KR nb_NO nl_BE nl_NL pl_PL pt_PT ru_RU sv_SE tr_TR zh_CN zh_HK zh_TW am_ET hi_IN
+
+$(call inherit-product, build/target/product/languages_full.mk)
Index: build/target/product/core.mk
===================================================================
--- build/target/product/core.mk	(revision 5132)
+++ build/target/product/core.mk	(revision 5133)
@@ -33,6 +33,7 @@
     DeskClock \
     DocumentsUI \
     DownloadProviderUi \
+    Email \
     ExternalStorageProvider \
     FusedLocation \
     InputDevices \
@@ -57,7 +58,23 @@
     VpnDialogs \
     MmsService \
     ChromeCustomizations \
-    NfcTest
+    NfcTest \
+    libnfc-nci \
+	libnfc_nci_jni \
+	nfc_nci.pn54x.default \
+	NfcNci \
+	Tag \
+	com.android.nfc_extras\
+	fcimini
+	
+PRODUCT_COPY_FILES += \
+	#external/libnfc-nci/libpn548ad_fw.so:system/vendor/firmware/libpn548ad_fw.so\
+	frameworks/native/data/etc/com.nxp.mifare.xml:system/etc/permissions/com.nxp.mifare.xml \
+	frameworks/native/data/etc/com.android.nfc_extras.xml:system/etc/permissions/com.android.nfc_extras.xml \
+	frameworks/native/data/etc/android.hardware.nfc.xml:system/etc/permissions/android.hardware.nfc.xml \
+	frameworks/native/data/etc/android.hardware.nfc.hce.xml:system/etc/permissions/android.har dware.nfc.hce.xml \
+	external/libnfc-nci/halimpl/pn54x/libnfc-brcm.conf:system/etc/libnfc-brcm.conf \
+	external/libnfc-nci/halimpl/pn54x/libnfc-nxp.conf:system/etc/libnfc-nxp.conf
 
 $(call inherit-product, $(SRC_TARGET_DIR)/product/core_base.mk)
 $(call inherit-product, vendor/customer/custom.mk)
Index: build/target/product/languages_full.mk
===================================================================
--- build/target/product/languages_full.mk	(revision 5132)
+++ build/target/product/languages_full.mk	(revision 5133)
@@ -21,4 +21,4 @@
 
 # These are all the locales that have translations and are displayable
 # by TextView in this branch.
-PRODUCT_LOCALES :=es_US en_ES en_US en_GB pt_BR pt_PT fr_FR
+PRODUCT_LOCALES := en_US en_AU en_IN fr_FR it_IT es_ES et_EE de_DE nl_NL cs_CZ pl_PL ja_JP zh_TW zh_CN zh_HK ru_RU ko_KR nb_NO es_US da_DK el_GR tr_TR pt_PT pt_BR sv_SE bg_BG ca_ES en_GB fi_FI hi_IN hr_HR hu_HU in_ID iw_IL lt_LT lv_LV ro_RO sk_SK sl_SI sr_RS uk_UA vi_VN tl_PH ar_EG fa_IR th_TH sw_TZ ms_MY af_ZA zu_ZA am_ET en_XA ar_XB fr_CA km_KH lo_LA ne_NP si_LK mn_MN hy_AM az_AZ ka_GE my_MM mr_IN ml_IN is_IS mk_MK ky_KG eu_ES gl_ES bn_BD ta_IN kn_IN te_IN uz_UZ ur_PK kk_KZ sq_AL gu_IN pa_IN be_BY bs_BA
Index: build/target/product/full_base.mk
===================================================================
--- build/target/product/full_base.mk	(revision 5132)
+++ build/target/product/full_base.mk	(revision 5133)
@@ -45,9 +45,9 @@
 
 # Additional settings used in all AOSP builds
 PRODUCT_PROPERTY_OVERRIDES := \
-    ro.config.ringtone=Movistar_llamada.mp3 \
+    ro.config.ringtone=Fresh.ogg \
     ro.config.alarm_alert=Galactic.mp3\
-    ro.config.notification_sound=Movistar_llamada.mp3
+    ro.config.notification_sound=Success.mp3
 
 # Put en_US first in the list, so make it default.
 PRODUCT_LOCALES := en_US
Index: build/target/product/languages_small.mk
===================================================================
--- build/target/product/languages_small.mk	(revision 5132)
+++ build/target/product/languages_small.mk	(revision 5133)
@@ -21,4 +21,4 @@
 
 # This is the list of languages that originally shipped on ADP1
 
-PRODUCT_LOCALES :=es_US en_ES en_US en_GB pt_BR pt_PT fr_FR
+PRODUCT_LOCALES := en_US en_GB fr_FR it_IT de_DE es_ES
Index: build/core/version_defaults.mk
===================================================================
--- build/core/version_defaults.mk	(revision 5132)
+++ build/core/version_defaults.mk	(revision 5133)
@@ -114,7 +114,7 @@
     #  It must be of the form "YYYY-MM-DD" on production devices.
     #  It must match one of the Android Security Patch Level strings of the Public Security Bulletins.
     #  If there is no $PLATFORM_SECURITY_PATCH set, keep it empty.
-    PLATFORM_SECURITY_PATCH := 2017-12-05
+    PLATFORM_SECURITY_PATCH := 2018-01-05
 endif
 
 ifeq "" "$(PLATFORM_BASE_OS)"
@@ -157,10 +157,4 @@
   # from this date/time" value.  Make it start with a non-digit so that
   # anyone trying to parse it as an integer will probably get "0".
   BUILD_NUMBER := eng.$(shell echo $${USER:0:6}).$(shell $(DATE) +%Y%m%d.%H%M%S)
-  
-  FINGER_PRINT_BRAND:= TCL
-  FINGER_PRINT_NAME:= 5058A
-  FINGER_PRINT_DEVICE:= A3A_PLUS
-  FINGER_PRINT_BUILD_VERSION_TAGS:= release-keys
-  FINGER_PRINT_TIME :=$(shell date +%Y%m%d.%H%M%S)
 endif
