// Seed: 1076617078
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    output wor   id_2
);
  assign id_2 = 1;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri0 id_2,
    output wand id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3
  );
  id_6(
      .id_0(id_1),
      .id_1((1)),
      .id_2(1),
      .id_3(1 - id_3),
      .id_4(),
      .id_5(id_5),
      .id_6(1'b0),
      .id_7(1'b0),
      .id_8(id_3),
      .id_9(1),
      .id_10(),
      .id_11(1'b0),
      .id_12(id_1),
      .id_13(1'b0),
      .id_14(1)
  );
endmodule
