--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml h3dge_coproc.twx h3dge_coproc.ncd -o h3dge_coproc.twr
h3dge_coproc.pcf

Design file:              h3dge_coproc.ncd
Physical constraint file: h3dge_coproc.pcf
Device,package,speed:     xc5vfx70t,ff1136,-1 (PRODUCTION 1.72 2011-02-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock MPLB_Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MPLB_Rst    |    2.584(R)|    1.831(R)|MPLB_Clk_BUFGP    |   0.000|
PLB_MAddrAck|    1.977(R)|    2.834(R)|MPLB_Clk_BUFGP    |   0.000|
PLB_MRdDAck |    1.711(R)|    1.846(R)|MPLB_Clk_BUFGP    |   0.000|
PLB_MRdErr  |   -0.030(R)|    2.026(R)|MPLB_Clk_BUFGP    |   0.000|
PLB_MTimeout|    1.426(R)|    1.983(R)|MPLB_Clk_BUFGP    |   0.000|
PLB_MWrDAck |    1.648(R)|    2.078(R)|MPLB_Clk_BUFGP    |   0.000|
PLB_MWrErr  |   -0.147(R)|    2.132(R)|MPLB_Clk_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock SPLB_Clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
PLB_ABus<0>    |   -0.423(R)|    2.689(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<1>    |   -0.317(R)|    2.590(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<2>    |   -0.606(R)|    2.857(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<3>    |   -0.613(R)|    2.861(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<4>    |   -0.608(R)|    2.859(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<5>    |   -0.457(R)|    2.719(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<6>    |   -0.633(R)|    2.881(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<7>    |   -0.778(R)|    3.014(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<8>    |   -0.527(R)|    2.782(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<9>    |   -0.309(R)|    2.581(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<10>   |   -0.623(R)|    2.873(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<11>   |   -0.762(R)|    3.001(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<12>   |   -0.467(R)|    2.729(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<13>   |   -0.282(R)|    2.559(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<14>   |   -0.491(R)|    2.750(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<15>   |   -0.785(R)|    3.020(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<16>   |   -0.761(R)|    3.004(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<17>   |   -0.792(R)|    3.034(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<18>   |   -0.473(R)|    2.740(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<19>   |   -0.467(R)|    2.734(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<20>   |   -0.750(R)|    3.005(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<21>   |   -0.785(R)|    3.038(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<22>   |   -0.449(R)|    2.727(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<23>   |   -0.475(R)|    2.751(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<24>   |   -0.246(R)|    2.502(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<25>   |   -0.248(R)|    2.505(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<26>   |    0.016(R)|    2.260(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<27>   |   -0.102(R)|    2.368(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<28>   |    0.383(R)|    1.939(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<29>   |    0.647(R)|    2.114(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<30>   |   -0.248(R)|    2.522(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<31>   |   -0.446(R)|    2.704(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<0>      |   -0.026(R)|    2.106(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<3>      |    0.098(R)|    1.992(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<4>      |   -0.276(R)|    2.335(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<7>      |   -0.005(R)|    2.087(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<8>      |   -0.325(R)|    2.381(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<11>     |   -0.336(R)|    2.391(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<12>     |    0.108(R)|    1.983(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<15>     |   -0.045(R)|    2.123(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_PAValid    |   -0.393(R)|    2.550(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_RNW        |   -0.048(R)|    2.224(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_masterID<0>|   -0.399(R)|    2.578(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_masterID<1>|   -0.466(R)|    2.639(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_masterID<2>|   -0.446(R)|    2.621(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_size<0>    |   -0.431(R)|    2.611(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_size<1>    |   -0.606(R)|    2.770(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_size<2>    |   -0.427(R)|    2.604(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_size<3>    |   -0.562(R)|    2.730(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_type<0>    |   -0.530(R)|    2.688(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_type<1>    |   -0.215(R)|    2.397(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_type<2>    |   -0.546(R)|    2.703(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<28> |   -0.332(R)|    2.300(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<29> |    0.000(R)|    1.995(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<30> |   -0.352(R)|    2.318(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<31> |   -0.362(R)|    2.327(R)|SPLB_Clk_BUFGP    |   0.000|
SPLB_Rst       |    5.946(R)|    1.894(R)|SPLB_Clk_BUFGP    |   0.000|
---------------+------------+------------+------------------+--------+

Clock MPLB_Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MD_error    |    8.986(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<0>   |    9.611(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<1>   |    9.833(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<2>   |    9.815(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<3>   |    9.765(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<4>   |    9.618(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<5>   |   10.053(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<6>   |    9.848(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<7>   |    9.741(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<8>   |    9.749(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<9>   |    9.577(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<10>  |    9.678(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<11>  |    9.936(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<12>  |    9.595(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<13>  |    9.578(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<14>  |    9.695(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<15>  |    9.606(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<16>  |    9.622(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<17>  |    9.475(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<18>  |    9.672(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<19>  |    9.618(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<20>  |    9.324(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<21>  |    9.451(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<22>  |    9.341(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<23>  |    9.578(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<24>  |    9.403(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<25>  |    9.439(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<26>  |    9.377(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<27>  |    9.443(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<28>  |    9.439(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<29>  |    9.290(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<30>  |    9.308(R)|MPLB_Clk_BUFGP    |   0.000|
M_ABus<31>  |    9.458(R)|MPLB_Clk_BUFGP    |   0.000|
M_request   |    8.630(R)|MPLB_Clk_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock SPLB_Clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
Sl_MBusy<0>   |    8.773(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<1>   |    8.754(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<2>   |    8.778(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<3>   |    8.996(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<4>   |    8.747(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<5>   |    9.170(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<6>   |    9.194(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<7>   |    9.005(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<0>  |    8.742(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<1>  |    8.616(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<2>  |    8.776(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<3>  |    8.765(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<4>  |    8.730(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<5>  |    8.733(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<6>  |    8.752(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<7>  |    8.745(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<0>  |    8.911(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<1>  |    8.907(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<2>  |    8.926(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<3>  |    8.888(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<4>  |    9.217(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<5>  |    9.110(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<6>  |    9.051(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<7>  |    9.212(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_addrAck    |    9.949(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_rdComp     |   10.505(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_rdDAck     |   10.491(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_rearbitrate|    8.904(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_wrComp     |   11.159(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_wrDAck     |   11.041(R)|SPLB_Clk_BUFGP    |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock MPLB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPLB_Clk       |    3.159|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPLB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPLB_Clk       |    6.305|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 11 11:05:14 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 387 MB



