
 * Set the DSP cores config registers to default values
  0xFFE00 0x0000 SMbus_32inx_32dat     Write  0x34      * DSP1_Config_1(FFE00H):   0000  DSP1_CLK_SEL=5.5MHz to 9.375MHz, DSP1_RATE=SAMPLE_RATE_1, DSP1_MEM_ENA=0, DSP1_DBG_CLK_ENA=0, DSP1_CORE_ENA=0, DSP1_START=0
  0x17FE00 0x0000 SMbus_32inx_32dat     Write  0x34      * DSP2_Config_1(17FE00H):  0000  DSP2_CLK_SEL=5.5MHz to 9.375MHz, DSP2_RATE=SAMPLE_RATE_1, DSP2_MEM_ENA=0, DSP2_DBG_CLK_ENA=0, DSP2_CORE_ENA=0, DSP2_START=0
  0x1FFE00 0x0000 SMbus_32inx_32dat     Write  0x34      * DSP3_Config_1(1FFE00H):  0000  DSP3_CLK_SEL=5.5MHz to 9.375MHz, DSP3_RATE=SAMPLE_RATE_1, DSP3_MEM_ENA=0, DSP3_DBG_CLK_ENA=0, DSP3_CORE_ENA=0, DSP3_START=0
  0x27FE00 0x0000 SMbus_32inx_32dat     Write  0x34      * DSP4_Config_1(27FE00H):  0000  DSP4_CLK_SEL=5.5MHz to 9.375MHz, DSP4_RATE=SAMPLE_RATE_1, DSP4_MEM_ENA=0, DSP4_DBG_CLK_ENA=0, DSP4_CORE_ENA=0, DSP4_START=0
  0x2FFE00 0x0000 SMbus_32inx_32dat     Write  0x34      * DSP5_Config_1(2FFE00H):  0000  DSP5_CLK_SEL=5.5MHz to 9.375MHz, DSP5_RATE=SAMPLE_RATE_1, DSP5_MEM_ENA=0, DSP5_DBG_CLK_ENA=0, DSP5_CORE_ENA=0, DSP5_START=0
  0x37FE00 0x0000 SMbus_32inx_32dat     Write  0x34      * DSP6_Config_1(37FE00H):  0000  DSP6_CLK_SEL=5.5MHz to 9.375MHz, DSP6_RATE=SAMPLE_RATE_1, DSP6_DBG_CLK_ENA=0, DSP6_CORE_ENA=0, DSP6_START=0
  0x3FFE00 0x0000 SMbus_32inx_32dat     Write  0x34      * DSP7_Config_1(3FFE00H):  0000  DSP7_CLK_SEL=5.5MHz to 9.375MHz, DSP7_RATE=SAMPLE_RATE_1, DSP7_MEM_ENA=0, DSP7_DBG_CLK_ENA=0, DSP7_CORE_ENA=0, DSP7_START=0

  * Set DSP6 clock to the highest rates on the used cores
  0x37FE00 0x40000 SMbus_32inx_32dat     Write  0x34      * DSP6_Config_1(37FE00H):  40000  DSP6_CLK_SEL=75MHz to 150MHz, DSP6_RATE=SAMPLE_RATE_1, DSP6_DBG_CLK_ENA=0, DSP6_CORE_ENA=0, DSP6_START=0
  * Set up the DSP core No 6
  0x37FE01 0x081C SMbus_32inx_16dat     Write  0x34      * DSP6_Config_W0(1FFE01H): 081C  DSP6_RATE=SAMPLE_RATE_2, DSP6_MEM_ENA=1, DSP6_DBG_CLK_ENA=1, DSP6_SYS_ENA=1, DSP6_CORE_ENA=0, DSP6_START=0