[
    {
        "year": "2021",
        "name": "39th ICCD 2021",
        "info": "Storrs, CT, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2021",
                "sub_name": "39th IEEE International Conference on Computer Design, ICCD 2021, Storrs, CT, USA, October 24-27, 2021.",
                "count": 87,
                "papers": [
                    "Special Session: ADAPT: ANN-ControlleD System-Level Runtime Adaptable APproximate CompuTing.",
                    "Special Session: How much quality is enough quality? A case for acceptability in approximate designs.",
                    "Special Session: When Dataflows Converge: Reconfigurable and Approximate Computing for Emerging Neural Networks.",
                    "Special Session: Approximate TinyML Systems: Full System Approximations for Extreme Energy-Efficiency in Intelligent Edge Devices.",
                    "Flipping Bits to Share Crossbars in ReRAM-Based DNN Accelerator.",
                    "Block-LSM: An Ether-aware Block-ordered LSM-tree based Key-Value Storage Engine.",
                    "DynPaC: Coarse-Grained, Dynamic, and Partially Reconfigurable Array for Streaming Applications.",
                    "NIST-Lite: Randomness Testing of RNGs on an Energy-Constrained Platform.",
                    "Seer-SSD: Bridging Semantic Gap between Log-Structured File Systems and SSDs to Reduce SSD Write Amplification.",
                    "Novel Ultra-Low-Voltage Flip-Flops: Near-Vth Modeling and VLSI Integration.",
                    "Flexible Instruction Set Architecture for Programmable Look-up Table based Processing-in-Memory.",
                    "Stochastic Iterative Approximation: Software/hardware techniques for adjusting aggressiveness of approximation.",
                    "The Accuracy and Efficiency of Posit Arithmetic.",
                    "Accurate and Fast Performance Modeling of Processors with Decoupled Front-end.",
                    "AdaptBit-HD: Adaptive Model Bitwidth for Hyperdimensional Computing.",
                    "MasterMind: Many-Accelerator SoC Architecture for Real-Time Brain-Computer Interfaces.",
                    "An Efficient Hybrid Parallel Compression Approximate Multiplier.",
                    "Run-time Configurable Approximate Multiplier using Significance-Driven Logic Compression.",
                    "A Comprehensive Exploration of the Parallel Prefix Adder Tree Space.",
                    "CROP: FPGA Implementation of High-Performance Polynomial Multiplication in Saber KEM based on Novel Cyclic-Row Oriented Processing Strategy.",
                    "Energy-Efficient MAC Units for Fused Posit Arithmetic.",
                    "NRHI: A Concurrent Non-Rehashing Hash Index for Persistent Memory.",
                    "HASDH: A Hotspot-Aware and Scalable Dynamic Hashing for Hybrid DRAM-NVM Memory.",
                    "EFM: Elastic Flash Management to Enhance Performance of Hybrid Flash Memory.",
                    "Dynamic File Cache Optimization for Hybrid SSDs with High-Density and Low-Cost Flash Memory.",
                    "Consistent RDMA-Friendly Hashing on Remote Persistent Memory.",
                    "Low-Cost Sequential Logic Circuit Design Considering Single Event Double-Node Upsets and Single Event Transients.",
                    "Rectification of Integer Arithmetic Circuits using Computer Algebra Techniques.",
                    "Differential Testing of x86 Instruction Decoders with Instruction Operand Inferring Algorithm.",
                    "Comprehensive Failure Analysis against Soft Errors from Hardware and Software Perspectives.",
                    "MetaTableLite: An Efficient Metadata Management Scheme for Tagged-Pointer-Based Spatial Safety.",
                    "HammerFilter: Robust Protection and Low Hardware Overhead Method for RowHammer.",
                    "SimiEncode: A Similarity-based Encoding Scheme to Improve Performance and Lifetime of Non-Volatile Main Memory.",
                    "Accelerating Sub-Block Erase in 3D NAND Flash Memory.",
                    "Understanding and Optimizing Hybrid SSD with High-Density and Low-Cost Flash Memory.",
                    "WAS-Deletion: Workload-Aware Secure Deletion Scheme for Solid-State Drives.",
                    "Write-Optimized and Consistent RDMA-based Non-Volatile Main Memory Systems.",
                    "An Ultra-efficient Look-up Table based Programmable Processing in Memory Architecture for Data Encryption.",
                    "ReSpar: Reordering Algorithm for ReRAM-based Sparse Matrix-Vector Multiplication Accelerator.",
                    "Fast and Low-Cost Mitigation of ReRAM Variability for Deep Learning Applications.",
                    "WiNN: Wireless Interconnect based Neural Network Accelerator.",
                    "Universal Neural Network Acceleration via Real-Time Loop Blocking.",
                    "Exploiting Intra-SM Parallelism in GPUs via Persistent and Elastic Blocks.",
                    "Improved GPU Implementations of the Pair-HMM Forward Algorithm for DNA Sequence Alignment.",
                    "CHARM: Collaborative Host and Accelerator Resource Management for GPU Datacenters.",
                    "Empirical Guide to Use of Persistent Memory for Large-Scale In-Memory Graph Analysis.",
                    "Stochastic-HD: Leveraging Stochastic Computing on Hyper-Dimensional Computing.",
                    "HyperData: A Data Transfer Accelerator for Software Data Planes Based on Targeted Prefetching.",
                    "UH-JLS: A Parallel Ultra-High Throughput JPEG-LS Encoding Architecture for Lossless Image Compression.",
                    "PRL: Standardizing Performance Monitoring Library for High-Integrity Real-Time Systems.",
                    "CIDAN: Computing in DRAM with Artificial Neurons.",
                    "Resonance-Based Power-Efficient Pulse Generator Design with Corresponding Distribution Network.",
                    "Reconfigurable Array for Analog Applications.",
                    "CoRe-ECO: Concurrent Refinement of Detailed Place-and-Route for an Efficient ECO Automation.",
                    "Efficient Table-Based Polynomial on FPGA.",
                    "Legion: Tailoring Grouped Neural Execution Considering Heterogeneity on Multiple Edge Devices.",
                    "Premier: A Concurrency-Aware Pseudo-Partitioning Framework for Shared Last-Level Cache.",
                    "Chopin: Composing Cost-Effective Custom Chips with Algorithmic Chiplets.",
                    "Compiling and Optimizing Real-world Programs for STRAIGHT ISA.",
                    "GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors.",
                    "SME: ReRAM-based Sparse-Multiplication-Engine to Squeeze-Out Bit Sparsity of Neural Network.",
                    "Improving the Heavy Re-encryption Overhead of Split Counter Mode Encryption for NVM.",
                    "Discreet-PARA: Rowhammer Defense with Low Cost and High Efficiency.",
                    "Conciliating Speed and Efficiency on Cache Compressors.",
                    "POMI: Polling-Based Memory Interface for Hybrid Memory System.",
                    "Fault-Aware Prediction-Guided Page Offlining for Uncorrectable Memory Error Prevention.",
                    "A High-performance Post-deduplication Delta Compression Scheme for Packed Datasets.",
                    "Erasure-Coded Multi-Block Updates Based on Hybrid Writes and Common XORs First.",
                    "PSACS: Highly-Parallel Shuffle Accelerator on Computational Storage.",
                    "Intelligent Prediction of Flash Lifetime via Online Domain Adaptation.",
                    "Model Synthesis for Communication Traces of System Designs.",
                    "T-TSP: Transient-Temperature Based Safe Power Budgeting in Multi-/Many-Core Processors.",
                    "HosNa: A DPC++ Benchmark Suite for Heterogeneous Architectures.",
                    "Optimal Transistor Placement Combined with Global In-cell Routing in Standard Cell Layout Synthesis.",
                    "RDP3: Rapid Domain Platform Performance Prediction for Design Space Exploration.",
                    "Smart-DNN: Efficiently Reducing the Memory Requirements of Running Deep Neural Networks on Resource-constrained Platforms.",
                    "QD-Compressor: a Quantization-based Delta Compression Framework for Deep Neural Networks.",
                    "AGQFL: Communication-efficient Federated Learning via Automatic Gradient Quantization in Edge Heterogeneous Systems.",
                    "ModelShield: A Generic and Portable Framework Extension for Defending Bit-Flip based Adversarial Weight Attacks.",
                    "WidePipe: High-Throughput Deep Learning Inference System on a Cluster of Neural Processing Units.",
                    "Exploiting Online Locality and Reduction Parallelism for Sampled Dense Matrix Multiplication on GPUs.",
                    "APT: Efficient Side-Channel Analysis Framework against Inner Product Masking Scheme.",
                    "An Efficient Non-Profiled Side-Channel Attack on the CRYSTALS-Dilithium Post-Quantum Signature.",
                    "Functional Locking through Omission: From HLS to Obfuscated Design.",
                    "Security Analysis of State-of-the-art Scan Obfuscation Technique.",
                    "QFlow: Quantitative Information Flow for Security-Aware Hardware Design in Verilog.",
                    "Efficient Methods for SoC Trust Validation Using Information Flow Verification."
                ]
            }
        ]
    },
    {
        "year": "2020",
        "name": "38th ICCD 2020",
        "info": "Hartford, CT, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2020",
                "sub_name": "38th IEEE International Conference on Computer Design, ICCD 2020, Hartford, CT, USA, October 18-21, 2020.",
                "count": 102,
                "papers": [
                    "Message from the General Chair ICCD 2020.",
                    "Special Session: Impact of Noise on Quantum Algorithms in Noisy Intermediate-Scale Quantum Systems.",
                    "Special Session: Quantum Carry Lookahead Adders for NISQ and Quantum Image Processing.",
                    "Special Session: Quantum Error Correction in Near Term Systems.",
                    "Special Session: Noise Characterization and Error Mitigation in Near-Term Quantum Computers.",
                    "Special Session: Adiabatic Circuits for Energy-Efficient and Secure IoT Systems.",
                    "Special Session: Exploring the Ultimate Limits of Adiabatic Circuits.",
                    "Special Session: A Novel Low-Power and Energy-Efficient Adiabatic Logic-In-Memory Architecture Using CMOS/MTJ.",
                    "Special Session: An Adiabatic Logic Based Silicon Physical Unclonable Function.",
                    "Special Session: Potentially Leaky Controller: Examining Cache Side-Channel Attacks in Programmable Logic Controllers.",
                    "Special Session: Physics- Informed Neural Networks for Securing Water Distribution Systems.",
                    "Special Issue: Resilient Distributed Estimator with Information Consensus for CPS Security.",
                    "Special Session: Noninvasive Sensor-Spoofing Attacks on Embedded and Cyber-Physical Systems.",
                    "Special Session: Harness the Power of DERs for Secure Communications in Electric Energy Systems.",
                    "Special Session: XTA: Open Source eXtensible, Scalable and Adaptable Tensor Architecture for AI Acceleration.",
                    "Reconfigurable Dataflow Optimization for Spatiotemporal Spiking Neural Computation on Systolic Array Accelerators.",
                    "DualFS: A Coordinative Flash File System with Flash Block Dual-mode Switching.",
                    "Quantum-Proof Lightweight McEliece Cryptosystem Co-processor Design.",
                    "Silicon vs. Organic Interposer: PPA and Reliability Tradeoffs in Heterogeneous 2.5D Chiplet Integration.",
                    "Driving Scenario Perception-Aware Computing System Design in Autonomous Vehicles.",
                    "MEPNTC: A Standard-Cell Library Design Scheme Extending the Minimum-Energy-Point Operation of Near-$V_{th}$ Computing.",
                    "FAGR: An Efficient File-aware Graph Recovery Scheme for Erasure Coded Cloud Storage Systems.",
                    "An Efficient Hardware Architecture for Finding Frequent Items in Data Streams.",
                    "NATSA: A Near-Data Processing Accelerator for Time Series Analysis.",
                    "MEISSA: Multiplying Matrices Efficiently in a Scalable Systolic Architecture.",
                    "QuPAA: Exploiting Parallel and Adaptive Architecture to Scale up Quantum Computing.",
                    "PBCCF: Accelerated Deduplication by Prefetching Backup Content Correlated Fingerprints.",
                    "EaD: a Collision-free and High Performance Deduplication Scheme for Flash Storage Systems.",
                    "COSMA: An Efficient Concurrency-Oriented Space Management Scheme for In-memory File Systems.",
                    "AetEC: Adaptive error-tolerant Erasure Coding Scheme Within SSDs.",
                    "An Empirical Study of Hybrid SSD with Optane and QLC Flash.",
                    "ASCHyRO: Automatic Fault Localization of SystemC HLS Designs Using a Hybrid Accurate Rank Ordering Technique.",
                    "WoLFRaM: Enhancing Wear-Leveling and Fault Tolerance in Resistive Memories using Programmable Address Decoders.",
                    "DPCLS: Improving Partial Cache Line Sparing with Dynamics for Memory Error Prevention.",
                    "Multiple Permanent Faults Mitigation Through Bit-Shuffling for Network-an-Chip Architecture.",
                    "ATT: A Fault-Tolerant ReRAM Accelerator for Attention-based Neural Networks.",
                    "APAC: An Accurate and Adaptive Prefetch Framework with Concurrent Memory Access Analysis.",
                    "Reducing Off-Chip Miss Penalty by Exploiting Underutilised On-Chip Router Buffers.",
                    "Router Buffer Caching for Managing Shared Cache Blocks in Tiled Multi-Core Processors.",
                    "A Study of Runtime Adaptive Prefetching for STTRAM L1 Caches.",
                    "Unified-TP: A Unified TLB and Page Table Cache Structure for Efficient Address Translation.",
                    "Runtime Deep Model Multiplexing for Reduced Latency and Energy Consumption Inference.",
                    "Near-Sensor Inference Architecture with Region Aware Processing.",
                    "A Distributed In-Situ CNN Inference System for IoT Applications.",
                    "EdgeNAS: Discovering Efficient Neural Architectures for Edge Systems.",
                    "EM-GAN: Data-Driven Fast Stress Analysis for Multi-Segment Interconnects.",
                    "Maximum Clique Based Method for Optimal Solution of Pattern Classification.",
                    "Adaptive Simulation with Virtual Prototypes for RISC-V: Switching Between Fast and Accurate at Runtime.",
                    "Throughput-Oriented Spatio-Temporal Optimization in Approximate High-Level Synthesis.",
                    "Learn to Floorplan through Acquisition of Effective Local Search Heuristics.",
                    "4-output Programmable Spin Wave Logic Gate.",
                    "Bespoke Behavioral Processors.",
                    "Hardware-based Fast Real-time Image Classification with Stochastic Computing.",
                    "Scaled Population Subtraction for Approximate Computing.",
                    "Programmable Dictionary Code Compression for Instruction Stream Energy Efficiency.",
                    "An Open-Source Scalable Thermal and Power Controller for HPC Processors.",
                    "IPS-CiM: Enhancing Energy Efficiency of Intermittently-Powered Systems with Compute-in-Memory.",
                    "Improving the Efficiency of Power Management via Dynamic Interrupt Management.",
                    "OpenCGRA: An Open-Source Unified Framework for Modeling, Testing, and Evaluating CGRAs.",
                    "PerfDBT: Efficient Performance Regression Testing of Dynamic Binary Translation.",
                    "Transforming Natural Language Specifications to Logical Forms for Hardware Verification.",
                    "Accelerated Verification of Parametric Protocols with Decision Trees.",
                    "H2ORAM: Low Response Latency Optimized ORAM for Hybrid Memory Systems.",
                    "Optimizing Data Placement for Hybrid SPM with SRAM and Racetrack Memory.",
                    "Improving the Latency-Area Tradeoffs for DRAM Design with Coarse-Grained Monolithic 3D (M3D) Integration.",
                    "ADAM: Adaptive Block Placement with Metadata Embedding for Hybrid Caches.",
                    "A Fault-Tolerant and High-Speed Memory Controller Targeting 3D Flash Memory Cubes for Space Applications.",
                    "A Configurable BNN ASIC using a Network of Programmable Threshold Logic Standard Cells.",
                    "On the Effects of Permanent Faults in QDI Circuits - A Quantitative Perspective.",
                    "A Novel Rounding Algorithm for a High Performance IEEE 754 Double-Precision Floating-Point Multiplier.",
                    "An Implementation of External Capacitor-less Low-DropOut Voltage Regulator in 45nm Technology with Output Voltage Ranging from 0.4V-1.2V.",
                    "Duty-Cycle Correction For A Super-Wide Frequency Range from 10MHz to 1.2GHz.",
                    "High Throughput CNN Inference and Training with In-Cache Computation.",
                    "Optimizing FPGA-Based CNN Accelerator Using Differentiable Neural Architecture Search.",
                    "Achieving Full Parallelism in LSTM via a Unified Accelerator Design.",
                    "A Hybrid Computing Architecture for Fault-tolerant Deep Learning Accelerators.",
                    "Dynamic Heterogeneous Voltage Regulation for Systolic Array-Based DNN Accelerators.",
                    "CMSA: Configurable Multi-directional Systolic Array for Convolutional Neural Networks.",
                    "Thermal Aware Lifetime Reliability Optimization for Automotive Distributed Computing Applications.",
                    "On-Chip Voltage and Temperature Digital Sensor for Security, Reliability, and Portability.",
                    "Re-Thinking Mixed-Criticality Architecture for Automotive Industry.",
                    "Design- Time Optimization of Reconfigurable PV Architectures for Irregular Surfaces.",
                    "pacSCA: A Profiling-Assisted Correlation-based Side-Channel Attack on GPUs.",
                    "BranchSpec: Information Leakage Attacks Exploiting Speculative Branch Instruction Executions.",
                    "ND-HMDs: Non-Differentiable Hardware Malware Detectors against Evasive Transient Execution Attacks.",
                    "Stealthy-Shutdown: Practical Remote Power Attacks in Multi - Tenant FPGAs.",
                    "Side-Channel Leakage Detection Based on Constant Parameter Channel Model.",
                    "Improving the Performance of NVM Crash Consistency under Multicore.",
                    "More Space may be Cheaper: Multi-Dimensional Resource Allocation for NVM-based Cloud Cache.",
                    "Isle-Tree: A B+-Tree with Intra-Cache Line Sorted Leaves for Non-volatile Memory.",
                    "Loop2Recursion: Compiler-Assisted Wear Leveling for Non-Volatile Memory.",
                    "Design of Shape-Changeable Chiplet-Based Computers Using an Inductively Coupled Wireless Bus Interface.",
                    "Z2-ZNCC: ZigZag Scanning based Zero-means Normalized Cross Correlation for Fast and Accurate Stereo Matching on Embedded GPU.",
                    "Exploring Better Speculation and Data Locality in Sparse Matrix-Vector Multiplication on Intel Xeon.",
                    "pRnR: A Parallel Record-Replay Framework for Virtual Machines.",
                    "ANSim: A Fast and Versatile Asynchronous Network-On-Chip Simulator.",
                    "ALT: Optimizing Tensor Compilation in Deep Learning Compilers with Active Learning.",
                    "Chain-Based Fixed-Priority Scheduling of Loosely-Dependent Tasks.",
                    "Attacking Trivium at the Bitstream Level.",
                    "Phased-Guard: Multi-Phase Machine Learning Framework for Detection and Identification of Zero-Day Microarchitectural Side-Channel Attacks.",
                    "ASIC Accelerator in 28 nm for the Post-Quantum Digital Signature Scheme XMSS.",
                    "Hardware-Assisted Malware Detection using Explainable Machine Learning."
                ]
            }
        ]
    },
    {
        "year": "2019",
        "name": "37th ICCD 2019",
        "info": "Abu Dhabi, UAE",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2019",
                "sub_name": "37th IEEE International Conference on Computer Design, ICCD 2019, Abu Dhabi, United Arab Emirates, November 17-20, 2019.",
                "count": 92,
                "papers": [
                    "Reading Between the Dies: Cross-SLR Covert Channels on Multi-Tenant Cloud FPGAs.",
                    "IPSA: Integer Programming via Sparse Approximation for Efficient Test-Chip Design.",
                    "Stealthy Rootkits in Smart Grid Controllers.",
                    "Efficient Scalable Three Operand Multiplier Over GF(2^m) Based on Novel Decomposition Strategy.",
                    "An FPGA Implementation of Stochastic Computing-Based LSTM.",
                    "Process Variation Mitigation on Convolutional Neural Network Accelerator Architecture.",
                    "Characterizing On-Chip Traffic Patterns in General-Purpose GPUs: A Deep Learning Approach.",
                    "AccUDNN: A GPU Memory Efficient Accelerator for Training Ultra-Deep Neural Networks.",
                    "A Distributed Scheme for Accelerating Semantic Video Segmentation on An Embedded Cluster.",
                    "TiLA: Twin-in-the-Loop Architecture for Cyber-Physical Production Systems.",
                    "RRAMedy: Protecting ReRAM-Based Neural Network from Permanent and Soft Faults During Its Lifetime.",
                    "WiXI: An Inter-Chip Wireless Bus Interface for Shape-Changeable Chiplet-Based Computers.",
                    "Bandwidth-Aware Last-Level Caching: Efficiently Coordinating Off-Chip Read and Write Bandwidth.",
                    "To Update or Not To Update?: Bandwidth-Efficient Intelligent Replacement Policies for DRAM Caches.",
                    "Compiler-Assisted Selection of Hardware Acceleration Candidates from Application Source Code.",
                    "A New Traffic Offloading Method with Slow Switching Optical Device in Exascale Computer.",
                    "ReRAM Crossbar-Based Analog Computing Architecture for Naive Bayesian Engine.",
                    "HBUNN - Hybrid Binary-Unary Neural Network: Realizing a Complete CNN on an FPGA.",
                    "Hardware Acceleration of Multilayer Perceptron Based on Inter-Layer Optimization.",
                    "NR-MPA: Non-Recovery Compression Based Multi-Path Packet-Connected-Circuit Architecture of Convolution Neural Networks Accelerator.",
                    "A Memory-Access-Efficient Adaptive Implementation of kNN on FPGA through HLS.",
                    "Adaptive Write Interference Management with Efficient Mapping for Shingled Recording Disks.",
                    "RepEC-Duet: Ensure High Reliability and Performance for Deduplicated and Delta-Compressed Storage Systems.",
                    "Lifelong Disk Failure Prediction via GAN-Based Anomaly Detection.",
                    "An Efficient and Flexible Metadata Management Layer for Local File Systems.",
                    "Security-Driven Codesign with Weakly-Hard Constraints for Real-Time Embedded Systems.",
                    "Software Timing Analysis for Complex Hardware with Survivability and Risk Analysis.",
                    "Integrating Cyber-Attack Defense Techniques into Real-Time Cyber-Physical Systems.",
                    "Astraea: Self-Balancing Federated Learning for Improving Classification Accuracy of Mobile Deep Learning Applications.",
                    "A Comparative Analysis on the Impact of Bank Contention in STT-MRAM and SRAM Based LLCs.",
                    "NVDL-Cache: Narrow-Width Value Aware Variable Delay Low-Power Data Cache.",
                    "SpecLock: Speculative Lock Forwarding.",
                    "Fine-Grained Management of Thread Blocks for Irregular Applications.",
                    "Red Teaming a Multi-Colored Bluetooth Bulb.",
                    "Bridging The Gap: Data Exfiltration In Highly Secured Environments Using Bluetooth IoTs.",
                    "Covert Data Exfiltration Using Light and Power Channels.",
                    "Post-Model Validation of Victim DRAM Caches.",
                    "Revisiting Capacitor-Based Trojan Design.",
                    "Formal Modeling and Verification of NAND Flash Memory Supporting Advanced Operations.",
                    "SaberX4: High-Throughput Software Implementation of Saber Key Encapsulation Mechanism.",
                    "Advances and Challenges of Rank Metric Cryptography Implementations.",
                    "Flexible NTT Accelerators for RLWE Lattice-Based Cryptography.",
                    "PlaidML-HE: Acceleration of Deep Learning Kernels to Compute on Encrypted Data.",
                    "Power, Area, Speed, and Security (PASS) Trade-Offs of NIST PQC Signature Candidates Using a C to ASIC Design Flow.",
                    "TicToc: Enabling Bandwidth-Efficient DRAM Caching for Both Hits and Misses in Hybrid Memory Systems.",
                    "Static Function Prefetching for Efficient Code Management on Scratchpad Memory.",
                    "Low Power Design through Frequency-Optimized Runtime Micro-Architectural Adaptation.",
                    "HiNUMA: NUMA-Aware Data Placement and Migration in Hybrid Memory Systems.",
                    "FPGA Energy Efficiency by Leveraging Thermal Margin.",
                    "A Memetic Algorithm Based PVT Variation-Aware Robust Transistor Sizing Scheme for Power-Delay Optimal Digital Standard Cell Design.",
                    "CSM-NN: Current Source Model Based Logic Circuit Simulation - A Neural Network Approach.",
                    "Exploiting the Benefits of High-Level Synthesis for Thermal-Aware VLSI Design.",
                    "Efficient Linear System Solution Techniques in the Simulation of Large Dense Mutually Inductive Circuits.",
                    "System-Level Optimization of Network-on-Chips for Heterogeneous 3D System-on-Chips.",
                    "Constraint-Programmed Initial Sizing of Analog Operational Amplifiers.",
                    "Forecast-Based Sample Preparation Algorithm for Unbalanced Splitting Correction on DMFBs.",
                    "A Buffer and Splitter Insertion Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits.",
                    "PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks.",
                    "qCG: A Low-Power Multi-Domain SFQ Logic Design and Verification Framework.",
                    "A Learning-Based Framework for Automatic Parameterized Verification.",
                    "Learning-Based Diversity Estimation: Leveraging the Power of High-Level Synthesis to Mitigate Common-Mode Failure.",
                    "Soft Error Resilience in Chip Multiprocessor Cache using a Markov Model Based Re-usability Predictor.",
                    "ReNEW: Enhancing Lifetime for ReRAM Crossbar Based Neural Network Accelerators.",
                    "Ebird: Elastic Batch for Improving Responsiveness and Throughput of Deep Learning Services.",
                    "When Deep Learning Meets the Edge: Auto-Masking Deep Neural Networks for Efficient Machine Learning on Edge Devices.",
                    "A High-Performance Processing-in-Memory Accelerator for Inline Data Deduplication.",
                    "Low Power Design of Runtime Reconfigurable FPGAs through Contexts Approximations.",
                    "Applying Swarm Intelligence to Distributed On-Chip Power Management.",
                    "FeMAT: Exploring In-Memory Processing in Multifunctional FeFET-Based Memory Array.",
                    "Threshold Logic in a Flash.",
                    "Adaptive Masking: a Dynamic Trade-off between Energy Consumption and Hardware Security.",
                    "Cyclic Bene\u0161 Network Based Logic Encryption for Mitigating SAT-Based Attacks.",
                    "PUF-RLA: A PUF-Based Reliable and Lightweight Authentication Protocol Employing Binary String Shuffling.",
                    "AdapTimer: Hardware/Software Collaborative Timer Resistant to Flush-Based Cache Attacks on ARM-FPGA Embedded SoC.",
                    "Architectural and Cost Implications of the 5G Edge NFV Systems.",
                    "Imbalance-Aware Scheduler for Fast and Secure Ring ORAM Data Retrieval.",
                    "SPA-SSD: Exploit Heterogeneity and Parallelism of 3D SLC-TLC Hybrid SSD to Improve Write Performance.",
                    "Mitigating Application Diversity for Allocating a Unified ACC-Rich Platform.",
                    "VNet: A Versatile Network for Efficient Real-Time Semantic Segmentation.",
                    "Energy Prediction for Cache Tuning in Embedded Systems.",
                    "Power Management of Wireless Sensor Nodes with Coordinated Distributed Reinforcement Learning.",
                    "Dynamic Optimization of Battery Health in IoT Networks.",
                    "BRASIL: A High-Integrity GPGPU Toolchain for Automotive Systems.",
                    "Balancing Performance and Energy Efficiency of ONoC by Using Adaptive Bandwidth.",
                    "VaLLR: Threshold Voltage Distribution Aware LLR Optimization to Improve LDPC Decoding Performance for 3D TLC NAND Flash.",
                    "Reinforce Memory Error Protection by Breaking DRAM Disturbance Correlation Within ECC Words.",
                    "Archivist: A Machine Learning Assisted Data Placement Mechanism for Hybrid Storage Systems.",
                    "Detecting and Predicting Performance Degradation Caused by Impaired Cache Isolation.",
                    "A Case for Software-Based Adaptive Routing in NUMA Systems.",
                    "Value Speculation through Equality Prediction.",
                    "A Novel Convolutional Neural Network Accelerator That Enables Fully-Pipelined Execution of Layers.",
                    "Freeflow Core: Enhancing Performance of In-Order Cores with Energy Efficiency."
                ]
            }
        ]
    },
    {
        "year": "2018",
        "name": "36th ICCD 2018",
        "info": "Orlando, FL, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2018",
                "sub_name": "36th IEEE International Conference on Computer Design, ICCD 2018, Orlando, FL, USA, October 7-10, 2018.",
                "count": 85,
                "papers": [
                    "Composable Template Attacks Using Templates for Individual Architectural Components.",
                    "Thermal-Aware 3D Symmetrical Buffered Clock Tree Synthesis.",
                    "Low-Overhead Microarchitectural Patching for Multicore Memory Subsystems.",
                    "Power Grab in Aggressively Provisioned Data Centers: What is the Risk and What Can Be Done About It.",
                    "Pensieve: a Machine Learning Assisted SSD Layer for Extending the Lifetime.",
                    "Selective Compression Scheme for Read Performance Improvement on Flash Devices.",
                    "OSPADA: One-Shot Programming Aware Data Allocation Policy to Improve 3D NAND Flash Read Performance.",
                    "Cap: Exploiting Data Correlations to Improve the Performance and Endurance of SSD RAID.",
                    "A Timing Side-Channel Attack on a Mobile GPU.",
                    "Analysis of Row Hammer Attack on STTRAM.",
                    "Machine Learning on the Thermal Side-Channel: Analysis of Accelerator-Rich Architectures.",
                    "CheriRTOS: A Capability Model for Embedded Devices.",
                    "ReadPRO: Read Prioritization Scheduling in ORAM for Efficient Obfuscation in Main Memories.",
                    "SGXlinger: A New Side-Channel Attack Vector Based on Interrupt Latency Against Enclave Execution.",
                    "Breaking the Oblivious-RAM Bandwidth Wall.",
                    "Rearranging Random Issue Queue with High IPC and Short Delay.",
                    "Array Tracking Prefetcher for Indirect Accesses.",
                    "Dynamically Disabling Way-prediction to Reduce Instruction Replay.",
                    "Analysis and Characterization of Ultra Low Power Branch Predictors.",
                    "OldSpot: A Pre-RTL Model for Fine-Grained Aging and Lifetime Optimization.",
                    "SPF: Selective Pipeline Flush.",
                    "Power-Efficient ReRAM-Aware CNN Model Generation.",
                    "R-Accelerator: A Reconfigurable Accelerator with RRAM Based Logic Contraction and Resource Optimization for Application Specific Computing.",
                    "3D Crosspoint Memory as a Parallel Architecture for Computing Network Reachability.",
                    "Dynamic Computing in Memory (DCIM) in Resistive Crossbar Arrays.",
                    "Low Area-Delay Complexity Digit-Level Parallel-In Serial-Out Multiplier Over GF(2m) Based on Overlap-Free Karatsuba Algorithm.",
                    "Software and Hardware Techniques for Reducing the Impact of Quantization Errors in Memristor Crossbar Arrays.",
                    "Trading Off Temperature Guardbands via Adaptive Approximations.",
                    "Lattice-Traversing Design Space Exploration for High Level Synthesis.",
                    "Heuristic Approximation of Early-Stage CNN Data Representation for Vision Intelligence Systems.",
                    "Puppet: Energy Efficient Task Mapping For Storage-Less and Converter-Less Solar-Powered Non-Volatile Sensor Nodes.",
                    "SYNCVIBE: Fast and Secure Device Pairing through Physical Vibration on Commodity Smartphones.",
                    "FPGA Virtualization in Cloud-Based Infrastructures Over Virtio.",
                    "Forca: Fast and Atomic Remote Direct Access to Persistent Memory.",
                    "CART: Cache Access Reordering Tree for Efficient Cache and Memory Accesses in GPUs.",
                    "ArchSampler: Architecture-Aware Memory Sampling Library for In-Memory Applications.",
                    "PIM-TGAN: A Processing-in-Memory Accelerator for Ternary Generative Adversarial Networks.",
                    "Path Prefetching: Accelerating Index Searches for In-Memory Databases.",
                    "Reducing Inter-Application Interferences in Integrated CPU-GPU Heterogeneous Architecture.",
                    "Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines.",
                    "Scalable and Efficient Virtual Memory Sharing in Heterogeneous SoCs with TLB Prefetching and MMU-Aware DMA Engine.",
                    "DR DRAM: Accelerating Memory-Read-Intensive Applications.",
                    "Puzzle Memory: Multifractional Partitioned Heterogeneous Memory Scheme.",
                    "Synchronization of Ring-Based Resonant Standing Wave Oscillators for 3D Clocking Applications.",
                    "Generalized Tree Architecture for Efficient Successive-Cancellation Polar Decoding.",
                    "Parameterized Posit Arithmetic Hardware Generator.",
                    "BGIM: Bit-Grained Instant-on Memory Cell for Sleep Power Critical Mobile Applications.",
                    "Autonomous Temperature Management through Selective Control of Exact-Approximate Tiles.",
                    "Automatic Mapping of the Sum-Product Network Inference Problem to FPGA-Based Accelerators.",
                    "BLPP: Improving the Performance of GPGPUs with Heterogeneous Memory through Bandwidth- and Latency-Aware Page Placement.",
                    "General IDS Acceleration for High-Speed Networks.",
                    "Scalable Multi-Queue Data Transfer Scheme for FPGA-Based Multi-Accelerators.",
                    "Characterizing 3D Charge Trap NAND Flash: Observations, Analyses and Applications.",
                    "A Plain-Text Incremental Compression (PIC) Technique with Fast Lookup Ability.",
                    "Towards Efficient Microarchitecture Design of Simultaneous Localization and Mapping in Augmented Reality Era.",
                    "Training Neural Networks with Low Precision Dynamic Fixed-Point.",
                    "Decentralized Collaborative Power Management through Multi-Device Knowledge Sharing.",
                    "Breeze: User-Level Access to Non-Volatile Main Memories for Legacy Software.",
                    "R-Cache: A Highly Set-Associative In-Package Cache Using Memristive Arrays.",
                    "A Highly Non-Volatile Memory Scalable and Efficient File System.",
                    "NVCool: When Non-Volatile Caches Meet Cold Boot Attacks.",
                    "Guiding RTL Test Generation Using Relevant Potential Invariants.",
                    "Back-End Layout Reflection for Test Chip Design.",
                    "How Multi-Threshold Designs Can Protect Analog IPs.",
                    "Optimization of Mutant Space for RTL Test Generation.",
                    "A Reliability Study on CNNs for Critical Embedded Systems.",
                    "DEC-NoC: An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs.",
                    "RETUNES: Reliable and Energy-Efficient Network-on-Chip Architecture.",
                    "Accelerating Synchronization in Graph Analytics Using Moving Compute to Data Model on Tilera TILE-Gx72.",
                    "Eca-Router : On Achieving Endpoint Congestion Aware Switch Allocation in the On-Chip Network.",
                    "Accurate Performance Bounds Calculation for Dynamic Voltage-Freq Islands in Best Effort NoCs.",
                    "Design and Evaluation of a PVT Variation-Resistant TRNG Circuit.",
                    "Hardware-Based Probabilistic Threat Detection and Estimation for Embedded Systems.",
                    "Reverse Engineering of Split Manufactured Sequential Circuits Using Satisfiability Checking.",
                    "Minimizing Thermal Variation in Heterogeneous HPC Systems with FPGA Nodes.",
                    "A Compact AES Hardware Implementation Secure Against 1st-Order Side-Channel Attacks.",
                    "PFCG: Improving the Restore Performance of Package Datasets in Deduplication Systems.",
                    "OME: An Optimized Modeling Engine for Disk Failure Prediction in Heterogeneous Datacenter.",
                    "Enabling Accurate Performance Isolation on Hybrid Storage Devices in Cloud Environment.",
                    "LEA: A Lazy Eviction Algorithm for SSD Cache in Cloud Block Storage.",
                    "Optimizing Virtual Resource Management for Consolidated NUMA Systems.",
                    "Fine-Grained Parallel Routing for FPGAs with Selective Expansion.",
                    "DEEP: Dedicated Energy-Efficient Approximation for Dynamically Reconfigurable Architectures.",
                    "Load Balance-Aware Multi-Core Parallel Routing for Large-Scale FPGAs.",
                    "Using Machine Learning to Predict Path-Based Slack from Graph-Based Timing Analysis."
                ]
            }
        ]
    },
    {
        "year": "2017",
        "name": "35th ICCD 2017",
        "info": "Boston, MA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2017",
                "sub_name": "2017 IEEE International Conference on Computer Design, ICCD 2017, Boston, MA, USA, November 5-8, 2017.",
                "count": 110,
                "papers": [
                    "Estimating the Limits of CPU Power Management for Mobile Games.",
                    "BioChipWork: Reverse Engineering of Microfluidic Biochips.",
                    "Subcomponent Timing-Based Detection of Malware in Embedded Systems.",
                    "Security Trade-Offs in Microfluidic Routing Fabrics.",
                    "Side-Channel Attack on STTRAM Based Cache for Cryptographic Application.",
                    "Template Attack Based Deobfuscation of Integrated Circuits.",
                    "Neural Trojans.",
                    "Adaptive Prefetching for Accelerating Read and Write in NVM-Based File Systems.",
                    "A Cost-Efficient NVM-Based Journaling Scheme for File Systems.",
                    "TDV Cache: Organizing Off-Chip DRAM Cache of NVMM from a Fusion Perspective.",
                    "RCTP: Region Correlated Temporal Prefetcher.",
                    "A Shingle-Aware Persistent Cache Management Scheme for DM-SMR Disks.",
                    "Low-Power and High-Speed Approximate Multiplier Design with a Tree Compressor.",
                    "Neural Network Classifiers Using Stochastic Computing with a Hardware-Oriented Approximate Activation Function.",
                    "Accurate and Efficient Stochastic Computing Hardware for Convolutional Neural Networks.",
                    "Approximate Reconfigurable Hardware Accelerator: Adapting the Micro-Architecture to Dynamic Workloads.",
                    "Low Latency Approximate Adder for Highly Correlated Input Streams.",
                    "Power and Area Efficient Sorting Networks Using Unary Processing.",
                    "Machine Learning-Based Approaches for Energy-Efficiency Prediction and Scheduling in Composite Cores Architectures.",
                    "LACore: A Supercomputing-Like Linear Algebra Accelerator for SoC-Based Designs.",
                    "H3 (Heterogeneity in 3D): A Logic-on-Logic 3D-Stacked Heterogeneous Multi-Core Processor.",
                    "ABDTR: Approximation-Based Dynamic Traffic Regulation for Networks-on-Chip Systems.",
                    "CAGE: A Contention-Aware Game-Theoretic Model for Heterogeneous Resource Assignment.",
                    "Energy-Aware Task Scheduling on Heterogeneous NoC-Based MPSoCs.",
                    "Effective Signal Restoration in Post-Silicon Validation.",
                    "A Post-Silicon Trace Analysis Approach for System-on-Chip Protocol Debug.",
                    "QUEBS: Qualifying Event Based Search in Concolic Testing for Validation of RTL Models.",
                    "Automated Debugging of Arithmetic Circuits Using Incremental Gr\u00f6bner Basis Reduction.",
                    "GraphTuner: An Input Dependence Aware Loop Perforation Scheme for Efficient Execution of Approximated Graph Algorithms.",
                    "A High-Performance Deeply Pipelined Architecture for Elementary Transcendental Function Evaluation.",
                    "Congra: Towards Efficient Processing of Concurrent Graph Queries on Shared-Memory Machines.",
                    "Exploring Scalable Data Allocation and Parallel Computing on NoC-Based Embedded Many Cores.",
                    "DAS: An Efficient NoC Router for Mixed-Criticality Real-Time Systems.",
                    "Monolithic 3D-Enabled High Performance and Energy Efficient Network-on-Chip.",
                    "Vulnerability-Aware Energy Optimization Using Reconfigurable Caches in Multicore Systems.",
                    "Dependency-Aware Parallel Routing for Large-Scale FPGAs.",
                    "Design Exploration for Multiple Level Cell Based Non-Volatile FPGAs.",
                    "LDPC-Based Adaptive Multi-Error Correction for 3D Memories.",
                    "ILP-Based Identification of Redundant Logic Insertions for Opportunistic Yield Improvement during Early Process Learning.",
                    "A Dynamic Deep Neural Network Design for Efficient Workload Allocation in Edge Computing.",
                    "DAWS: Exploiting Crossbar Characteristics for Improving Write Performance of High Density Resistive Memory.",
                    "Hardware Acceleration of Bayesian Neural Networks Using RAM Based Linear Feedback Gaussian Random Number Generators.",
                    "Low Power Spatial Localization of Mobile Sensors with Recurrent Neural Network.",
                    "An FPGA-Based Coprocessor for Hash Unit Acceleration.",
                    "Power Profile Equalizer: A Lightweight Countermeasure against Side-Channel Attack.",
                    "FSM Anomaly Detection Using Formal Analysis.",
                    "Automatic Security Property Generation for Detecting Information-Leaking Hardware Trojans.",
                    "Implications of Distributed On-Chip Power Delivery on EM Side-Channel Attacks.",
                    "Fingerprinting Field Programmable Gate Arrays.",
                    "Logic Obfuscation against IC Reverse Engineering Attacks Using PLGs.",
                    "DAAIP: Deadblock Aware Adaptive Insertion Policy for High Performance Caching.",
                    "Dual Dictionary Compression for the Last Level Cache.",
                    "Jenga: Efficient Fault Tolerance for Stacked DRAM.",
                    "SelSMaP: A Selective Stride Masking Prefetching Scheme.",
                    "T2: A Highly Accurate and Energy Efficient Stride Prefetcher.",
                    "Automatic Protocol Compliance Checking of SystemC TLM-2.0 Simulation Behavior Using Timed Automata.",
                    "Crosstalk Free Coding Systems to Protect NoC Channels against Crosstalk Faults.",
                    "Limited Magnitude Error Correction Using OLS Codes for Memories with Multilevel Cells.",
                    "Yoda: Judge Me by My Size, Do You?",
                    "Fast Search-Based RTL Test Generation Using Control-Flow Path Guidance.",
                    "DTCO for DSA-MP Hybrid Lithography with Double-BCP Materials in Sub-7nm Node.",
                    "Post-Layout Perturbation towards Stitch Friendly Layout for Multiple E-Beam Lithography.",
                    "Patterning Aware Design Optimization of Selective Etching in N5 and Beyond.",
                    "Scaling Neural Network Performance through Customized Hardware Architectures on Reconfigurable Logic.",
                    "The Role of CAD Frameworks in Heterogeneous FPGA-Based Cloud Systems.",
                    "A Common Backend for Hardware Acceleration on FPGA.",
                    "Towards Accelerating Generic Machine Learning Prediction Pipelines.",
                    "Convolutional Neural Networks on Dataflow Engines.",
                    "Exploring STT-MRAM Based In-Memory Computing Paradigm with Application of Image Edge Extraction.",
                    "Floating Point Square Root under HUB Format.",
                    "Read Error Resilient MLC STT-MRAM Based Last Level Cache.",
                    "Ultra-Fast SOT-MRAM Cell with STT Current for Deterministic Switching.",
                    "Pulse Ring Oscillator Tuning via Pulse Dynamics.",
                    "DLL-Assisted Clock Synchronization Method for Multi-Die ICs.",
                    "M2S-CGM: A Detailed Architectural Simulator for Coherent CPU-GPU Systems.",
                    "Sharing-Aware Efficient Private Caching in Many-Core Server Processors.",
                    "Decomposed Task Mapping to Maximize QoS in Energy-Constrained Real-Time Multicores.",
                    "Using Application-Level Thread Progress Information to Manage Power and Performance.",
                    "Configurable SoC In-Situ Hardware/Software Co-Design Design Space Exploration.",
                    "Quality of Service-Aware Dynamic Voltage and Frequency Scaling for Mobile 3D Graphics Applications.",
                    "Approximate Disjoint Bi-Decomposition and Its Application to Approximate Logic Synthesis.",
                    "Timing-Abstract Circuit Design in Transaction-Level Verilog.",
                    "ReHLS: Resource-Aware Program Transformation Workflow for High-Level Synthesis.",
                    "Identifying Reversible Circuit Synthesis Approaches to Enable IP Piracy Attacks.",
                    "Compiler-Assisted Threshold Implementation against Power Analysis Attacks.",
                    "TAINT: Tool for Automated INsertion of Trojans.",
                    "A Scale-Out Enterprise Storage Architecture.",
                    "CloudShelter: Protecting Virtual Machines' Memory Resource Availability in Clouds.",
                    "Using Disturbance Compensation and Data Clustering (DC)2 to Improve Reliability and Performance of 3D MLC Flash Memory.",
                    "Improving Performance of TLC RRAM with Compression-Ratio-Aware Data Encoding.",
                    "Encoding Separately: An Energy-Efficient Write Scheme for MLC STT-RAM.",
                    "Quick-and-Dirty: Improving Performance of MLC PCM by Using Temporary Short Writes.",
                    "Applications of Deep Neural Networks for Ultra Low Power IoT.",
                    "Cross-Layer Resilience in Low-Voltage Digital Systems: Key Insights.",
                    "Pre-RTL Voltage and Power Optimization for Low-Cost, Thermally Challenged Multicore Chips.",
                    "Very Low Voltage (VLV) Design.",
                    "Stochastic Switching of SHE-MTJ as a Natural Annealer for Efficient Combinatorial Optimization.",
                    "Energy Efficient In-Memory Binary Deep Neural Network Accelerator with Dual-Mode SOT-MRAM.",
                    "Programmable Stateful In-Memory Computing Paradigm via a Single Resistive Device.",
                    "NUPLet: A Photonic Based Multi-Chip NUCA Architecture.",
                    "RAPS: Restore-Aware Policy Selection for STT-MRAM-Based Main Memory under Read Disturbance.",
                    "BACM: Barrier-Aware Cache Management for Irregular Memory-Intensive GPGPU Workloads.",
                    "Efficient Tagged Memory.",
                    "Improving Execution Time of Parallel Programs on Large Scale Chip Multiprocessors with Constant Average Power Processing.",
                    "Effective Optimization of Branch Predictors through Lightweight Simulation.",
                    "CooECC: A Cooperative Error Correction Scheme to Reduce LDPC Decoding Latency in NAND Flash.",
                    "Fast, Ring-Based Design of 3D Stacked DRAM.",
                    "Memory-Bounded Randomness for Hardware-Constrained Encrypted Computation.",
                    "Exploiting Process Variation for Read Performance Improvement on LDPC Based Flash Memory Storage Systems.",
                    "A Design-for-Test Solution for Monolithic 3D Integrated Circuits."
                ]
            }
        ]
    },
    {
        "year": "2016",
        "name": "34th ICCD 2016",
        "info": "Scottsdale, AZ, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2016",
                "sub_name": "34th IEEE International Conference on Computer Design, ICCD 2016, Scottsdale, AZ, USA, October 2-5, 2016.",
                "count": 107,
                "papers": [
                    "Fast register consolidation and migration for heterogeneous multi-core processors.",
                    "An adaptive Non-Uniform Loop Tiling for DMA-based bulk data transfers on many-core processor.",
                    "Enabling technologies for memory compression: Metadata, mapping, and prediction.",
                    "Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation.",
                    "Scalable memory fabric for silicon interposer-based multi-core systems.",
                    "BEOL stack-aware routability prediction from placement using data mining techniques.",
                    "Process variations-aware resistive associative processor design.",
                    "Extending On-chip Interconnects for rack-level remote resource access.",
                    "HS-BAS: A hybrid storage system based on band awareness of Shingled Write Disk.",
                    "BDR: A Balanced Data Redistribution scheme to accelerate the scaling process of XOR-based Triple Disk Failure Tolerant arrays.",
                    "Using Provenance to boost the Metadata Prefetching in distributed storage systems.",
                    "Isolation-based decorrelation of stochastic circuits.",
                    "Novel approximate synthesis flow for energy-efficient FIR filter.",
                    "Synthesis design strategies for energy-efficient microprocessors.",
                    "Implementing low power digital circuits using flash devices.",
                    "Data placement across the cache hierarchy: Minimizing data movement with reuse-aware placement.",
                    "Dynamic prefetcher reconfiguration for diverse memory architectures.",
                    "Ctrl-C: Instruction-Aware Control Loop Based Adaptive Cache Bypassing for GPUs.",
                    "A strong arbiter PUF using resistive RAM within 1T-1R memory architecture.",
                    "Voting system design pitfalls: Vulnerability analysis and exploitation of a model platform.",
                    "Hardware-based attacks to compromise the cryptographic security of an election system.",
                    "Cryptographic vote-stealing attacks against a partially homomorphic e-voting architecture.",
                    "Algorithms for CPU and DRAM DVFS under inefficiency constraints.",
                    "Frame-based and thread-based power management for mobile games on HMP platforms.",
                    "nOS: A nano-sized distributed operating system for many-core embedded systems.",
                    "WILD: A workload-based learning model to predict dynamic delay of functional units.",
                    "A novel simulation based approach for trace signal selection in silicon debug.",
                    "CHARM: A checkpoint-based resource management framework for reliable multicore computing in the dark silicon era.",
                    "Refresh-aware loop scheduling for high performance low power volatile STT-RAM.",
                    "Understanding and alleviating intra-die and intra-DIMM parameter variation in the memory system.",
                    "SRAM stability analysis for different cache configurations due to Bias Temperature Instability and Hot Carrier Injection.",
                    "Fluid Pipelines: Elastic circuitry meets Out-of-Order execution.",
                    "Power-aware virtual machine mapping in the data-center-on-a-chip paradigm.",
                    "Tuning Stencil codes in OpenCL for FPGAs.",
                    "Hardware thread reordering to boost OpenCL throughput on FPGAs.",
                    "Energy-aware scheduling of conditional task graphs with deadlines on MPSoCs.",
                    "Design automation of multiple-demand mixture preparation using a K-array rotary mixer on digital microfluidic biochips.",
                    "Luminescent solar concentrator-based photovoltaic reconfiguration for hybrid and plug-in electric vehicles.",
                    "Dynamic converter reconfiguration for near-threshold non-volatile processors using in-door energy harvesting.",
                    "Adaptive and flexible key-value stores through soft data partitioning.",
                    "Tolerating more hard errors in MLC PCMs using compression.",
                    "Exploiting cache coherence for effective on-the-fly data tracing in multicores.",
                    "CNN-MERP: An FPGA-based memory-efficient reconfigurable processor for forward and backward propagation of convolutional neural networks.",
                    "Lumos+: Rapid, pre-RTL design space exploration on accelerator-rich heterogeneous architectures with reconfigurable logic.",
                    "Efficient processor allocation in a reconfigurable CMP architecture for dark silicon era.",
                    "TESLA: Using microfluidics to thermally stabilize 3D stacked STT-RAM caches.",
                    "Dynamic single and Dual Rail spin transfer torque look up tables with enhanced robustness under CMOS and MTJ process variations.",
                    "DOART: A low-power and low-latency Network-on-Chip.",
                    "Error behaviors testing with temperature and magnetism dependency for MRAM.",
                    "AIBA: An Automated Intra-cycle Behavioral Analysis for SystemC-based design exploration.",
                    "A fast, fully verifiable, and hardware predictable ASIC design methodology.",
                    "Memos: A full hierarchy hybrid memory management framework.",
                    "Relinquishment coherence for enhancing directory efficiency in chip multiprocessors.",
                    "Hippogriff: Efficiently moving data in heterogeneous computing systems.",
                    "IACM: Integrated adaptive cache management for high-performance and energy-efficient GPGPU computing.",
                    "SPMario: Scale up MapReduce with I/O-Oriented Scheduling for the GPU.",
                    "\"Stubborn\" strategy to mitigate remaining cache misses.",
                    "A new coding scheme for fault tolerant 4-phase delay-insensitive codes.",
                    "Scalable memory architecture for soft-core processors.",
                    "Wireless Network-on-Chip analysis of propagation technique for on-chip communication.",
                    "Quantifying the difference in resource demand among classic and modern NoC workloads.",
                    "Machine learning classifiers using stochastic logic.",
                    "A novel hardware hash unit design for modern microprocessors.",
                    "Exploring static and dynamic flash-based FPGA design topologies.",
                    "Concurrent Migration of Multiple Pages in software-managed hybrid main memory.",
                    "How logic masking can improve path delay analysis for Hardware Trojan detection.",
                    "CyHOP: A generic framework for real-time power-performance optimization in networked wearable motion sensors.",
                    "Parallelizing Latent Semantic Indexing using an FPGA-based architecture.",
                    "CloudSocket: Smart grid platform for datacenters.",
                    "Shuffling across rounds: A lightweight strategy to counter side-channel attacks.",
                    "CCAS: Contention and congestion aware switch allocation for network-on-chips.",
                    "SRAM memory margin probability failure estimation using Gaussian Process regression.",
                    "Towards a timing attack aware high-level synthesis of integrated circuits.",
                    "A model for Application Slowdown Estimation in on-chip networks and its use for improving system fairness and performance.",
                    "Pull-off buffer: Borrowing cache space to avoid deadlock for fault-tolerant NoC routing.",
                    "A heterogeneous low-cost and low-latency Ring-Chain network for GPGPUs.",
                    "Energy aware routing of multi-level Network-on-Chip traffic.",
                    "A single-inductor-cascaded-stage topology for high conversion ratio boost regulator.",
                    "Data-Pattern enabled Self-Recovery multimedia storage system for near-threshold computing.",
                    "A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS.",
                    "A statistical critical path monitor in 14nm CMOS.",
                    "ONAC: Optimal number of active cores detector for energy efficient GPU computing.",
                    "Thermal-aware 3D design for side-channel information leakage.",
                    "Improving performance per Watt of non-monotonic Multicore Processors via bottleneck-based online program phase classification.",
                    "BADGR: A practical GHR implementation for TAGE branch predictors.",
                    "Unveiling difficult bugs in address translation caching arrays for effective post-silicon validation.",
                    "Chain-based pseudorandom tests for pre-silicon verification of CMP memory systems.",
                    "A novel approach to parameterized verification of cache coherence protocols.",
                    "A readback based general debugging framework for soft-core processors.",
                    "MFAP: Fair Allocation between fully backlogged and non-fully backlogged applications.",
                    "Strategies for optimal operating point selection in timing speculative processors.",
                    "Efficient mode changes in multi-mode systems.",
                    "FPGA Trust Zone: Incorporating trust and reliability into FPGA designs.",
                    "Guided lightweight Software test qualification for IP integration using Virtual Prototypes.",
                    "MASkIt: Soft error rate estimation for combinational circuits.",
                    "Generating efficient and high-quality pseudo-random behavior on Automata Processors.",
                    "Speculative path power estimation using trace-driven simulations during high-level design phase.",
                    "\u00d786 computer architecture simulators: A comparative study.",
                    "DLL: A dynamic latency-aware load-balancing strategy in 2.5D NoC architecture.",
                    "VARIUS-TC: A modular architecture-level model of parametric variation for thin-channel switches.",
                    "CNFET-based high throughput register file architecture.",
                    "Stochastic neuromorphic learning machines for weakly labeled data.",
                    "Design techniques of eNVM-enabled neuromorphic computing systems.",
                    "DSCNN: Hardware-oriented optimization for Stochastic Computing based Deep Convolutional Neural Networks.",
                    "Ultra-low energy security circuits for IoT applications.",
                    "What does ultra low power requirements mean for side-channel secure cryptography?",
                    "The power play: Security-energy trade-offs in the IoT regime."
                ]
            }
        ]
    },
    {
        "year": "2015",
        "name": "33rd ICCD 2015",
        "info": "New York City, NY, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2015",
                "sub_name": "33rd IEEE International Conference on Computer Design, ICCD 2015, New York City, NY, USA, October 18-21, 2015.",
                "count": 114,
                "papers": [
                    "Keynote talk I: Ending the Tyranny of Amdahl's Law.",
                    "Design of high-performance, power-efficient optical NoCs using Silica-embedded silicon nanophotonics.",
                    "A fast and energy efficient branch and bound algorithm for NoC task mapping.",
                    "PID controlled thermal management in photonic network-on-chip.",
                    "Power-aware multi-voltage custom memory models for enhancing RTL and low power verification.",
                    "Clustering-based revision debug in regression verification.",
                    "SI-SMART: Functional test generation for RTL circuits using loop abstraction and learning recurrence relationships.",
                    "Emulation-based selection and assessment of assertion checkers for post-silicon validation.",
                    "Exploring multiple sleep modes in on/off based energy efficient HPC networks.",
                    "Wide I/O or LPDDR? Exploration and analysis of performance, power and temperature trade-offs of emerging DRAM technologies in embedded MPSoCs.",
                    "Improving the interface performance of synthesized structural FAME simulators through scheduling.",
                    "Using M/G/l queueing models with vacations to analyze virtualized logic computations.",
                    "An automated design flow for approximate circuits based on reduced precision redundancy.",
                    "Logic simplification by minterm complement for error tolerant application.",
                    "Fault-tolerant in-memory crossbar computing using quantified constraint solving.",
                    "Improving reliability, performance, and energy efficiency of STT-MRAM with dynamic write latency.",
                    "Clotho: Proactive wearout deceleration in Chip-Multiprocessor interconnects.",
                    "DLB: Dynamic lane borrowing for improving bandwidth and performance in Hybrid Memory Cube.",
                    "Memory design for selective error protection.",
                    "POS: A Popularity-based Online Scaling scheme for RAID-structured storage systems.",
                    "Immediate sleep: Reducing energy impact of peripheral circuits in STT-MRAM caches.",
                    "Exploit common source-line to construct energy efficient domain wall memory based caches.",
                    "SCP: Synergistic cache compression and prefetching.",
                    "Application behavior aware re-reference interval prediction for shared LLC.",
                    "InvArch: A hardware eficient architecture for Matrix Inversion.",
                    "Applied statistical inference for system design and management.",
                    "Exploiting GPU architectures for dynamic invariant mining.",
                    "ItHELPS: Iterative high-accuracy error localization in post-silicon.",
                    "An orchestrated approach to efficiently manage resources in heterogeneous system architectures.",
                    "Energy-efficient execution of data-parallel applications on heterogeneous mobile platforms.",
                    "Sequential C-code to distributed pipelined heterogeneous MPSoC synthesis for streaming applications.",
                    "Cyber-physical integration in programmable microfluidic biochips.",
                    "SOP based logic synthesis for memristive IMPLY stateful logic.",
                    "CSL: Coordinated and scalable logic synthesis techniques for effective NBTI reduction.",
                    "A pre-search assisted ILP approach to analog integrated circuit routing.",
                    "Trace-based automated logical debugging for high-level synthesis generated circuits.",
                    "Physical synthesis of DNA circuits with spatially localized gates.",
                    "Deep Packet Field Extraction Engine (DPFEE): A pre-processor for network intrusion detection and denial-of-service detection systems.",
                    "3D Integration: New opportunities in defense against cache-timing side-channel attacks.",
                    "Side-channel power analysis of a GPU AES implementation.",
                    "Performance optimization for on-chip sensors to detect recycled ICs.",
                    "From theory to practice of private circuit: A cautionary note.",
                    "Comparison of single-ISA heterogeneous versus wide dynamic range processors for mobile applications.",
                    "Effective hardware-level thread synchronization for high performance and power efficiency in application specific multi-threaded embedded processors.",
                    "Dynamic core scaling: Trading off performance and energy beyond DVFS.",
                    "Online mechanism for reliability and power-efficiency management of a dynamically reconfigurable core.",
                    "Fast boolean logic mapped on memristor crossbar.",
                    "Reliable and high performance STT-MRAM architectures based on controllable-polarity devices.",
                    "Increasing reconfigurability with memristive interconnects.",
                    "Optimizing latency, energy, and reliability of 1T1R ReRAM through appropriate voltage settings.",
                    "A thermal adaptive scheme for reliable write operation on RRAM based architectures.",
                    "Power management of pulsed-index communication protocols.",
                    "Big data on low power cores: Are low power embedded processors a good fit for the big data workloads?",
                    "Energy-optimal voltage model supporting a wide range of nodal switching rates for early design-space exploration.",
                    "On the conditions of guaranteed k-fault tolerant systems supporting on-the-fly repairs.",
                    "Exploring the viability of stochastic computing.",
                    "A new encoding mechanism for low power inter-chip serial communication in asynchronous circuits.",
                    "Energy-efficient data movement with sparse transition encoding.",
                    "A low power buffer-aided vector register file for LTE baseband signal processing.",
                    "An aging-aware battery charge scheme for mobile devices exploiting plug-in time patterns.",
                    "Analytic processor model for fast design-space exploration.",
                    "A pair selection algorithm for robust RO-PUF against environmental variations and aging.",
                    "Chameleon: Adaptive energy-efficient heterogeneous network-on-chip.",
                    "Combative cache efficacy techniques: Cache replacement in the context of independent prefetching in last level cache.",
                    "Shift-aware racetrack memory.",
                    "ROST-C: Reliability driven optimisation and synthesis techniques for combinational circuits.",
                    "Data-driven logic synthesizer for acceleration of Forward propagation in artificial neural networks.",
                    "Fixed-function hardware sorting accelerators for near data MapReduce execution.",
                    "Energy-efficient reconstruction of compressively sensed bioelectrical signals with stochastic computing circuits.",
                    "Exploiting request characteristics and internal parallelism to improve SSD performance.",
                    "FDRAM: DRAM architecture flexible in successive row and column accesses.",
                    "Runtime multi-optimizations for energy efficient on-chip interconnections1.",
                    "A hardware-based multi-objective thread mapper for tiled manycore architectures.",
                    "Automatic identification of assertions and invariants with small numbers of test vectors.",
                    "A novel 3D graphics DRAM architecture for high-performance and low-energy memory accesses.",
                    "M-MAP: Multi-factor memory authentication for secure embedded processors.",
                    "Acceleration of microwave imaging algorithms for breast cancer detection via High-Level Synthesis.",
                    "Power and performance characterization, analysis and tuning for energy-efficient edge detection on atom and ARM based platforms.",
                    "Security implications of cyberphysical digital microfluidic biochips.",
                    "Hardware support for production run diagnosis of performance bugs.",
                    "A methodology for power characterization of associative memories.",
                    "Exploring well configurations for voltage level converter design in 28 nm UTBB FDSOI technology.",
                    "A wirelessly powered system with charge recovery logic.",
                    "Reactive clocks with variability-tracking jitter.",
                    "Methods for analysing and improving the fault resilience of delay-insensitive codes.",
                    "Architecting a MOS current mode logic (MCML) processor for fast, low noise and energy-efficient computing in the near-threshold regime.",
                    "VLSI implementation of high-throughput, low-energy, configurable MIMO detector.",
                    "Exploring early and late ALUs for single-issue in-order pipelines.",
                    "Improving memristor memory with sneak current sharing.",
                    "Pool directory: Efficient coherence tracking with dynamic directory allocation in many-core systems.",
                    "A multicore vacation scheme for thermal-aware packet processing.",
                    "Dark silicon aware runtime mapping for many-core systems: A patterning approach.",
                    "Realizing complexity-effective on-chip power delivery for many-core platforms by exploiting optimized mapping.",
                    "Cache allocation for fixed-priority real-time scheduling on multi-core platforms.",
                    "A novel TSV probing technique with adhesive test interposer.",
                    "A methodology to generate evenly distributed input stimuli by clustering of variable domain.",
                    "A scan chain optimization method for diagnosis.",
                    "A one-pass test-selection method for maximizing test coverage.",
                    "Non-enumerative correlation-aware path selection.",
                    "RAPITIMATE: Rapid performance estimation of pipelined processing systems containing shared memory.",
                    "Power-agility metrics: Measuring dynamic characteristics of energy proportionality.",
                    "VPM: Virtual power meter tool for low-power many-core/heterogeneous data center prototypes.",
                    "TriState-SET: Proactive SET for improved performance of MLC phase change memories.",
                    "OpenNVM: An open-sourced FPGA-based NVM controller for low level memory characterization.",
                    "GPU acceleration for PCA-based statistical static timing analysis.",
                    "Bottom-up disjoint-support decomposition based on cofactor and boolean difference analysis.",
                    "Optimized local control strategy for voice-based interaction-tracking badges for social applications.",
                    "FPGA-SPICE: A simulation-based power estimation framework for FPGAs.",
                    "Energy-efficient implementations of GF (p) and GF(2m) elliptic curve cryptography.",
                    "Hybrid scratchpad and cache memory management for energy-efficient parallel HEVC encoding.",
                    "Mobile ecosystem driven application-specific low-power control microarchitecture.",
                    "Resilient mobile cognition: Algorithms, innovations, and architectures.",
                    "A testing platform for on-drone computation.",
                    "Resilient, UAV-embedded real-time computing."
                ]
            }
        ]
    },
    {
        "year": "2014",
        "name": "32nd ICCD 2014",
        "info": "Seoul, South Korea",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2014",
                "sub_name": "32nd IEEE International Conference on Computer Design, ICCD 2014, Seoul, South Korea, October 19-22, 2014.",
                "count": 80,
                "papers": [
                    "3D-Wiz: A novel high bandwidth, optically interfaced 3D DRAM architecture with reduced random access time.",
                    "The Blacklisting Memory Scheduler: Achieving high performance and fairness at low cost.",
                    "Leveling to the last mile: Near-zero-cost bit level wear leveling for PCM-based main memory.",
                    "ProactiveDRAM: A DRAM-initiated retention management scheme.",
                    "HAP: Hybrid-memory-Aware Partition in shared Last-Level Cache.",
                    "REEM: Failure/non-failure region estimation method for SRAM yield analysis.",
                    "Efficient design of FIR filters using hybrid multiple constant multiplications on FPGA.",
                    "A low-power accuracy-configurable floating point multiplier.",
                    "An area-efficient Ternary CAM design using floating gate transistors.",
                    "Exploring the state dependent SET sensitivity of asynchronous logic - The muller-pipeline example.",
                    "iRMW: A low-cost technique to reduce NBTI-dependent parametric failures in L1 data caches.",
                    "Multi-accelerator system development with the ShrinkFit acceleration framework.",
                    "Ternary cache: Three-valued MLC STT-RAM caches.",
                    "Timing error masking by exploiting operand value locality in SIMD architecture.",
                    "Accurate prediction of detailed routing congestion using supervised data learning.",
                    "SFFMap: Set-First Fill mapping for an energy efficient pipelined data cache.",
                    "ReMAP: Reuse and memory access cost aware eviction policy for last level cache management.",
                    "Dynamic associative caches: Reducing dynamic energy of first level caches.",
                    "Increasing cache capacity via critical-words-only cache.",
                    "Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration.",
                    "ITRS 2.0: Toward a re-framing of the Semiconductor Technology Roadmap.",
                    "More Moore landscape for system readiness - ITRS2.0 requirements.",
                    "The ITRS MPU and SOC system drivers: Calibration and implications for design-based equivalent scaling in the roadmap.",
                    "Updates of the ITRS design cost and power models.",
                    "A lightweight and open-source framework for the lifetime estimation of multicore systems.",
                    "Advanced modes in AES: Are they safe from power analysis based side channel attacks?",
                    "Built-in self-test for interposer-based 2.5D ICs.",
                    "An optimized diagnostic procedure for pre-bond TSV defects.",
                    "Equivalence verification for NULL Convention Logic (NCL) circuits.",
                    "Exploit asymmetric error rates of cell states to improve the performance of flash memory storage systems.",
                    "Write-aware random page initialization for non-volatile memory systems.",
                    "Loose-Ordering Consistency for persistent memory.",
                    "Design space exploration of an NVM-based memory hierarchy.",
                    "Timing characterization of clock buffers for clock tree synthesis.",
                    "Improving power delivery network design by practical methodologies.",
                    "Chip clustering with mutual information on multiple clock tests and its application to yield tuning.",
                    "Simultaneous EUV flare- and CMP-aware placement.",
                    "Modeling and analysis of Phase Change Materials for efficient thermal management.",
                    "Improving multilevel PCM reliability through age-aware reading and writing strategies.",
                    "BarTLB: Barren page resistant TLB for managed runtime languages.",
                    "A Thread-Aware Adaptive Data Prefetcher.",
                    "Dynamic front-end sharing in graphics processing units.",
                    "Leveraging dynamic slicing to enhance indirect branch prediction.",
                    "DFM is dead - Long live DFM.",
                    "Pattern-restricted design at 10nm and beyond.",
                    "Improved signoff methodology with tightened BEOL corners.",
                    "Accelerating divergent applications on SIMD architectures using neural networks.",
                    "Power-capped DVFS and thread allocation with ANN models on modern NUMA systems.",
                    "QoS management on heterogeneous architecture for parallel applications.",
                    "Software pipelining of dataflow programs with dynamic constructs on multi-core processor.",
                    "Intra-task scheduling for storage-less and converter-less solar-powered nonvolatile sensor nodes.",
                    "Boolean circuit design using emerging tunneling devices.",
                    "Compact and accurate stochastic circuits with shared random number sources.",
                    "Analyzing and controlling accuracy in stochastic circuits.",
                    "Low write-energy STT-MRAMs using FinFET-based access transistors.",
                    "Variation-aware joint optimization of the supply voltage and sleep transistor size for the 7nm FinFET technology.",
                    "The heterogeneous block architecture.",
                    "An asynchronous Network-on-Chip router with low standby power.",
                    "NVSleep: Using non-volatile memory to enable fast sleep/wakeup of idle cores.",
                    "Design-effort alloy: Boosting a highly tuned primary core with untuned alternate cores.",
                    "Energy efficiency improvement of renamed trace cache through the reduction of dependent path length.",
                    "Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips.",
                    "An energy efficient column-major backend for FPGA SpMV accelerators.",
                    "Fair share: Allocation of GPU resources for both performance and fairness.",
                    "Dynamic variability management in mobile multicore processors under lifetime constraints.",
                    "Design space exploration of multiple loops on FPGAs using high level synthesis.",
                    "Storage-allocation to sequential structures in High-Level Synthesis-assisted prototyping.",
                    "HW/SW partitioning for region-based dynamic partial reconfigurable FPGAs.",
                    "Power supply and consumption co-optimization of portable embedded systems with hybrid power supply.",
                    "Automated generation of battery aging models from datasheets.",
                    "Optimal variable ordering in ZBDD-based path representations for directed acyclic graphs.",
                    "Hybrid modeling attacks on current-based PUFs.",
                    "CoolBudget: Data center power budgeting with workload and cooling asymmetry awareness.",
                    "Refresh Enabled Video Analytics (REVA): Implications on power and performance of DRAM supported embedded visual systems.",
                    "Exploiting natural redundancy in visual information.",
                    "Dark silicon aware power management for manycore systems under dynamic workloads.",
                    "Cache design for mixed criticality real-time systems.",
                    "Static thread mapping for NoCs via binary instrumentation traces.",
                    "ScalaHDL: Express and test hardware designs in a Scala DSL.",
                    "PRATHAM: A power delivery-aware and thermal-aware mapping framework for parallel embedded applications on 3D MPSoCs."
                ]
            }
        ]
    },
    {
        "year": "2013",
        "name": "31st ICCD 2013",
        "info": "Asheville, NC, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2013",
                "sub_name": "2013 IEEE 31st International Conference on Computer Design, ICCD 2013, Asheville, NC, USA, October 6-9, 2013.",
                "count": 81,
                "papers": [
                    "Functional Fmax test-time reduction using novel DFTs for circuit initialization.",
                    "Phoenix NoC: A distributed fault tolerant architecture.",
                    "Memory-centric accelerator design for Convolutional Neural Networks.",
                    "Dynamic bandwidth adaptation using recognition accuracy prediction through pre-classification for embedded vision systems.",
                    "Characterizing the costs and benefits of hardware parallelism in accelerator cores.",
                    "High accuracy approximate multiplier with error correction.",
                    "Exploiting correlation in stochastic circuit design.",
                    "Statistical analysis and modeling for error composition in approximate computation circuits.",
                    "Dynamic thread mapping for high-performance, power-efficient heterogeneous many-core systems.",
                    "Energy-aware synthesis of application specific MPSoCs.",
                    "Long term sustainability of differentially reliable systems in the dark silicon era.",
                    "A global router on GPU architecture.",
                    "A private level-1 cache architecture to exploit the latency and capacity tradeoffs in multicores operating at near-threshold voltages.",
                    "Power gating with block migration in chip-multiprocessor last-level caches.",
                    "FlexiWay: A cache energy saving technique using fine-grained cache reconfiguration.",
                    "Register allocation and VDD-gating algorithms for out-of-order architectures.",
                    "LightTx: A lightweight transactional design in flash-based SSDs to support flexible transactions.",
                    "Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation.",
                    "Low power multi-level-cell resistive memory design with incomplete data mapping.",
                    "Lazy Precharge: An overhead-free method to reduce precharge overhead for memory parallelism improvement of DRAM system.",
                    "Design tradeoffs for simplicity and efficient verification in the Execution Migration Machine.",
                    "Rationale for a 3D heterogeneous multi-core processor.",
                    "Accelerator-rich CMPs: From concept to real hardware.",
                    "Scattered superpage: A case for bridging the gap between superpage and page coloring.",
                    "Data compression for thermal mitigation in the Hybrid Memory Cube.",
                    "Data placement in HPC architectures with heterogeneous off-chip memory.",
                    "Managing test coverage uncertainty due to thermal noise in nano-CMOS: A case-study on an SRAM array.",
                    "Assessing the impact of hard faults in performance components of modern microprocessors.",
                    "Sneak path testing and fault modeling for multilevel memristor-based memories.",
                    "Integrating thermocouple sensors into 3D ICs.",
                    "Gate delay modeling for pre- and post-silicon timing related tasks for ultra-low power CMOS circuits.",
                    "Noise-based algorithms for functional equivalence and tautology checking.",
                    "FastLanes: An FPGA accelerated GPU microarchitecture simulator.",
                    "Bayesian theory oriented Optimal Data-Provider Selection for CMP.",
                    "Selected inversion for vectorless power grid verification by exploiting locality.",
                    "Energy-efficient Runtime Adaptive Scrubbing in fault-tolerant Network-on-Chips (NoCs) architectures.",
                    "Efficient floating-point representation for balanced codes for FPGA devices.",
                    "Free ECC: An efficient error protection for compressed last-level caches.",
                    "FreshCache: Statically and dynamically exploiting dataless ways.",
                    "RECAP: Region-Aware Cache Partitioning.",
                    "Speculative tag access for reduced energy dissipation in set-associative L1 data caches.",
                    "Exploring the energy efficiency of Multispeculative Adders.",
                    "A temperature-aware synthesis approach for simultaneous delay and leakage optimization.",
                    "A TCAM generator for packet classification.",
                    "Voltage scaling on C-elements: A speed, power and energy efficiency analysis.",
                    "Watts-inside: A hardware-software cooperative approach for Multicore Power Debugging.",
                    "Variation tolerance and error resilience in a low power wireless receiver.",
                    "Power capping of CPU-GPU heterogeneous systems through coordinating DVFS and task mapping.",
                    "Simulation and architecture improvements of atomic operations on GPU scratchpad memory.",
                    "Exploiting dynamic phase distance mapping for phase-based tuning of embedded systems.",
                    "Towards efficient dynamic data placement in NoC-based multicores.",
                    "SLIDER: Smart Late Injection DEflection Router for mesh NoCs.",
                    "Scalable trace signal selection using machine learning.",
                    "Selecting critical implications with set-covering formulation for SAT-based Bounded Model Checking.",
                    "Equivalence checking of partial designs using dependency quantified Boolean formulae.",
                    "Quipu: High-performance simulation of quantum circuits using stabilizer frames.",
                    "Performance simulator based on hardware resources constraints for ion trap quantum computer.",
                    "QuRE: The Quantum Resource Estimator toolbox.",
                    "Chisel-Q: Designing quantum circuits with a scala embedded language.",
                    "Towards analyzing and improving robustness of software applications to intermittent and permanent faults in hardware.",
                    "Compiler-based approach to reducing leakage energy of instruction scratch-pad memories.",
                    "Assessment of cloud-based health monitoring using Homomorphic Encryption.",
                    "Semi-analytical current source modeling of near-threshold operating logic cells considering process variations.",
                    "Algorithm clustering for multi-algorithm processor design.",
                    "CG-Resync: Conversion-guided resynchronization for a SSD-based RAID array.",
                    "Analysis and minimization of short-circuit current in mesh clock network.",
                    "LPScan: An algorithm for supply scaling and switching activity minimization during test.",
                    "JOP-alarm: Detecting jump-oriented programming-based anomalies in applications.",
                    "On design vulnerability analysis and trust benchmarks development.",
                    "Dynamic AC-scheduling for hardware cores with unknown and uncertain information.",
                    "Resonant frequency divider design methodology for dynamic frequency scaling.",
                    "Resource allocation algorithms for guaranteed service in application-specific NoCs.",
                    "A low-jitter phase-locked resonant clock generation and distribution scheme.",
                    "Equivalence checking for compiler transformations in behavioral synthesis.",
                    "On dynamic polymorphing of a superscalar core for improving energy efficiency.",
                    "Optimizing post-silicon conformance checking.",
                    "Increasing GPU throughput using kernel interleaved thread block scheduling.",
                    "Stochastic functions using sequential logic.",
                    "Low-current probabilistic writes for power-efficient STT-RAM caches.",
                    "DR-SNUCA: An energy-scalable dynamically partitioned cache.",
                    "Performance-controllable shared cache architecture for multi-core soft real-time systems."
                ]
            }
        ]
    },
    {
        "year": "2012",
        "name": "30th ICCD 2012",
        "info": "Montreal, QC, Canada",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2012",
                "sub_name": "30th International IEEE Conference on Computer Design, ICCD 2012, Montreal, QC, Canada, September 30 - Oct. 3, 2012.",
                "count": 99,
                "papers": [
                    "Cloud computing: Virtualization and resiliency for data center computing.",
                    "FlexRAM: Toward an advanced Intelligent Memory system: A retrospective paper.",
                    "FlexRAM: Toward an advanced Intelligent Memory system.",
                    "Retrospective on \"Power-Sensitive Multithreaded Architecture\".",
                    "Power-sensitive multithreaded architecture.",
                    "Architectural impact of secure socket layer on Internet servers: A retrospect.",
                    "Architectural impact of secure socket layer on Internet servers.",
                    "Exploiting microarchitectural redundancy for defect tolerance.",
                    "A retrospective look at xpipes: The exciting ride from a design experience to a design platform for nanoscale networks-on-chip.",
                    "Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs.",
                    "Task model suitable for dynamic load balancing of real-time applications in NoC-based MPSoCs.",
                    "BIXBAR: A low cost solution to support dynamic link reconfiguration in networks on chip.",
                    "Exploiting multi-level scratchpad memories for time-predictable multicore computing.",
                    "SECRET: Selective error correction for refresh energy reduction in DRAMs.",
                    "DuSCA: A multi-channeling strategy for doubling communication capacity in wireless NoC.",
                    "Reinforcement learning based dynamic power management with a hybrid power supply.",
                    "A PRET microarchitecture implementation with repeatable timing and competitive performance.",
                    "Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime.",
                    "A high-performance, low-overhead microarchitecture for secure program execution.",
                    "Robust optimization of a Chip Multiprocessor's performance under power and thermal constraints.",
                    "Hierarchical modeling of Phase Change memory for reliable design.",
                    "Clock mesh synthesis method using the Earth Mover's Distance under transformations.",
                    "Malicious key emission via hardware Trojan against encryption system.",
                    "Exposing vulnerabilities of untrusted computing platforms.",
                    "A physical unclonable function based on setup time violation.",
                    "Stealth assessment of hardware Trojans in a microcontroller.",
                    "Design and evaluation of a delay-based FPGA Physically Unclonable Function.",
                    "Adaptable intrusion detection using partial runtime reconfiguration.",
                    "Timing aware partitioning for multi-FPGA based logic simulation using top-down selective hierarchy flattening.",
                    "Maximizing crosstalk-induced slowdown during path delay test.",
                    "Embedded way prediction for last-level caches.",
                    "Thermal characterization of cloud workloads on a power-efficient server-on-chip.",
                    "RFiop: RF-memory path to address on-package I/O pad and memory controller scalability.",
                    "Design methodology for sample preparation on digital microfluidic biochips.",
                    "An efficient arithmetic Sum-of-Product (SOP) based multiplication approach for FIR filters and DFT.",
                    "Multi-voltage domain clock mesh design.",
                    "Acceleration of Monte-Carlo molecular simulations on hybrid computing architectures.",
                    "Understanding variance propagation in stochastic computing systems.",
                    "Parametric throughput analysis of scenario-aware dataflow graphs.",
                    "A polynomial time flow for implementing free-choice Petri-nets.",
                    "A flexible structure of standard cell and its optimization method for near-threshold voltage operation.",
                    "WaveSync: A low-latency source synchronous bypass network-on-chip architecture.",
                    "HPRA: A pro-active Hotspot-Preventive high-performance routing algorithm for Networks-on-Chips.",
                    "Phase-based passive stereovision systems dedicated to cortical visual stimulators.",
                    "Interface design for synthesized structural hybrid microarchitectural simulators.",
                    "A comparative study of wearout mechanisms in state-of-art microprocessors.",
                    "Mamba: A scalable communication centric multi-threaded processor architecture.",
                    "Dynamic phase-based tuning for embedded systems using phase distance mapping.",
                    "SOLE: Speculative one-cycle load execution with scalability, high-performance and energy-efficiency.",
                    "Analyzing the optimal ratio of SRAM banks in hybrid caches.",
                    "A stochastic reconfigurable architecture for fault-tolerant computation with sequential logic.",
                    "Enhancing 3T DRAMs for SRAM replacement under 10nm tri-gate SOI FinFETs.",
                    "A spectral transform approach to stochastic circuits.",
                    "Fast error aware model for arithmetic and logic circuits.",
                    "Designing pipelined delay lines with dynamically-adaptive granularity for low-energy applications.",
                    "Row buffer locality aware caching policies for hybrid memories.",
                    "Mitigating NBTI in the physical register file through stress prediction.",
                    "An efficient reliability simulation flow for evaluating the hot carrier injection effect in CMOS VLSI circuits.",
                    "Memory module-level testing and error behaviors for phase change memory.",
                    "CoNA: Dynamic application mapping for congestion reduction in many-core systems.",
                    "DIPLOMA: Consistent and coherent shared memory over mobile phones.",
                    "Aurora: A thermally resilient photonic network-on-chip architecture.",
                    "Improving inclusive cache performance with two-level eviction priority.",
                    "Fast development of hardware-based run-time monitors through architecture framework and high-level synthesis.",
                    "Parameterized free space redistribution for engineering change in placement of integrated circuits.",
                    "Providing cost-effective on-chip network bandwidth in GPGPUs.",
                    "3D-NoC: Reconfigurable 3D photonic on-chip interconnect for multicores.",
                    "Adaptive Backpressure: Efficient buffer management for on-chip networks.",
                    "Oblivious routing design for mesh networks to achieve a new worst-case throughput bound.",
                    "A novel profiled side-channel attack in presence of high Algorithmic Noise.",
                    "Architecture and design flow for a debug event distribution interconnect.",
                    "MSE minimization and fault-tolerant data fusion for multi-sensor systems.",
                    "Locating faults in application-dependent interconnects of SRAM based FPGAs.",
                    "Timing-test scheduling for constraint-graph based post-silicon skew tuning.",
                    "Adaptive memory architecture for real-time image warping.",
                    "A novel variation-tolerant 4T-DRAM cell with enhanced soft-error tolerance.",
                    "Engineering crossbar based emerging memory technologies.",
                    "Protecting pipelined asynchronous communication channels against single event upsets.",
                    "Architectural simulations of a fast, source-synchronous ring-based Network-on-Chip design.",
                    "A case for small row buffers in non-volatile main memories.",
                    "Energy modelling of embedded multimedia streaming applications with GStreamer on heterogeneous MPSoC.",
                    "Efficient code compression for coarse grained reconfigurable architectures.",
                    "Integration of correct-by-construction BIP models into the MetroII design space exploration flow.",
                    "The performance of hypermesh NoCs in FPGAs.",
                    "Distributed thermal-aware task scheduling for 3D Network-on-Chip.",
                    "System level modeling of real-time embedded software.",
                    "A 3D stacked high performance scalable architecture for 3D Fourier Transform.",
                    "Design and evaluation of a four-port data cache for high instruction level parallelism reconfigurable processors.",
                    "Dynamic warp resizing: Analysis and benefits in high-performance SIMT.",
                    "Post-layout OPE-predicted redundant wire insertion for clock skew minimization.",
                    "Track assignment considering crosstalk-induced performance degradation.",
                    "DOC: Fast and accurate congestion analysis for global routing.",
                    "Efficient verification of out-of-order behaviors with relaxed scoreboards.",
                    "ECC string: Flexible ECC management for low-cost error protection of L2 caches.",
                    "Non-enumerative generation of statistical path delays for ATPG.",
                    "Modeling economics of LSI design and manufacturing for test design selection.",
                    "Balancing performance and fault detection for GPGPU workloads.",
                    "Ring oscillator physical unclonable function with multi level supply voltages.",
                    "Automatic assertion extraction in gate-level simulation using GPGPUs."
                ]
            }
        ]
    },
    {
        "year": "2011",
        "name": "29th ICCD 2011",
        "info": "Amherst, MA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2011",
                "sub_name": "IEEE 29th International Conference on Computer Design, ICCD 2011, Amherst, MA, USA, October 9-12, 2011.",
                "count": 83,
                "papers": [
                    "Welcome to ICCD 2011!",
                    "Memory coherence in the age of multicores.",
                    "The convergence of HPC and embedded systems in our heterogeneous computing future.",
                    "A GALS Network-on-Chip based on rationally-related frequencies.",
                    "EM and circuit co-simulation of a reconfigurable hybrid wireless NoC on 2D ICs.",
                    "Leveraging torus topology with deadlock recovery for cost-efficient on-chip network.",
                    "A dynamic and distributed TDM slot-scheduling protocol for QoS-oriented Networks-on-Chip.",
                    "DPPC: Dynamic power partitioning and capping in chip multiprocessors.",
                    "A machine learning approach to modeling power and performance of chip multiprocessors.",
                    "Using content-aware bitcells to reduce static energy dissipation.",
                    "Tree structured analysis on GPU power study.",
                    "Pre-assignment RDL routing via extraction of maximal net sequence.",
                    "Path aware event scheduler in HoldAdvisor for fixing min timing violations.",
                    "A tool set for the design of asynchronous circuits with bundled-data implementation.",
                    "Applying verification intention for design customization via property mining under constrained testbenches.",
                    "Designing 3D test wrappers for pre-bond and post-bond test of 3D embedded cores.",
                    "Reduced complexity test generation algorithms for transition fault diagnosis.",
                    "Enhanced symbolic simulation of a round-robin arbiter.",
                    "Using analog circuit behavior to generate SystemC events for an acceleration of mixed-signal simulation.",
                    "An optimized scaled neural branch predictor.",
                    "TAP prediction: Reusing conditional branch predictor for indirect branches with Target Address Pointers.",
                    "Simultaneous continual flow pipeline architecture.",
                    "Thread-aware dynamic shared cache compression in multi-core processors.",
                    "Memristor-based IMPLY logic design procedure.",
                    "A memristor-based memory cell using ambipolar operation.",
                    "Using stochastic computing to implement digital image processing algorithms.",
                    "A simple pipelined squaring circuit for DSP.",
                    "AURA: An application and user interaction aware middleware framework for energy optimization in mobile devices.",
                    "Energy-efficient multi-level cell phase-change memory system with data encoding.",
                    "Distributed thermal management for embedded heterogeneous MPSoCs with dedicated hardware accelerators.",
                    "Energy-aware Standby-Sparing Technique for periodic real-time applications.",
                    "A queueing theoretic approach for performance evaluation of low-power multi-core embedded systems.",
                    "A study on relating redundancy removal in classical circuits to reversible mapping.",
                    "Positive Davio-based synthesis algorithm for reversible logic.",
                    "Special-purposed VLIW architecture for IEEE-754 quadruple precision elementary functions on FPGA.",
                    "Fast and compact binary-to-BCD conversion circuits for decimal multiplication.",
                    "RoShaQ: High-performance on-chip router with shared queues.",
                    "Hybrid system level power consumption estimation for FPGA-based MPSoC.",
                    "Video quality-driven buffer dimensioning in MPSoC platforms via prioritized frame drops.",
                    "Techniques for LI-BDN synthesis for hybrid microarchitectural simulation.",
                    "Runtime adaptable concurrent error detection for linear digital systems.",
                    "A novel shared-buffer router for network-on-chip based on Hierarchical Bit-line Buffer.",
                    "ROA-brick topology for rotary resonant clocks.",
                    "Impact and optimization of lithography-aware regular layout in digital circuit design.",
                    "Blue team red team approach to hardware trust assessment.",
                    "Circumventing a ring oscillator approach to FPGA-based hardware Trojan detection.",
                    "Hardware Trojans: The defense and attack of integrated circuits.",
                    "Sequential hardware Trojan: Side-channel aware design and placement.",
                    "Implementing hardware Trojans: Experiences from a hardware Trojan challenge.",
                    "Is single-scheme Trojan prevention sufficient?",
                    "Red team: Design of intelligent hardware trojans with known defense schemes.",
                    "Evaluation of issue queue delay: Banking tag RAM and identifying correct critical path.",
                    "Modeling and design of a nanoscale memory cell for hardening to a single event with multiple node upset.",
                    "Multi-level wordline driver for low power SRAMs in nano-scale CMOS technology.",
                    "Dynamic fine-grain body biasing of caches with latency and leakage 3T1D-based monitors.",
                    "Adaptable architectures for distributed visual target tracking.",
                    "Improving GPU Robustness by making use of faulty parts.",
                    "Functional correctness for CMP interconnects.",
                    "Task model for on-chip communication infrastructure design for multicore systems.",
                    "Exploring the vulnerability of CMPs to soft errors with 3D stacked non-volatile memory.",
                    "A morphable phase change memory architecture considering frequent zero values.",
                    "An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems.",
                    "The DIMM tree architecture: A high bandwidth and scalable memory system.",
                    "CPACT - The conditional parameter adjustment cache tuner for dual-core architectures.",
                    "SoftBeam: Precise tracking of transient faults and vulnerability analysis at processor design time.",
                    "ARCc: A case for an architecturally redundant cache-coherence architecture for large multicores.",
                    "Adaptive execution assistance for multiplexed fault-tolerant chip multiprocessors.",
                    "Analysis of on-chip interconnection network interface reliability in multicore systems.",
                    "AIG rewriting using 5-input cuts.",
                    "FIMSIM: A fault injection infrastructure for microarchitectural simulators.",
                    "A reconfigurable fault-tolerant routing algorithm to optimize the network-on-chip performance and latency in presence of intermittent and permanent faults.",
                    "3D vs. 2D analysis of FinFET logic gates under process variations.",
                    "Precise exception support for decoupled run-time monitoring architectures.",
                    "Analysis of reliability of flip-flops under transistor aging effects in nano-scale CMOS technology.",
                    "Towards a tool for implementing delay-free ECC in embedded memories.",
                    "A novel software-based defect-tolerance approach for application-specific embedded systems.",
                    "Output process of variable bit-rate flows in on-chip networks based on aggregate scheduling.",
                    "Comparative analysis of copper and CNT interconnects for H-tree clock distribution.",
                    "Energy aware task mapping algorithm for heterogeneous MPSoC based architectures.",
                    "A novel cryptographic key exchange scheme using resistors.",
                    "Static window addition: A new paradigm for the design of variable latency adders.",
                    "Energy-aware and quality-scalable data placement and retrieval for disks in video server environments.",
                    "Low power, high throughput network-on-chip fabric for 3D multicore processors."
                ]
            }
        ]
    },
    {
        "year": "2010",
        "name": "28th ICCD 2010",
        "info": "Amsterdam, The Netherlands",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2010",
                "sub_name": "28th International Conference on Computer Design, ICCD 2010, 3-6 October 2010, Amsterdam, The Netherlands, Proceedings.",
                "count": 83,
                "papers": [
                    "Welcome to ICCD 2010!",
                    "Computational models for the age of multicore processing.",
                    "Automotive embedded driver assistance: A real-time low-power FPGA stereo engine using semi-global matching.",
                    "Recent additions to the ARMv7-A architecture.",
                    "Out-of-order retirement of instructions in sequentially consistent multiprocessors.",
                    "Efficient MIMD architectures for high-performance ray tracing.",
                    "A study on performance benefits of core morphing in an asymmetric multicore processor.",
                    "Lowering the latency of interfaces for rationally-related frequencies.",
                    "High throughput, low set-up time, reconfigurable linear Feedback Shift Registers.",
                    "Robust and energy-efficient DSP systems via output probability processing.",
                    "Optimization of back pressure and throughput for latency insensitive systems.",
                    "QoS scheduling for NoCs: Strict Priority Queueing versus Weighted Round Robin.",
                    "A flexible simulation methodology and tool for nanoarray-based architectures.",
                    "Elaboration-time synthesis of high-level language constructs in SystemC-based microarchitectural simulators.",
                    "Improving cache performance by combining cost-sensitivity and locality principles in cache replacement algorithms.",
                    "Helia: Heterogeneous Interconnect for Low Resolution Cache Access in snoop-based chip multiprocessors.",
                    "A tag-based cache replacement.",
                    "A voting-based working set assessment scheme for dynamic cache resizing mechanisms.",
                    "Insertion policy selection using Decision Tree Analysis.",
                    "Minimizing total area of low-voltage SRAM arrays through joint optimization of cell size, redundancy, and ECC.",
                    "Thermal-aware scratchpad memory design and allocation.",
                    "Spintronic logic gates for spintronic data using magnetic tunnel junctions.",
                    "On mismatch number distribution of nanocrossbar logic mapping.",
                    "Sub-threshold charge recovery circuits.",
                    "Data rate maximization by adaptive thresholding RF power management under renewable energy.",
                    "Practical completion detection for 2-of-N delay-insensitive codes.",
                    "Rate-monotonic scheduling for reducing system-wide energy consumption for hard real-time systems.",
                    "Design and implementation of a special purpose embedded system for neural machine interface.",
                    "A control-theoretic energy management for fault-tolerant hard real-time systems.",
                    "RTOS-aware modeling of embedded hardware/software systems.",
                    "Adaptive TDMA bus allocation and elastic scheduling: A unified approach for enhancing robustness in multi-core RT systems.",
                    "The Fidelity Property of the Elmore Delay Model in actual comparison of routing algorithms.",
                    "Routability-driven flip-flop merging process for clock power reduction.",
                    "Skew-aware capacitive load balancing for low-power zero clock skew rotary oscillatory array.",
                    "Incremental gate sizing for late process changes.",
                    "Microarchitecture aware gate sizing: A framework for circuit-architecture co-optimization.",
                    "Boolean factoring with multi-objective goals.",
                    "A simple pipelined logarithmic multiplier.",
                    "A radix-10 digit recurrence division unit with a constant digit selection function.",
                    "A unified addition structure for moduli set {2n-1, 2n, 2n+1} based on a novel RNS representation.",
                    "Pulse latch based FSRs for low-overhead hardware implementation of cryptographic algorithms.",
                    "VEDA: Variation-aware energy-efficient Discrete Wavelet Transform architecture.",
                    "Combined optimal and heuristic approaches for multiple constant multiplication.",
                    "Threads vs. caches: Modeling the behavior of parallel workloads.",
                    "Predicting the throughput of multiprocessor applications under dynamic workload.",
                    "M5 based EDGE architecture modeling.",
                    "A lightweight run-time scheduler for multitasking multicore stream applications.",
                    "Scenario-based design space exploration of MPSoCs.",
                    "Toward reliable SRAM-based device identification.",
                    "DSS: Applying asynchronous techniques to architectures exploiting ILP at compile time.",
                    "Using variable clocking to reduce leakage in synchronous circuits.",
                    "Efficient provably good OPC modeling and its applications to interconnect optimization.",
                    "Lizard: Energy-efficient hard fault detection, diagnosis and isolation in the ALU.",
                    "Feasibility study of dynamic Trusted Platform Module.",
                    "Optimal power/performance pipelining for error resilient processors.",
                    "Implicit hints: Embedding hint bits in programs without ISA changes.",
                    "Countering code injection attacks with TLB and I/O monitoring.",
                    "Energy optimal on-line Self-Test of microprocessors in WSN nodes.",
                    "Temperature-to-power mapping.",
                    "Delay test quality maximization through process-aware selection of test set size.",
                    "Crosstalk modeling to predict channel delay in Network-on-Chips.",
                    "Generation of I/O sequences for a high-level design from those in post-silicon for efficient post-silicon debugging.",
                    "An energy model for graphics processing units.",
                    "LMS-based low-complexity game workload prediction for DVFS.",
                    "Exploiting SIMD extensions for linear image processing with OpenCL.",
                    "A co-processor approach for accelerating data-structure intensive algorithms.",
                    "SWIFT: A SWing-reduced interconnect for a Token-based Network-on-Chip in 90nm CMOS.",
                    "A fine-grained link-level fault-tolerant mechanism for networks-on-chip.",
                    "Bandwidth optimization in asynchronous NoCs by customizing link wire length.",
                    "A high performance router with dynamic buffer allocation for on-chip interconnect networks.",
                    "DDPSL: An easy way of defining properties.",
                    "DfT optimization for pre-bond testing of 3D-SICs containing TSVs.",
                    "Efficient test response compaction for robust BIST using parity sequences.",
                    "EQUIPE: Parallel equivalence checking with GP-GPUs.",
                    "Identifying optimal generic processors for biomedical implants.",
                    "Exploiting application-dependent ambient temperature for accurate architectural simulation.",
                    "Inter-socket victim cacheing for platform power reduction.",
                    "Dynamic register file partitioning in superscalar microprocessors for energy efficiency.",
                    "Package-Aware Scheduling of embedded workloads for temperature and Energy management on heterogeneous MPSoCs.",
                    "Towards cool and reliable digital systems: RT level CED techniques with runtime adaptability.",
                    "IP characterization methodology for fast and accurate power consumption estimation at transactional level model.",
                    "Enhancing dual-Vt design with consideration of on-chip temperature variation.",
                    "BDD-based circuit restructuring for reducing dynamic power."
                ]
            }
        ]
    },
    {
        "year": "2009",
        "name": "27th ICCD 2009",
        "info": "Lake Tahoe, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2009",
                "sub_name": "27th International Conference on Computer Design, ICCD 2009, Lake Tahoe, CA, USA, October 4-7, 2009.",
                "count": 80,
                "papers": [
                    "Imperfection-immune Carbon Nanotube digital VLSI.",
                    "Computer-aided design for microfluidic chips based on multilayer soft lithography.",
                    "Reincarnate historic systems on FPGA with novel design methodology.",
                    "Automatic synthesis of computation interference constraints for relative timing verification.",
                    "Symmetrical buffer placement in clock trees for minimal skew immune to global on-chip variations.",
                    "Statistical timing analysis based on simulation of lithographic process.",
                    "Compiler-directed leakage reduction in embedded microprocessors.",
                    "Efficient calibration of thermal models based on application behavior.",
                    "Using checksum to reduce power consumption of display systems for low-motion content.",
                    "A disruptive computer design idea: Architectures with repeatable timing.",
                    "Algorithmic approach to designing an easy-to-program system: Can it lead to a HW-enhanced programmer's workflow add-on?",
                    "Quality improvement and cost reduction using statistical outlier methods.",
                    "Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs.",
                    "Hierarchical parametric test metrics estimation: A \u03a3\u0394 converter BIST case study.",
                    "Design and test strategies for microarchitectural post-fabrication tuning.",
                    "Impact analysis of performance faults in modern microprocessors.",
                    "A robust pulsed flip-flop and its use in enhanced scan design.",
                    "Enabling resonant clock distribution with scaled on-chip magnetic inductors.",
                    "A flexible communication scheme for rationally-related clock frequencies.",
                    "VariPipe: Low-overhead variable-clock synchronous pipelines.",
                    "N-way ring and square arbiters.",
                    "On-chip bidirectional wiring for heavily pipelined systems using network coding.",
                    "WHOLE: A low energy I-Cache with separate way history.",
                    "Reducing dynamic power dissipation in pipelined forwarding engines.",
                    "A power-aware hybrid RAM-CAM renaming mechanism for fast recovery.",
                    "Resource sharing of pipelined custom hardware extension for energy-efficient application-specific instruction set processor design.",
                    "Deterministic clock gating to eliminate wasteful activity due to wrong-path instructions in out-of-order superscalar processors.",
                    "Real-time, unobtrusive, and efficient program execution tracing with stream caches and last stream predictors.",
                    "A distributed concurrent on-line test scheduling protocol for many-core NoC-based systems.",
                    "Transaction-based debugging of system-on-chips with patterns.",
                    "A new verification method for embedded systems.",
                    "A hierarchical approach towards system level static timing verification of SoCs.",
                    "Timing variation-aware high-level synthesis considering accurate yield computation.",
                    "Fault-tolerant synthesis using non-uniform redundancy.",
                    "Low-overhead error detection for Networks-on-Chip.",
                    "3D stacked power distribution considering substrate coupling.",
                    "Interconnect performance corners considering crosstalk noise.",
                    "Reducing register file size through instruction pre-execution enhanced by value prediction.",
                    "Reusing cached schedules in an out-of-order processor with in-order issue logic.",
                    "3D GPU architecture using cache stacking: Performance, cost, power and thermal analysis.",
                    "Extending data prefetching to cope with context switch misses.",
                    "The salvage cache: A fault-tolerant cache architecture for next-generation memory technologies.",
                    "LRU-PEA: A smart replacement policy for non-uniform cache architectures on chip multiprocessors.",
                    "Avoiding cache thrashing due to private data placement in last-level cache for manycore scaling.",
                    "SHIELDSTRAP: Making secure processors truly secure.",
                    "Rapid early-stage microarchitecture design using predictive models.",
                    "Efficient binary translation system with low hardware cost.",
                    "Defect-based test optimization for analog/RF circuits for near-zero DPPM applications.",
                    "Iterative built-in testing and tuning of mixed-signal/RF systems.",
                    "Testing bio-chips.",
                    "Framework for massively parallel testing at wafer and package test.",
                    "Online multiple error detection in crossbar nano-architectures.",
                    "Adaptive online testing for efficient hard fault detection.",
                    "FinFET-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing.",
                    "Analysis and optimization of pausible clocking based GALS design.",
                    "Reliable cache design with detection of gate oxide breakdown using BIST.",
                    "Efficient architectures for elliptic curve cryptography processors for RFID.",
                    "Multiplier-less and table-less linear approximation for square and square-root.",
                    "On improving the algorithmic robustness of a low-power FIR filter.",
                    "Pragmatic design of gated-diode FinFET DRAMs.",
                    "Empirical performance models for 3T1D memories.",
                    "ColSpace: Towards algorithm/implementation co-optimization.",
                    "A novel SoC architecture on FPGA for ultra fast face detection.",
                    "Accelerating mobile augmented reality on a handheld platform.",
                    "Optical lithography simulation using wavelet transform.",
                    "Computational bit-width allocation for operations in vector calculus.",
                    "Topology-driven cell layout migration with collinear constraints.",
                    "A fast routability- and performance-driven droplet routing algorithm for digital microfluidic biochips.",
                    "Accurate estimation of vector dependent leakage power in the presence of process variations.",
                    "Code density concerns for new architectures.",
                    "Performance analysis of decimal floating-point libraries and its impact on decimal hardware and software solutions.",
                    "The impact of liquid cooling on 3D multi-core processors.",
                    "Intra-vector SIMD instructions for core specialization.",
                    "A high throughput FFT processor with no multipliers.",
                    "Panoptic DVS: A fine-grained dynamic voltage scaling framework for energy scalable CMOS design.",
                    "3D simulation and analysis of the radiation tolerance of voltage scaled digital circuit.",
                    "A radiation tolerant Phase Locked Loop design for digital electronics.",
                    "A PLL design based on a standing wave resonant oscillator.",
                    "Mid-range wireless energy transfer using inductive resonance for wireless sensors.",
                    "A Technology-Agnostic Simulation Environment (TASE) for iterative custom IC design across processes."
                ]
            }
        ]
    },
    {
        "year": "2008",
        "name": "26th ICCD 2008",
        "info": "Lake Tahoe, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2008",
                "sub_name": "26th International Conference on Computer Design, ICCD 2008, 12-15 October 2008, Lake Tahoe, CA, USA, Proceedings.",
                "count": 106,
                "papers": [
                    "Fault tolerant Four-State Logic by using Self-Healing Cells.",
                    "Probabilistic error propagation in logic circuits using the Boolean difference calculus.",
                    "A novel, highly SEU tolerant digital circuit design approach.",
                    "Power-state-aware buffered tree construction.",
                    "A parallel Steiner tree heuristic for macro cell routing.",
                    "Configurable rectilinear Steiner tree construction for SoC and nano technologies.",
                    "Improving SAT-based Combinational Equivalence Checking through circuit preprocessing.",
                    "Ant Colony Optimization directed program abstraction for software bounded model checking.",
                    "Propositional approximations for bounded model checking of partial circuit designs.",
                    "Energy-precision tradeoffs in mobile Graphics Processing Units.",
                    "Dynamically reconfigurable soft output MIMO detector.",
                    "Applying speculation techniques to implement functional units.",
                    "Accelerating search and recognition with a TCAM functional unit.",
                    "Improved combined binary/decimal fixed-point multipliers.",
                    "Architecture implementation of an improved decimal CORDIC method.",
                    "A study of reliability issues in clock distribution networks.",
                    "Temperature-aware clock tree synthesis considering spatiotemporal hot spot correlations.",
                    "Custom rotary clock router.",
                    "Safe clocking register assignment in datapath synthesis.",
                    "Gate planning during placement for gated clock network.",
                    "Near-optimal oblivious routing on three-dimensional mesh networks.",
                    "Design of application-specific 3D Networks-on-Chip architectures.",
                    "Mathematical analysis of buffer sizing for Network-on-Chips under multimedia traffic.",
                    "A resource efficient content inspection system for next generation Smart NICs.",
                    "Contention-aware application mapping for Network-on-Chip communication architectures.",
                    "Area and power-delay efficient state retention pulse-triggered flip-flops with scan and reset capabilities.",
                    "Adaptive SRAM memory for low power and high yield.",
                    "On-chip high performance signaling using passive compensation.",
                    "A random and pseudo-gradient approach for analog circuit sizing with non-uniformly discretized parameters.",
                    "Characterization and design of sequential circuit elements to combat soft error.",
                    "Comparative analysis of NBTI effects on low power and high performance flip-flops.",
                    "In-field NoC-based SoC testing with distributed test vector storage.",
                    "Test-access mechanism optimization for core-based three-dimensional SOCs.",
                    "Characterization of granularity and redundancy for SRAMs for optimal yield-per-area.",
                    "Dynamic test scheduling for analog circuits for improved test quality.",
                    "Test cost minimization through adaptive test development.",
                    "Fine-grained parallel application specific computing for RNA secondary structure prediction on FPGA.",
                    "A high-performance parallel CAVLC encoder on a fine-grained many-core system.",
                    "Acceleration of a 3D target tracking algorithm using an application specific instruction set processor.",
                    "Seamless sequence of software defined radio designs through hardware reconfigurability of FPGAs.",
                    "Application Specific Instruction set processor specialized for block motion estimation.",
                    "Prototyping a hybrid main memory using a virtual machine monitor.",
                    "Variation-aware thermal characterization and management of multi-core architectures.",
                    "Efficiency of thread-level speculation in SMT and CMP architectures - performance, power and thermal perspective.",
                    "Analysis and minimization of practical energy in 45nm subthreshold logic circuits.",
                    "Power-aware soft error hardening via selective voltage scaling.",
                    "Reversi: Post-silicon validation system for modern microprocessors.",
                    "Digital filter synthesis considering multiple adder graphs for a coefficient.",
                    "A family of scalable FFT architectures and an implementation of 1024-point radix-2 FFT for real-time communications.",
                    "Optimization of Propagate Partial SAD and SAD tree motion estimation hardwired engine for H.264.",
                    "Highly reliable A/D converter using analog voting.",
                    "Hierarchical simulation-based verification of Anton, a special-purpose parallel machine.",
                    "Post-silicon verification for cache coherence.",
                    "Acquiring an exhaustive, continuous and real-time trace from SoCs.",
                    "CrashTest: A fast high-fidelity FPGA-based resiliency analysis framework.",
                    "Exploiting spare resources of in-order SMT processors executing hard real-time threads.",
                    "Quantitative global dataflow analysis on virtual instruction set simulators for hardware/software co-design.",
                    "A simple latency tolerant processor.",
                    "Low-cost open-page prefetch scheduling in chip multiprocessors.",
                    "Simulation points for SPEC CPU 2006.",
                    "Synthesis of parallel prefix adders considering switching activities.",
                    "Conversion driven design of binary to mixed radix circuits.",
                    "Systematic design of high-radix Montgomery multipliers for RSA processors.",
                    "An improved micro-architecture for function approximation using piecewise quadratic interpolation.",
                    "A floating-point fused dot-product unit.",
                    "Chip level thermal profile estimation using on-chip temperature sensors.",
                    "Early stage FPGA interconnect leakage power estimation.",
                    "Modeling and analysis of non-rectangular transistors caused by lithographic distortions.",
                    "A macromodel technique for VLSI dynamic simulation by mapping pre-characterized transitions.",
                    "Pre-Si estimation and compensation of SRAM layout deficiencies to achieve target performance and yield.",
                    "Frequency and voltage planning for multi-core processors under thermal constraints.",
                    "Understanding performance, power and energy behavior in asymmetric multiprocessors.",
                    "Optimizing data sharing and address translation for the Cell BE Heterogeneous Chip Multiprocessor.",
                    "The 2D DBM: An attractive alternative to the simple 2D mesh topology for on-chip networks.",
                    "Design and evaluation of an optical CPU-DRAM interconnect.",
                    "Leveraging speculative architectures for run-time program validation.",
                    "Bridging the gap between nanomagnetic devices and circuits.",
                    "Techniques for increasing effective data bandwidth.",
                    "RMA: A Read Miss-Based Spin-Down Algorithm using an NV cache.",
                    "Combined interpolation architecture for soft-decision decoding of Reed-Solomon codes.",
                    "Timing analysis considering IR drop waveforms in power gating designs.",
                    "A dynamic accuracy-refinement approach to timing-driven technology mapping.",
                    "Modeling and reduction of complex timing constraints in high performance digital circuits.",
                    "SynECO: Incremental technology mapping with constrained placement and fast detail routing for predictable timing improvement.",
                    "Is there always performance overhead for regular fabric?",
                    "Adaptive techniques for leakage power management in L2 cache peripheral circuits.",
                    "Energy-aware opcode design.",
                    "Making register file resistant to power analysis attacks.",
                    "Quantifying the energy efficiency of coordinated micro-architectural adaptation for multimedia workloads.",
                    "Suitable cache organizations for a novel biomedical implant processor.",
                    "Issue system protection mechanisms.",
                    "Power switch characterization for fine-grained dynamic voltage scaling.",
                    "A fine-grain dynamic sleep control scheme in MIPS R3000.",
                    "Run-time Active Leakage Reduction by power gating and reverse body biasing: An eNERGY vIEW.",
                    "Energy-delay tradeoffs in 32-bit static shifter designs.",
                    "Reliability-aware Dynamic Voltage Scaling for energy-constrained real-time embedded systems.",
                    "Removing hazards in multi-level logic optimization for generalized fundamental-mode asynchronous circuits.",
                    "Router and cell library co-development for improving redundant via insertion at pins.",
                    "ECO-Map: Technology remapping for post-mask ECO using simulated annealing.",
                    "Global bus route optimization with application to microarchitectural design exploration.",
                    "Fast arbiters for on-chip network switches.",
                    "Re-examining cache replacement policies.",
                    "Two dimensional highly associative level-two cache design.",
                    "Exploiting producer patterns and L2 cache for timely dependence-based prefetching.",
                    "Ring data location prediction scheme for Non-Uniform Cache Architectures.",
                    "ZZ-HVS: Zig-zag horizontal and vertical sleep transistor sharing to reduce leakage power in on-chip SRAM peripheral circuits."
                ]
            }
        ]
    },
    {
        "year": "2007",
        "name": "25th ICCD 2007",
        "info": "Lake Tahoe, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2007",
                "sub_name": "25th International Conference on Computer Design, ICCD 2007, 7-10 October 2007, Lake Tahoe, CA, USA, Proceedings.",
                "count": 93,
                "papers": [
                    "Twiddle factor transformation for pipelined FFT processing.",
                    "Contention-free switch-based implementation of 1024-point Radix-2 Fourier Transform Engine.",
                    "Speed-area optimized FPGA implementation for Full Search Block Matching.",
                    "Bounded model checking of embedded software in wireless cognitive radio systems.",
                    "Application of symbolic computer algebra to arithmetic circuit verification.",
                    "Continual hashing for efficient fine-grain state inconsistency detection.",
                    "Automatic SystemC TLM generation for custom communication platforms.",
                    "Improving cache efficiency via resizing + remapping.",
                    "Exploring DRAM cache architectures for CMP server platforms.",
                    "A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS.",
                    "Analytical thermal placement for VLSI lifetime improvement and minimum performance variation.",
                    "Voltage drop reduction for on-chip power delivery considering leakage current variations.",
                    "On modeling impact of sub-wavelength lithography on transistors.",
                    "Why we need statistical static timing analysis.",
                    "Statistical timing analysis using Kernel smoothing.",
                    "Tutorial: Software-defined radio technology.",
                    "A position-insensitive finished store buffer.",
                    "A low overhead hardware technique for software integrity and confidentiality.",
                    "Cluster-level simultaneous multithreading for VLIW processors.",
                    "Evaluating voltage islands in CMPs under process variations.",
                    "Non-arithmetic carry chains for reconfigurable fabrics.",
                    "FPGA global routing architecture optimization using a multicommodity flow approach.",
                    "FPGA routing architecture analysis under variations.",
                    "Energy-aware co-processor selection for embedded processors on FPGAs.",
                    "Benchmarks and performance analysis of decimal floating-point applications.",
                    "Multi-core data streaming architecture for ray tracing.",
                    "Hardware libraries: An architecture for economic acceleration in soft multi-core environments.",
                    "Compiler-assisted architectural support for program code integrity monitoring in application-specific instruction set processors.",
                    "Implementing a 2-Gbs 1024-bit 1/2-rate low-density parity-check code decoder in three-dimensional integrated circuits.",
                    "Amdahl's figure of merit, SiGe HBT BiCMOS, and 3D chip stacking.",
                    "Scan chain design for three-dimensional integrated circuits (3D ICs).",
                    "Challenges and prospects of SDR for mobile phones.",
                    "The challenge in testing MIMO in a Wi-Fi or WiMAX context.",
                    "Exploring the interplay of yield, area, and performance in processor caches.",
                    "Improving the reliability of on-chip L2 cache using redundancy.",
                    "Reducing leakage power in peripheral circuits of L2 caches.",
                    "Two-level ata prefetching.",
                    "Cache replacement based on reuse-distance prediction.",
                    "Constraint satisfaction in incremental placement with application to performance optimization under power constraints.",
                    "Fine grain 3D integration for microarchitecture design through cube packing exploration.",
                    "Whitespace redistribution for thermal via insertion in 3D stacked ICs.",
                    "Placement and routing of RF embedded passive designs in LCP substrate.",
                    "A radix-10 SRT divider based on alternative BCD codings.",
                    "Hardware design of a Binary Integer Decimal-based floating-point adder.",
                    "A parallel IEEE P754 decimal floating-point multiplier.",
                    "Floating-point division algorithms for an x86 microprocessor with a rectangular multiplier.",
                    "Optimized design of a double-precision floating-point multiply-add-dused unit for data dependence.",
                    "Low-cost run-time diagnosis of hard delay faults in the functional units of a microprocessor.",
                    "Improving the reliability of on-chip data caches under process variations.",
                    "Prioritizing verification via value-based correctness criticality.",
                    "Memory based computation using embedded cache for processor yield and reliability improvement.",
                    "Accurate modeling and fault simulation of Byzantine resistive bridges.",
                    "Negative-skewed shadow registers for at-speed delay variation characterization.",
                    "An efficient routing method for pseudo-exhaustive built-in self-testing of high-speed interconnects.",
                    "Detecting errors in a polynomial basis multiplier using multiple parity bits for both inputs.",
                    "Modeling soft error effects considering process variations.",
                    "An automated runtime power-gating scheme.",
                    "A power gating scheme for ground bounce reduction during mode transition.",
                    "Dynamically compressible context architecture for low power coarse-grained reconfigurable array.",
                    "Post-layout comparison of high performance 64b static adders in energy-delay space.",
                    "CAP: Criticality analysis for power-efficient speculative multithreading.",
                    "Power-aware mapping for reconfigurable NoC architectures.",
                    "LEMap: Controlling leakage in large chip-multiprocessor caches via profile-guided virtual address translation.",
                    "Power efficient register file update approach for embedded processors.",
                    "A technique for selecting CMOS transistor orders.",
                    "Algorithms to simplify multi-clock/edge timing constraints.",
                    "An efficient gate delay model for VLSI design.",
                    "Fast power network analysis with multiple clock domains.",
                    "Statistical simulation of chip multiprocessors running multi-program workloads.",
                    "Combining cluster sampling with single pass methods for efficient sampling regimen design.",
                    "A novel O(1) parallel deadlock detection algorithm and architecture for multi-unit resource systems.",
                    "Limits on voltage scaling for caches utilizing fault tolerant techniques.",
                    "VOSCH: Voltage scaled cache hierarchies.",
                    "Exploiting eDRAM bandwidth with data prefetching: simulation and measurements.",
                    "Digital calibration of RF transceivers for I-Q imbalances and nonlinearity.",
                    "Fault-based alternate test of RF components.",
                    "Circuit-level mismatch modelling and yield optimization for CMOS analog circuits.",
                    "A Study on self-timed asynchronous subthreshold logic.",
                    "SCAFFI: An intrachip FPGA asynchronous interface based on hard macros.",
                    "Passive compensation for high performance inter-chip communication.",
                    "Transparent mode flip-flops for collapsible pipelines.",
                    "CMOS logic design with independent-gate FinFETs.",
                    "Distributed voting for fault-tolerant nanoscale systems.",
                    "Hybrid resistor/FET-logic demultiplexer architecture design for hybrid CMOS/nanodevice circuits.",
                    "VIZOR: Virtually zero margin adaptive RF for ultra low power wireless communication.",
                    "Register binding guided by the size of variables.",
                    "Power variations of multi-port routers in an application-specific NoC design : A case study.",
                    "System level power estimation methodology with H.264 decoder prediction IP case study.",
                    "A novel profile-driven technique for simultaneous power and code-size optimization of microcoded IPs.",
                    "Power reduction of chip multi-processors using shared resource control cooperating with DVFS.",
                    "Effective Dynamic Thermal Management for MPEG-4 decoding.",
                    "Priority-monotonic energy management for real-time systems with reliability requirements.",
                    "Maximizing the throughput-area efficiency of fully-parallel low-density parity-check decoding with C-slow retiming and asynchronous deep pipelining."
                ]
            }
        ]
    },
    {
        "year": "2006",
        "name": "24th ICCD 2006",
        "info": "San Jose, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2006",
                "sub_name": "24th International Conference on Computer Design (ICCD 2006), 1-4 October 2006, San Jose, CA, USA.",
                "count": 82,
                "papers": [
                    "Computer Architecture in the Many-Core Era.",
                    "Long-term Performance Bottleneck Analysis and Prediction.",
                    "Speculative Code Value Specialization Using the Trace Cache Fill Unit.",
                    "Fast, Performance-Optimized Partial Match Address Compression for Low-Latency On-Chip Address Buses.",
                    "Joint Performance Improvement and Error Tolerance for Memory Design Based on Soft Indexing.",
                    "A Low Power Highly Associative Cache for Embedded Systems.",
                    "On the Improvement of Statistical Static Timing Analysis.",
                    "FA-STAC: A Framework for Fast and Accurate Static Timing Analysis with Coupling.",
                    "Reduction of Crosstalk Pessimism using Tendency Graph Approach.",
                    "Statistical Analysis of Power Grid Networks Considering Lognormal Leakage Current Variations with Spatial Correlation.",
                    "RasP: An Area-efficient, On-chip Network.",
                    "Quantitative Prediction of On-chip Capacitive and Inductive Crosstalk Noise and Discussion on Wire Cross-Sectional Area Toward Inductive Crosstalk Free Interconnects.",
                    "CMOS Comparators for High-Speed and Low-Power Applications.",
                    "Reconfigurable CAM Architecture for Network Search Engines.",
                    "Delay and Area Efficient First-level Cache Soft Error Detection and Correction.",
                    "Automated Design of Microfluidics-Based Biochips: Connecting Biochemistry to Electronics CAD.",
                    "Fast Speculative Address Generation and Way Caching for Reducing L1 Data Cache Energy.",
                    "Customizable Fault Tolerant Caches for Embedded Processors.",
                    "Reduce Register Files Leakage Through Discharging Cells.",
                    "Efficient Transient-Fault Tolerance for Multithreaded Processors using Dual-Thread Execution.",
                    "Dynamic Co-Processor Architecture for Software Acceleration on CSoCs.",
                    "Polaris: A System-Level Roadmap for On-Chip Interconnection Networks.",
                    "A performance and power analysis of WK-Recursive and Mesh Networks for Network-on-Chips.",
                    "Perceptron Based Consumer Prediction in Shared-Memory Multiprocessors.",
                    "A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals.",
                    "Design Methodology of Regular Logic Bricks for Robust Integrated Circuits.",
                    "An Active Decoupling Capacitance Circuit for Inductive Noise Suppression in Power Supply Networks.",
                    "Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles.",
                    "Scaling Manufacturability Software to Thousands of Processors.",
                    "Scale in Chip Interconnect requires Network Technology .",
                    "Interconnect Considerations For High Performance Network on Chip Designs.",
                    "Addressing Multicore Communication Challenges Using NoC Technology.",
                    "Clustering-Based Microcode Compression.",
                    "Improving Scalability and Complexity of Dynamic Scheduler through Wakeup-Based Scheduling.",
                    "An Enhancement for a Scheduling Logic Pipelined over two Cycles .",
                    "Steady and Transient State Analysis of Gate Leakage Current in Nanoscale CMOS Logic Gates.",
                    "Efficient Transistor-Level Sizing Technique under Temporal Performance Degradation due to NBTI.",
                    "Interconnect Matching Design Rule Inferring and Optimization through Correlation Extraction.",
                    "Power-Constrained SOC Test Schedules through Utilization of Functional Buses.",
                    "RTL Scan Design for Skewed-Load At-speed Test under Power Constraints.",
                    "Power Droop Testing.",
                    "Highly-Guided X-Filling Method for Effective Low-Capture-Power Scan Test Generation.",
                    "Scalable Sequential Equivalence Checking across Arbitrary Design Transformations .",
                    "Seqver : A Sequential Equivalence Verifier for Hardware Designs .",
                    "High-Level vs. RTL Combinational Equivalence: An Introduction.",
                    "Implicit Search-Space Aware Cofactor Expansion: A Novel Preimage Computation Technique.",
                    "Requirements and Concepts for Transaction Level Assertions.",
                    "Adding Debug Enhancements to Assertion Checkers for Hardware Emulation and Silicon Debug.",
                    "Simulation-based functional test justification using a decision-digram-based Boolean data miner.",
                    "FPGA Implementation of High Speed FIR Filters Using Add and Shift Method.",
                    "FPGA-based Design of a Large Moduli Multiplier for Public Key Cryptographic Systems.",
                    "Split-Row: A Reduced Complexity, High Throughput LDPC Decoder Architecture.",
                    "An Efficient, Scalable Hardware Engine for Boolean SATisfiability.",
                    "Power/ground supply network optimization for power-gating.",
                    "A Pattern Generation Technique for Maximizing Power Supply Currents.",
                    "Partial Functional Manipulation Based Wirelength Minimization.",
                    "Iterative-Constructive Standard Cell Placer for High Speed and Low Power.",
                    "Aspect-Oriented Architecture Description for Retargetable Compilation, Simulation and Synthesis of Application-Specific Pipelined Datapaths .",
                    "Assertion-Based Microarchitecture Design for Improved Reliability.",
                    "High-speed Factorization Architecture for Soft-decision Reed-Solomon Decoding.",
                    "Guiding Architectural SRAM Models.",
                    "A System-level Network-on-Chip Simulation Framework Integrated with Low-level Analytical Models.",
                    "Reliability Support for On-Chip Memories Using Networks-on-Chip.",
                    "Task Merging for Dynamic Power Management of Cyclic Applications in Real-Time Multi-Processor Systems.",
                    "A Capacity Co-allocation Configurable Cache for Low Power Embedded Systems.",
                    "System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors.",
                    "Improving Power and Data Efficiency with Threaded Memory Modules.",
                    "A New Class of Sequential Circuits with Acyclic Test Generation Complexity.",
                    "Efficient Testing of RF MIMO Transceivers Used in WLAN Applications.",
                    "A theory of Error-Rate Testing.",
                    "Generating Compact Robust and Non-Robust Tests for Complete Coverage of Path Delay Faults Based on Stuck-at Tests.",
                    "Stochastic Dynamic Thermal Management: A Markovian Decision-based Approach.",
                    "Design and Implementation of Software Objects in Hardware.",
                    "An accurate Energy estimation framework for VLIW Processor Cores.",
                    "Design and Implementation of the TRIPS Primary Memory System.",
                    "Implementation and Evaluation of On-Chip Network Architectures.",
                    "Microarchitecture and Performance Analysis of Godson-2 SMT Processor.",
                    "Patching Processor Design Errors.",
                    "Choosing an Error Protection Scheme for a Microprocessor's L1 Data Cache.",
                    "Architectural Support for Run-Time Validation of Control Flow Transfer.",
                    "Pesticide: Using SMT Processors to Improve Performance of Pointer Bug Detection.",
                    "Trends and Future Directions in Nano Structure Based Computing and Fabrication."
                ]
            }
        ]
    },
    {
        "year": "2005",
        "name": "23rd ICCD 2005",
        "info": "San Jose, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2005",
                "sub_name": "23rd International Conference on Computer Design (ICCD 2005), 2-5 October 2005, San Jose, CA, USA.",
                "count": 116,
                "papers": [
                    "Title Page.",
                    "Copyright.",
                    "Welcome Message.",
                    "Organizing Committee.",
                    "Program Committee.",
                    "Additional Reviewers.",
                    "Latency Lags Bandwidth.",
                    "Temperature-Dependent Optimization of Cache Leakage Power Dissipation.",
                    "Architectural Considerations for Energy Efficiency.",
                    "Reducing the Latency and Area Cost of Core Swapping through Shared Helper Engines.",
                    "Analytical Model for Sensor Placement on Microprocessors.",
                    "Pre-layout Physical Connectivity Prediction with Application in Clustering-Based Placement.",
                    "Efficient Rectilinear Steiner Tree Construction with Rectilinear Blockages.",
                    "X-Routing using Two Manhattan Route Instances.",
                    "Hardware Support for Bulk Data Movement in Server Platforms.",
                    "Counter-Based Cache Replacement Algorithms.",
                    "Utilizing Horizontal and Vertical Parallelism with a No-Instruction-Set Compiler for Custom Datapaths.",
                    "Are Today's Verification Tools Able to Handle Current Design Challenges?",
                    "Energy-Efficient Color Approximation for Digital LCD Interfaces.",
                    "Application-Specific Power-Aware Workload Allocation for Voltage Scalable MPSoC Platforms.",
                    "LCD Display Energy Reduction by User Monitoring.",
                    "Frame Buffer Energy Optimization by Pixel Prediction.",
                    "Energy and Performance Analysis of Mapping Parallel Multithreaded Tasks for An On-Chip Multi-Processor System.",
                    "Near-memory Caching for Improved Energy Consumption.",
                    "Physical Synthesis of Energy-Efficient Networks-on-Chip Through Topology Exploration and Wire Style Optimizationz.",
                    "A Formal Framework for Modeling and Analysis of System-Level Dynamic Power Management.",
                    "Efficient Implementation Selection via Time Budgeting Complexity Analysis and Leakage Optimization Case Study.",
                    "Efficient Thermal Simulation for Run-Time Temperature Tracking and Management.",
                    "A Flexible Design Methodology for Analog Test Wrappers in Mixed-Signal SOCs.",
                    "Concurrent Core Test for Test Cost Reduction Using Merged Test Set and Scan Tree.",
                    "ChiYun Compact: A Novel Test Compaction Technique for Responses with Unknown Values.",
                    "Accurate Diagnosis of Multiple Faults.",
                    "Quick Scan Chain Diagnosis Using Signal Profiling.",
                    "Fast Hierarchical Process Variability Analysis and Parametric Test Development for Analog/RF Circuits.",
                    "Fault Tolerant Asynchronous Adder through Dynamic Self-reconfiguration.",
                    "Error-tolerance memory Microarchitecture via Dynamic Multithreading.",
                    "A Soft Error Monitor Using Switching Current Detection.",
                    "Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation.",
                    "Statistical Analysis Driven Synthesis of Asynchronous Systems.",
                    "Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis.",
                    "Exploiting Vanishing Polynomials for Equivalence Veri.cation of Fixed-Size Arithmetic Datapaths.",
                    "Incorporating Ef.cient Assertion Checkers into Hardware Emulation.",
                    "Assertion Checking of Behavioral Descriptions with Non-linear Solver.",
                    "File System Interfaces for Embedded Software Development.",
                    "Yesterday and Tomorrow: A View on Progress in Computer Design.",
                    "Ripple-Precharge TCAM A Low-Power Solution for Network Search Engines.",
                    "Low- and Ultra Low-Power Arithmetic Units: Design and Comparison.",
                    "A Skewed Repeater Bus Architecture for On-Chip Energy Reduction in Microprocessors.",
                    "Low-Power Design of 90-nm SuperH Processor Core.",
                    "Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow.",
                    "Algorithmic and Architectural Design Methodology for Particle Filters in Hardware.",
                    "ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology.",
                    "Automatic Synthesis of Composable Sequential Quantum Boolean Circuits.",
                    "Model Checking C Programs Using F-SOFT.",
                    "Dealing with I/O Devices in the Context of Pervasive System Verification.",
                    "Towards the Formal Verification of Lower System Layers in Automotive Systems.",
                    "Restrictive Compression Techniques to Increase Level 1 Cache Capacity.",
                    "The TM3270 Media-Processor Data Cache.",
                    "Mitigating Soft Errors in Highly Associative Cache with CAM-based Tag.",
                    "VGTA: Variation Aware Gate Timing Analysis.",
                    "Exact lower bound for the number of switches in series to implement a combinational logic cell.",
                    "A Waveform Independent Gate Model for Accurate Timing Analysis.",
                    "Enhanced Dual-Transition Probabilistic Power Estimation with Selective Supergate Analysis.",
                    "Methods for Modeling Resource Contention on Simultaneous Multithreading Processors.",
                    "Using Scratchpad to Exploit Object Locality in Java.",
                    "Correlation between Detailed and Simplified Simulations in Studying Multiprocessor Architecture.",
                    "Simulating Commercial Java Throughput Workloads: A Case Study.",
                    "Minimum Energy Near-threshold Network of PLA based Design.",
                    "Robust Design of High Fan-In/Out Subthreshold Circuits.",
                    "A Thermally-Aware Methodology for Design-Specific Optimization of Supply and Threshold Voltages in Nanometer Scale ICs.",
                    "A Feasibility Study of Subthreshold SRAM Across Technology Generations.",
                    "Variability-Driven Buffer Insertion Considering Correlations.",
                    "A Dual Dielectric Approach for Performance Aware Gate Tunneling Reduction in Combinational Circuits.",
                    "Supply Voltage Degradation Aware Analytical Placement.",
                    "Layout-Aware RF Circuit Synthesis Driven by Worst Case Parasitic Corners.",
                    "Extended Forward Implications and Dual Recurrence Relations to Identify Sequentially Untestable Faults.",
                    "Case Study of ATPG-based Bounded Model Checking: Verifying USB2.0 IP Core.",
                    "Towards finding path delay fault tests with high test efficiency using ZBDDs.",
                    "Quality Transition Fault Tests Suitable for Small Delay Defects.",
                    "A Novel Method of Improving Transition Delay Fault Coverage Using Multiple Scan Enable Signals.",
                    "At-Speed Logic BIST Architecture for Multi-Clock Designs.",
                    "Hardware Ef.cient LBISTWith Complementary Weights.",
                    "FRAM Memory Technology - Advantages for Low Power, Fast Write, High Endurance Applications.",
                    "A High Performance Sub-Pipelined Architecture for AES.",
                    "Surfliner: A Distortionless Electrical Signaling Scheme for Speed of Light On-Chip Communications.",
                    "Partially-Parallel LDPC Decoder Based on High-Efficiency Message-Passing Algorithm.",
                    "Fast Minimum and Maximum Selection.",
                    "Three-Dimensional Cache Design Exploration Using 3DCacti.",
                    "Implementing Caches in a 3D Technology for High Performance Processors.",
                    "Architectural-Level Fault Tolerant Computation in Nanoelectronic Processors.",
                    "Formal Verification and its Impact on the Snooping versus Directory Protocol Debate.",
                    "Deployment of Better Than Worst-Case Design: Solutions and Needs.",
                    "Benefits and Costs of Power-Gating Technique.",
                    "A Dual-Vt Layout Approach for Statistical Leakage Variability Minimization in Nanometer CMOS.",
                    "A Low-Overhead Virtual Rail Technique for SRAM Leakage Power Reduction.",
                    "State Set Management for SAT-based Unbounded Model Checking.",
                    "Reconsidering CEGAR: Learning Good Abstractions without Refinement.",
                    "Formal Verification of Parametric Multiplicative Division Implementations.",
                    "Challenges in the Formal Verification of Complete State-of-the-Art Processors.",
                    "RECAST: Boosting Tag Line Buffer Coverage in Low-Power High-Level Caches \"for Free\".",
                    "Load-Store Queue Management: an Energy-Efficient Design Based on a State-Filtering Mechanism..",
                    "Optimizing the Thermal Behavior of Subarrayed Data Caches.",
                    "VALVE: Variable Length Value Encoder for Off-Chip Data Buses..",
                    "Monitoring Temperature in FPGA based SoCs.",
                    "Reducing the Energy of Speculative Instruction Schedulers.",
                    "A New Pointer-based Instruction Queue Design and Its Power-Performance Evaluation.",
                    "Power-Efficient Wakeup Tag Broadcast.",
                    "SST: Symbolic Subordinate Threading.",
                    "Memory Bank Predictors.",
                    "H-SIMD Machine: Configurable Parallel Computing for Matrix Multiplication.",
                    "Temperature-Sensitive Loop Parallelization for Chip Multiprocessors.",
                    "Broadband Impedance Matching for Inductive Interconnect in VLSI Packages.",
                    "Temperature-Aware Voltage Islands Architecting in System-on-Chip Design.",
                    "Temporal Decomposition for Logic Optimization.",
                    "Attacking Control Overhead to Improve Synthesised Asynchronous Circuit Performance.",
                    "An Improved Approach for AlternativeWires Identi.cation."
                ]
            }
        ]
    },
    {
        "year": "2004",
        "name": "22nd ICCD 2004",
        "info": "San Jose, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2004",
                "sub_name": "22nd IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD 2004), 11-13 October 2004, San Jose, CA, USA, Proceedings.",
                "count": 90,
                "papers": [
                    "PCAM: A Ternary CAM Optimized for Longest Prefix Matching Tasks.",
                    "Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses.",
                    "An Area- and Energy-Efficient Asynchronous Booth Multiplier for Mobile Devices.",
                    "A High-Frequency Decimal Multiplier.",
                    "An Efficient Twin-Precision Multiplier.",
                    "Defining Wakeup Width for Efficient Dynamic Scheduling.",
                    "Power-Aware Deterministic Block Allocation for Low-Power Way-Selective Cache Structure.",
                    "Thermal-Aware Clustered Microarchitectures.",
                    "Reducing Issue Queue Power for Multimedia Applications using a Feedback Control Algorithm.",
                    "A Novel Low-Power Scan Design Technique Using Supply Gating.",
                    "Asynchronous Scan-Latch controller for Low Area Overhead DFT.",
                    "End-to-End Testability Analysis and DfT Insertion for Mixed-Signal Paths.",
                    "Functional Illinois Scan Design at RTL.",
                    "On Undetectable Faults in Partial Scan Circuits Using Transparent-Scan.",
                    "A Depth-First-Search Controlled Gridless Incremental Routing Algorithm for VLSI Circuits.",
                    "Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing.",
                    "A Two-Layer Bus Routing Algorithm for High-Speed Boards.",
                    "Reticle Floorplanning with Guaranteed Yield for Multi-Project Wafers.",
                    "Fine-Grain Abstraction and Sequential Don't Cares for Large Scale Model Checking.",
                    "Comparative Study of Strategies for Formal Verification of High-Level Processors.",
                    "A Highly-Efficient Technique for Reducing Soft Errors in Static CMOS Circuits.",
                    "A Signal Integrity Test Bed for PCB Buses.",
                    "A New Threshold Voltage Assignment Scheme for Runtime Leakage Reduction in On-Chip Repeaters.",
                    "A General Post-Processing Approach to Leakage Current Reduction in SRAM-Based FPGAs.",
                    "Design Methodologies and Architecture Solutions for High-Performance Interconnects.",
                    "On-Chip Transparent Wire Pipelining.",
                    "Toward an Integrated Design Methodology for Fault-Tolerant, Multiple Clock/Voltage Integrated Systems.",
                    "Network-on-Chip: The Intelligence is in The Wire.",
                    "Low Power Test Data Compression Based on LFSR Reseeding.",
                    "An Infrastructure IP for On-Chip Clock Jitter Measurement.",
                    "Diagnosis of Hold Time Defects.",
                    "Extending the Applicability of Parallel-Serial Scan Designs.",
                    "Quality Improvement Methods for System-Level Stimuli Generation.",
                    "XTalkDelay: A Crosstalk-Aware Timing Analysis Tool for Chip-Level Designs.",
                    "A Flexible Data Structure for Efficient Buffer Insertion.",
                    "Simultaneous Scheduling, Binding and Layer Assignment for Synthesis of Vertically Integrated 3D Systems.",
                    "Transistor and Pin Reordering for Gate Oxide Leakage Reduction in Dual T{ox} Circuits.",
                    "Best of Both Latency and Throughput.",
                    "Fetch Halting on Critical Load Misses.",
                    "Frontend Frequency-Voltage Adaptation for Optimal Energy-Delay^2.",
                    "Gate Sizing and V{t} Assignment for Active-Mode Leakage Power Reduction.",
                    "Potential Slack Budgeting with Clock Skew Optimization.",
                    "A New Statistical Optimization Algorithm for Gate Sizing.",
                    "An Architecture for Fast Processing of Large Unstructured Data Sets.",
                    "In-System FPGA Prototyping of an Itanium Microarchitecture.",
                    "Adaptive Selection of an Index in a Texture Cache.",
                    "Using Circuits and Systems-Level Research to Drive Nanotechnology.",
                    "FPGA Emulation of Quantum Circuits.",
                    "3D Processing Technology and Its Impact on iA32 Microprocessors.",
                    "Cache Array Architecture Optimization at Deep Submicron Technologies.",
                    "Implementation of Fine-Grained Cache Monitoring for Improved SMT Scheduling.",
                    "Low Energy, Highly-Associative Cache Design for Embedded Processors.",
                    "The Magic of a Via-Configurable Regular Fabric.",
                    "A Fast Delay Analysis Algorithm for The Hybrid Structured Clock Network.",
                    "Layout Driven Optimization of Datapath Circuits using Arithmetic Reasoning.",
                    "Floorplan-Aware Low-Complexity Digital Filter Synthesis for Low-Power & High-Speed.",
                    "A Minimal Dual-Core Speculative Multi-Threading Architecture.",
                    "Exploiting Quiescent States in Register Lifetime.",
                    "Evaluating Techniques for Exploiting Instruction Slack.",
                    "Static Transition Probability Analysis Under Uncertainty.",
                    "Circuit-Based Preprocessing of ILP and Its Applications in Leakage Minimization and Power Estimation.",
                    "Analyzing Power Consumption of Message Passing Primitives in a Single-Chip Multiprocessor.",
                    "An Architectural Power Estimator for Analog-to-Digital Converters.",
                    "Formal Hardware Verification based on Signal Correlation Properties.",
                    "Generating Monitor Circuits for Simulation-Friendly GSTE Assertion Graphs.",
                    "Graph Automorphism-Based Algorithm for Determining Symmetric Inputs.",
                    "Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures.",
                    "Thermal-Aware IP Virtualization and Placement for Networks-on-Chip Architecture.",
                    "Many-to-Many Core-Switch Mapping in 2-D Mesh NoC Architectures.",
                    "An Embedded Reconfigurable SIMD DSP with Capability of Dimension-Controllable Vector Processing.",
                    "Runtime Execution Monitoring (REM) to Detect and Prevent Malicious Code Execution.",
                    "Dynamic Address Compression Schemes: A Performance, Energy, and Cost Study.",
                    "Compiler-Based Frame Formation for Static Optimization.",
                    "IPC Driven Dynamic Associative Cache Architecture for Low Energy.",
                    "Increasing Processor Performance Through Early Register Release.",
                    "Combined Channel Segmentation and Buffer Insertion for Routability and Performance Improvement of Field.",
                    "Software/Network Co-Simulation of Heterogeneous Industrial Networks Architectures.",
                    "Hardware/Software Co-Modeling of SAT Solver Based on Distributed Computing Elements using SystemC.",
                    "Coping with The Variability of Combinational Logic Delays.",
                    "Design-Space Exploration of Power-Aware On/Off Interconnection Networks.",
                    "Energy Characterization of Hardware-Based Data Prefetching.",
                    "Design and Implementation of Scalable Low-Power Montgomery Multiplier.",
                    "Compressed Embedded Diagnosis of Logic Cores.",
                    "An Automatic Test Pattern Generation Framework for Combinational Threshold Logic Networks.",
                    "An Efficient Algorithm for Reconfiguring Shared Spare RRAM.",
                    "An Accurate Combinatorial Model for Performance Prediction of Deterministic Wormhole Routing in Torus Multicomputer Systems.",
                    "Technique to Eliminate Sorting in IP Packet Forwarding Devices.",
                    "I/O Clustering in Design Cost and Performance Optimization for Flip-Chip Design.",
                    "Placement with Alignment and Performance Constraints Using the B*-Tree Representation.",
                    "ACG-Adjacent Constraint Graph for General Floorplans."
                ]
            }
        ]
    },
    {
        "year": "2003",
        "name": "21st ICCD 2003",
        "info": "San Jose, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2003",
                "sub_name": "21st International Conference on Computer Design (ICCD 2003),VLSI in Computers and Processors, 13-15 October 2003, San Jose, CA, USA, Proceedings.",
                "count": 91,
                "papers": [
                    "High-Speed Link Design, Then and Now.",
                    "Terascale Computing and BlueGene.",
                    "Advanced EDA Tools for High-Performance Design.",
                    "Energy Efficient Asymmetrically Ported Register Files.",
                    "Power Efficient Data Cache Designs.",
                    "On Reducing Register Pressure and Energy in Multiple-Banked Register Files.",
                    "Low Power Multiplication Algorithm for Switching Activity Reduction through Operand Decomposition.",
                    "Verification of Timed Circuits with Failure Directed Abstractions.",
                    "Procedures for Identifying Untestable and Redundant Transition Faults in Synchronous Sequential Circuits.",
                    "Event-Centric Simulation of Crosstalk Pulse Faults in Sequential Circuits.",
                    "Specifying and Verifying Systems with Multiple Clocks.",
                    "Enhanced QMM-BEM Solver for 3-D Finite-Domain Capacitance Extraction with Multilayered Dielectrics.",
                    "An Improved method for Fast Noise Estimation based on Net Segmentation.",
                    "Symbolic Failure Analysis of Custom Circuits due to Excessive Leakage Current.",
                    "An Efficient Algorithm for Calculating the Worst-case Delay due to Crosstalk.",
                    "A Compact Model for Analysis and Design of On-chip Power Network with Decoupling Capacitors.",
                    "Precomputation-based Guarding for Dynamic and Leakage Power Reduction.",
                    "Charge-Recycling Voltage Domains for Energy-Efficient Low-Voltage Operation of Digital CMOS Circuits.",
                    "Low Power Adder with Adaptive Supply Voltage.",
                    "A Transparent Voltage Conversion Method and Its Application to a Dual-Supply-Voltage Register File.",
                    "Detection of Biological Molecules: From Self-Assembled Films to Self-Integrated Devices.",
                    "Design Flow Enhancements for DNA Arrays.",
                    "Bus Architecture Synthesis for Hardware-Software Co-Design of Deep Submicron Systems on Chip.",
                    "Dynamically Optimized Synchronous Communication for Low Power System on Chip Designs.",
                    "Interface Synthesis using Memory Mapping for an FPGA Platform.",
                    "Efficient Synthesis of Networks On Chip.",
                    "Reducing Compilation Time Overhead in Compiled Simulators.",
                    "Profiling Interrupt Handler Performance through Kernel Instrumentation.",
                    "Design and Performance of Compressed Interconnects for High Performance Servers.",
                    "Routed Inter-ALU Networks for ILP Scalability and Performance.",
                    "Automatic Generation of Critical-Path Tests for a Partial-Scan Microprocessor.",
                    "Test Generation for Non-separable RTL Controller-datapath Circuits using a Satisfiability based Approach.",
                    "Cost-Effective Graceful Degradation in Speculative Processor Subsystems: The Branch Prediction Case.",
                    "Multiple Fault Diagnosis Using n-Detection Tests.",
                    "A Physical Design Methodology for 1.3GHz SPARC64 Microprocessor.",
                    "Physical Design of the \"2.5D\" Stacked System.",
                    "Flow-Based Cell Moving Algorithm for Desired Cell Distribution.",
                    "NpBench: A Benchmark Suite for Control plane and Data plane Applications for Network Processors.",
                    "Hardware-Only Compression of Underutilized Address Buses: Design and Performance, Power, and Cost Analysis.",
                    "Pipelined Multiplicative Division with IEEE Rounding.",
                    "Design of Resonant Global Clock Distributions.",
                    "Modeling and Mitigation of Jitter in Multi-Gbps Source-Synchronous I/O Links.",
                    "A Mixed-Mode Delay-Locked-Loop Architecture.",
                    "Optimal Inductance for On-chip RLC Interconnections.",
                    "Spec Based Flip-Flop And Buffer Insertion.",
                    "A Microeconomic Model for Simultaneous Gate Sizing and Voltage Scaling for Power Optimization.",
                    "A Simple Yet Effective Merging Scheme for Prescribed-Skew Clock Routing.",
                    "Hardware-based Pointer Data Prefetcher.",
                    "A Dependence Driven Efficient Dispatch Scheme.",
                    "An Efficient VLIW DSP Architecture for Baseband Processing.",
                    "Dynamic Thread Resizing for Speculative Multithreaded Processors.",
                    "Care Bit Density and Test Cube Clusters: Multi-Level Compression Opportunities.",
                    "XMAX: X-Tolerant Architecture for MAXimal Test Compression.",
                    "Test Data Compression and Compaction for Embedded Test of Nanometer Technology Designs.",
                    "Non-Crossing OBDDs for Mapping to Regular Circuit Structures.",
                    "Interconnect Estimation for FPGAs under Timing Driven Domains.",
                    "ROAD : An Order-Impervious Optimal Detailed Router for FPGAs.",
                    "Reducing dTLB Energy Through Dynamic Resizing.",
                    "Distributed Reorder Buffer Schemes for Low Power.",
                    "Virtual Page Tag Reduction for Low-power TLBs.",
                    "Dynamic Cluster Resizing.",
                    "Independent Test Sequence Compaction through Integer Programming.",
                    "On Combining Pinpoint Test Set Relaxation and Run-Length Codes for Reducing Test Data Volume.",
                    "Static Test Compaction for Multiple Full-Scan Circuits.",
                    "A Method to Find Don't Care Values in Test Sequences for Sequential Circuits.",
                    "Simplifying SoC design with the Customizable Control Processor Platform.",
                    "Structured ASICs: Opportunities and Challenges.",
                    "System LSI Implementation Fabrics for the Future (special panel discussion).",
                    "Multiple-Vdd Scheduling/Allocation for Partitioned Floorplan.",
                    "SCATOMi: Scheduling Driven Circuit Partitioning Algorithm for Multiple FPGAs using Time-multiplexed, Off-chip, Multicasting Interconnection Architecture.",
                    "A Study of Hardware Techniques That Dynamically Exploit Frequent Operands to Reduce Power Consumption in Integer Function Units.",
                    "KnapBind: An Area-Efficient Binding Algorithm for Low-leakage Datapaths.",
                    "A Novel Synthesis Strategy Driven by Partial Evaluation Based Circuit Reduction for Application Specific DSP Circuits.",
                    "Power Fluctuation Minimization During Behavioral Synthesis using ILP-Based Datapath Scheduling.",
                    "An Energy-Aware Simulation Model and Transaction Protocol for Dynamic Workload Distribution in Mobile Ad Hoc Networks.",
                    "CMOS High-Speed I/Os - Present and Future.",
                    "Fully Differential Receiver Chipset for 40 Gb/s Applications Using GaInAs/InP Single Heterojunction Bipolar Transistors.",
                    "Paradigm Shift For Jitter and Noise In Design and Test > GB/s Communication Systems.",
                    "Cost-Efficient Memory Architecture Design of NAND Flash Memory Embedded Systems.",
                    "Exploiting Microarchitectural Redundancy For Defect Tolerance.",
                    "Reducing Multimedia Decode Power using Feedback Control.",
                    "Structural Detection of Symmetries in Boolean Functions.",
                    "Boolean Decomposition Based on Cyclic Chains.",
                    "SAT-Based Algorithms for Logic Minimization.",
                    "Low-Density Parity-Check Decoder Architecture for High Throughput Optical Fiber Channels.",
                    "Improving Branch Prediction Accuracy in Embedded Processors in the Presence of Context Switches.",
                    "Reducing Operand Transport Complexity of Superscalar Processors using Distributed Register Files.",
                    "xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor SoCs.",
                    "Aggressive Test Power Reduction Through Test Stimuli Transformation.",
                    "Power-Time Tradeoff in Test Scheduling for SoCs.",
                    "Multiple Transition Model and Enhanced Boundary Scan Architecture to Test Interconnects for Signal Integrity."
                ]
            }
        ]
    },
    {
        "year": "2002",
        "name": "20th ICCD 2002",
        "info": "Freiburg, Germany",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2002",
                "sub_name": "20th International Conference on Computer Design (ICCD 2002), VLSI in Computers and Processors, 16-18 September 2002, Freiburg, Germany, Proceedings.",
                "count": 89,
                "papers": [
                    "Supercomputing on a Chip: Evolution and Challenges.",
                    "From IP to Platforms.",
                    "Application Specific Embedded Processors for Next Generation Communication Systems.",
                    "Design Methodology and System for a Configurable Media Embedded Processor Extensible to VLIW Architecture.",
                    "Low Power Design Methodologies for Mobile Communication.",
                    "Power-Constrained Microprocessor Design.",
                    "Functional Verification of the IBM zSeries eServer z900 System.",
                    "A CAD Tool for System-on-Chip Placement and Routing with Free-Space Optical Interconnect.",
                    "Physical Planning Of On-Chip Interconnect Architectures.",
                    "An Efficient External-Memory Implementation of Region Query with Application to Area Routing.",
                    "GPE: A New Representation for VLSI Floorplan Problem.",
                    "A Standard-Cell Placement Tool for Designs with High Row Utilization.",
                    "k-time Forced Simulation: A Formal Verification Technique for IP Reuse.",
                    "Checking Equivalence for Circuits Containing Incompletely Specified Boxes.",
                    "Improving the Efficiency of Circuit-to-BDD Conversion by Gate and Input Ordering.",
                    "Environment Synthesis for Compositional Model Checking.",
                    "Physical Design Challenges for Billion Transistor Chips.",
                    "From ASIC to ASIP: The Next Design Discontinuity.",
                    "High Level Functional Verification Closure.",
                    "A 10 Gbps Full-AES Crypto Design with a Twisted-BDD S-Box Architecture.",
                    "Design of Delay-Insensitive Three Dimension Pipeline Array Multiplier for Image Processing.",
                    "A New Architecture for Signed Radix-2m Pure Array Multipliers.",
                    "A Circuit-Level Implementation of Fast, Energy-Efficient CMOS Comparators for High-Performance Microprocessors.",
                    "Analysis of Blocking Dynamic Circuits.",
                    "Parallel Multiple-Symbol Variable-Length Decoding.",
                    "Analysis of the Tradeoffs for the Implementation of a High-Radix Logarithm.",
                    "Adaptive Balanced Computing (ABC) Microprocessor Using Reconfigurable Functional Caches (RFCs).",
                    "Floating-Point Fused Multiply-Add with Reduced Latency.",
                    "Methodologies and Tools for Pipelined On-Chip Interconnect.",
                    "Timing Window Applications in UltraSPARC-IIIi? Microprocessor Design.",
                    "A System-Level Solution to Domino Synthesis with 2 GHz Application.",
                    "Power-Performance Trade-Offs for Energy-Efficient Architectures: A Quantitative Study.",
                    "Balancing the Interconnect Topology for Arrays of Processors between Cost and Power.",
                    "A Low Energy Set-Associative I-Cache with Extended BTB.",
                    "Don't-Care Identification on Specific Bits of Test Patterns.",
                    "An Extended Class of Sequential Circuits with Combinational Test Generation Complexity.",
                    "On the Coverage of Delay Faults in Scan Designs with Multiple Scan Chains.",
                    "A Test Processor Concept for Systems-on-a-Chip.",
                    "Locating Tiny Sensors in Time and Space: A Case Study.",
                    "A Distributed Computation Platform for Wireless Embedded Sensing.",
                    "System-Architectures for Sensor Networks Issues, Alternatives, and Directions.",
                    "Subword Sorting with Versatile Permutation Instructions.",
                    "Branch Behavior of a Commercial OLTP Workload on Intel IA32 Processors.",
                    "Performance Enhancements to the Active Memory System.",
                    "Cost-Effective Concurrent Test Hardware Design for Linear Analog Circuits.",
                    "Accurate and Efficient Static Timing Analysis with Crosstalk.",
                    "On the Detectability of Parametric Faults in Analog Circuits.",
                    "Using Offline and Online BIST to Improve System Dependability - The TTPC-C Example.",
                    "The Imagine Stream Processor.",
                    "VLSI Design and Verification of the Imagine Processor.",
                    "Media Processing Applications on the Imagine Stream Processor.",
                    "A Stream Processor Development Platform.",
                    "Low-Power, High-Speed CMOS VLSI Design.",
                    "Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction.",
                    "On The Impact of Technology Scaling On Mixed PTL/Static Circuits.",
                    "Power Analysis of Bipartition and Dual-Encoding Architecture for Pipelined Circuits.",
                    "Cache Design for Eliminating the Address Translation Bottleneck and Reducing the Tag Area Cost.",
                    "A Framework for Data Prefetching Using Off-Line Training of Markovian Predictors.",
                    "Trace Cache Performance Parameters.",
                    "Data Cache Design Considerations for the Itanium\u00ae 2 Processor.",
                    "Requirements for Automotive System Engineering Tools.",
                    "Automotive Virtual Integration Platforms: Why's, What's, and How's.",
                    "Models of IP's for Automotive Virtual Integration Platforms.",
                    "Impact of Scaling on the Effectiveness of Dynamic Power Reduction Schemes.",
                    "Modeling Switching Activity Using Cascaded Bayesian Networks for Correlated Input Streams.",
                    "Register Binding Based Power Management for High-level Synthesis of Control-Flow Intensive Behaviors.",
                    "Accelerated SAT-based Scheduling of Control/Data Flow Graphs.",
                    "Trace-Level Speculative Multithreaded Architecture.",
                    "Speculative Trace Scheduling in VLIW Processors.",
                    "Embedded Protocol Processor for Fast and Efficient Packet Reception.",
                    "Fitted Elmore Delay: A Simple and Accurate Interconnect Delay Model.",
                    "Exact Closed Form Formula for Partial Mutual Inductances of On-Chip Interconnects.",
                    "Efficient PEEC-Based Inductance Extraction Using Circuit-Aware Techniques.",
                    "Applying Decay Strategies to Branch Predictors for Leakage Energy Savings.",
                    "Dynamic Loop Caching Meets Preloaded Loop Caching - A Hybrid Approach.",
                    "TTA-C2, A Single Chip Communication Controller for the Time-Triggered-Protocol.",
                    "Adaptive Pipeline Depth Control for Processor Power-Management.",
                    "Branch Predictor Prediction: A Power-Aware Branch Predictor for High-Performance Processors.",
                    "Improving Processor Performance by Simplifying and Bypassing Trivial Computations.",
                    "A Low Power Pseudo-Random BIST Technique.",
                    "Low Power Mixed-Mode BIST Based on Mask Pattern Generation Using Dual LFSR Re-Seeding.",
                    "Fault Dictionary Size Reduction through Test Response Superposition.",
                    "Designing an Asynchronous Microcontroller Using Pipefitter.",
                    "Legacy SystemC Co-Simulation of Multi-Processor Systems-on-Chip.",
                    "A Design Methodology for Application-Specific Real-Time Interfaces.",
                    "TAXI: Trace Analysis for X86 Interpretation.",
                    "Embedded Operating System Energy Analysis and Macro-Modeling.",
                    "SIMD Extension to VLIW Multicluster Processors for Embedded Applications.",
                    "JMA: The Java-Multithreading Architecture for Embedded Processors."
                ]
            }
        ]
    },
    {
        "year": "2001",
        "name": "19th ICCD 2001",
        "info": "Austin, Texas, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2001",
                "sub_name": "19th International Conference on Computer Design (ICCD 2001), VLSI in Computers and Processors, 23-26 September 2001, Austin, TX, USA, Proceedings.",
                "count": 88,
                "papers": [
                    "The In-Car Computing Network: An Embedded Systems Challenge.",
                    "Clear and Present Tensions in Microprocessor Design.",
                    "Moore's Law Meets Shannon's Law: The Evolution of the Communication's Industry.",
                    "MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines.",
                    "Arithmetic Logic Circuits Using Self-Timed Bit Level Dataflow and Early Evaluation.",
                    "Efficient Systematic Error-correcting Codes for Semi-Delay-Insensitive Data Transmission.",
                    "Minimal Subset Evaluation: Rapid Warm-Up for Simulated Hardware State.",
                    "A Framework for Energy Estimation of VLIW Architecture.",
                    "High-Level Power Modeling of CPLDs and FPGAs.",
                    "Symbolic Cache: Fast Memory Access Based on Program Syntax Correlation of Loads and Stores.",
                    "In-Line Interrupt Handling for Software-Managed TLBs.",
                    "Design of a Predictive Filter Cache for Energy Savings in High Performance Processor Architectures.",
                    "A New Functional Test Program Generation Methodology.",
                    "A Functional Validation Technique: Biased-Random Simulation Guided by Observability-Based Coverage.",
                    "Selecting A Well Distributed Hard Case Test Suite for IEEE Standard Floating Point Division.",
                    "Linear Time Hierarchical Capacitance Extraction without Multipole Expansion.",
                    "Analysis and Reduction of Capacitive Coupling Noise in High-Speed VLSI Circuits.",
                    "Crosstalk Noise Estimation for Generic RC Trees.",
                    "A Banked-Promotion TLB for High Performance and Low Power.",
                    "Filtering Superfluous Prefetches Using Density Vectors.",
                    "Allocation by Conflict: A Simple Effective Multilateral Cache Management Scheme.",
                    "COREL: A Dynamic Compaction Procedure for Synchronous Sequential Circuits with Repetition and Local Static Compaction.",
                    "A Partitioning and Storage Based Built-in Test Pattern Generation Method for Synchronous Sequential Circuits.",
                    "Cost-Effective Non-Scan Design for Testability for Actual Testability Improvement.",
                    "Improved ZDN-arithmetic for Fast Modulo Multiplication.",
                    "Design Alternatives for Parallel Saturating Multioperand Adders.",
                    "A Single-Multiplier Quadratic Interpolator for LNS Arithmetic.",
                    "Gate Sizing to Eliminate Crosstalk Induced Timing Violation.",
                    "Performance Optimization By Wire and Buffer Sizing Under The Transmission Line Model.",
                    "Buffered Interconnect Tree Optimization Using Lagrangian Relaxation and Dynamic Programming.",
                    "Jitter-Induced Power/ground Noise in CMOS PLLs: A Design Perspective.",
                    "On The Micro-architectural Impact of Clock Distribution Using Multiple PLLs.",
                    "On-Chip Oscilloscopes for Noninvasive Time-domain Measurement of Waveforms.",
                    "Selective Branch Prediction Reversal By Correlating with Data Values and Control Flow.",
                    "Mutable Functional Units and Their Applications on Microprocessors.",
                    "Compiler-Directed Classification of Value Locality Behavior.",
                    "A Hierarchical Dependence Check and Folded Rename Mapping Based Scalable Dispatch Stage.",
                    "Designing Circuits for Disk Drives.",
                    "Hard Disk Controller: The Disk Drive's Brain and Body.",
                    "Motion-Control: The Power Side of Disk Drives.",
                    "Static Energy Reduction Techniques for Microprocessor Caches.",
                    "Parallel Cachelets.",
                    "Access Region Cache: A Multi-Porting Solution for Future Wide-Issue Processors.",
                    "Distributed Event-Driven Simulation of VHDL-SPICE Mixed-Signal Circuits.",
                    "High Performance Parallel Fault Simulation.",
                    "On-Line Integrity Monitoring of Microprocessor Control Logic.",
                    "A Timing-Driven Macro-Cell Placement Algorithm.",
                    "Fixed-outline Floorplanning through Better Local Search.",
                    "Generic ILP-Based Approaches for Dynamically Reconfigurable FPGA Partitioning.",
                    "Arithmetic Transforms for Verifying Compositions of Sequential Datapaths.",
                    "Hierarchical Image Computation with Dynamic Conjunction Scheduling.",
                    "Introduction to Generalized Symbolic Trajectory Evaluation.",
                    "BDD Variable Ordering by Scatter Search.",
                    "Lower Bound Based DDD Minimization for Efficient Symbolic Circuit Analysis.",
                    "Run-Time Execution of Reconfigurable Hardware in a Java Environment.",
                    "Realization of Multiple-Output Functions by Reconfigurable Cascades.",
                    "A Low-Power Cache Design for CalmRISCTM-Based Systems.",
                    "Interconnect-centric Array Architectures for Minimum SRAM Access Time.",
                    "Understanding and Addressing the Noise Induced By Electrostatic Discharge in Multiple Power Supply Systems.",
                    "Cost-effective Hardware Acceleration of Multimedia Applications.",
                    "MPEG Macroblock Parsing and Pel Reconstruction On An FPGA-Augmented TriMedia Processor.",
                    "Low-Energy DSP Code Generation Using a Genetic Algorithm.",
                    "Voltage Scaling for Energy Minimization with QoS Constraints.",
                    "Matching Architecture to Application Via Configurable Processors: A Case Study with Boolean Satisfiability Problem.",
                    "Architectural Enhancements for Fast Subword Permutations with Repetitions in Cryptographic Applications.",
                    "3DCGiRAM: An Intelligent Memory Architecture for Photo-Realistic Image Synthesis.",
                    "Use of Local Memory for Efficient Java Execution.",
                    "An Analytical Model for Trace Cache Instruction Fetch Performance.",
                    "Performance Driven Global Routing Through Gradual Refinement.",
                    "Fuzzified Iterative Algorithms for Performance Driven Low Power VLSI Placement.",
                    "Fast Specification of Cycle-accurate Processor Models.",
                    "A Performance Analysis of the Active Memory System.",
                    "Combined IEEE Compliant and Truncated Floating Point Multipliers for Reduced Power Dissipation.",
                    "An Algorithm for Dynamically Reconfigurable FPGA Placement.",
                    "RC-in RC-out Model Order Reduction Accurate up to Second Order Moments.",
                    "Efficient Function Approximation for Embedded and ASIC Applications.",
                    "An Area-Efficient Iterative Modified-Booth Multiplier Based on Self-Timed Clocking.",
                    "A Heuristic for Multiple Weight Set Generation.",
                    "towards A formal Model of Shared Memory Consistency for Intel ItaniumTM.",
                    "Efficient Algorithms for Subcircuit Enumeration and Classification for the Module Identification Problem.",
                    "MCOMA: A Multithreaded COMA Architecture.",
                    "Automatic Generation and Validation of Memory Test Models for High Performance Microprocessors.",
                    "Reducing Cache Pollution of Prefetching in a Small Data Cache.",
                    "Alloyed Path-pattern Scheme for Branch Prediction.",
                    "Timing Characterization of Dual-edge Triggered Flip-flops.",
                    "Performance Impact of Addressing Modes on Encryption Algorithms.",
                    "Determining Schedules for Reducing Power Consumption Using Multiple Supply Voltages.",
                    "Pre-routing Estimation of Shielding for RLC Signal Integrity."
                ]
            }
        ]
    },
    {
        "year": "2000",
        "name": "18th ICCD 2000",
        "info": "Austin, Texas, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/2000",
                "sub_name": "Proceedings of the IEEE International Conference On Computer Design: VLSI In Computers & Processors, ICCD '00, Austin, Texas, USA, September 17-20, 2000.",
                "count": 93,
                "papers": [
                    "On the Road to a Mobile Information Society.",
                    "Architectural Impact of Secure Socket Layer on Internet Servers.",
                    "Fast Subword Permutation Instructions Using Omega and Flip Network Stages.",
                    "Sleipnir - An Instruction-Level Simulator Generator.",
                    "Analog Transient Concurrent Fault Simulation with Dynamic Fault Grouping.",
                    "Pseudoexhaustive TPG with a Provably Low Number of LFSR Seeds.",
                    "An Application of Genetic Algorithms and BDDs to Functional Testing.",
                    "High-Performance, Low-Power Skewed Static Logic in Very Deep-Submicron (VDSM) Technology.",
                    "Estimation of Inductive and Resistive Switching Noise on Power Supply Network in Deep Sub-Micron CMOS Circuits.",
                    "Self-Calibrating Clocks for Globally Asynchronous Locally Synchronous Systems.",
                    "Hybridizing and Coalescing Load Value Predictors.",
                    "A 2-Way Thrashing-Avoidance Cache (TAC): An Efficient Instruction Cache Scheme for Object-Oriented Languages.",
                    "Architectural Support for Dynamic Memory Management.",
                    "SCIMA: Software Controlled Integrated Memory Architecture for High Performance Computing.",
                    "Worst Delay Estimation in Crosstalk Aware Static Timing Analysis.",
                    "Analysis and Optimization of Ground Bounce in Digital CMOS Circuits.",
                    "An Efficient and Accurate Model for RF/Microwave Spiral Inductors Using Microstrip Lines Theory.",
                    "Comparative Study of Parallel Algorithms for 3-D Capacitance Extraction on Distributed Memory Multiprocessors.",
                    "A Novel Low-Power Microprocessor Architecture.",
                    "A Power Perspective of Value Speculation for Superscalar Microprocessors.",
                    "Multilevel Reverse-Carry Adder.",
                    "Evaluating Signal Processing and Multimedia Applications on SIMD, VLIW and Superscalar Architectures.",
                    "Unified Fine-Granularity Buffering of Index and Data: Approach and Implementation.",
                    "Analysis of Shared Memory Misses and Reference Patterns.",
                    "Power-Sensitive Multithreaded Architecture.",
                    "Delay Constrained Optimization by Simultaneous Fanout Tree Construction, Buffer Insertion/Sizing and Gate Sizing.",
                    "Application-Based, Transistor-Level Full-Chip Power Analysis for 700 MHz PowerPCTM Microprocessor.",
                    "Buffer Library Selection.",
                    "High-Performance Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness.",
                    "Current-Mode Threshold Logic Gates.",
                    "Skewed CMOS: Noise-Immune High-Performance Low-Power Static Circuit Family.",
                    "Output Prediction Logic: A High-Performance CMOS Design Technique.",
                    "The Future of Populist Parallelism.",
                    "A Study of Channeled DRAM Memory Architectures.",
                    "DRAM-Page Based Prediction and Prefetching.",
                    "Reducing Cost and Tolerating Defects in Page-based Intelligent Memory.",
                    "A Selective Temporal and Aggressive Spatial Cache System Based on Time Interval.",
                    "Design of Instruction Stream Buffer with Trace Support for X86 Processors.",
                    "A Trace Based Evaluation of Speculative Branch Decoupling.",
                    "An Adder Using Charge Sharing and its Application in DRAMs.",
                    "Fixed-Width Multiplier for DSP Application.",
                    "Dynamic Flip-Flop with Improved Power.",
                    "Processors for Mobile Applications.",
                    "AMULET3: A 100 MIPS Asynchronous Embedded Processor.",
                    "Xtensa with User Defined DSP Coprocessor Microarchitectures.",
                    "Predictive Strategies for Low-Power RTOS Scheduling.",
                    "Rectilinear Block Placement Using B*-Trees.",
                    "Fast Hierarchical Floorplanning with Congestion and Timing Control.",
                    "An Evaluation of Move-Based Multi-Way Partitioning Algorithms.",
                    "Assignment-Space Exploration Approach to Concurrent Data-Path/Floorplan Synthesis.",
                    "On Solving Stack-Based Incremental Satisfiability Problems.",
                    "Efficient Dynamic Minimization of Word-Level DDs Based on Lower Bound Computation.",
                    "Sensitivity Levels of Test Patterns and Their Usefulness in Simulation-Based Test Generation.",
                    "On Test Application Time and Defect Detection Capabilities of Test Sets for Scan Designs.",
                    "Effective Hardware-Based Two-Way Loop Cache for High Performance Low Power Processors.",
                    "A Multi-Level Memory System Architecture for High-Performance DSP Applications.",
                    "A Scalable High-Performance DMA Architecture for DSP Applications.",
                    "Efficient Place and Route for Pipeline Reconfigurable Architectures.",
                    "PEAS-III: An ASIP Design Environment.",
                    "Symbolic Binding for Clustered VLIW ASIPs.",
                    "Interfacing Hardware and Software Using C++ Class Libraries.",
                    "Formal Verification of an Industrial System-on-a-Chip.",
                    "Equivalence Checking Combining a Structural SAT-Solver, BDDs, and Simulation.",
                    "Efficient Design Error Correction of Digital Circuits.",
                    "An Automatic Validation Methodology for Logic BIST in High Performance VLSI Design.",
                    "The Birth of the Baby.",
                    "Efficient Logic Optimization Using Regularity Extraction.",
                    "Binary and Multi-Valued SPFD-Based Wire Removal in PLA Networks.",
                    "Minimization of Ordered Pseudo Kronecker Decision Diagrams.",
                    "Rethinking Behavioral Synthesis for a Better Integration within Existing Design Flows.",
                    "Synthesis and Optimization of Interface Hardware between IP's Operating at Different Clock Frequencies.",
                    "Multi-Level Communication Synthesis of Heterogeneous Multilanguage Specification.",
                    "Low Power Video Object Motion-Tracking Architecture for Very Low Bit Rate Online Video Applications.",
                    "An SEU Injection Tool to Evaluate DSP-Based Architectures for Space Applications.",
                    "On Integrating a Proprietary and a Commercial Architecture for Optimal BIST Performances in SoCs.",
                    "Static Timing Analysis with False Paths.",
                    "A Methodology and Tool for Automated Transformational High-Level Design Space Exploration.",
                    "Cheap Out-of-Order Execution Using Delayed Issue.",
                    "Representing and Scheduling Looping Behavior Symbolically.",
                    "Advanced Wiring RC Timing Design Techniques for Logic LSIs in Gigahertz Era and Beyond.",
                    "A Register File with Transposed Access Mode.",
                    "Leakage Power Analysis and Reduction during Behavioral Synthesis.",
                    "An Advanced Instruction Folding Mechanism for a Stackless Java Processor.",
                    "OpenDesign: An Open User-Configurable Project Environment for Collaborative Design and Execution on the Internet.",
                    "A Decompression Architecture for Low Power Embedded Systems.",
                    "Optimal vs. Heuristic Approaches to Context Scheduling for Multi-Context Reconfigurable Architectures.",
                    "The M\u00b7CORETM M340 Unified Cache Architecture.",
                    "Crosstalk-Constrained Performance Optimization by Using Wire Sizing and Perturbation.",
                    "Hierarchical Simulation of a Multiprocessor Architecture.",
                    "On Multiple Precision Based Montgomery Multiplication without Precomputation of N0\u00b4 = -N0-1 mod W.",
                    "A Technique for Identifying RTL and Gate-Level Correspondences.",
                    "A Direct Mapping FPGA Architecture for Industrial Process Control Applications.",
                    "Source-Level Transformations for Improved Formal Verification."
                ]
            }
        ]
    },
    {
        "year": "1999",
        "name": "17th ICCD 1999",
        "info": "Austin, Texas, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1999",
                "sub_name": "Proceedings of the IEEE International Conference On Computer Design, VLSI in Computers and Processors, ICCD '99, Austin, Texas, USA, October 10-13, 1999.",
                "count": 101,
                "papers": [
                    "System Design: Traditional Concepts and New Paradigms.",
                    "The MARCO/DARPA Gigascale Silicon Research Center.",
                    "CAD Techniques for Embedded Systems-on-Silicon.",
                    "Verification of Real Time Controllers Against Timing Diagram Specifications Using Constraint Logic Programming.",
                    "Formal Verification of Synthesized Analog Designs.",
                    "Implicit Verification of Structurally Dissimilar Arithmetic Circuits.",
                    "Automatic Error Correction of Tri-State Circuits.",
                    "Design Methodology for a One-Shot Reed-Solomon Encoder and Decoder.",
                    "High-Speed CORDIC Architecture Based on Redundant Sum Formation and Overlapped s-Selection.",
                    "Multilevel Reverse-Carry Computation for Comparison and for Sign and Overflow Detection in Addition.",
                    "A Unified Method for Iterative Computation of Modular Multiplication and Reduction Operations.",
                    "Designing the M\u00b7CORETM M3 CPU Architecture.",
                    "Performance Evaluation of Configurable Hardware Features on the AMD-K5.",
                    "Detailed Characterization of a Quad Pentium Pro Server Running TPC-D.",
                    "Simultaneous Switching Noise Considerations in the Design of a High Speed, Multiported TLB of a Server-Class Microprocessor.",
                    "On the Use of Pseudorandom Sequences for High Speed Resource Allocators in Superscalar Processors.",
                    "Power Estimation of System-Level Buses for Microprocessor-Based Architectures: A Case Study.",
                    "A DSP with Caches-A Study of the GSM-EFR Codec on the TI C6211.",
                    "Evaluation of Computing in Memory Architectures for Digital Image Processing Applications.",
                    "Customization of a CISC Processor Core for Low-Power Applications.",
                    "A New Weight Set Generation Algorithm for Weighted Random Pattern Generation.",
                    "Multiple Paths Sensitization of Digital Oscillation Built-In Self Test.",
                    "Design and Implementation of a Parallel Weighted Random Pattern and Logic Built in Self Test Algorithm.",
                    "Design and Evaluation of a Selective Compressed Memory System.",
                    "FlexRAM: Toward an Advanced Intelligent Memory System.",
                    "ActiveOS: Virtualizing Intelligent Memory.",
                    "An Efficient Buffer Insertion Algorithm for Large Networks Based on Lagrangian Relaxation.",
                    "An Exact Tree-Based Structural Technology Mapping Algorithm for Configurable Logic Blocks in FPGAs.",
                    "An Effective Algorithm for Gate-Level Power-Delay Tradeoff Using Two Voltages.",
                    "Switching Characteristics of Generalized Array Multiplier Architectures and their Applications to Low Power Design.",
                    "Low-Power Radix-4 Combined Division and Square Root.",
                    "A Regular Layout Structured Multiplier Based on Weighted Carry-Save Adders.",
                    "A Robust Solution to the Timing Convergence Problem in High-Performance Design.",
                    "Performance Driven Optimization of Network Length in Physical Placement.",
                    "Efficient Crosstalk Estimation.",
                    "A High-Performance Hardware-Efficient Memory Allocation Technique and Design.",
                    "Improving Microcontroller Power Consumption through a Segmented Gray Code Program Counter.",
                    "A Superscalar RISC Processor with 160 FPRs for Large Scale Scientific Processing.",
                    "Characterization of Java Applications at Bytecode and Ultra-SPARC Machine Code Levels.",
                    "Automatic Generation of Tree Multipliers Using Placement-Driven Netlists.",
                    "Yield Optimization by Design Centering and Worst-Case Distance Analysis.",
                    "Area, Performance, and Yield Implications of Redundancy in On-Chip Caches.",
                    "Conceptual Modeling and Simulation.",
                    "System-on-a-Chip Bus Architecture for Embedded Applications.",
                    "CalmRISCTM: A Low Power Microcontroller with Efficient Coprocessor Interface.",
                    "An Even Wiring Approach to the Ball Grid Array Package Routing.",
                    "Synthesis of Pseudo Kronecker Lattice Diagrams.",
                    "Generic Universal Switch Blocks.",
                    "Multi-Level Logic Minimization through Fault Dictionary Analysis.",
                    "A Fast and Exact Cell Matching Method for MUX-Based FPGA Technology Mapping.",
                    "Novel Formulations for Low-Power Binding of Function Units in High-Level Synthesis.",
                    "An Efficient Functional Coverage Test for HDL Descriptions at RTL.",
                    "An Efficient Interconnect Test Using BIST Module in a Boundary-Scan Environment.",
                    "On-Line BIST for Testing Analog Circuits.",
                    "A Design Methodology for a Fully Synthesized High Speed DSP Core in a Deep Sub-Micron Technology.",
                    "An Environment for Exploring Low Power Memory Configurations in System Level Design.",
                    "Architectural Synthesis of Timed Asynchronous Systems.",
                    "Computing Minimum Feedback Vertex Sets by Contraction Operations and its Applications on CAD.",
                    "A Compiler-Assisted Data Prefetch Controller.",
                    "Energy and Performance Improvements in Microprocessor Design Using a Loop Cache.",
                    "A Fast Median Filter Using AltiVec.",
                    "Approximating Hexagonal Steiner Minimal Trees by Fast Optimal Layout of Minimum Spanning Trees.",
                    "On Detecting Bridges Causing Timing Failures.",
                    "Design for Testability to Combat Delay Faults.",
                    "Fault Simulation Based Test Generation for Combinational Circuits Using Dynamically Selected Sub-Circuits.",
                    "Using an Embedded Processor for Efficient Deterministic Testing of Systems-on-a-Chip.",
                    "Architecture of the Atlas Chip-Multiprocessor: Dynamically Parallelizing Irregular Applications.",
                    "Load-Balancing Branch Target Cache and Prefetch Buffer.",
                    "Dynamic Branch Decoupled Architecture.",
                    "Improving Witness Search Using Orders on States.",
                    "Verification of Scheduling in the Presence of Loops Using Uninterpreted Symbolic Simulation.",
                    "Efficient Fixpoint Computation for Invariant Checking.",
                    "A Low-Power Microcontroller with on-Chip Self-Tuning Digital Clock-Generator for Variable-Load Applications.",
                    "A Methodology for Rapid Prototyping of Analog Systems.",
                    "Transmission Line Clock Driver.",
                    "Benchmarking, Selection and Debugging of Microcontrollers.",
                    "A New Development Tool with the IEEE-ISTO.",
                    "32-Bit Architectures for Embedded Systems.",
                    "The Specialization of General Purpose Processor Architecture Elements for Programmable Digital Signal Processors.",
                    "DSP for the Third Generation Wireless Communications.",
                    "Performance and Reliability Verification of C6201/C6701 Digital Signal Processors.",
                    "Pursuing the Performance Potential of Dynamic Cache Line Sizes.",
                    "The Non-Critical Buffer: Using Load Latency Tolerance to Improve Data Cache Efficiency.",
                    "Cache Optimization for Memory-Resident Decision Support Commercial Workloads.",
                    "An Investigation of Power Delay Tradeoffs for Dual Vt CMOS Circuits.",
                    "Delay Optimization of CMOS Logic Circuits Using Closed-Form Expressions.",
                    "Design and Synthesis of Monotonic Circuits.",
                    "SOI Implementation of a 64-Bit Adder.",
                    "Forty Five Years of Computer Architecture-All That's Old is New Again.",
                    "TriMedia CPU64 Application Domain and Benchmark Suite.",
                    "TriMedia CPU64 Architecture.",
                    "TriMedia CPU64 Application Development Environment.",
                    "TriMedia CPU64 Design Space Exploration.",
                    "On State Assignment of Finite State Machines Using Hypercube Embedding Approach.",
                    "Synthesis of Arrays and Records.",
                    "Decomposition of Finite State Machines for Area, Delay Minimization.",
                    "BDD Decomposition for Efficient Logic Synthesis.",
                    "Software Synthesis for Complex Reactive Embedded Systems.",
                    "Hardware/Software Partitioning of Multirate System Using Static Scheduling Theory.",
                    "Compositional Software Synthesis of Communicating Processes.",
                    "Preference-Driven Hierarchical Hardware/Software Partitioning."
                ]
            }
        ]
    },
    {
        "year": "1998",
        "name": "16th ICCD 1998",
        "info": "Austin, Texas, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1998",
                "sub_name": "International Conference on Computer Design: VLSI in Computers and Processors, ICCD 1998, Proceedings, 5-7 October, 1998, Austin, TX, USA.",
                "count": 96,
                "papers": [
                    "A 690 ps read-access latency register file for a GHz integer microprocessor.",
                    "Circuit design techniques for a gigahertz integer microprocessor.",
                    "Design methodology for a 1.0 GHz microprocessor.",
                    "Improved built-in test pattern generators based on comparison units for synchronous sequential circuits.",
                    "Efficient BIST TPG design and test set compaction for delay testing via input reduction.",
                    "Testing digital to analog converters based on oscillation-test strategy using sigma-delta modulation.",
                    "System-level performance estimation strategy for sw and hw.",
                    "Accuracy sensitive word-length selection for algorithm optimization.",
                    "Optimal design of synchronous circuits using software pipelining techniques.",
                    "On short circuit power estimation of CMOS inverters.",
                    "Methods for calculating coupling noise in early design: a comparative analysis.",
                    "Low power SRAM design using hierarchical divided bit-line approach.",
                    "The Alpha 21264 microprocessor architecture.",
                    "Timing verification of the 21264: A 600 MHz full-custom microprocessor.",
                    "Circuit implementation of a 600 MHz superscalar RISC microprocessor.",
                    "Zen and the art of Alpha verification.",
                    "A reduction scheme to optimize the Wallace multiplier.",
                    "Fast low-power shared division and square-root architecture.",
                    "Area minimization of redundant CORDIC pipeline architectures.",
                    "How many logic levels does floating-point addition require?",
                    "Efficient exact and heuristic minimization of hazard-free logic.",
                    "Area-oriented synthesis for pass-transistor logic.",
                    "New compact representation of multiple-valued functions, relations, and non-deterministic state machines.",
                    "A low-power logic optimization methodology based on a fast power-driven mapping.",
                    "A fine-grain, current mode scheme for VLSI proximity search engine.",
                    "An effective datapath design methodology for high-frequency design.",
                    "Adaptive synchronization.",
                    "The Microcore development system: a unified environment for designing new microprocessors.",
                    "Automatic data path abstraction for verification of large scale designs.",
                    "Model checking of a real ATM switch.",
                    "Performance-driven board-level routing for FPGA-based logic emulation.",
                    "Re-synthesis in technology mapping for heterogeneous FPGAs.",
                    "A simple adaptive wormhole routing algorithm for MIMD systems.",
                    "Branch assertion and elimination.",
                    "High-performance digit-serial complex-number multiplier-accumulator.",
                    "Dynamic fault diagnosis for sequential circuits on reconfigurable hardware.",
                    "On thin Boolean functions and related optimum OBDD ordering.",
                    "Clock-skew constrained placement for row based designs.",
                    "Antirandom vs. pseudorandom testing.",
                    "The ARM9 family-high performance microprocessors for embedded applications.",
                    "The system design of a Windows CE ARM based micro-controller.",
                    "Hardware/software co-verification, an IP vendors viewpoint.",
                    "AMULET3: a high-performance self-timed ARM microprocessor.",
                    "Deep submicron design techniques for the 500 MHz IBM S/390 G5 custom microprocessor.",
                    "Comparative analysis of latches and flip-flops for high-performance systems.",
                    "Design issues in mixed static-domino circuit implementations.",
                    "A fast global gate collapsing technique for high performance designs using static CMOS and pass transistor logic.",
                    "A minimized hardware architecture of fast Phong shader using Taylor series approximation in 3D graphics.",
                    "Pipelined computation of LNS addition/subtraction with very small lookup tables.",
                    "Leading-one prediction scheme for latency improvement in single datapath floating-point adders.",
                    "An approach to verify a large scale system-on-a-chip using symbolic model checking.",
                    "To model check or not to model check.",
                    "VEGA: a verification tool based on genetic algorithms.",
                    "Software power estimation and optimization for high performance, 32-bit embedded processors.",
                    "FPGA-based Internet Protocol Version 6 router.",
                    "Partitioning in time: a paradigm for reconfigurable computing.",
                    "Pulse-mode macromodular systems.",
                    "Practical design and performance evaluation of completion detection circuits.",
                    "Rapid prototyping of self-timed circuits.",
                    "Evaluating the performance of active cache management schemes.",
                    "Data cache parameter measurements.",
                    "Fault-tolerant architecture for high performance embedded system applications.",
                    "Theorem proving guided development of formal assertions in a resource-constrained scheduler for high-level synthesis.",
                    "Incorporating timing constraints in the efficient memory model for symbolic ternary simulation.",
                    "Timing analysis of combinational circuits containing complex gates.",
                    "Extension of the working-zone-encoding method to reduce the energy on the microprocessor data bus.",
                    "Low-power radix-8 divider.",
                    "A self-timed real-time sorting network.",
                    "Automatic VHDL restructuring for RTL synthesis optimization and testability improvement.",
                    "DCP: an algorithm for datapath/control partitioning of synthesizable RTL models.",
                    "Hierarchical pipelining for behaviors, loops, and operations.",
                    "Circular buffered switch design with wormhole routing and virtual channels.",
                    "The effects of explicitly parallel mechanisms on the multi-ALU processor cluster pipeline.",
                    "Parallel ultra large scale engine SIMD architecture for real-time digital signal processing applications.",
                    "An eight-issue tree-VLIW processor for dynamic binary translation.",
                    "On finding undetectable and redundant faults in synchronous sequential circuits.",
                    "Enhancing topological ATPG with high-level information and symbolic techniques.",
                    "An exact solution to the minimum size test pattern problem.",
                    "Using regression analysis for GA-based ATPG parameter optimization.",
                    "Static race verification for networks with reconvergent clocks.",
                    "Finding the longest simple path in cyclic combinational circuits.",
                    "Practical use of transition mode delay to solve the problems of floating mode delay under highly correlated input streams.",
                    "A fractal compaction algorithm for efficient power estimation.",
                    "Code coalescing unit: a mechanism to facilitate load store data communication.",
                    "Profiling for input predictable threads.",
                    "Analysis of \u00d786 instruction set usage for DOS/Windows applications and its implication on superscalar design.",
                    "Current-based testing for analog and mixed-signal circuits.",
                    "Test points selection process and diagnosability analysis of analog integrated circuits.",
                    "Fault detection and automated fault diagnosis for embedded integrated electrical passives.",
                    "Buffer size driven partitioning for HW/SW co-design.",
                    "Scheduling under data and control dependencies for heterogeneous architectures.",
                    "Integrated partitioning and scheduling for hardware/software co-design.",
                    "Combining technology mapping with post-placement resynthesis for performance optimization.",
                    "Learning as applied to stochastic optimization for standard cell placement.",
                    "Timing-driven routing for symmetrical-array-based FPGAs.",
                    "Silicon microsystems merging sensors, circuits and systems."
                ]
            }
        ]
    },
    {
        "year": "1997",
        "name": "15th ICCD 1997",
        "info": "Austin, Texas, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1997",
                "sub_name": "Proceedings 1997 International Conference on Computer Design: VLSI in Computers & Processors, ICCD '97, Austin, Texas, USA, October 12-15, 1997.",
                "count": 103,
                "papers": [
                    "Intelligent RAM (IRAM): The Industrial Setting, Applications and Architectures.",
                    "A Brief History of the Future of Semiconductor Electronic Design Automation.",
                    "Formal Implementation Verification of the Bus Interface Unit for the Alpha 21264 Microprocessor.",
                    "Intertwined Development and Formal Verification of a 60x Bus Model.",
                    "Formally Specifying and Mechanically Verifying Programs for the Motorola Complex Arithmetic Processor DSP.",
                    "BIST-Based Fault Diagnosis in the Presence of Embedded Memories.",
                    "Built-in Self Test for Contect Addressable Memories.",
                    "Pseudo-Random Pattern Testing of Bridging Faults.",
                    "Novel Simulation of Deep-Submicron MOSFET Circuits.",
                    "Time-Stamped Transition Density for the Estimation of Delay Dependent Switching Activities.",
                    "Power Compiler: A Gate-Level Power Optimization and Synthesis System.",
                    "Elastic History Buffer: A Low-Cost Method to Improve Branch Prediction Accuracy.",
                    "Design Optimization for High-speed Per-address Two-level Branch Predictors.",
                    "PA-8000: A Case Study of Static and Dynamic Branch Prediction.",
                    "Discrete Drive Selection for Continuous Sizing.",
                    "Continuous Retiming: Algorithms and Applications.",
                    "Optimal Clock Period Clustering for Sequential Circuits with Retiming.",
                    "Comparison between nMos Pass Transistor logic style vs. CMOS Complementary Cells.",
                    "Circuit-Based Description and Modeling of Electromagnetic Noise Effects in Packaged Low-Power Electronics.",
                    "Transistor-level Sizing and Timing Verification of Domino Circuits in the Power PC Microprocessor.",
                    "Architectural Adaptation for Application-Specific Locality Optimization.",
                    "A New Processor Architecture for Digital Signal Transport Systems.",
                    "PROPHID: A Heterogeneous Multi-Processor Architecture for Multimedia.",
                    "Enhanced Compression Techniques to Simplify Programm Decompression and Execution.",
                    "A Low Power Approach to Floating Point Adder Design.",
                    "Design and Implementation of Low-Power Digit-Serial Multipliers.",
                    "On Complexity Reduction of FIR Digital Filters Using Constrained Least Squares Solution.",
                    "An Integrated Placement and Synthesis Approach for Timing Closure of PowerPC Microprocessors.",
                    "Post Layout Speed-up by Event Elimination.",
                    "Clustering and Load Balancing for Buffered Clock Tree Synthesis.",
                    "CMOS Gate Delay Models for General RLC Loading.",
                    "Design Methodology for the High-Performance G4 S/390.",
                    "A High-Frequency Custom CMOS S/390 Microprocessor.",
                    "High-Performance CMOS Circuit Techniques for the G-4 S/390 Microprocessor.",
                    "A 400MHz, 144Kb CMOS ROM Macro for an IBM S/390-Class Microprocessor.",
                    "A Comparative Evaluation of Hierarchical Network Architecture of the HP-Convex Exemplar.",
                    "Effect of Message Length and Processor Speed on the Performance of the Bidirectional Ring-Based Multiprocessor.",
                    "An Approach to Network Caching for Multimedia Objects.",
                    "Development of a High Bandwidth Merged Logic/DRAM Multimedia Chip.",
                    "TITAC-2: An asynchronous 32-bit microprocessor based on Scalable-Delay-Insensitive model.",
                    "An Evaluation of Asynchronous and Synchronous Design for Superscalar Architectures.",
                    "Synthesizing Iterative Functions into Delay-Insensitive Tree Circuits.",
                    "Asnchronous Wrapper for Heterogeneous Systems.",
                    "Design and Test: The Lost World.",
                    "Equivalence Checking Using Abstract BDDs.",
                    "Speeding up Variable Reordering of OBDDs.",
                    "Dynamic Reordering in a Breadth-First Manipulation Based BDD Package: Challenges and Solutions.",
                    "Timed Binary Decision Diagrams.",
                    "Vector Restoration Based Static Compaction of Test Sequences for Synchronous Sequential Circuits.",
                    "Nonenumerative Path Delay Fault Coverage Estimation with Optimal Algorithms.",
                    "Properties of the Input Pattern Fault Model.",
                    "A new Approach for Initialization Sequences Computation for Synchronous Sequential Circuits.",
                    "Real-Time Operating Systems for Embedded Computing.",
                    "Allocation and Data Arrival Design of Hard Real-time Systems.",
                    "Improving Design Turnaround Time via Two-Levels Hw/Sw Co-Simulation.",
                    "Power Constrained Design of Multiprocessor Interconnection Networks.",
                    "Memory Traffic and Data Cache Behavior of an MPEG-2 Software Decoder.",
                    "Asynchronous Transpose-Matrix Architectures.",
                    "A Low Power Smart Vision System Based on Active Pixel Sensor Integrated with Programmable Neural Processor.",
                    "Formal Verification of the HAL S1 System Cache Coherence Protocol.",
                    "A Survey of Techniques for Formal Verification of Combinational Circuits.",
                    "Checking Formal Specifications under Simulation.",
                    "Built-In Temperature Sensors for On-line Thermal Monitoring of Microelectronic Structures.",
                    "Development of Hierarchical Testability Design Methodologies for Analog/Mixed-Signal Integrated Circuits.",
                    "A Novel Test Set Design for Parametric Testing of Analog and Mixed-Signal Circuits.",
                    "On the Construction of Universal Series-Parallel Functions for Logic Module Design.",
                    "A Universal Pezaris Array Multiplier Generator for SRAM-Based FPGAs.",
                    "Channel Segmentation Design for Symmentrical FPGAs.",
                    "Multi-Column Implementations for Cache Associativity.",
                    "Design and Performance Evaluation of a Cache Assist to implement Selective Caching.",
                    "On Effective Data Supply For Multi-Issue Processors.",
                    "Practical Issues of Interconnect Analysis in Deep Submicron Integrated Circuits.",
                    "First Test Results of System Level Fault Tolerant Design Validation Through Laser Fault Injection.",
                    "Integrated Diagnostics for Embedded Memory Built-in Self Test on Power PCTM Devices.",
                    "A TSC Evaluation Function for Combinational Circuits.",
                    "An Architectural Power Optimization Case Study using High-level Synthesis.",
                    "High-Level Design Synthesis of a Low Power, VLIW Processor for the IS-54 VSELP Speech Encoder.",
                    "Fast Cache Access with Full-Map Block Directory.",
                    "A Data Alignment Technique for Improving Cache Performance.",
                    "Instruction Prefetching Using Branch Prediction Information.",
                    "Is Wireless Data Dead?",
                    "An Efficient Multi-Way Algorithm for Balanced Partitioning of VLSI Circuits.",
                    "Partitioning Under Timing and Area Constraints.",
                    "A Parallel Circuit-Partitioned Algorithm for Timing Driven Cell Placement.",
                    "Crosstalk-Constrained Maze Routing Based on Lagrangian Relaxation.",
                    "High Level Test Synthesis Across the Boundary of Behavioral and Structural Domains.",
                    "Power Driven Partial Scan.",
                    "Synthesis of Delay Verifiable Sequential Circuits using Partial Enhanced Scan.",
                    "Application of a Testing Framework to VHDL Descriptions at Different Abstraction Levels.",
                    "Practical Advances in Asynchronous Design.",
                    "Benchmarking and Analysis of Architectures for CAD Applications.",
                    "Fast Low-Energy VLSI Binary Addition.",
                    "A Floating Point Divider using Redundant Binary Circuits and an Asynchronous Clock Scheme.",
                    "Parallel-Array Implementations of a Non-Restoring Square Root Algorithm.",
                    "Optimizing CMOS Implementations of the C-element.",
                    "A Double-Latched Asynchronous Pipeline.",
                    "A Pulse-To-Static Conversion Latch with a Self-Timed Control Circuit.",
                    "Fast Generation of Statistically-based Worst-Case Modeling of On-Chip Interconnect.",
                    "A Repeater Optimization Methodology for Deep Sub-Micron, High Performance Processors.",
                    "Critical Voltage Transition Logic: An Ultrafast CMOS Logic Family.",
                    "Divide & Conquer: A Strategy for Synthesis of Low Power Finite State Machines.",
                    "Estimation of Maximum Power for Sequential Circuits Considering Spurious Transitions.",
                    "Dynamic Bounding of Successor Force Computations in the Force Directed List Scheduling Algorithms."
                ]
            }
        ]
    },
    {
        "year": "1996",
        "name": "14th ICCD 1996",
        "info": "Austin, Texas, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1996",
                "sub_name": "1996 International Conference on Computer Design (ICCD '96), VLSI in Computers and Processors, October 7-9, 1996, Austin, TX, USA, Proceedings.",
                "count": 83,
                "papers": [
                    "Enhancing FSM Traversal by Temporary Re-Encoding.",
                    "Early Quantification and Partitioned Transition Relations.",
                    "Behavioral Verification of an ATM Switch Fabric using Implicit Abstract State Enumeration.",
                    "Boolean Function Representation Based on Disjoint-Support Decompositions.",
                    "A multiseed counter TPG with performance guarantee.",
                    "Design for testability of integrated operational amplifiers using oscillation-test strategy.",
                    "A Design For Test Perspective on I/O Management.",
                    "Opportunities and pitfalls in HDL-based system design.",
                    "Issues on the architecture and the design of distributed shared memory systems.",
                    "Design issues for distributed shared-memory systems.",
                    "The Tempest approach to distributed shared memory.",
                    "Parallel Algorithms for Force Directed Scheduling of Flattened and Hierarchical Signal Flow Graphs.",
                    "Optimal Selection of Supply Voltages and Level Conversions During Data Path Scheduling Under Resource Constraints.",
                    "Multiplexor Network Generation in High Level Synthesis.",
                    "Multimodal query support in database servers.",
                    "Evaluation of high speed LAN protocols as multimedia carriers .",
                    "A Compact Neural Network Based CDMA Receiver for Multimedia Wireless Communication.",
                    "Space Cutting Approaches for Repairing Memories.",
                    "Microarchitectural synthesis of gracefully degradable, dynamically reconfigurable ASICs.",
                    "Pausible Clocking: A First Step Toward Heterogeneous Systems.",
                    "On the Nature and Inadequacies of Transport Timing Delay Constructs in VHDL Descriptions.",
                    "Arithmetic Pattern Generators for Built-In Self-Test.",
                    "Testing of embedded A/D converters in mixed-signal circuit.",
                    "A VLSI array architecture with dynamic frequency clocking.",
                    "An integrated microspacecraft avionics architecture using 3D multichip module building blocks.",
                    "New Challenges for Video Servers: Performance of Non-Linear Applications under User Choice.",
                    "An output-shared buffer ATM switch.",
                    "A CAM-Based VLSI Architecture for Shared Buffer ATM Switch with Fuzzy Controlled Buffer Management.",
                    "Future Challenges of Deep Sub-Micron Processer Design.",
                    "Design and Implementation of a new Synchronization Method for High-Speed Cell-based Network Interfaces.",
                    "Modeling the Technology Impact on the Design of a Two-Level Multicomputer Interconnection Network.",
                    "MMPacking: A Load and Storage Balancing Algorithm for Distributed Multimedia Servers.",
                    "Memory Hierarchy Synthesis of a Multimedia Embedded Processor.",
                    "High Speed Video Board as a Case Study for Hardware-Software Co-Design.",
                    "VLIW-Processors under Periodic Real Time Constraints.",
                    "Embedded Systems Design with Frontend Compilers.",
                    "Microarchitecture Support for Reducing Branch Penalty in a Supercscaler Processor.",
                    "Profile-Driven Generation of Trace Samples.",
                    "Branch-Directed and Stride-Based Data Cache Prefetching.",
                    "Global Bus Design of a Bus-Based COMA Multiprocessor DICE.",
                    "Fault Location Based on Circuit Partitioning.",
                    "A Better ATPG Algorithm and Its Design Principles.",
                    "Using Functional Information and Strategy Switching in Sequential ATPG.",
                    "Modeling the Difficulty of Sequential Automatic Test Pattern Generation.",
                    "Using Genetic Algorithms to Automate System Implementation in a Novel Three-Dimensional Packaging Technolog.",
                    "Module Generators for a Regular Analog Layout.",
                    "A Scalable Resistor-less PLL Design for PowerPCTM Microprocessors.",
                    "Design Tradeoffs and Experience with Motorola PowerPC? Migration Tool.",
                    "Embedded System Design Issues (The Rest of the Story).",
                    "A Scaling Scheme and Optimization Methodology for Deep Sub-Micron Interconnect.",
                    "Design Methodologies for Tolerating Cell and Interconnect Faults in FPGAs.",
                    "Clock-Delayed Domino for Adder and Combinational Logic Desig.",
                    "DNA computations can have global memory.",
                    "A formal verification technique for embedded software.",
                    "Binary decision diagrams on network of workstation.",
                    "Distributed Binary Decision Diagrams for Verification of Large Circuit.",
                    "The use of random simulation in formal verification.",
                    "Large Standard Cell Libraries and Their Impact on Layout Area and Circuit Performanc.",
                    "Implicit Test Sequences Compaction for Decreasing Test Application Cos.",
                    "Dichotomy-based Model for FSM Power Minimization.",
                    "Optimal single probe traversal algorithm for testing of MCM substrat.",
                    "RSFQ: What We Know and What We Don't.",
                    "Efficient Delay-Insensitive RSFQ Circuits.",
                    "Pulse-Driven Delay-Insensitive Circuits using Single-Flux-Quantum Devices.",
                    "Exact Dichotomy-based Constrained Encodi.",
                    "Latch Redundancy Removal Without Global Reset.",
                    "A Practical Algorithm for Retiming Level-Clocked Circuits.",
                    "Distributed EDA Tool Integration: The PPP Paradigm.",
                    "A Method for Analog Circuits Visualization.",
                    "Cycle-Based Timing Simulations Using Event-Stream.",
                    "Reducing State Loss For Effective Trace Sampling of Superscalar Processors.",
                    "Can Trace-Driven Simulators Accurately Predict Superscalar Performance?",
                    "The Augmint multiprocessor simulation toolkit for Intel x86 architectures.",
                    "Systematic analysis of bounds on power consumption in pipelined and non-pipelined multipliers.",
                    "A VLSI chip for image compression using variable block size segmentation.",
                    "On Design of Efficient Square Generator.",
                    "Autocircuit: a clock edge general behavioral synthesis system with a direct path to physical datapath.",
                    "Synthesis of Multi-Dimensional Applications in VHDL.",
                    "A New Non-Restoring Square Root Algorithm and its VLSI Implementation.",
                    "Early Zero Detection.",
                    "FPGA Module Minimization.",
                    "An Improved Algorithm for Performance Optimal Technology Mapping with Retiming in LUT-Based FPGA Desig.",
                    "Multiway Partitioner for High Performance FPGA Based Board Architecture."
                ]
            }
        ]
    },
    {
        "year": "1995",
        "name": "13th ICCD 1995",
        "info": "Austin, Texas, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1995",
                "sub_name": "1995 International Conference on Computer Design (ICCD '95), VLSI in Computers and Processors, October 2-4, 1995, Austin, TX, USA, Proceedings.",
                "count": 97,
                "papers": [
                    "Statistical generalization: theory and applications.",
                    "Signal propagation in high-speed MCM circuits.",
                    "Transient analysis of coupled transmission lines characterized with the frequency-dependent losses using scattering-parameter based macromodel.",
                    "A CMOS gate array with dynamic-termination GTL I/O circuits.",
                    "Precise exception handling for a self-timed processor.",
                    "Implementing a STARI chip.",
                    "A high-performance asynchronous SCSI controller.",
                    "Performance assessment of embedded Hw/Sw systems.",
                    "Performance estimation for real-time distributed embedded systems.",
                    "Verifying the performance of the PCI local bus using symbolic techniques.",
                    "Extending VLSI design with higher-order logic.",
                    "Design and implementation of a 100 MHz centralized instruction window for a superscalar microprocessor.",
                    "A superscalar RISC processor with pseudo vector processing feature.",
                    "The resource conflict methodology for early-stage design space exploration of superscalar RISC processors.",
                    "Design of an efficient power distribution network for the UltraSPARC-I microprocessor.",
                    "Clock controller design in SuperSPARC II microprocessor.",
                    "Incas: a cycle accurate model of UltraSPARC.",
                    "Accurate device modeling techniques for efficient timing simulation of integrated circuits.",
                    "Execution-time profiling for multiple-process behavioral synthesis.",
                    "Emulation verification of the Motorola 68060.",
                    "Testability analysis and insertion for RTL circuits based on pseudorandom BIST.",
                    "Efficient testability enhancement for combinational circuit.",
                    "Design for hierarchical testability of RTL circuits obtained by behavioral synthesis.",
                    "Synthesis for testability of large complexity controllers.",
                    "The PowerPC 603e microprocessor: an enhanced, low-power, superscalar microprocessor.",
                    "A high performance bus and cache controller for PowerPC multiprocessing systems.",
                    "Performance monitoring on the PowerPC 604 microprocessor.",
                    "Thermal placement for high-performance multichip modules.",
                    "EPNR: an energy-efficient automated layout synthesis package.",
                    "PEPPER - a timing driven early floorplanner.",
                    "Connection-oriented net model and fuzzy clustering techniques for K-way circuit partitioning.",
                    "An enhanced algorithm for the minimization of exclusive-OR sum-of-products for incompletely specified functions.",
                    "Implicit state minimization of non-deterministic FSMs.",
                    "Efficient state assignment framework for asynchronous state graphs.",
                    "Adaptive routing in Clos networks.",
                    "Rational clocking [digital systems design].",
                    "A prototype router for the massively parallel computer RWC-1.",
                    "Distributed automatic test pattern generation with a parallel FAN algorithm.",
                    "Concurrent automatic test pattern generation algorithm for combinational circuits.",
                    "Test generation for multiple state-table faults in finite-state machines.",
                    "Pollution control caching.",
                    "Caching processor general registers.",
                    "A dynamic cache sub-block design to reduce false sharing.",
                    "A programmable routing controller for flexible communications in point-to-point networks.",
                    "POM: a processor model for image processing.",
                    "A case study in low-power system-level design.",
                    "A novel architecture for an ATM switch.",
                    "Architecture and design of a 40 gigabit per second ATM switch.",
                    "Accurate and efficient layout-to-circuit extraction for high-speed MOS and bipolar/BiCMOS integrated circuits.",
                    "An efficient cut-based algorithm on minimizing the number of L-shaped channels for safe routing ordering.",
                    "FPGA global routing based on a new congestion metric.",
                    "Asynchronous 2-D discrete cosine transform core processor.",
                    "A self-timed redundant-binary number to binary number converter for digital arithmetic processors.",
                    "Design and analysis of FPGA/FPIC switch modules.",
                    "Simultaneous area and delay minimum K-LUT mapping for K-exact networks.",
                    "DART: delay and routability driven technology mapping for LUT based FPGAs.",
                    "Logic synthesis for a single large look-up table.",
                    "Testing-what's missing? An incomplete list of challenges.",
                    "Analysis of conditional resource sharing using a guard-based control representation.",
                    "Multi-dimensional interleaving for time-and-memory design optimization.",
                    "High level profiling based low power synthesis technique.",
                    "Control unit synthesis targeting low-power processors.",
                    "Low power data format converter design using semi-static register allocation.",
                    "A 13.3ns double-precision floating-point ALU and multiplier.",
                    "A floating point radix 2 shared division/square root chip.",
                    "High-radix SRT division with speculation of quotient digits .",
                    "A coprocessor for accurate and reliable numerical computations.",
                    "Special purpose FPGA for high-speed digital telecommunication systems.",
                    "VLSI design of densely-connected array processors.",
                    "VLSI issues in memory-system design for video signal processors.",
                    "Write buffer design for cache-coherent shared-memory multiprocessors.",
                    "Reducing data access penalty using intelligent opcode-driven cache prefetching.",
                    "Interrupt-based hardware support for profiling memory system performance.",
                    "Verification of a subtractive radix-2 square root algorithm and implementation.",
                    "Automatic extraction of the control flow machine and application to evaluating coverage of verification vectors.",
                    "Theorem proving: not an esoteric diversion, but the unifying framework for industrial verification.",
                    "An empirical study of datapath, memory hierarchy, and network in SIMD array architectures.",
                    "Memory organization for video algorithms on programmable signal processors.",
                    "SSM-MP: more scalability in shared-memory multi-processor.",
                    "Low power and high speed multiplication design through mixed number representations.",
                    "Estimation of sequential circuit activity considering spatial and temporal correlations.",
                    "A symbolic-simulation approach to the timing verification of interacting FSMs.",
                    "Incremental methods for FSM traversal.",
                    "Extraction of finite state machines from transistor netlists by symbolic simulation.",
                    "Dynamic minimization of OKFDDs.",
                    "Data parallel fault simulation.",
                    "A parallel algorithm for fault simulation based on PROOFS .",
                    "Statistics on concurrent fault and design error simulation.",
                    "A new architectural-level fault simulation using propagation prediction of grouped fault-effects.",
                    "A CMOS wave-pipelined image processor for real-time morphology .",
                    "An efficient systolic array for the discrete cosine transform based on prime-factor decomposition .",
                    "Systolic algorithms for tree pattern matching.",
                    "Smart-pixel array processors based on optimal cellular neural networks for space sensor applications.",
                    "Logic extraction based on normalized netlengths.",
                    "Transformation of min-max optimization to least-square estimation and application to interconnect design optimization.",
                    "Simple tree-construction heuristics for the fanout problem .",
                    "Concurrent timing optimization of latch-based digital systems."
                ]
            }
        ]
    },
    {
        "year": "1994",
        "name": "12th ICCD 1994",
        "info": "Cambridge, MA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1994",
                "sub_name": "Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, ICCD '94, Cambridge, MA, USA, October 10-12, 1994.",
                "count": 116,
                "papers": [
                    "OK, If These CAD Tools Are So Great, Why Isn't My Chip Design On Schedule?.",
                    "The Future of Programmable Logic and Its Impact on Digital System Design.",
                    "Emerging Techologies for Electronic Design and Test.",
                    "Grammar-Based Optimization of Synthesis Scenarios.",
                    "Architecture Oriented Logic Optimization for Lookup Table Based FPGAs.",
                    "FPGA Synthesis Using Function Decomposition.",
                    "Efficent Boolean Matching Algorithm for Cell Libraries.",
                    "A Superassociative Tagged Cache Coherence Directory.",
                    "Issues in Multi-Level Cache Designs.",
                    "Analysis of Multiprocessor Memory Refernce Behavior.",
                    "Determination of Optimal Sizes for a First and Second Level SRAM-DRAM On-Chip Cache Combination.",
                    "Design and Evaluation of the High Performance Multi-Processor Server.",
                    "A Massively Parallel Multithreaded Architecture: DAVRID.",
                    "Distributed Reconfiguration of Fault Tolerant VLSI Mulipipeline Arrays with Constant Interstage Path Lengths.",
                    "Fault Tolerant Processor Arrays for Nonlinear Shortest Path Problem.",
                    "Delay-Verifiability of Combinational Circuits Based on Primitive Faults.",
                    "Behavioral Synthesis for Hierarchical Testability of Controller/Data Path Circuits with Conditional Branches.",
                    "Testability Considerations.",
                    "SYNCBIST: SYNthesis for Concurrent Built-In-Self-Testability.",
                    "OFDD Based Minimization of Fixed Polarity Reed-Muller Expressions Using Hybrid Genetic Algorithms.",
                    "Tradeoffs in Canonical Sequential Function Representations.",
                    "Capturing Synchronization Specifications for Sequential Compositions.",
                    "Concurrent Error Detection in High Speed Carry-free Division Using Alternative Input Data.",
                    "Design of TSC Code-Disjoint Inverter-Free PLA's for Separable Unordered Codes.",
                    "On-Chip TEC-QED ECC for Ultra-Large, Single-Chip Memory Systems.",
                    "Dynamic List-Scheduling with Finite Resources.",
                    "PRISC Software Acceleration Techniques.",
                    "Communication Sensitive Rotation Scheduling.",
                    "Efficient Timing Analysis for CMOS Circuits Considering Data Dependent Delays.",
                    "Short Destabilizing Paths in Timing Verification.",
                    "Synchronization of Wave-Pipelined Circuits.",
                    "Mesh Routing Topologies for Multi-FPGA Systems.",
                    "PROTEUS: Programmable Hardware for Telecommunication Systems.",
                    "Area & Time Limitations of FPGA-based Virtual Hardware.",
                    "AS/400TM 64-bit PowerPCTM-Compatible Processor Implementaiton.",
                    "AS/400 PowerPCTM Compatible Semi-Custom Technology.",
                    "A 32-bit Superscalar Microprocessor with 64-Bit Processing and High Bandwidth DRAM Interface.",
                    "Area Efficient Synthesis of Asynchronous Interface Circuits.",
                    "The Design and Evaluation of an Asynchronous Microprocessor.",
                    "Performance Analysis and Optimization of Asynchronous Circuits.",
                    "Automatic Verification of Refinement.",
                    "Efficient State Space Pruning in Symbolic Backward Traversal.",
                    "A Structural Approach to State Space Decomposition for Approximate Reachability Analysis.",
                    "An Exact Optimization of Two-Level Acyclic Sequential Circuits.",
                    "State Assignment for Power and Area Minimization.",
                    "Minimizing Interacting Finite State Machines: A Compositional Approach to Language to Containment.",
                    "Continuations in Hardware-Software Codesign.",
                    "Compression of Embedded System Programs.",
                    "HW/SW Codesign for Embedded Telecom Systems.",
                    "A Signature Analyzer for Analog and Mixed-signal Circuits.",
                    "WRAPTure: A Tool for Evaluation and Optimization of Weights for Weighted Random Pattern Testing.",
                    "A Class of Good Characteristics Polynomials for LFSR Test Pattern Generators.",
                    "A Parallel CMOS 2's Complement Multiplier Based on 5: 3 Counter.",
                    "A New Asynchronous Multiplier Using Enable/Disable CMOS Differential Logic.",
                    "An Arbitration Tree Adapted to Object Oriented Associative Memories.",
                    "Write Buffer Design for On-Chip Cache.",
                    "Behavioral Synthesis for low Power.",
                    "Microarchitectural Synthesis of Performance-Constrained, Low-Power VLSI Designs.",
                    "Allocation and Binding During Fault-Secure Microarchitecture Synthesis.",
                    "Integrating Binding Constraints in the Synthesis of Area-Efficient Self-Recovering Microarchitectures.",
                    "POWER2 Architecture and Performance.",
                    "The Effects of Compiler Options on Application Performance.",
                    "Architectural Performance Verification: PowerPCTM Processors.",
                    "Testability Analysis for Test Generation in Synchronous Sequential Circuits.",
                    "A New Test Generation Methodology Using Selective Clocking for the Clock Line Controlled Circuits.",
                    "Path-Delay Fault Simulation for a Standard Scan Design Methodology.",
                    "Multifault Testable Circuits Based on Binary Parity Diagrams.",
                    "Two-phase Logic Design by Hardware Flowcharts.",
                    "On Valid Clocking for Combinational Circuits.",
                    "Latch Design for Transient Pulse Tolerance.",
                    "Timing Verification and Optimization for the PowerPCTM Processor Family.",
                    "On Retiming for FPGA Logic Module Minimization.",
                    "Retiming for the Global Optimization of Synchronous Sequential Circuits.",
                    "The PowerPCTM 604 Microprocessor Design Methodology.",
                    "Single Chip PCI Bridge and Memory Controller for PowerPCTM Microprocessors.",
                    "PowerPC Visual Simulator: Peeking Under the Hood of the PowerPC Engine.",
                    "Fourier Transform based DS/FH Spread Spectrum Receiver.",
                    "An FPGA based Configurable I/O System for AC Drive Controllers.",
                    "Design of an Embedded Video Compression System - A Quantitative Approach.",
                    "UCLOCK: Automated Design of High-Peformance Unclocked State Machines.",
                    "Peephole Optimization of Asynchronous Macromodule Networks.",
                    "Initialization Isuues in the Synthesis of Asynchronous Circuits.",
                    "Architectural Verification of Processors Using Symbolic Instruction Graphs.",
                    "A Parallel Method for Functional Verification of Medium and High Throughput DSP Synthesis.",
                    "The Structured Logic CAD Suite Used on the DPS7000 System.",
                    "Optimal Logic Blocks for FPGAs, using Factorial Design Techniques.",
                    "Routing Architectures for Hierarchical Field Programmable Gate Arrays.",
                    "Defect Tolerant SRAM Based FPGAs.",
                    "Domain Based Testing: Increasing Test Case Reuse.",
                    "Software Metrics for Object-Oriented Designs.",
                    "Combinational Digit-Set Converters for Hybrid Radix-4 Arithmetic.",
                    "A Self-Timed Divider Using RSD Number System.",
                    "Design of High-Speed Residue-to-Binary Number System Converter Based on Chinese Remainder Theorem.",
                    "Complex Operator Synthesis.",
                    "In the Driver's Seat of BooleDozer.",
                    "ASOP: Arithmetic Sum-of-Products Generator.",
                    "YEPHCAD and FLORA: Logic Synthesis for Control and Datapath.",
                    "Future Needs for Automotive Electronics.",
                    "A VLSI Chip for Template Matching.",
                    "COBRA: An 1.2 Million Transistor Expandable Column FFT Chip.",
                    "A VLSI Priority Packet Queue with Overwrite and Inheritance.",
                    "Domain Characterization of Transmission Line Models for Efficient Simulation.",
                    "Transient Analysis of VLSI Interconnects with Arbitrary Initial Distributions and Nonlinear Terminations.",
                    "Simulating Uniform Lossy Lines by the Time-Domain Modal Analysis.",
                    "A Multi-Schedule Approach to High-Level Synthesis.",
                    "Register Estimation from Behavioral Specifications.",
                    "An ILP Solution for Simultaneous Scheduling, Allocation, and Binding in Multiple Block Synthesis.",
                    "Optimal Datapath Synthesis of Partitioned Signal Processing Algorithm for Multiple FPGAs.",
                    "Optimal Design of Self-Damped Lossy Transmission Lines for Multichip Modules.",
                    "Differential Routing of MCMs - CIF: The Ideal Bifurcation Medium.",
                    "Improved Techniques for MCM Layer Assignment.",
                    "Thermal Design of an Advanced Multichip Module for a RISC Processor.",
                    "Reducing Power Dissipation in Serially Connected MOSFET Circuits via Transistor Reordering.",
                    "Improving CMOS Speed at Low Supply Voltages.",
                    "Asymptotic Limits of Video Signal Processing Architectures.",
                    "Techniques for Fast CMOS-based Conditional Sum Adders."
                ]
            }
        ]
    },
    {
        "year": "1993",
        "name": "11th ICCD 1993",
        "info": "Cambridge, MA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1993",
                "sub_name": "Proceedings 1993 International Conference on Computer Design: VLSI in Computers & Processors, ICCD '93, Cambridge, MA, USA, October 3-6, 1993.",
                "count": 113,
                "papers": [
                    "Symbolic Analysis Methods for Masks, Circuits, and Systems.",
                    "Wearable Computers: Merging Information Space with the Workspace.",
                    "Design for Testability: Today and in the Future.",
                    "A Recursive Technique for Computing Lower-Bound Performance of Schedules.",
                    "Lower Bounds on the Iteration Time and the Number of Resources for Functional Pipelined Data Flow Graphs.",
                    "The Structure of Assignment, Precedence, and Resource Constraints in the ILP Approach to the Scheduling Problem.",
                    "A Split Data Cache for Superscalar Processors.",
                    "About Set and Skewed Associativity on Second-Level Caches.",
                    "An Intelligent I-Cache Prefetch Mechanism.",
                    "Hardware Verification Using Symbolic State Transition Graphs.",
                    "Towards a Methodology for the Formal Hierarchical Verification.",
                    "AMBIANT: Automatic Generation of Behavioral Modifications for Testability.",
                    "An Analysis of Path Sensitization Criteria.",
                    "A Path Sensitization Approach to Area Reduction.",
                    "Statistical Timing Optimization of Combinatorial Logic Circuits.",
                    "Fidelity and Near-Optimality of Elmore-Based Routing Constructions.",
                    "Architecture-Compatible Code Boosting for Performance Enhancement of the IBM RS/6000.",
                    "Determining Cost-Effective Multiple Issue Processor Designs.",
                    "Area and Performance Comparison of Pipelined RISC Processors Implementing Different Precise Interrupt Methods.",
                    "Speculative Execution and Reducing Branch Penalty in a Parallel Issue Machine.",
                    "An Integrated Environment for Concurrent Development of a Pixel Processor ASIC and Application Software.",
                    "Speculative Computation for Coprocessor Synthesis.",
                    "Evaluation of an Object-Caching Coprocessor Design for Object-Oriented Systems.",
                    "The Spring Scheduling Co-Processor: A Scheduling Accelerator.",
                    "A Partial Scan Cost Estimation Method at the System Level.",
                    "Synthesis of Sequential Circuits for Easy Testability Through Performance-Oriented Parallel Partial Scan.",
                    "Bit-Splitting for Testability Enhancement in Scan-Based Design.",
                    "ASLCScan: A Scan Design Technique for Asynchronous Sequential Logic Circuits.",
                    "An Algorithm for Exact Bounds on the Time Separation of Events in Concurrent Systems.",
                    "An Efficient Unique State Coding Algorithm for Signal Transition Graphs.",
                    "A Comparison of Synchronous and Asynchronous FSMD Designs.",
                    "SMAC: A Scene Matching Chip.",
                    "Hardware Self-Tuning and Circuit Performance Monitoring.",
                    "Fault-Tolerant Content Addressable Memory.",
                    "A 400 MHz Wave-Pipelined 8 X 8-Bit Multiplier in CMOS Technology.",
                    "A 8.8-ns 54 54-Bit Multiplier Using New Redundant Binary Architecture.",
                    "A C-Testable Carry-Free Divider.",
                    "A New High Performance Field Programmable Gate Array Family.",
                    "Channel Architecture Optimization for Performance and Routability of Row-Based FPGAs.",
                    "A Reconfiguration-Based Yield Enhancement System.",
                    "Efficient Verification of Symmetric Concurrent Systems.",
                    "Specification and Synthesis of Mixed-Mode Systems: Experiments in a VHDL Environment.",
                    "Synthesis of Controllers from Interval Temporal Logic Specification.",
                    "The PowerPC 601 Design Methodology.",
                    "Design Methodology for GMICROTM/500 TRON Microprocessor.",
                    "Design of the Intel PentiumTM Processor.",
                    "VLSI Design of On-Line Add/Multiply Algorithms.",
                    "A Note About the Correction Cycle of High Radix Booth's Multiplication.",
                    "Hybrid Number Representations with Bounded Carry Propagation Chains.",
                    "A Three-Dimensional Mesh Multiprocessor System Using Board-to-Board Free-Space Optical Interconnects: COSINE-III.",
                    "A Vector Memory System Based on Wafer-Scale Integrated Memory Arrays.",
                    "A Novel Clock Distribution System for CMOS VLSI.",
                    "An Efficient Symbolic Design Verification System.",
                    "Exploiting Cofactoring for Efficient FSM Symbolic Traversal Based on the Transition Relation.",
                    "Hierarchical Constraint Solving in the Parametric Form with Applications to Efficient Symbolic Simulation Based Verification.",
                    "Reducing the Cost of Test Pattern Generation by Information Reusing.",
                    "A Comparative Evaluation of Adders Based on Performance and Testability.",
                    "Analog Automatic Test Plan Generator - Integrating with Modular Analog IC Design Environment.",
                    "A Memory Controller with an Integrated Graphics Processor.",
                    "Trail: A Track-Based Logging Disk Architecture for Zero-Overhead Writes.",
                    "Multiple-Page Translation for TLB.",
                    "Analysis and Control of Timing Jitter in Digital Logic Arising from Noise Voltage Sources.",
                    "ACES: A Transient Simulation Strategy for Integrated Circuits.",
                    "Ravel-XL: A Hardware Accelerator for Assigned-Delay Compiled-Code Logic Gate Simulation.",
                    "Optimal Scheduling of Finite-State Machines.",
                    "Global Mobility Based Scheduling.",
                    "Cluster-Oriented Scheduling in Pipelined Data Path Syntesis.",
                    "Library-Adaptively Integrated Data Path Synthesis for DSP Systems.",
                    "Economics in Design and Test.",
                    "Design Guidelines and Testability Assessment.",
                    "String Matching on IDP: A String Matching Algorithm for Vector Processors and Its Implementation.",
                    "A Systolic Array for Approximate String Matching.",
                    "A Systolic Architecture for High Speed Pipelined Memories.",
                    "Pica: An Ultra-Light Processor for High-Througput Applications.",
                    "Logic Optimization with Multi-Output Gates.",
                    "Low-Power Driven Technology Mapping under Timing Constraints.",
                    "Heuristic Minimization of Synchronous Relations.",
                    "Derivation of a DRAM Memory Interface by Sequential Decomposition.",
                    "Physically Realizable Gate Models.",
                    "Formal Semantics of VHDL for Verification of Circuit Designs.",
                    "Fast Timing Analysis for Hardware-Software Co-Synthesis.",
                    "System Factorization in Codesign: A Case Study of the Use of Formal Techniques to Achieve Hardware-Software Decomposition.",
                    "Partitioning and Surmounting the Software-Hardware Abstraction Gap in an ASIC Design Project.",
                    "Strongly NP-Hard Discrete Gate Sizing Problems.",
                    "An Exact Rectilinear Steiner Tree Algorithm.",
                    "Neighbour State Transition Method for VLSI Optimization Problems.",
                    "The Splash 2 Processor and Applications.",
                    "Beyond Superscalar Using FPGAs.",
                    "A Field Programmable Accelerator for Compiled-Code Applications.",
                    "High Performance Embedded System Optimization Using Algebraic and Generalized Retiming Techniques.",
                    "Some Results on the Complexity of Boolean Functions for Table Look Up Architectures.",
                    "Efficient Symbolic Support Manipulation.",
                    "Desgin for Testability of Asynchronous Sequential Circuits.",
                    "Pseudoexhaustive BIST for Sequential Circuits.",
                    "Test Path Generation and Test Scheduling for Self-Testable Designs.",
                    "Computer-Aided Redesign of VLSI Circuits for Hot-Carrier Reliability.",
                    "A Logic-Level Model for alpha-Paricle Hits in CMOS Circuits.",
                    "Complex Gate Performance Improvement by Jog Insertion into Transistor Gates.",
                    "A Framework for Specifying and Designing Pipelines.",
                    "System-Level Specification of Instruction Sets.",
                    "Newton: Performance Improvement Through Comparative Analysis.",
                    "Pipelined Fault Simulation on Parallel Machines Using the Circuit Flow Graph.",
                    "MIXER: Mixed-Signal Fault Simulator.",
                    "Functional Fault Models and Gate Level Coverage for Sequential Architectures.",
                    "An Adaptive Technique for Dynamic Rollback in Concurrent Event-Driven Fault Simulation.",
                    "Influence of Error Correlations on the Signature Analysis Aliasing.",
                    "Phi-Test: Perfect Hashed Index Test for Test Response Validation.",
                    "Efficient Diagnosis in Algorithm-Based Fault Tolerant Multiprocessor Systems.",
                    "Quiescent Current Monitoring to Improve the Reliability of Electronic Systems in Space Radiation Environments.",
                    "Fast CRC Calculation.",
                    "Concurrent Error Detection in Nonlinear Digital Circuits with Applications to Adaptive Filters.",
                    "Subterranean: A 600 Mbit/Sec Cryptographic VLSI Chip.",
                    "A New Modulo 2a + 1 Multiplier."
                ]
            }
        ]
    },
    {
        "year": "1992",
        "name": "10th ICCD 1992",
        "info": "Cambridge, MA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1992",
                "sub_name": "Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computer & Processors, ICCD '92, Cambridge, MA, USA, October 11-14, 1992.",
                "count": 119,
                "papers": [
                    "Field-Programmable Integrted Circuits - Overview and Future Trends.",
                    "Alpha Architecture: Hardware Implementation and Software Programming Implications.",
                    "High Level Design: A Design Vision for the 90's.",
                    "Design and Test - The Next Problems.",
                    "Trends in Computer-Based Systems Engineering.",
                    "Tutorial on Embedded System Design.",
                    "Identification of Single Gate Delay Fault Redundancies.",
                    "Behavioral Synthesis for Easy Testability in Data Path Allocation.",
                    "Fast Minimization of Mixed-Polarity AND/XOR Canonical Networks.",
                    "Statistical Timing Analysis of Combinational Circuits.",
                    "Fanin Ordering in Multi-Slot Timing Analysis.",
                    "Algorithms for Interface Timing Verification.",
                    "Designing ASICs for Use with Multichip Modules.",
                    "A Universal Testability Strategy for Multi-Chip Modules Based on BIST and Boundary-Scan.",
                    "VLSI Design of Modulo Adders/Subtractors.",
                    "Design of Concurrent Error-Detectable VLSI-Based Array Dividers.",
                    "A Comparison of Self-Timed Design Using FPGA, CMOS, and GaAs Technologies.",
                    "Implementing a High-Frequency Pattern Generator Based on Combinational Merging.",
                    "Routability-Driven Techology Mapping for LookUp-Table-Based FPGAs.",
                    "Placement-Based Partitioning for Lookup-Table-Based FPGAs.",
                    "Routable Technologie Mapping for LUT FPGAs.",
                    "Improving FPGA Routing Architectures Using Architecture and CAD Interactions.",
                    "Arithmetic Error Analysis of a new Reciprocal Cell.",
                    "Reliable Floating-Point Arithmetic Algorithms for Berger Encoded Operands.",
                    "MxN Booth Encoded Multiplier Generator Using Optimized Wallace Trees.",
                    "Modified Booth Algorithm for High Radix Multiplication.",
                    "Design and Implementation of a Robot Control System Using a Unified Hardware-Software Rapid Prototyping Framework.",
                    "An Application Specific Processor for a Multi-System Navigation Receiver.",
                    "NSC's Digital Answering Machine Solution.",
                    "An Efficient Logic Emulation System.",
                    "The Future of Embedded System Design.",
                    "System Level Verification of Large Scale Computer.",
                    "An Improved Graph-Based FPGA Techology Mapping Algorithm For Delay Optimization.",
                    "Technology Mapping via Transformations of Function Graphs.",
                    "Synthesis on Multiplexer-Based F.P.G.A. Using Binary Decision Diagrams.",
                    "MARVLE: A VLSI Chip for Variable Length Encoding and Decoding.",
                    "Synthesis of Multiple Bus/Functional Unit Architectures Implementing Neural Networks.",
                    "One-Chip System Integration for GSM with the DSP KISS-16V2.",
                    "Interconnect Modeling and Design in High-Speed VLSI/ULSI Systems.",
                    "Fully Differential Optical Interconnects for High-Speed Digital Systems.",
                    "Addressing the Tradeoff Between Standard and Custom ICs in System Level Design.",
                    "IBM Single Chip RISC Processor (RSC).",
                    "The Architecture of the LR33020 GraphX Processor: A MIPS-RISC Based X-Terminal Controller.",
                    "The T9000 Transputer.",
                    "Electromagnetic Modeling and Simulation of Electronic Packages.",
                    "Three Dimensional Circuit Oriented Electromagnetic Modeling for VLSI Interconnects.",
                    "Time Domain Simulation of Multiconductor Transmission Lines with Frequency-Dependent Losses.",
                    "Directions in Futrue High End Processors.",
                    "Design and Scaling of BiCMOS Circuits.",
                    "DACCT - Dynamic ACCess Testing of IBM Large Systems.",
                    "Constraint Slving for Test Case Generation.",
                    "Archimedes: An Approach to Architecutre-Independent Modeling for High-Level Simulation.",
                    "Concurrent Test Scheduling in Built-In Self-Test Environment.",
                    "BIST Generators for Sequential Faults.",
                    "Autonomous-Tol for Hardware Partitioning in a Built-in Self-Test Environment.",
                    "Delay Models for Verifying Speed-Dependent Asynchronous Circuits.",
                    "Linear Programming for Optimum Hazard Elimination in Asynchronous Circuits.",
                    "Synthesis of Timed Asynchronous Circuits.",
                    "High-Level Synthesis of Self-Recovering MicroArchitectures.",
                    "Estimating Lower-Bound Performance of Schedules Using a Relaxation Technique.",
                    "Just in Time Scheduling.",
                    "NVAX and NVAX + Single-Chip CMOS VAX Microprocessors.",
                    "Logical Verification of the NVAX CPU Chip Design.",
                    "Design Methodology and CAD Tools for the NVAX Microprocessor.",
                    "State Assignment Algorithms for Parallel Controller Synthesis.",
                    "Finite State Machine Decomposition Using Multiway Partitioning.",
                    "The Role of Prime Compatibles in the Minimization of Finite State Machines.",
                    "Sequential Circuit Design Using Synthesis and Optimization.",
                    "Dynamic Reordering of Hgh Latency Transactions Using a Modified a Micropipeline.",
                    "Practical Asynchronous Controller Design.",
                    "Synthesis of 3D Asynchronous State Machines.",
                    "Register Locking in an Asynchronous Microprocessor.",
                    "On Minimizing Hardware Overhead for Pseudoexhaustive Circuit Testability.",
                    "Fault Simulation and Test Generation by Fault Sampling Techniques.",
                    "Multiple Input Bridging Fault Detection in CMOS Sequential Circuits.",
                    "Multiple Fault Detection in CMOS Logic Circuits.",
                    "Channel Density Minimization by Pin Permutation.",
                    "An Area Minimizer for Floorplans with L-Shaped Regions.",
                    "Workload-Driven Floorplanning for MIPS Optimization.",
                    "Desktop Wars - The PC Versus the Workstation.",
                    "On Limitations and Extensions of STG Model for Designing Asynchronous Control Circuits.",
                    "Analysis of Asynchronous Binary Arbitration on Digital-Transmission-Line Busses.",
                    "Automatic Synthesis and Verification of Hazard-Free Control Circuits from Asynchronous Finite State Machine Specifications.",
                    "The Message Driven Processor: An Integrated Multicomputer Processing Element.",
                    "The J-Machine Network.",
                    "MDP Design Tools and Methods.",
                    "Functional VLSI Design Verification Methodology for the CM-5 Massively Parallel Supercomputer.",
                    "An IEEE 1149.1 Compliant Testability Architecture with Internal Scan.",
                    "Modeling and Simulation of Design Errors.",
                    "On Relationship Between ITE and BDD.",
                    "Boolean Matching Using Binary Decision Diagrams with Applications to Logic Synthesis and Verification.",
                    "A Synthesis Algorithm for Two-Level XOR Based Circuits.",
                    "SYCLOP: Synthesis of CMOS Logic for Low Power Applications.",
                    "Delay Prediction for Technology-Independent Logic Equations.",
                    "Library Mapping of CMOS-Switch-Level-Circuits by Extraction of Isomorphic Subgraphs.",
                    "A New Approach to Fault-Tolerance in Linear Analog Systems Based on Checksum-Coded State Space Representations.",
                    "Design of Robust-Path-Delay-Fault-Testable Combinational Circuits by Boolean Space Expansion.",
                    "Theory and Design of Two-Rail Totally Self-Checking Basic Building Blocks.",
                    "The ETCA Data-Flow Functional Computer for Real-Time Image Processing.",
                    "FPGA and Rapid Prototyping Technology Use in a Special Purpose Computer for Molecular Genetics.",
                    "The Selective Extra-Stage Butterfly.",
                    "Distributed VLSI Simulation on a Network of Workstations.",
                    "Hierarchical Simulation of MOS Circuits Using Extracted Functional Models.",
                    "AC++ Based Environment for Analog Circuit Simulation.",
                    "Protocol Verification as a Hardware Design Aid.",
                    "Verification of I/O Trace Set Inclusion for a Class of Non-Deterministic Finite State Machines.",
                    "The Formal Definition of a Synchronous Hardware-Description Language in Higher Order Logic.",
                    "High-Level State Machine Specification and Synthesis.",
                    "Versioning and Concurrency Control in a Distributed Design Environment.",
                    "ProperCAd: A Portable Object-Oriented Parallel Environment for VLSI CAD.",
                    "Sampling of Cache Congruence Classes.",
                    "A CRegs Implementation Study Based on the MIPS-X RISC Processor.",
                    "ALMP: A Shifting Memory Architecture for Loop Pipelining.",
                    "A Tool for Automatic Generation of BISTed and Transparent BISTed Rams.",
                    "An Ultra-Large Capacity Single-Chip Memory Architecture With Self-Testing and Self-Repairing.",
                    "Repair of RAMs With Clustered Faults.",
                    "Comparing Layouts with HDL Models: A Formal Verification Technique.",
                    "RTL Design Verification by Making Use of Datapath Information.",
                    "Some Techniques for Efficient Symbolic Simulation-Based Verification."
                ]
            }
        ]
    },
    {
        "year": "1991",
        "name": "9th ICCD 1991",
        "info": "Cambridge, MA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1991",
                "sub_name": "Proceedings 1991 IEEE International Conference on Computer Design: VLSI in Computer & Processors, ICCD '91, Cambridge, MA, USA, October 14-16, 1991.",
                "count": 128,
                "papers": [
                    "How to Design a Parallel Computer.",
                    "Liquid Nitrogen CMOS for Computer Applications.",
                    "Neural Networks Update.",
                    "Design and Test-The Two Sides of a Coin.",
                    "Logic Design for a High Performance Mainframe Computer, The HITAC M-880 Processor.",
                    "Architectural Considerations for SF-core Based Microprocessor.",
                    "Module Generation for AND/XOR Fields (XPLAs).",
                    "A Layout Compaction Algorithm with Multiple Grid Constraints.",
                    "Methods and Algorithms for Converting IC Designs Between Incompatible Design Systems.",
                    "Incremental Synthesis for Engineering Changes.",
                    "Concurrent Resynthesis for Network Optimization.",
                    "Dual Global Flow.",
                    "Stafan Algorithms for MOS Circuits.",
                    "Fast Differential Fault Simulation by Dynamic Fault Ordering.",
                    "A Fine Grain Architecture for Parallel Fault Simulation.",
                    "Partitioning Sequential Circuits for Logic Optimization.",
                    "Redundancy Identification and Removal Based on Implicit State Enumeration.",
                    "Implicit Manipulation of Equivalence Classes Using Binary Decision Diagrams.",
                    "Retiming of Circuits with Single Phase Transparent Latches.",
                    "Modeling fo Interconnections Lines for Stimulation of VLSI Circuits.",
                    "PowerPlay-Fast Dynamic Power Estimation Based on Logic Simulation.",
                    "Parallel Event-Driven Waveform Relaxation.",
                    "A Technique for Generating Efficient Simulators.",
                    "Designing Self-Testable Cellular Arrays.",
                    "Concurrent Error Detection in Array Dividers by Alternating Input Data.",
                    "Testing of Analog Neural Array-Processor Chips.",
                    "Fault-Tolerant Model of Neural Computing.",
                    "On-Chip Multiple Superscalar Processors with Secondary Cache Memories.",
                    "System Level ASIC Design for Hewleet-Packard's Low Cost PA-RISC Workstations.",
                    "DesignFab: A Methodology for ULSI Microprocessor Design.",
                    "Implementation-Independent Model of an Instruction Set Architecture Using VHDL.",
                    "Fuzzy Logic: Why the U.S. Falls Behind?.",
                    "Overview of the Monsoon Project.",
                    "The Monsoon Interconnection Network.",
                    "Test and Validation for Monsoon Processing Elements.",
                    "An Effective Analog Approach to Steiner Routing.",
                    "Performance-Driven Global Routing for Cell Based ICs.",
                    "Critical Net Routing.",
                    "Synthesis of Delay-Insensitive Circuits by Refinements into Atomic Threads.",
                    "Self-Timed Logic Using Current-Sensing Completion Detection (CSCD).",
                    "Synthesis of Asynchronous State Machines Using A Local Clock.",
                    "Amdahl Chip Delay Test System.",
                    "Robust Path Delay-Fault Testability on Dynamic CMOS Circuits.",
                    "Syndrome-Based Functional Delay Fault Location in Linear Digital Data-Flow Graphs.",
                    "A Data-Driven Architecture for Distributed Parallel Processing.",
                    "MPU: A N-Tuple Matching Processor.",
                    "Transitive Closure and Graph Component Labeling on Realistic Processor Arrays Based on Reconfigurable Mesh Network.",
                    "Decomposed Arbiters for Large Crossbars with Multi-Queue Input Buffers.",
                    "A Compositional Transformation for Formal Verification.",
                    "Automatic Derivation of FSM Specification to Implementation Encoding.",
                    "Design Verfication and Reachability Analysis Using Algebraic Manipulation.",
                    "Boolean Satisfiability and Equivalence Checking Using General Binary Decision Diagrams.",
                    "Power-Down Structures for BIST.",
                    "A Unique Approach to Built-in-Self-Test Circuit Design.",
                    "New Implementations, Tools, and Experiments for Decreasing Self-Checking PLAs Area Overhead.",
                    "A Built-In Self-Testing Approach for Minimizing Hardware Overhead.",
                    "CMOS Processor Circuit Design in Hewlett-Packard's Series 700 Workstations.",
                    "F-RISC/I: Fast Reduced Instruction Set Computer with GaAs (H)MESFET Implementation.",
                    "F-RISC/G: AlGaAs/GaAs HBT Standard Cell Library.",
                    "A Mechanism for Efficient Context Switching.",
                    "A Genetic Algorithm for Global Improvement of Macrocell Layouts.",
                    "I/O Pad Assignment Based on the Circuit Structure.",
                    "A Provable Near-Optimal Algorithm for the Channel Pin Assignment Problem.",
                    "Design Methodology for a MIPS Compatible Embedded Control Processor.",
                    "Verification Techniques for a MIPS Compatibvle Embedded Control Processor.",
                    "The Architecture of the LR33000: A MIPS Compatible RISC Processor for Embedded Control Applications.",
                    "Illustration of the SFG-Tracing Multi-Level Behavioral Verification Methodology, by the Correctness Proof of a High to Low Level Synthesis Application in CATHEDRAL-II.",
                    "Specifying System Behavior in CPA.",
                    "A Formally Verified System for Logic Synthesis.",
                    "Aliasing Probability in Multiple Input Linear Signature Automata for Q-ary Symmetric Errors.",
                    "Reduced Hamming Count and Its Aliasing Probability.",
                    "On the Manisfestation of Faults to Errors in Signature Analysis.",
                    "Operation Method in Fuzzy Set Operation Processor.",
                    "A Tag Coprocessor Architecture for Symbolic Languages.",
                    "An Efficient Pattern Match Architecture for Production Systems Using Content-Addressable Memory.",
                    "Object-Caching for Performance in Object-Oriented Systems.",
                    "Early Performance Estimation of Super Scalar Machine Models.",
                    "Interlock Schemes for Micropiplines: Application to a Self-Timed Rebound Sorter.",
                    "An Adaptive Hardware Machine Architecture and Compiler for Dynamic Processor Reconfiguration.",
                    "FASTCHART-Idea and Implementation.",
                    "Mapping Design Knowledge from Multiple Representations.",
                    "Synthesizing Converters Between Finite State Protocols.",
                    "An Integrated Design Environment for Application Specific Integrated Processor.",
                    "Allocation of Multiport Memory with Ports of Different Type in Register Transfer Level Synthesis.",
                    "Random Testability of Redundant Circuits.",
                    "Logic Synthesis of 100-percent Testable Logic Networks.",
                    "Fault Tolerant VLSI Design with Functional Block Redundancy.",
                    "Design and Test Automation-Gigascale Integration (GSI) in the 21st Century.",
                    "IBM AS/400 Processor Architecture and Design Methodology.",
                    "VLSI Design Automation for the Application System/400.",
                    "IBM AS/400 Processor Technology.",
                    "Logic Synthesis of Synchronous Parallel Controllers.",
                    "SYNTEST: A Method for High-Level SYNthesis with Self-TESTability.",
                    "Accessibility Analysis on Data Flow Graph: An Approach to Design for Testability.",
                    "Fine-Line Printed Circuit Board for High-Performance Computer Design.",
                    "Design Considerations for Digital Circuit Interconnections in a Multilayer Printed Circuit Board.",
                    "Fast Capacitance Extraction of General Three-Dimensional Structures.",
                    "A Simulator for General Purpose Optical Arrays.",
                    "An Optical Multichip Module.",
                    "A GaAs Receiver Module for Optoelectronic Computing and Interconnection.",
                    "VLSI Designs for High-Speed Huffman Decoder.",
                    "BioSCAN: A VLSI-Based System for Biosequence Analysis.",
                    "VLSI Implementation of a New Block Cipher.",
                    "An Optimal Algorithm for Spiral Floorplan Designs.",
                    "Area Optimization for Higher Order Hierarchical Floorplans.",
                    "The Cycle Structure of Channel Graphs in Nonslicible Floorplans and A Unified Algorithm for Feasible Routing Order.",
                    "Flipping Modules to Minimize Maximum Wire Length.",
                    "High Performance Packaged Electronics for the IBM ES9000TM Mainframe.",
                    "IBM ES/9000TM System Architecture and Hardware.",
                    "Enhanced Chip/Package Design for the IBM ES/9000TM.",
                    "Design Automation of Test for the EX/9000TM Series Processors.",
                    "A Comparison of Redundant CORDIC Rotation Engines.",
                    "A Fast Division Algorithm for VLSI.",
                    "High-Speed VLSI Arithmetic Processor Architectures Using Hybrid Number Representation.",
                    "New Classes of Unidirectional Error-Detecting Codes.",
                    "Design and Synthesis of Self-Checking VLSI Circuits and Systems.",
                    "Design of a Self-Testing Checker for Borden Code.",
                    "Technologies for Rapid Prototyping of Multi-Chip Modules.",
                    "Energy Considerations in Multichip-Module Based Multiprocessors.",
                    "The Commercial Realization of Multi-Chip Modules Quo Vadimus.",
                    "High-Performance VLSI Processor for Robot Inverse Dynamics Computation.",
                    "A New O(n log n) Scheduling Heuristic for Parallel Decomposition of Sparce Matrices.",
                    "A Predictive Parallel Motion Estimation Algorithm for Digital Image Processing.",
                    "A Multiprocessor Architecture for Circuit Simulation.",
                    "Three-Level Decomposition with Application to PLDs.",
                    "An Algorithm for the Multi-Level Minimazation of Reed-Muller Rpresentations.",
                    "Identification of Viable Paths Using Binary Decision Diagrams.",
                    "Optimal Clocking of Circular Pipelines."
                ]
            }
        ]
    },
    {
        "year": "1990",
        "name": "8th ICCD 1990",
        "info": "Cambridge, MA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1990",
                "sub_name": "Proceedings of the 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD 1990, Cambridge, MA, USA, 17-19 September, 1990.",
                "count": 106,
                "papers": [
                    "Design issues of a rate 8/10 matched-spectral-null trellis code chip for partial response channels.",
                    "BiCMOS design overview and implementation methodology.",
                    "Submicron BiCMOS technologies for supercomputer and high speed system implementation.",
                    "BiCMOS Futurebus transceiver.",
                    "A strategy for avoiding pipeline interlock delays in a microprocessor.",
                    "Exploitation of operation-level parallelism in a processor of the CRAY X-MP.",
                    "A parameter adjustment method for analog circuits based on convex fuzzy decision using constraints of satisfactory level.",
                    "Automatic layout generation for mixed analog-digital VLSI neural chips.",
                    "MxSICO: a silicon compiler for mixed analog digital circuits.",
                    "A global feedback detection algorithm for VLSI circuits.",
                    "Fault tolerance in RNS: an efficient approach.",
                    "The observability don't-care set and its approximations.",
                    "Figures of merit for system path time estimation.",
                    "Design for routability of a high-density gate array.",
                    "Concurrent testing of VLSI circuits using conservative logic.",
                    "Reliability analysis of a computer system for a data collection application.",
                    "Reliable design of multichip nonblocking crossbars.",
                    "Task assignment by parallel simulated annealing.",
                    "Fast parallel communication on mesh connected machines with low buffer requirements.",
                    "A trace-driven analysis of the 'wrap-around' network.",
                    "Vector processor design for parallel DSP systems using hierarchical behavioral description based synthesizer.",
                    "Formal semantics of UDL/I and its applications to CAD/DA tools.",
                    "Rule-based testability rule check program.",
                    "Practical design assistance at register transfer level using a data path verifier.",
                    "Design of robustly testable static CMOS parity trees derived from binary decision diagrams.",
                    "Test generation in circuits constructed by input decomposition.",
                    "Design of repairable and fully testable folded PLAs.",
                    "Synthesis of testable PLAs using adaptive heuristics for efficiency.",
                    "Real-time computing of optical flow using adaptive VLSI neuroprocessors.",
                    "Parallel digital image restoration using adaptive VLSI neural chips.",
                    "An analog parallel distributed solution to the shortest path problem.",
                    "DEBBIE: a configurable user interface for CAD frameworks.",
                    "ASIC design using the high-level synthesis system CALLAS: a case study.",
                    "A design environment for high performance VLSI signal processing.",
                    "Compacting randomly generated test sets.",
                    "Estimating aliasing in CA and LFSR based signature registers.",
                    "Built-in self-test with weighted random pattern hardware.",
                    "HAL III: function level hardware logic simulation.",
                    "High speed VLSI logic simulation using bitwise operations and parallel processing.",
                    "Automatic classification of node types in switch-level descriptions.",
                    "68040 memory modules and bus controller.",
                    "68040 integer module.",
                    "A floating point unit for the 68040.",
                    "Test architecture of the Motorola 68040.",
                    "An edge based netlist extractor for IC layouts.",
                    "Approximate time-domain models of three-dimensional interconnects.",
                    "Derivation of signal flow direction in MOS VLSI: an alternative.",
                    "Digital magnetic recording systems.",
                    "Complexity issues in RAM-DFE design for magnetic disk drives.",
                    "A parallel algorithm for constructing binary decision diagrams.",
                    "New ideas on symbolic manipulations of finite state machines.",
                    "Formal verification of cache systems using refinement relations.",
                    "Modular BIST concept for microprocessors.",
                    "VLSI asynchronous sequential circuit design.",
                    "A functional diagnostics methodology.",
                    "Architectures for pipelined Wallace tree multiplier-accumulators.",
                    "A class of close-to-optimum adder trees allowing regular and compact layout.",
                    "A reduced area scheme for carry-select adders.",
                    "2.5 Gbits/sec telecommunications gate array.",
                    "An approach to 150 K gate low power ECL cell based integrated circuits.",
                    "Design and application trade-offs between high-density and high-speed ASICs.",
                    "Testability driven synthesis of interacting finite state machines.",
                    "Heuristic minimization of Boolean relations using testing techniques.",
                    "SYLON-REDUCE: an MOS network optimization algorithms using permissible functions.",
                    "Boolean technology mapping for both ECI and CMOS circuits based on permissible functions and binary decision diagrams.",
                    "Fault grading of large digital systems.",
                    "BiCMOS fault models: is stuck-at adequate?",
                    "The fault dropping problem in concurrent event driven simulation.",
                    "Optimized bit level architectures for IIR filtering.",
                    "Wavefront array processor for video applications.",
                    "A 75 MHz CMOS digital convolver.",
                    "SAP: design of a systolic array processor for computation in vision.",
                    "Experiments with an efficient heuristic algorithm for local microcode generation.",
                    "Automatic generation of control circuits in pipelined DSP architectures.",
                    "Combined hardware selection and pipelining in high performance data-path design.",
                    "A hierarchical floorplanning approach.",
                    "Pin assignment for improved performance in standard cell design.",
                    "Pseudo pin assignment for single-layer over-the-cell routing.",
                    "A 64-bit floating-point processing unit with a horizontal instruction code for parallel operations.",
                    "Application specific microprocessor [NS3200/EP family].",
                    "A pipelined microprocessor for logic programming languages.",
                    "Minimization of multioutput TANT networks for unlimited fan-in network model.",
                    "Logic synthesis for programmable logic devices.",
                    "On the estimation of logic complexity for design automation applications.",
                    "An improved algorithm for the minimization of mixed polarity Reed-Muller representations.",
                    "An area-efficient reconfigurable binary tree architecture.",
                    "Empirical evaluation of randomly-wire multistage networks.",
                    "Design aids and test results for laser-programmable logic arrays.",
                    "Preliminary description of Tabula Rasa, an electrically reconfigurable hardware engine.",
                    "Multiterminal-net routing by grid stretching.",
                    "An efficient parallel algorithm for channel routing.",
                    "The complexity of adaptive annealing.",
                    "Early resolution of address translation in cache design.",
                    "Cache design for high performance computers with BiCMOS VLSIs.",
                    "QRAM-Quick access memory system.",
                    "Associative and data processing Mbit-DRAM.",
                    "Computer systems employing reconfigurable board-to-board free-space optical interconnections: COSINE-1 and -2.",
                    "Simultaneous bidirectional signalling for IC systems.",
                    "Accurate interconnect modeling for high frequency LSI/VLSI circuits and systems.",
                    "Towards a VLSI packaging design support environment (PDSE); concepts and implementation.",
                    "A linear time algorithm for optimal CMOS functional cell layouts.",
                    "Placement algorithms for CMOS cell synthesis.",
                    "An area estimation technique for module generation.",
                    "A file-based adaptive prefetch caching design.",
                    "Design of a custom processing unit based on Intel i486 architectures and performances trade-offs.",
                    "On-the-fly circuit to measure the average working set size."
                ]
            }
        ]
    },
    {
        "year": "1989",
        "name": "7th ICCD 1989",
        "info": "Cambridge, MA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1989",
                "sub_name": "Computer Design: VLSI in Computers and Processors, ICCD 1989. Proceedings., 1989 IEEE International Conference on, Cambridge, MA, USA, October 2-4, 1989.",
                "count": 115,
                "papers": [
                    "An integrated floating point vector processor for DSP and scientific computing.",
                    "FPC: a floating-point processor controller chip for systolic signal processing.",
                    "A fast algorithm for mixed-radix conversion in residue arithmetic.",
                    "SLAM: a smart analog module layout generator for mixed analog-digital VLSI design.",
                    "Schematic specification of datapath layout.",
                    "A channelless layout for multilevel synthesis with compiled cells.",
                    "A test generation system for path delay faults.",
                    "A framework for evaluating test pattern generation strategies.",
                    "Intelligent backtracking in test generation for combinational circuits.",
                    "Integrated optoelectronics-to-VLSI packaging technology.",
                    "Optical interconnects for interprocessor communications in the Connection Machine.",
                    "An integrated free space optical bus.",
                    "A low-impedance load detector circuit for optical interconnects.",
                    "A general-purpose video signal processor: architecture and programming.",
                    "Motion estimation VLSI architecture for image coding.",
                    "Generic ASIC architecture for digital signal processing.",
                    "The matrix transform chip.",
                    "A global floorplanning technique for VLSI layout.",
                    "A fast floor planning algorithm for architectural evaluation.",
                    "Accurate prediction of physical design characteristics for random logic.",
                    "Floorplan optimization on multiprocessors.",
                    "Design of TSC checkers for implementation in CMOS technology.",
                    "Design of sufficiently strongly self-checking embedded checkers for systematic and separable codes.",
                    "Concurrent checking in dedicated controllers.",
                    "Computation with simultaneously concurrent error detection using bi-directional operands.",
                    "An IBM second generation RISC processor architecture.",
                    "IBM second-generation RISC machine organization.",
                    "IBM RISC chip design methodology.",
                    "A novel message switch for highly parallel systems.",
                    "An algorithm for voice and data integration on packet-switched local area networks.",
                    "A microprogrammable VLSI routing controller for HARTS.",
                    "Efficient double asymmetric error correcting codes.",
                    "High throughput reconstruction of Huffman-coded images.",
                    "Fault-tolerant VLSI processor array for the SVD.",
                    "Performance and microarchitecture of the i486TM processor.",
                    "High performance circuits for the i486TM processor.",
                    "Issues in the implementation of the i486TM cache and bus.",
                    "Computer aided design and built in self test on the i486TM CPU.",
                    "Formal verification of state-machines using higher-order logic.",
                    "Modeling timing assumptions with trace theory.",
                    "Automatic verification of speed-independent circuits with Petri net specifications.",
                    "Verifying pipelined hardware using symbolic logic simulation.",
                    "The design of a multi-chip single package digital signal processing module.",
                    "Integration and packaging plateaus of processor performance.",
                    "Comparison of chip crossing delay in various packaging environments.",
                    "Computer aided design system for VLSI interconnections.",
                    "An automatic test pattern generation program for large ASICs.",
                    "The role of synthesis in an ASIC design environment.",
                    "Evolution in the application of ASICs in the second-generation Titan.",
                    "Multiple-valued Boolean minimization based on graph coloring.",
                    "Correctness verification of VLSI modules supported by a very efficient Boolean prover.",
                    "OPAM: an efficient output phase assignment for multilevel logic minimization.",
                    "Fast MOS circuit simulation with a direct equation solver.",
                    "Frigg: a simulation environment for multiple-processor DSP system development.",
                    "Magnitude classes in switch-level modeling.",
                    "Identification of undetectable faults in combinational circuits.",
                    "An enhanced high performance combinational fault simulator using two-way parallelism.",
                    "Parallel-concurrent fault simulation.",
                    "BiCMOS, a technology for high-speed/high-density ICs.",
                    "Impact of BiCMOS technology on SRAM circuit design.",
                    "Internal ECL-BiCMOS translator circuits in half micron technology.",
                    "Circuit technologies for BiCMOS VLSI's as computer elements.",
                    "A logic network synthesis system, SYLON.",
                    "Logic decomposition algorithms for the timing optimization of multi-level logic.",
                    "Automated synthesis of systems with interacting asynchronous (self-timed) and synchronous components.",
                    "Testability of digital circuits via the spectral domain.",
                    "Hamming count-a compaction testing technique.",
                    "A VLSI residue arithmetic multiplier with fault detection capability.",
                    "Improved testability evaluations in combinational logic networks.",
                    "A high performance BiCMOS 32-bit microprocessor.",
                    "Counter-based residue arithmetic circuit for easily testable VLSI digital signal processing systems.",
                    "A VLSI module for IEEE floating-point multiplication/division/square root.",
                    "Adaptive and pipelined VLSI designs for tree-based codes.",
                    "An 80 MFLOPS floating-point engine in the Intel i860(TM) processor.",
                    "The bus interface and paging units of the i860TM microprocessor.",
                    "Architectural features of the i860(TM)-microprocessor RISC core and on-chip caches.",
                    "Ordered binary decision diagrams and circuit structure.",
                    "Logic minimization for factored forms.",
                    "A generalized approach to the constrained cubical embedding problem.",
                    "A 32-bit microprocessor with high performance bit-map manipulation instructions.",
                    "Novel architecture for a high performance full custom graphics processor.",
                    "High performance I/O processors for real-time pulse handling.",
                    "Mind: a module binder for high level synthesis.",
                    "A cost function based optimization technique for scheduling in data path synthesis.",
                    "DAGAR: an automatic pipelined microarchitecture synthesis system.",
                    "HYPER: an interactive synthesis environment for high performance real time applications.",
                    "Reliability issues of MOS and bipolar ICs.",
                    "A yield model for the evaluation of topologically constrained chip architectures.",
                    "Electromigration median time-to-failure based on a stochastic current waveform.",
                    "On a class of (2n-1)-stage rearrangeable interconnection networks.",
                    "A systolic approach to multistage interconnection network design.",
                    "Systolic L-U decomposition array with a new reciprocal cell.",
                    "The design and implementation of a multi-queue buffer for VLSI communication switches.",
                    "A fuzzy logic controller with reconfigurable, cascadable architecture.",
                    "Systolic implementation of neural networks.",
                    "A flexible architecture for neural networks.",
                    "Issues in the test of artificial neural networks.",
                    "Simulation of MOS circuit performance degradation with emphasis on VLSI design-for-reliability.",
                    "Digital and analog integrated-circuit design with built-in reliability.",
                    "A module-sliced approach for high yield VLSI/WSI processors.",
                    "Locality characteristics of symbolic programs.",
                    "A design of a memory management unit for object-based systems.",
                    "A cached system architecture dedicated for the system IO activity on a CPU board.",
                    "Automatic signal net-matching for VLSI layout design.",
                    "The channel intersection problem in the building block style layout.",
                    "A hierarchical constraint graph generation and compaction system for symbolic layout.",
                    "Macrocell-level compaction with automatic jog introduction.",
                    "System-level design verification in the AT&T computer division: overview and strategy.",
                    "System-level design verification in the AT&T Computer Division: tools.",
                    "A system simulation environment within Digital.",
                    "FOCUS: an experimental environment for validation of fault-tolerant systems - case study of a jet-engine controller.",
                    "Scheduling unequal length tests in high performance VLSI system implementations.",
                    "Built-in test methodology for a full custom processor chip.",
                    "An efficient approach to pseudo-exhaustive test generation for BIST design.",
                    "Designing fault-tolerant, testable, VLSI processors using the IEEE P1149.1 boundary-scan architecture."
                ]
            }
        ]
    },
    {
        "year": "1988",
        "name": "6th ICCD 1988",
        "info": "Rye Brook, NY, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/iccd/1988",
                "sub_name": "Computer Design: VLSI in Computers and Processors, ICCD 1988., Proceedings of the 1988 IEEE International Conference on, Rye Brook, NY, USA, October 3-5, 1988.",
                "count": 124,
                "papers": [
                    "A parallel simulated annealing algorithm for channel routing on a hypercube multiprocessor.",
                    "Object relocation in OX.",
                    "Test generation in a parallel processing environment.",
                    "Super computer technology at Convex.",
                    "The Cray Y-MP-a VLSI supercomputer.",
                    "The design of a reduced ambient temperature, air cooled supercomputer.",
                    "Comparative analysis of approaches to hardware acceleration for sparse-matrix factorization.",
                    "Sorting on an array of processors.",
                    "Floating point CORDIC for matrix computations.",
                    "Analog circuit synthesis and exploration in OASYS.",
                    "Knowledge-based analog circuit synthesis with flexible architecture.",
                    "Interconnection delay in very high-speed VLSI.",
                    "Test generation by fault sampling.",
                    "Adaptative backtrace and dynamic partitioning enhance ATPG.",
                    "The BACK algorithm for sequential test generation.",
                    "Random testability analysis: comparing and evaluating existing approaches.",
                    "Multi-chip packaging for high performance systems.",
                    "Modeling and simulation of coupled lossy lines for VLSI interconnections.",
                    "Computer-aided simulation of optical interconnects for high-speed digital systems.",
                    "Free-space optical crossover interconnects for parallel computers.",
                    "Instruction reorganization for a variable-length pipelined microprocessor.",
                    "Cache-based pipeline architecture in the Hitachi H32/200 32-bit microprocessor.",
                    "The capability mechanism of a VLSI processor.",
                    "Design tradeoffs for a 40 MIPS (peak) CMOS 32-bit microprocessor.",
                    "Extension of a transistor level digital timing simulator to include first order analog behavior.",
                    "MILES: a mixed level simulator for analog/digital design.",
                    "Variable reduction in MOS timing models.",
                    "Parallel LU factorization for circuit simulation on an MIMD computer.",
                    "A class of fault-tolerant cellular permutation networks.",
                    "Test generation of C-testable array dividers.",
                    "Testing of VLSI regular arrays.",
                    "VLSI programming and silicon compilation; a novel approach from Philips research.",
                    "VLSI programming.",
                    "Compilation of communicating processes into delay-insensitive circuits.",
                    "The design of the VLSI image-generator ZaP.",
                    "Tera-Hertz study of normal and superconducting transmission lines.",
                    "Potential applications of high-Tc superconducting transmission lines in integrated systems.",
                    "Automatic layout and optimization of static CMOS cells.",
                    "Optimization for automatic cell assembly.",
                    "An octagonal geometry compactor.",
                    "Processor design using path programmable logic.",
                    "Direct synthesis of mapping circuits.",
                    "SID: synthesis of integral design.",
                    "The KARL/KARATE system - integrating functional test development into a CAD environment for VLSI.",
                    "Design of a high-speed arithmetic datapath.",
                    "Generation of high speed CMOS multiplier-accumulators.",
                    "Approaching a nanosecond: a 32 bit adder.",
                    "A comparison of two digit serial VLSI adders.",
                    "System interface of the NS32532 microprocessor.",
                    "Limits of backplane bus design.",
                    "VLSI support for copyback caching protocols on Futurebus.",
                    "CTP-A family of optimizing compilers for the NS32532 microprocessor.",
                    "McMAP: a fast technology mapping procedure for multi-level logic synthesis.",
                    "Mapping properties of multi-level logic synthesis operations.",
                    "A rule based logic reorganization system LORES/EX.",
                    "PLA based finite state machines using Johnson counters as state memories.",
                    "Transient fault behavior in a microprocessor - A case study.",
                    "Classical fault analysis for MOS VLSI circuits.",
                    "A new class of symmetric error correcting / unidirectional error detecting codes.",
                    "Large memory embedded ASICs.",
                    "Gate array technology.",
                    "The CydraTM 5 computer system architecture.",
                    "The Astronautics ZS-1 processor.",
                    "EXIST: an interactive VLSI architectural environment.",
                    "PARET: an integrated visual tool for the study of parallel systems.",
                    "Critic: a knowledge-based program for critiquing circuit designs.",
                    "A proposed standard test bus and boundary scan architecture.",
                    "IEEE P1149 Proposed Standard Testability Bus - An update with case histories.",
                    "HIT: a standard constructional system for testability and maintainability.",
                    "High speed, low power CMOS transmitter-receiver system.",
                    "A high speed static CMOS PLA architecture.",
                    "A matched-delay CMOS TDM multiplexer cell.",
                    "CREATE-LIFE: a design system for high performances VLSI circuits.",
                    "Microarchitecture of the 80960 high-integration processors.",
                    "The MIPS M2000 system.",
                    "RISC architecture of the M88000.",
                    "First 32-bit SPARC-based processors implemented in high-speed CMOS.",
                    "Synthesis from VHDL.",
                    "Representation of control and timing behavior with applications to interface synthesis.",
                    "A novel approach to the synthesis of practical datapath architectures using artificial intelligence techniques.",
                    "UBIST version of the SYCO's control section compiler.",
                    "Integrated design and test synthesis.",
                    "Estimation of area and performance overheads for testable VLSI circuits.",
                    "A modular scan-based testability system.",
                    "CESAR - A programmable high performance systolic array processor.",
                    "Reconfiguration strategies in VLSI processor arrays.",
                    "Parallel calculation of shortest paths in sparse graphs on a systolic array.",
                    "Area evaluation metrics for transistor placement.",
                    "VITAL: fully automatic placement strategies for very large semicustom designs.",
                    "Alternative strategies for applying min-cut to VLSI placement.",
                    "A global chip test implementation including built-in self-test.",
                    "A testable PLA design with low overhead and ease of test generation.",
                    "Current sensing for built-in testing of CMOS circuits.",
                    "Aliasing errors in signature analysis testing of integrated circuits.",
                    "A modular VLSI architecture for coincidence detection in positron emission tomography.",
                    "A co-processor with supercomputer capabilities for personal computers.",
                    "A methodology for the control and custom VLSI implementation of large-scale Clos networks.",
                    "Set-associative dynamic random access memory.",
                    "Implementation of fast radix-4 division with operands scaling.",
                    "A serial-input serial-output bit-sliced convolver.",
                    "Use of redundant binary representation for fault-tolerant arithmetic array processors.",
                    "Parallel decomposition of multipliers modulo (2n\u00b11).",
                    "The POTATO chip architecture: a study in tradeoffs for signal processing chip design.",
                    "Fault tolerance and testing aspects of an architecture for a generalized sidelobe cancellor.",
                    "VLSI implementation of GSC architecture with a new ripple carry adder.",
                    "Design of a 64-processor by 128-memory crossbar switching network.",
                    "Trace driven modelling and performance evaluation of tightly coupled multiprocessor systems.",
                    "A highly parallel processor with an instruction set including relational algebra.",
                    "Simulated annealing on a multiprocessor.",
                    "Error tolerance in parallel simulated annealing techniques.",
                    "Stop criteria in simulated annealing.",
                    "On fault-tolerant structure, distributed fault-diagnosis, reconfiguration, and recovery of the array processors.",
                    "A self-reconfiguration scheme for fault-tolerant VLSI processor arrays.",
                    "Array partitioning: a methodology for reconfigurability and reconfiguration problems.",
                    "APES: an integrated system for behavioral design, simulation and evaluation of array processors.",
                    "Design of a 20 MHz 64-tap transversal filter.",
                    "A high performance CMOS chipset for FFT processors.",
                    "A novel VLSI architecture for the real-time implementation of 2-D signal processing systems.",
                    "A GaAs vector memory system for signal processing.",
                    "A functional approach to formal hardware verification: the MTI experience.",
                    "A higher level hardware design verification.",
                    "Proof and synthesis.",
                    "Verifiable and executable theories of design for synthesizing correct hardware.",
                    "ES/3090: a realization of ESA/370 system architecture in IBM's most powerful mainframe computer through a balance of technology and system innovations."
                ]
            }
        ]
    }
]