
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1365.949 ; gain = 160.523
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_score' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1398.164 ; gain = 27.871
Command: read_checkpoint -auto_incremental -incremental D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.473 ; gain = 410.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:36]
INFO: [Synth 8-3491] module 'design_1' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:281' bound to instance 'design_1_i' of component 'design_1' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:58]
INFO: [Synth 8-638] synthesizing module 'design_1' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:306]
INFO: [Synth 8-3491] module 'design_1_Coor_PixelL_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_Coor_PixelL_0_0/synth/design_1_Coor_PixelL_0_0.vhd:56' bound to instance 'Coor_PixelL_0' of component 'design_1_Coor_PixelL_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:586]
INFO: [Synth 8-638] synthesizing module 'design_1_Coor_PixelL_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_Coor_PixelL_0_0/synth/design_1_Coor_PixelL_0_0.vhd:77]
INFO: [Synth 8-3491] module 'Coor_PixelL' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/Coor_PixelL.vhd:35' bound to instance 'U0' of component 'Coor_PixelL' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_Coor_PixelL_0_0/synth/design_1_Coor_PixelL_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Coor_PixelL' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/Coor_PixelL.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Coor_PixelL' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/Coor_PixelL.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_Coor_PixelL_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_Coor_PixelL_0_0/synth/design_1_Coor_PixelL_0_0.vhd:77]
INFO: [Synth 8-3491] module 'design_1_Coor_PixelR_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_Coor_PixelR_0_0/synth/design_1_Coor_PixelR_0_0.vhd:56' bound to instance 'Coor_PixelR_0' of component 'design_1_Coor_PixelR_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:607]
INFO: [Synth 8-638] synthesizing module 'design_1_Coor_PixelR_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_Coor_PixelR_0_0/synth/design_1_Coor_PixelR_0_0.vhd:77]
INFO: [Synth 8-3491] module 'Coor_PixelR' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/peddel_R.vhd:35' bound to instance 'U0' of component 'Coor_PixelR' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_Coor_PixelR_0_0/synth/design_1_Coor_PixelR_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Coor_PixelR' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/peddel_R.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Coor_PixelR' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/peddel_R.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_Coor_PixelR_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_Coor_PixelR_0_0/synth/design_1_Coor_PixelR_0_0.vhd:77]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/synth/design_1_util_vector_logic_1_0.v:53' bound to instance 'Reset_score_OR_gate' of component 'design_1_util_vector_logic_1_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:628]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_1_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/synth/design_1_util_vector_logic_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_1_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/synth/design_1_util_vector_logic_1_0.v:53]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.v:53' bound to instance 'Running_AND_gate' of component 'design_1_util_vector_logic_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:634]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic__parameterized0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic__parameterized0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.v:53]
INFO: [Synth 8-3491] module 'design_1_aanraking_herkennen_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_aanraking_herkennen_0_0/synth/design_1_aanraking_herkennen_0_0.vhd:56' bound to instance 'aanraking_herkennen_0' of component 'design_1_aanraking_herkennen_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:640]
INFO: [Synth 8-638] synthesizing module 'design_1_aanraking_herkennen_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_aanraking_herkennen_0_0/synth/design_1_aanraking_herkennen_0_0.vhd:75]
INFO: [Synth 8-3491] module 'aanraking_herkennen' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/aanraking_herkennen.vhd:7' bound to instance 'U0' of component 'aanraking_herkennen' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_aanraking_herkennen_0_0/synth/design_1_aanraking_herkennen_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'aanraking_herkennen' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/aanraking_herkennen.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aanraking_herkennen' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/aanraking_herkennen.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_1_aanraking_herkennen_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_aanraking_herkennen_0_0/synth/design_1_aanraking_herkennen_0_0.vhd:75]
INFO: [Synth 8-3491] module 'design_1_beeld_generator_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_beeld_generator_0_0/synth/design_1_beeld_generator_0_0.vhd:56' bound to instance 'beeld_generator_0' of component 'design_1_beeld_generator_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:657]
INFO: [Synth 8-638] synthesizing module 'design_1_beeld_generator_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_beeld_generator_0_0/synth/design_1_beeld_generator_0_0.vhd:71]
INFO: [Synth 8-3491] module 'beeld_generator' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/beeld_generator.vhd:5' bound to instance 'U0' of component 'beeld_generator' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_beeld_generator_0_0/synth/design_1_beeld_generator_0_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'beeld_generator' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/beeld_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'beeld_generator' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/beeld_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_beeld_generator_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_beeld_generator_0_0/synth/design_1_beeld_generator_0_0.vhd:71]
INFO: [Synth 8-3491] module 'design_1_clk_divider_0_1' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_divider_0_1/synth/design_1_clk_divider_0_1.vhd:56' bound to instance 'clk_divider_0' of component 'design_1_clk_divider_0_1' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:670]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_divider_0_1' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_divider_0_1/synth/design_1_clk_divider_0_1.vhd:64]
	Parameter division bound to: 750000 - type: integer 
INFO: [Synth 8-3491] module 'clk_divider' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/clk_divider.vhd:9' bound to instance 'U0' of component 'clk_divider' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_divider_0_1/synth/design_1_clk_divider_0_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/clk_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/clk_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_divider_0_1' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_divider_0_1/synth/design_1_clk_divider_0_1.vhd:64]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:69' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:676]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'constants_imp_10L8KXE' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_peddels_hoogte_4' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_4/synth/design_1_peddels_hoogte_4.v:53' bound to instance 'balletje_grootte_RnM' of component 'design_1_peddels_hoogte_4' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:78]
INFO: [Synth 8-6157] synthesizing module 'design_1_peddels_hoogte_4' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_4/synth/design_1_peddels_hoogte_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_peddels_hoogte_4' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_4/synth/design_1_peddels_hoogte_4.v:53]
INFO: [Synth 8-3491] module 'design_1_scherm_hoogte_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_scherm_hoogte_0/synth/design_1_scherm_hoogte_0.v:53' bound to instance 'max_score_RnM' of component 'design_1_scherm_hoogte_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:82]
INFO: [Synth 8-6157] synthesizing module 'design_1_scherm_hoogte_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_scherm_hoogte_0/synth/design_1_scherm_hoogte_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_scherm_hoogte_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_scherm_hoogte_0/synth/design_1_scherm_hoogte_0.v:53]
INFO: [Synth 8-3491] module 'design_1_peddels_hoogte_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_0/synth/design_1_peddels_hoogte_0.v:53' bound to instance 'peddels_breedte_RnM' of component 'design_1_peddels_hoogte_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'design_1_peddels_hoogte_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_0/synth/design_1_peddels_hoogte_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_peddels_hoogte_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_0/synth/design_1_peddels_hoogte_0.v:53]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53' bound to instance 'peddels_hoogte_RnM' of component 'design_1_xlconstant_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:90]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-3491] module 'design_1_peddels_hoogte_2' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_2/synth/design_1_peddels_hoogte_2.v:53' bound to instance 'peddels_x_offset_RnM' of component 'design_1_peddels_hoogte_2' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:94]
INFO: [Synth 8-6157] synthesizing module 'design_1_peddels_hoogte_2' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_2/synth/design_1_peddels_hoogte_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized3' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized3' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_peddels_hoogte_2' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_2/synth/design_1_peddels_hoogte_2.v:53]
INFO: [Synth 8-3491] module 'design_1_peddels_hoogte_3' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_3/synth/design_1_peddels_hoogte_3.v:53' bound to instance 'scherm_breedte_RnM' of component 'design_1_peddels_hoogte_3' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:98]
INFO: [Synth 8-6157] synthesizing module 'design_1_peddels_hoogte_3' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_3/synth/design_1_peddels_hoogte_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized4' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized4' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_peddels_hoogte_3' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_3/synth/design_1_peddels_hoogte_3.v:53]
INFO: [Synth 8-3491] module 'design_1_peddels_hoogte_1' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_1/synth/design_1_peddels_hoogte_1.v:53' bound to instance 'scherm_hoogte_RnM' of component 'design_1_peddels_hoogte_1' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:102]
INFO: [Synth 8-6157] synthesizing module 'design_1_peddels_hoogte_1' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_1/synth/design_1_peddels_hoogte_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized5' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized5' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_peddels_hoogte_1' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_peddels_hoogte_1/synth/design_1_peddels_hoogte_1.v:53]
INFO: [Synth 8-256] done synthesizing module 'constants_imp_10L8KXE' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_lijn_tekenen_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_lijn_tekenen_0_0/synth/design_1_lijn_tekenen_0_0.vhd:56' bound to instance 'lijn_tekenen_0' of component 'design_1_lijn_tekenen_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:693]
INFO: [Synth 8-638] synthesizing module 'design_1_lijn_tekenen_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_lijn_tekenen_0_0/synth/design_1_lijn_tekenen_0_0.vhd:74]
	Parameter width_line bound to: 3 - type: integer 
	Parameter space_between_lines bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'lijn_tekenen' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/lijn_tekenen.vhd:5' bound to instance 'U0' of component 'lijn_tekenen' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_lijn_tekenen_0_0/synth/design_1_lijn_tekenen_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'lijn_tekenen' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/lijn_tekenen.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lijn_tekenen' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/lijn_tekenen.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_lijn_tekenen_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_lijn_tekenen_0_0/synth/design_1_lijn_tekenen_0_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'ontvangen_controllers_imp_RFQXIP' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:128]
INFO: [Synth 8-3491] module 'design_1_clk_divider_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_divider_0_0/synth/design_1_clk_divider_0_0.vhd:56' bound to instance 'clk_divider_0' of component 'design_1_clk_divider_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:222]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_divider_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_divider_0_0/synth/design_1_clk_divider_0_0.vhd:64]
	Parameter division bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clk_divider' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/clk_divider.vhd:9' bound to instance 'U0' of component 'clk_divider' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_divider_0_0/synth/design_1_clk_divider_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized1' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/clk_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized1' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/clk_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_divider_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_divider_0_0/synth/design_1_clk_divider_0_0.vhd:64]
INFO: [Synth 8-3491] module 'design_1_controller_draadloos_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_draadloos_0_0/synth/design_1_controller_draadloos_0_0.vhd:56' bound to instance 'controller_draadloos_0' of component 'design_1_controller_draadloos_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:228]
INFO: [Synth 8-638] synthesizing module 'design_1_controller_draadloos_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_draadloos_0_0/synth/design_1_controller_draadloos_0_0.vhd:66]
INFO: [Synth 8-3491] module 'controller_draadloos' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_draadloos.vhd:7' bound to instance 'U0' of component 'controller_draadloos' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_draadloos_0_0/synth/design_1_controller_draadloos_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'controller_draadloos' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_draadloos.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'controller_draadloos' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_draadloos.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'design_1_controller_draadloos_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_draadloos_0_0/synth/design_1_controller_draadloos_0_0.vhd:66]
INFO: [Synth 8-3491] module 'design_1_controller_inductief_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_inductief_0_0/synth/design_1_controller_inductief_0_0.vhd:56' bound to instance 'controller_inductief_0' of component 'design_1_controller_inductief_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:236]
INFO: [Synth 8-638] synthesizing module 'design_1_controller_inductief_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_inductief_0_0/synth/design_1_controller_inductief_0_0.vhd:66]
INFO: [Synth 8-3491] module 'controller_inductief' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_inductief.vhd:7' bound to instance 'U0' of component 'controller_inductief' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_inductief_0_0/synth/design_1_controller_inductief_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'controller_inductief' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_inductief.vhd:17]
WARNING: [Synth 8-614] signal 'value' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_inductief.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'controller_inductief' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_inductief.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'design_1_controller_inductief_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_inductief_0_0/synth/design_1_controller_inductief_0_0.vhd:66]
INFO: [Synth 8-3491] module 'design_1_controller_interconn_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_interconn_0_0/synth/design_1_controller_interconn_0_0.vhd:56' bound to instance 'controller_interconn_0' of component 'design_1_controller_interconn_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:244]
INFO: [Synth 8-638] synthesizing module 'design_1_controller_interconn_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_interconn_0_0/synth/design_1_controller_interconn_0_0.vhd:73]
INFO: [Synth 8-3491] module 'controller_interconnect' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_interconnect.vhd:6' bound to instance 'U0' of component 'controller_interconnect' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_interconn_0_0/synth/design_1_controller_interconn_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'controller_interconnect' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_interconnect.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'controller_interconnect' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_interconnect.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_controller_interconn_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_interconn_0_0/synth/design_1_controller_interconn_0_0.vhd:73]
INFO: [Synth 8-3491] module 'design_1_controller_ultrasoon_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_ultrasoon_0_0/synth/design_1_controller_ultrasoon_0_0.vhd:56' bound to instance 'controller_ultrasoon_0' of component 'design_1_controller_ultrasoon_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-638] synthesizing module 'design_1_controller_ultrasoon_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_ultrasoon_0_0/synth/design_1_controller_ultrasoon_0_0.vhd:67]
	Parameter input_frequency bound to: 100000000 - type: integer 
	Parameter trigger_frequency bound to: 10 - type: integer 
	Parameter trigger_duration_precent bound to: 10 - type: integer 
	Parameter max_distance_mm bound to: 500 - type: integer 
	Parameter min_distance_mm bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'controller_ultrasoon' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:8' bound to instance 'U0' of component 'controller_ultrasoon' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_ultrasoon_0_0/synth/design_1_controller_ultrasoon_0_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'controller_ultrasoon' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:26]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:38]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:63]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:63]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:80]
WARNING: [Synth 8-614] signal 'trigger_reset' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:80]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:80]
WARNING: [Synth 8-614] signal 'counter_enable' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:102]
INFO: [Synth 8-226] default block is never used [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:114]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:150]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:150]
INFO: [Synth 8-226] default block is never used [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:163]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'controller_ultrasoon' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_1_controller_ultrasoon_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_controller_ultrasoon_0_0/synth/design_1_controller_ultrasoon_0_0.vhd:67]
INFO: [Synth 8-3491] module 'design_1_frequency_to_number_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_frequency_to_number_0_0/synth/design_1_frequency_to_number_0_0.vhd:56' bound to instance 'frequency_to_number_0' of component 'design_1_frequency_to_number_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:268]
INFO: [Synth 8-638] synthesizing module 'design_1_frequency_to_number_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_frequency_to_number_0_0/synth/design_1_frequency_to_number_0_0.vhd:66]
INFO: [Synth 8-3491] module 'frequency_to_number' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/frequency_to_number.vhd:34' bound to instance 'U0' of component 'frequency_to_number' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_frequency_to_number_0_0/synth/design_1_frequency_to_number_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'frequency_to_number' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/frequency_to_number.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'frequency_to_number' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/frequency_to_number.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'design_1_frequency_to_number_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_frequency_to_number_0_0/synth/design_1_frequency_to_number_0_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ontvangen_controllers_imp_RFQXIP' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:128]
INFO: [Synth 8-3491] module 'design_1_positie_balletje_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_positie_balletje_0_0/synth/design_1_positie_balletje_0_0.vhd:56' bound to instance 'positie_balletje_0' of component 'design_1_positie_balletje_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:724]
INFO: [Synth 8-638] synthesizing module 'design_1_positie_balletje_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_positie_balletje_0_0/synth/design_1_positie_balletje_0_0.vhd:72]
	Parameter step_x bound to: 1 - type: integer 
	Parameter step_y bound to: 1 - type: integer 
	Parameter angle_1 bound to: 2 - type: integer 
	Parameter angle_2 bound to: 1 - type: integer 
	Parameter angle_3 bound to: 0 - type: integer 
	Parameter start_angle bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'positie_balletje' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/positie_balletje.vhd:7' bound to instance 'U0' of component 'positie_balletje' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_positie_balletje_0_0/synth/design_1_positie_balletje_0_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'positie_balletje' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/positie_balletje.vhd:31]
INFO: [Synth 8-226] default block is never used [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/positie_balletje.vhd:92]
WARNING: [Synth 8-614] signal 'x_start' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/positie_balletje.vhd:57]
WARNING: [Synth 8-614] signal 'y_start' is read in the process but is not in the sensitivity list [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/positie_balletje.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'positie_balletje' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/positie_balletje.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_positie_balletje_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_positie_balletje_0_0/synth/design_1_positie_balletje_0_0.vhd:72]
INFO: [Synth 8-3491] module 'design_1_score_counter_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_score_counter_0_0/synth/design_1_score_counter_0_0.vhd:56' bound to instance 'score_counter_0' of component 'design_1_score_counter_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:738]
INFO: [Synth 8-638] synthesizing module 'design_1_score_counter_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_score_counter_0_0/synth/design_1_score_counter_0_0.vhd:70]
INFO: [Synth 8-3491] module 'score_counter' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/score_counter.vhd:5' bound to instance 'U0' of component 'score_counter' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_score_counter_0_0/synth/design_1_score_counter_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'score_counter' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/score_counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'score_counter' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/score_counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'design_1_score_counter_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_score_counter_0_0/synth/design_1_score_counter_0_0.vhd:70]
INFO: [Synth 8-3491] module 'design_1_score_tekenen_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_score_tekenen_0_0/synth/design_1_score_tekenen_0_0.vhd:56' bound to instance 'score_tekenen_0' of component 'design_1_score_tekenen_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:750]
INFO: [Synth 8-638] synthesizing module 'design_1_score_tekenen_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_score_tekenen_0_0/synth/design_1_score_tekenen_0_0.vhd:77]
	Parameter size bound to: 10 - type: integer 
	Parameter distance bound to: 5 - type: integer 
	Parameter height_offset bound to: 10 - type: integer 
	Parameter width_offset bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'score_tekenen' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/score_tekenen.vhd:5' bound to instance 'U0' of component 'score_tekenen' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_score_tekenen_0_0/synth/design_1_score_tekenen_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'score_tekenen' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/score_tekenen.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'score_tekenen' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/score_tekenen.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'design_1_score_tekenen_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_score_tekenen_0_0/synth/design_1_score_tekenen_0_0.vhd:77]
INFO: [Synth 8-3491] module 'design_1_tekenen_object_0_0' declared at 'd:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_tekenen_object_0_0/synth/design_1_tekenen_object_0_0.vhd:56' bound to instance 'tekenen_balletje' of component 'design_1_tekenen_object_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:769]
INFO: [Synth 8-638] synthesizing module 'design_1_tekenen_object_0_0' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_tekenen_object_0_0/synth/design_1_tekenen_object_0_0.vhd:76]
INFO: [Synth 8-3491] module 'tekenen_object' declared at 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/tekenen_balletje.vhd:5' bound to instance 'U0' of component 'tekenen_object' [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_tekenen_object_0_0/synth/design_1_tekenen_object_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'tekenen_object' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/tekenen_balletje.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'tekenen_object' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/tekenen_balletje.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'design_1_tekenen_object_0_0' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_tekenen_object_0_0/synth/design_1_tekenen_object_0_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/synth/design_1.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element de_reg was removed.  [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/beeld_generator.vhd:117]
WARNING: [Synth 8-7129] Port screen_height_i[8] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[7] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[6] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[5] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[4] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[3] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[2] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[1] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[0] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_score[3] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_score[2] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_score[1] in module score_tekenen is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_score[0] in module score_tekenen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2338.812 ; gain = 515.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2356.699 ; gain = 533.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2356.699 ; gain = 533.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2368.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2469.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2469.422 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0/inst. (constraint file  D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ontvangen_controllers/controller_interconn_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ontvangen_controllers/controller_inductief_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ontvangen_controllers/clk_divider_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ontvangen_controllers/controller_ultrasoon_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ontvangen_controllers/frequency_to_number_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ontvangen_controllers/controller_draadloos_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_divider_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Running_AND_gate. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/beeld_generator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/constants/peddels_hoogte_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/constants/peddels_breedte_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/constants/scherm_hoogte_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/constants/peddels_x_offset_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/constants/scherm_breedte_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/constants/balletje_grootte_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/constants/max_score_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/lijn_tekenen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/tekenen_balletje. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Coor_PixelR_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/score_tekenen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/aanraking_herkennen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/score_counter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Reset_score_OR_gate. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/positie_balletje_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Coor_PixelL_0. (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_clock. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'value_reg' and it is trimmed from '13' to '9' bits. [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_inductief.vhd:75]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'controller_ultrasoon'
WARNING: [Synth 8-327] inferring latch for variable 'value_reg' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_inductief.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'distance_mm_reg' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:188]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            reset_values |                               00 |                               00
       wait_for_feedback |                               01 |                               01
            got_feedback |                               10 |                               10
             no_feedback |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'controller_ultrasoon'
WARNING: [Synth 8-327] inferring latch for variable 'trigger_enable_reg' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'counter_reset_reg' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:166]
WARNING: [Synth 8-327] inferring latch for variable 'go_to_next_reg' [D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.srcs/sources_1/new/controller_ultrasoon.vhd:170]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 32    
	   3 Input   10 Bit       Adders := 6     
	   4 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 30    
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---Multipliers : 
	              18x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 7     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 7     
	   7 Input    9 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   7 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP U0/multOp, operation Mode is: A*(B:0x1ff).
DSP Report: operator U0/multOp is absorbed into DSP U0/multOp.
DSP Report: Generating DSP value1, operation Mode is: A*(B:0x1ff).
DSP Report: operator value1 is absorbed into DSP value1.
DSP Report: Generating DSP distance_mm1, operation Mode is: (A:0x29dec)*B.
DSP Report: operator distance_mm1 is absorbed into DSP distance_mm1.
DSP Report: operator distance_mm1 is absorbed into DSP distance_mm1.
DSP Report: Generating DSP distance_mm1, operation Mode is: (PCIN>>17)+(A:0x29dec)*B.
DSP Report: operator distance_mm1 is absorbed into DSP distance_mm1.
DSP Report: operator distance_mm1 is absorbed into DSP distance_mm1.
DSP Report: Generating DSP U0/multOp, operation Mode is: A*(B:0x1ff).
DSP Report: operator U0/multOp is absorbed into DSP U0/multOp.
WARNING: [Synth 8-7129] Port screen_width_i[0] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[8] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[7] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[6] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[5] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[4] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[3] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[2] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[1] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_height_i[0] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_score[3] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_score[2] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_score[1] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_score[0] in module design_1_score_tekenen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_width[0] in module design_1_score_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_heigth[0] in module design_1_positie_balletje_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port screen_x[0] in module design_1_lijn_tekenen_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|controller_inductief | A*(B:0x1ff)              | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|controller_ultrasoon | A*(B:0x1ff)              | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|controller_ultrasoon | (A:0x29dec)*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|controller_ultrasoon | (PCIN>>17)+(A:0x29dec)*B | 19     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|frequency_to_number  | A*(B:0x1ff)              | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|controller_inductief | A*B          | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|controller_ultrasoon | A*B          | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|controller_ultrasoon | A*B          | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|controller_ultrasoon | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|frequency_to_number  | A*B          | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |   532|
|3     |DSP48E1    |     5|
|4     |LUT1       |   162|
|5     |LUT2       |   810|
|6     |LUT3       |   562|
|7     |LUT4       |   770|
|8     |LUT5       |   268|
|9     |LUT6       |   398|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |     4|
|12    |MUXF8      |     2|
|13    |FDCE       |   173|
|14    |FDPE       |    10|
|15    |FDRE       |   358|
|16    |FDSE       |     9|
|17    |LD         |    28|
|18    |IBUF       |    11|
|19    |OBUF       |     7|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2469.422 ; gain = 645.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2469.422 ; gain = 533.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2469.422 ; gain = 645.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2469.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2469.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 26 instances
  LD => LDCE (inverted pins: G): 2 instances

Synth Design complete | Checksum: 42a9bd67
INFO: [Common 17-83] Releasing license: Synthesis
212 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 2469.422 ; gain = 1061.594
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/mo6-digitaal-totaal/mo6-digitaal-pong.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 15:39:18 2024...
