# vsim -c opt -do "run -all; quit -f" 
# Start time: 02:20:22 on Aug 22,2025
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.package_(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.intf(fast__2)
# Loading work.axi4(fast)
# Loading work.axi4_memory(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO test.sv(37) @ 0: uvm_test_top [test] Test build phase - UVM_MEDIUM
# UVM_INFO scoreboard.sv(39) @ 0: uvm_test_top.env.scoreboard_ [scoreboard] Scoreboard created
# UVM_INFO env.sv(23) @ 0: uvm_test_top.env [env] env build phase - UVM_MEDIUM
# UVM_INFO agent.sv(34) @ 0: uvm_test_top.env.agent_ [agent] Agent type is UVM_ACTIVE
# UVM_INFO driver.sv(25) @ 0: uvm_test_top.env.agent_.driver [driver] Driver build phase - UVM_MEDIUM
# UVM_INFO monitor.sv(21) @ 0: uvm_test_top.env.agent_.monitor [monitor] Monitor build phase - UVM_MEDIUM
# UVM_INFO sequencer.sv(14) @ 0: uvm_test_top.env.agent_.sequencer [sequencer] Sequencer build phase - UVM_MEDIUM
# UVM_INFO coverage.sv(125) @ 0: uvm_test_top.env.coverage_ [coverage_] Coverage build phase
# UVM_INFO scoreboard.sv(48) @ 0: uvm_test_top.env.scoreboard_ [scoreboard] scoreboard build phase - UVM_MEDIUM
# UVM_INFO test.sv(45) @ 0: uvm_test_top [test] Printing testbench topology:
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ------------------------------------------------------------------
# Name                       Type                        Size  Value
# ------------------------------------------------------------------
# uvm_test_top               test                        -     @478 
#   env                      env                         -     @485 
#     agent_                 agent                       -     @509 
#       driver               driver                      -     @602 
#         rsp_port           uvm_analysis_port           -     @617 
#         seq_item_port      uvm_seq_item_pull_port      -     @609 
#       monitor              monitor                     -     @586 
#         ap                 uvm_analysis_port           -     @593 
#       sequencer            sequencer                   -     @625 
#         rsp_export         uvm_analysis_export         -     @632 
#         seq_item_export    uvm_seq_item_pull_imp       -     @726 
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     coverage_              coverage_                   -     @578 
#       analysis_export      uvm_analysis_export         -     @743 
#       fifo                 uvm_tlm_analysis_fifo #(T)  -     @751 
#         analysis_export    uvm_analysis_imp            -     @790 
#         get_ap             uvm_analysis_port           -     @782 
#         get_peek_export    uvm_get_peek_imp            -     @766 
#         put_ap             uvm_analysis_port           -     @774 
#         put_export         uvm_put_imp                 -     @758 
#     scoreboard_            scoreboard                  -     @516 
#       analysis_export      uvm_analysis_export         -     @523 
#       fifo                 uvm_tlm_analysis_fifo #(T)  -     @531 
#         analysis_export    uvm_analysis_imp            -     @570 
#         get_ap             uvm_analysis_port           -     @562 
#         get_peek_export    uvm_get_peek_imp            -     @546 
#         put_ap             uvm_analysis_port           -     @554 
#         put_export         uvm_put_imp                 -     @538 
# ------------------------------------------------------------------
# 
# UVM_INFO test.sv(52) @ 0: uvm_test_top [test] === STARTING TEST EXECUTION ===
# UVM_INFO test.sv(60) @ 100: uvm_test_top [test] Starting simple write sequence
# UVM_INFO sequence.sv(59) @ 100: uvm_test_top.env.agent_.sequencer@@simple_wr_seq [simple_write_sequence] Starting simple write sequence
# UVM_INFO sequence.sv(79) @ 100: uvm_test_top.env.agent_.sequencer@@simple_wr_seq [simple_write_sequence] Simple write: ADDR=0x0, DATA=0x12345678
# UVM_INFO driver.sv(70) @ 102: uvm_test_top.env.agent_.driver [DRV] WRITE BURST: AWADDR=0x0, AWLEN=0 (burst_length=1), WDATA.size=1
# UVM_INFO monitor.sv(43) @ 106: uvm_test_top.env.agent_.monitor [MON] Write transaction detected: ADDR=0x0, LEN=0
# UVM_INFO driver.sv(142) @ 114: uvm_test_top.env.agent_.driver [DRV] Write Response: BRESP=0x0
# UVM_INFO monitor.sv(76) @ 118: uvm_test_top.env.agent_.monitor [MON] Write transaction completed: ADDR=0x0, LEN=0, BRESP=0x0
# UVM_INFO scoreboard.sv(115) @ 118: uvm_test_top.env.scoreboard_ [GOLDEN] WRITE within bounds - expecting OKAY
# UVM_INFO scoreboard.sv(212) @ 118: uvm_test_top.env.scoreboard_ [CHECK_WRITE] Checking WRITE: ADDR=0x0, LEN=0, WDATA.size=1
# UVM_INFO scoreboard.sv(329) @ 118: uvm_test_top.env.scoreboard_ [SCOREBOARD] WRITE TEST PASS (Total: 1/1)
# UVM_INFO scoreboard.sv(259) @ 118: uvm_test_top.env.scoreboard_ [WRITE_CHECK] WRITE transaction PASSED
# UVM_INFO sequence.sv(84) @ 118: uvm_test_top.env.agent_.sequencer@@simple_wr_seq [simple_write_sequence] Simple write sequence completed
# UVM_INFO test.sv(65) @ 168: uvm_test_top [test] Starting simple read sequence
# UVM_INFO sequence.sv(99) @ 168: uvm_test_top.env.agent_.sequencer@@simple_rd_seq [simple_read_sequence] Starting simple read sequence
# UVM_INFO sequence.sv(117) @ 168: uvm_test_top.env.agent_.sequencer@@simple_rd_seq [simple_read_sequence] Simple read: ADDR=0x0
# UVM_INFO driver.sv(156) @ 170: uvm_test_top.env.agent_.driver [DRV] READ BURST: ARADDR=0x0, ARLEN=0 (burst_length=1)
# UVM_INFO monitor.sv(94) @ 174: uvm_test_top.env.agent_.monitor [MON] Read transaction detected: ADDR=0x0, LEN=0
# UVM_INFO driver.sv(220) @ 182: uvm_test_top.env.agent_.driver [DRV] R channel burst completed: 1 beats received
# UVM_INFO sequence.sv(121) @ 182: uvm_test_top.env.agent_.sequencer@@simple_rd_seq [simple_read_sequence] Simple read sequence completed
# UVM_INFO test.sv(71) @ 232: uvm_test_top [test] Starting main sequence
# UVM_INFO sequence.sv(26) @ 232: uvm_test_top.env.agent_.sequencer@@seq [_sequence] Transaction randomized successfully: 
# === Transaction (WRITE) ===
# Test Mode: RANDOM_MODE
# Data Pattern: RANDOM_DATA
# WRITE: ADDR=0xa28, LEN=11, SIZE=2
# WDATA[12], Total bytes: 48
# Handshake: AWVALID=1, WVALID=1, BREADY=1
# 4KB Crossing: 0
# ========================
# UVM_INFO driver.sv(70) @ 234: uvm_test_top.env.agent_.driver [DRV] WRITE BURST: AWADDR=0xa28, AWLEN=11 (burst_length=12), WDATA.size=12
# UVM_INFO driver.sv(142) @ 290: uvm_test_top.env.agent_.driver [DRV] Write Response: BRESP=0x0
# UVM_INFO sequence.sv(26) @ 294: uvm_test_top.env.agent_.sequencer@@seq [_sequence] Transaction randomized successfully: 
# === Transaction (read) ===
# Test Mode: BURST_LENGTH_MODE
# Data Pattern: ALL_ONES
# READ: ADDR=0x920, LEN=9, SIZE=2
# Total bytes: 40
# Handshake: ARVALID=1, RREADY=1
# 4KB Crossing: 0
# ========================
# UVM_INFO driver.sv(156) @ 298: uvm_test_top.env.agent_.driver [DRV] READ BURST: ARADDR=0x920, ARLEN=9 (burst_length=10)
# UVM_WARNING driver.sv(205) @ 302: uvm_test_top.env.agent_.driver [DRV] RLAST asserted early at beat 0, expected at beat 9
# UVM_INFO driver.sv(220) @ 302: uvm_test_top.env.agent_.driver [DRV] R channel burst completed: 10 beats received
# UVM_INFO sequence.sv(26) @ 302: uvm_test_top.env.agent_.sequencer@@seq [_sequence] Transaction randomized successfully: 
# === Transaction (read) ===
# Test Mode: BOUNDARY_CROSSING_MODE
# Data Pattern: RANDOM_DATA
# READ: ADDR=0xec4, LEN=13, SIZE=2
# Total bytes: 56
# Handshake: ARVALID=1, RREADY=1
# 4KB Crossing: 0
# ========================
# UVM_INFO driver.sv(156) @ 306: uvm_test_top.env.agent_.driver [DRV] READ BURST: ARADDR=0xec4, ARLEN=13 (burst_length=14)
# UVM_WARNING driver.sv(205) @ 310: uvm_test_top.env.agent_.driver [DRV] RLAST asserted early at beat 0, expected at beat 13
# UVM_INFO driver.sv(220) @ 310: uvm_test_top.env.agent_.driver [DRV] R channel burst completed: 14 beats received
# UVM_INFO sequence.sv(26) @ 310: uvm_test_top.env.agent_.sequencer@@seq [_sequence] Transaction randomized successfully: 
# === Transaction (WRITE) ===
# Test Mode: BOUNDARY_CROSSING_MODE
# Data Pattern: RANDOM_DATA
# WRITE: ADDR=0xbf4, LEN=13, SIZE=2
# WDATA[14], Total bytes: 56
# Handshake: AWVALID=1, WVALID=1, BREADY=1
# 4KB Crossing: 0
# ========================
# UVM_INFO driver.sv(70) @ 314: uvm_test_top.env.agent_.driver [DRV] WRITE BURST: AWADDR=0xbf4, AWLEN=13 (burst_length=14), WDATA.size=14
# UVM_INFO driver.sv(142) @ 378: uvm_test_top.env.agent_.driver [DRV] Write Response: BRESP=0x0
# UVM_INFO sequence.sv(26) @ 382: uvm_test_top.env.agent_.sequencer@@seq [_sequence] Transaction randomized successfully: 
# === Transaction (WRITE) ===
# Test Mode: BURST_LENGTH_MODE
# Data Pattern: RANDOM_DATA
# WRITE: ADDR=0x42c, LEN=5, SIZE=2
# WDATA[6], Total bytes: 24
# Handshake: AWVALID=1, WVALID=1, BREADY=1
# 4KB Crossing: 0
# ========================
# UVM_INFO driver.sv(70) @ 386: uvm_test_top.env.agent_.driver [DRV] WRITE BURST: AWADDR=0x42c, AWLEN=5 (burst_length=6), WDATA.size=6
# UVM_INFO driver.sv(142) @ 418: uvm_test_top.env.agent_.driver [DRV] Write Response: BRESP=0x0
# UVM_INFO test.sv(88) @ 722: uvm_test_top [test] === TEST EXECUTION COMPLETED ===
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 722: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO scoreboard.sv(337) @ 722: uvm_test_top.env.scoreboard_ [SCOREBOARD] === FINAL SCOREBOARD REPORT ===
# UVM_INFO scoreboard.sv(338) @ 722: uvm_test_top.env.scoreboard_ [SCOREBOARD] TOTAL TESTS   = 1
# UVM_INFO scoreboard.sv(339) @ 722: uvm_test_top.env.scoreboard_ [SCOREBOARD] PASS COUNT    = 1
# UVM_INFO scoreboard.sv(340) @ 722: uvm_test_top.env.scoreboard_ [SCOREBOARD] ERROR COUNT   = 0
# UVM_INFO scoreboard.sv(341) @ 722: uvm_test_top.env.scoreboard_ [SCOREBOARD] WRITE COUNT   = 1
# UVM_INFO scoreboard.sv(342) @ 722: uvm_test_top.env.scoreboard_ [SCOREBOARD] READ COUNT    = 0
# UVM_INFO scoreboard.sv(343) @ 722: uvm_test_top.env.scoreboard_ [SCOREBOARD] OKAY COUNT    = 1
# UVM_INFO scoreboard.sv(344) @ 722: uvm_test_top.env.scoreboard_ [SCOREBOARD] SLVERR COUNT  = 0
# UVM_INFO scoreboard.sv(347) @ 722: uvm_test_top.env.scoreboard_ [SCOREBOARD] *** ALL TESTS PASSED! ***
# UVM_INFO scoreboard.sv(351) @ 722: uvm_test_top.env.scoreboard_ [SCOREBOARD] ==============================
# UVM_INFO coverage.sv(181) @ 722: uvm_test_top.env.coverage_ [COVERAGE_REPORT] ========== COVERAGE REPORT ==========
# UVM_INFO coverage.sv(182) @ 722: uvm_test_top.env.coverage_ [COVERAGE_REPORT] Burst Coverage:          0.39%
# UVM_INFO coverage.sv(183) @ 722: uvm_test_top.env.coverage_ [COVERAGE_REPORT] Address Coverage:       66.70%
# UVM_INFO coverage.sv(184) @ 722: uvm_test_top.env.coverage_ [COVERAGE_REPORT] Data Pattern Coverage:  20.00%
# UVM_INFO coverage.sv(185) @ 722: uvm_test_top.env.coverage_ [COVERAGE_REPORT] Protocol Coverage:      37.50%
# UVM_INFO coverage.sv(186) @ 722: uvm_test_top.env.coverage_ [COVERAGE_REPORT] Cross Coverage:          9.92%
# UVM_INFO coverage.sv(187) @ 722: uvm_test_top.env.coverage_ [COVERAGE_REPORT] ======================================
# UVM_INFO coverage.sv(188) @ 722: uvm_test_top.env.coverage_ [COVERAGE_REPORT] TOTAL COVERAGE:         26.90%
# UVM_INFO coverage.sv(189) @ 722: uvm_test_top.env.coverage_ [COVERAGE_REPORT] ======================================
# UVM_WARNING coverage.sv(195) @ 722: uvm_test_top.env.coverage_ [COVERAGE_REPORT] Coverage target not met (26.90% < 95.0%)
# UVM_INFO scoreboard.sv(355) @ 722: uvm_test_top.env.scoreboard_ [SCOREBOARD] Report phase completed
# UVM_INFO test.sv(95) @ 722: uvm_test_top [test] Test completed - check results above
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   73
# UVM_WARNING :    3
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CHECK_WRITE]     1
# [COVERAGE_REPORT]    10
# [DRV]    16
# [GOLDEN]     1
# [MON]     3
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    12
# [TEST_DONE]     1
# [UVMTOP]     1
# [WRITE_CHECK]     1
# [_sequence]     5
# [agent]     1
# [coverage_]     1
# [driver]     1
# [env]     1
# [monitor]     1
# [scoreboard]     2
# [sequencer]     1
# [simple_read_sequence]     3
# [simple_write_sequence]     3
# [test]     8
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 722 ns  Iteration: 54  Instance: /top
# End time: 02:20:31 on Aug 22,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
