0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sim_1/new/testbench.sv,1695696697,systemVerilog,,,,testbench,,uvm,,,,,,
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/adder_toplevel.sv,1695693198,systemVerilog,,C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/control.sv,,adder_toplevel,,uvm,,,,,,
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/control.sv,1694478482,systemVerilog,,C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/new/fourbit_cla.sv,,control,,uvm,,,,,,
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/hex.sv,1694478482,systemVerilog,,C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/lookahead_adder.sv,,HexDriver,,uvm,,,,,,
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/lookahead_adder.sv,1695693441,systemVerilog,,C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sim_1/new/testbench.sv,,lookahead_adder,,uvm,,,,,,
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/mux2_1_17.sv,1694478482,systemVerilog,,C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/reg_17.sv,,mux2_1_17,,uvm,,,,,,
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/reg_17.sv,1694478482,systemVerilog,,C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sim_1/new/testbench.sv,,reg_17,,uvm,,,,,,
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/ripple_adder.sv,1694485115,systemVerilog,,C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/adder_toplevel.sv,,ripple_adder,,uvm,,,,,,
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/new/fourbit_cla.sv,1694890292,systemVerilog,,C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/new/full_adder.sv,,fourbit_cla,,uvm,,,,,,
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/new/fourbit_full_adder.sv,1694484956,systemVerilog,,C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/new/full_adder.sv,,fourbit_full_adder,,uvm,,,,,,
C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/new/full_adder.sv,1694484888,systemVerilog,,C:/Users/cherr/ECE385_Lab3/ECE385_Lab3.srcs/sources_1/imports/design_source/lookahead_adder.sv,,full_adder,,uvm,,,,,,
