// Seed: 1072154063
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  wire id_3,
    output tri1 id_4
    , id_7,
    output wand id_5
);
  logic id_8;
  ;
  logic id_9;
  ;
  wire id_10;
  module_0 modCall_1 (id_10);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 (id_4);
  inout wire id_2;
  inout wire id_1;
  assign id_3[1] = -1 ? -1 + -1 : id_3;
endmodule
