\hypertarget{struct_____d_m_a___handle_type_def}{}\doxysection{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_____d_m_a___handle_type_def}\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}


DMA handle Structure definition.  




{\ttfamily \#include $<$stm32f0xx\+\_\+hal\+\_\+dma.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_adc5940b5bbf1fc712118cd40ff3ea69b}{Instance}}
\item 
\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}
\item 
void $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}}
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{Xfer\+Cplt\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{Xfer\+Half\+Cplt\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{Xfer\+Error\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{Xfer\+Abort\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\item 
\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_adaadecc05539a447843606e1e511d992}{Dma\+Base\+Address}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ae2d85e64eb57a8bccd3f70e74db09c31}{Channel\+Index}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00110}{110}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_ae2d85e64eb57a8bccd3f70e74db09c31}\label{struct_____d_m_a___handle_type_def_ae2d85e64eb57a8bccd3f70e74db09c31}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!ChannelIndex@{ChannelIndex}}
\index{ChannelIndex@{ChannelIndex}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ChannelIndex}{ChannelIndex}}
{\footnotesize\ttfamily uint32\+\_\+t Channel\+Index}

DMA Channel Index ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00134}{134}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_adaadecc05539a447843606e1e511d992}\label{struct_____d_m_a___handle_type_def_adaadecc05539a447843606e1e511d992}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!DmaBaseAddress@{DmaBaseAddress}}
\index{DmaBaseAddress@{DmaBaseAddress}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DmaBaseAddress}{DmaBaseAddress}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}$\ast$ Dma\+Base\+Address}

DMA Channel Base Address ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\label{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

DMA Error code ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00130}{130}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}\label{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} Init}

DMA communication parameters ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00114}{114}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_adc5940b5bbf1fc712118cd40ff3ea69b}\label{struct_____d_m_a___handle_type_def_adc5940b5bbf1fc712118cd40ff3ea69b}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}}$\ast$ Instance}

Register base address ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00112}{112}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{struct_____d_m_a___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f0xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

DMA locking object ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00116}{116}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}\label{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Parent@{Parent}}
\index{Parent@{Parent}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Parent}{Parent}}
{\footnotesize\ttfamily void$\ast$ Parent}

Parent object state ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00120}{120}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}\label{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def}} State}

DMA transfer state ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00118}{118}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}\label{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferAbortCallback@{XferAbortCallback}}
\index{XferAbortCallback@{XferAbortCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferAbortCallback}{XferAbortCallback}}
{\footnotesize\ttfamily void($\ast$ Xfer\+Abort\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

DMA transfer abort callback ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00128}{128}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}\label{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferCpltCallback@{XferCpltCallback}}
\index{XferCpltCallback@{XferCpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferCpltCallback}{XferCpltCallback}}
{\footnotesize\ttfamily void($\ast$ Xfer\+Cplt\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

DMA transfer complete callback ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00122}{122}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}\label{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferErrorCallback@{XferErrorCallback}}
\index{XferErrorCallback@{XferErrorCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferErrorCallback}{XferErrorCallback}}
{\footnotesize\ttfamily void($\ast$ Xfer\+Error\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

DMA transfer error callback ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00126}{126}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}\label{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferHalfCpltCallback@{XferHalfCpltCallback}}
\index{XferHalfCpltCallback@{XferHalfCpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferHalfCpltCallback}{XferHalfCpltCallback}}
{\footnotesize\ttfamily void($\ast$ Xfer\+Half\+Cplt\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

DMA Half transfer complete callback ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00124}{124}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f0xx__hal__dma_8h}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}\end{DoxyCompactItemize}
