// Seed: 2648096750
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  wire id_3;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd5,
    parameter id_6 = 32'd66
) (
    input tri id_0,
    input wor id_1,
    output wand id_2,
    output supply1 id_3,
    input supply0 _id_4,
    input tri0 id_5,
    output wire _id_6,
    output wand id_7,
    input tri0 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    output supply0 id_12
);
  wire [1 : id_4] id_14;
  logic [id_6 : -1] id_15;
  wire id_16;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  assign id_7 = -1;
endmodule
