
// Generated by Cadence Genus(TM) Synthesis Solution 20.11-s111_1
// Generated on: Sep 27 2023 15:25:19 HKT (Sep 27 2023 07:25:19 UTC)

// Verification Directory fv/des 

module sbox1(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  OR4_X1_12T g1050__2398(.A1 (n_103), .A2 (n_96), .A3 (n_100), .A4
       (n_98), .Z (dout[4]));
  NOR4_X1_12T g1051__5107(.A1 (n_94), .A2 (n_101), .A3 (n_54), .A4
       (n_60), .ZN (dout[1]));
  NAND4_X1_12T g1052__6260(.A1 (n_102), .A2 (n_99), .A3 (n_63), .A4
       (n_64), .ZN (dout[3]));
  AND4_X1_12T g1053__4319(.A1 (n_95), .A2 (n_92), .A3 (n_87), .A4
       (n_66), .Z (dout[2]));
  OAI21_X1_8T g1054__8428(.A1 (n_47), .A2 (n_59), .B (n_97), .ZN
       (n_103));
  NOR4_X1_12T g1055__5526(.A1 (n_84), .A2 (n_90), .A3 (n_58), .A4
       (n_55), .ZN (n_102));
  NAND4_X1_12T g1056__6783(.A1 (n_93), .A2 (n_57), .A3 (n_85), .A4
       (n_44), .ZN (n_101));
  AOI21_X1_8T g1057__3680(.A1 (n_62), .A2 (n_86), .B (addr[3]), .ZN
       (n_100));
  AOI22_X1_8T g1058__1617(.A1 (n_81), .A2 (n_32), .B1 (n_22), .B2
       (n_65), .ZN (n_99));
  OAI21_X1_8T g1059__2802(.A1 (n_15), .A2 (n_71), .B (n_91), .ZN
       (n_98));
  AOI22_X1_12T g1060__1705(.A1 (n_82), .A2 (addr[3]), .B1 (n_16), .B2
       (n_20), .ZN (n_97));
  OAI21_X1_8T g1061__5122(.A1 (n_34), .A2 (n_74), .B (n_89), .ZN
       (n_96));
  AND4_X1_8T g1062__8246(.A1 (n_88), .A2 (n_78), .A3 (n_46), .A4
       (n_56), .Z (n_95));
  OAI22_X1_8T g1063__7098(.A1 (n_12), .A2 (n_75), .B1 (n_24), .B2
       (n_71), .ZN (n_94));
  NOR2_X1_8T g1064__6131(.A1 (n_80), .A2 (n_83), .ZN (n_93));
  AOI21_X1_8T g1065__1881(.A1 (n_53), .A2 (n_50), .B (n_76), .ZN
       (n_92));
  AOI21_X1_12T g1066__5115(.A1 (n_37), .A2 (n_8), .B (n_79), .ZN
       (n_91));
  OAI22_X1_8T g1067__7482(.A1 (n_36), .A2 (n_29), .B1 (addr[3]), .B2
       (n_71), .ZN (n_90));
  AOI22_X1_12T g1068__4733(.A1 (n_26), .A2 (n_67), .B1 (n_28), .B2
       (n_31), .ZN (n_89));
  AOI21_X1_12T g1069__6161(.A1 (n_43), .A2 (n_30), .B (n_77), .ZN
       (n_88));
  AOI22_X1_8T g1070__9315(.A1 (n_37), .A2 (n_35), .B1 (n_23), .B2
       (n_70), .ZN (n_87));
  NAND2_X1_12T g1071__9945(.A1 (n_73), .A2 (n_8), .ZN (n_86));
  NAND2_X1_8T g1072__2883(.A1 (addr[4]), .A2 (n_73), .ZN (n_85));
  OAI21_X1_8T g1073__2346(.A1 (n_40), .A2 (n_51), .B (n_69), .ZN
       (n_84));
  OAI21_X1_12T g1074__1666(.A1 (n_41), .A2 (n_19), .B (n_68), .ZN
       (n_83));
  OAI21_X1_8T g1075__7410(.A1 (n_16), .A2 (n_42), .B (n_71), .ZN
       (n_82));
  OAI21_X1_8T g1076__6417(.A1 (n_15), .A2 (addr[2]), .B (n_72), .ZN
       (n_81));
  NOR3_X1_8T g1077__5477(.A1 (n_74), .A2 (addr[1]), .A3 (addr[2]), .ZN
       (n_80));
  NOR3_X1_8T g1078__2398(.A1 (n_49), .A2 (n_8), .A3 (n_18), .ZN (n_79));
  AOI22_X1_12T g1079__5107(.A1 (n_52), .A2 (n_27), .B1 (n_35), .B2
       (n_22), .ZN (n_78));
  OAI21_X1_8T g1080__6260(.A1 (n_38), .A2 (n_24), .B (n_61), .ZN
       (n_77));
  OAI22_X1_12T g1081__4319(.A1 (n_41), .A2 (n_0), .B1 (n_29), .B2
       (n_10), .ZN (n_76));
  AOI22_X1_8T g1082__8428(.A1 (n_52), .A2 (n_17), .B1 (n_23), .B2
       (n_5), .ZN (n_75));
  INV_X1_8T g1083(.I (n_72), .ZN (n_73));
  INV_X1_8T g1084(.I (n_71), .ZN (n_70));
  AOI22_X1_12T g1085__5526(.A1 (n_35), .A2 (n_33), .B1 (n_39), .B2
       (n_16), .ZN (n_69));
  NAND3_X1_8T g1086__6783(.A1 (addr[3]), .A2 (n_16), .A3 (n_32), .ZN
       (n_68));
  NAND2_X1_8T g1087__3680(.A1 (addr[5]), .A2 (n_48), .ZN (n_67));
  AOI21_X1_8T g1088__1617(.A1 (n_39), .A2 (addr[3]), .B (n_45), .ZN
       (n_66));
  NOR2_X1_8T g1089__2802(.A1 (n_12), .A2 (n_49), .ZN (n_65));
  OAI21_X1_8T g1090__1705(.A1 (n_14), .A2 (n_39), .B (n_37), .ZN
       (n_64));
  AOI21_X1_8T g1091__5122(.A1 (n_31), .A2 (n_20), .B (n_25), .ZN
       (n_63));
  OR2_X1_8T g1092__8246(.A1 (n_30), .A2 (n_1), .Z (n_74));
  NAND2_X1_8T g1093__7098(.A1 (addr[5]), .A2 (n_50), .ZN (n_72));
  NAND2_X2_12T g1094__6131(.A1 (n_8), .A2 (addr[2]), .ZN (n_71));
  NAND3_X1_8T g1095__1881(.A1 (n_52), .A2 (n_11), .A3 (addr[5]), .ZN
       (n_62));
  NAND3_X1_8T g1096__5115(.A1 (addr[5]), .A2 (n_23), .A3 (n_14), .ZN
       (n_61));
  NOR3_X1_8T g1097__7482(.A1 (n_21), .A2 (addr[1]), .A3 (n_52), .ZN
       (n_60));
  OAI21_X1_8T g1098__4733(.A1 (n_28), .A2 (n_1), .B (n_30), .ZN (n_59));
  AND3_X1_8T g1099__6161(.A1 (n_51), .A2 (n_22), .A3 (n_13), .Z (n_58));
  NAND3_X1_8T g1100__9315(.A1 (addr[1]), .A2 (n_9), .A3 (n_51), .ZN
       (n_57));
  OR3_X2_12T g1101__9945(.A1 (n_51), .A2 (n_10), .A3 (addr[1]), .Z
       (n_56));
  NOR3_X1_8T g1102__2883(.A1 (n_4), .A2 (addr[2]), .A3 (n_0), .ZN
       (n_55));
  OAI22_X1_8T g1103__2346(.A1 (n_7), .A2 (n_29), .B1 (n_5), .B2 (n_40),
       .ZN (n_54));
  OAI22_X1_8T g1104__1666(.A1 (n_40), .A2 (n_3), .B1 (n_18), .B2
       (addr[1]), .ZN (n_53));
  INV_X1_8T g1106(.I (n_52), .ZN (n_51));
  INV_X1_8T g1107(.I (n_50), .ZN (n_49));
  INV_X1_8T g1108(.I (n_23), .ZN (n_48));
  HA_X1_12T g1109__7410(.A (addr[6]), .B (n_5), .CO (n_50), .S (n_52));
  NOR3_X1_8T g1110__6417(.A1 (n_35), .A2 (n_11), .A3 (addr[5]), .ZN
       (n_47));
  NAND3_X1_8T g1111__5477(.A1 (n_37), .A2 (addr[2]), .A3 (n_6), .ZN
       (n_46));
  NOR3_X1_8T g1112__2398(.A1 (n_12), .A2 (n_18), .A3 (n_2), .ZN (n_45));
  NAND3_X1_8T g1113__5107(.A1 (n_2), .A2 (addr[5]), .A3 (n_35), .ZN
       (n_44));
  INV_X1_8T g1114(.I (n_42), .ZN (n_43));
  INV_X2_8T g1115(.I (n_38), .ZN (n_39));
  INV_X1_8T g1116(.I (n_37), .ZN (n_36));
  INV_X1_8T g1117(.I (n_35), .ZN (n_34));
  NOR2_X1_8T g1118__6260(.A1 (n_16), .A2 (addr[3]), .ZN (n_33));
  NAND2_X1_8T g1119__4319(.A1 (n_14), .A2 (addr[4]), .ZN (n_42));
  NAND2_X1_8T g1120__8428(.A1 (addr[6]), .A2 (n_22), .ZN (n_41));
  NAND2_X1_12T g1121__5526(.A1 (n_9), .A2 (addr[4]), .ZN (n_40));
  NAND2_X1_8T g1122__6783(.A1 (n_20), .A2 (n_6), .ZN (n_38));
  NOR2_X1_12T g1123__3680(.A1 (n_18), .A2 (addr[6]), .ZN (n_37));
  NOR2_X1_12T g1124__1617(.A1 (n_19), .A2 (n_6), .ZN (n_35));
  INV_X1_12T g1125(.I (n_29), .ZN (n_28));
  AND2_X1_8T g1126__2802(.A1 (n_13), .A2 (addr[5]), .Z (n_27));
  AND2_X1_8T g1127__1705(.A1 (n_13), .A2 (n_5), .Z (n_26));
  NOR3_X1_8T g1128__5122(.A1 (n_24), .A2 (n_5), .A3 (addr[3]), .ZN
       (n_25));
  OAI21_X1_8T g1129__8246(.A1 (n_3), .A2 (n_6), .B (n_0), .ZN (n_32));
  NOR2_X1_8T g1130__7098(.A1 (n_10), .A2 (n_2), .ZN (n_31));
  AOI21_X1_12T g1131__6131(.A1 (addr[3]), .A2 (addr[6]), .B (n_23), .ZN
       (n_30));
  NAND2_X1_8T g1132__1881(.A1 (n_13), .A2 (addr[2]), .ZN (n_29));
  INV_X1_8T g1133(.I (n_22), .ZN (n_21));
  INV_X1_8T g1134(.I (n_20), .ZN (n_19));
  INV_X1_8T g1135(.I (n_18), .ZN (n_17));
  INV_X1_8T g1136(.I (n_16), .ZN (n_15));
  NAND2_X1_12T g1137__5115(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_24));
  NOR2_X1_12T g1138__7482(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_23));
  NOR2_X1_12T g1139__4733(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_22));
  NOR2_X1_12T g1140__6161(.A1 (n_3), .A2 (n_5), .ZN (n_20));
  NAND2_X1_12T g1141__9315(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1142__9945(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_16));
  INV_X1_8T g1143(.I (n_12), .ZN (n_11));
  INV_X1_8T g1144(.I (n_10), .ZN (n_9));
  INV_X1_8T g1145(.I (n_0), .ZN (n_8));
  NAND2_X1_8T g1146__2883(.A1 (n_2), .A2 (addr[3]), .ZN (n_7));
  NOR2_X1_12T g1147__2346(.A1 (n_3), .A2 (addr[2]), .ZN (n_14));
  NOR2_X1_12T g1148__1666(.A1 (n_6), .A2 (addr[1]), .ZN (n_13));
  NAND2_X1_12T g1149__7410(.A1 (addr[1]), .A2 (n_6), .ZN (n_12));
  NAND2_X1_12T g1150__6417(.A1 (n_1), .A2 (addr[3]), .ZN (n_10));
  NAND2_X1_12T g1151__5477(.A1 (n_3), .A2 (n_6), .ZN (n_0));
  INV_X1_12T g1152(.I (addr[4]), .ZN (n_6));
  INV_X1_12T g1153(.I (addr[2]), .ZN (n_5));
  INV_X1_8T g1154(.I (addr[3]), .ZN (n_4));
  INV_X2_12T g1155(.I (addr[1]), .ZN (n_3));
  INV_X1_8T g1156(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1157(.I (addr[5]), .ZN (n_1));
endmodule

module sbox2(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917__2398(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4
       (n_50), .Z (dout[1]));
  NAND3_X1_12T g918__5107(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN
       (dout[3]));
  AND4_X1_12T g919__6260(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4
       (n_53), .Z (dout[4]));
  OAI21_X1_12T g920__4319(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN
       (dout[2]));
  NOR2_X1_8T g921__8428(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922__5526(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77),
       .ZN (n_85));
  NOR4_X1_12T g923__6783(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4
       (n_62), .ZN (n_84));
  NOR4_X1_8T g924__3680(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75),
       .ZN (n_83));
  AOI22_X1_8T g925__1617(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2
       (n_34), .ZN (n_82));
  OAI22_X2_8T g926__2802(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2
       (n_24), .ZN (n_81));
  OAI21_X1_8T g927__1705(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928__5122(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN
       (n_79));
  OAI21_X1_12T g929__8246(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN
       (n_78));
  OAI21_X1_12T g930__7098(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN
       (n_77));
  OAI22_X1_8T g931__6131(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18),
       .ZN (n_76));
  OAI22_X1_12T g932__1881(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2
       (n_45), .ZN (n_75));
  AOI21_X1_12T g933__5115(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN
       (n_74));
  AOI22_X1_8T g934__7482(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2
       (n_30), .ZN (n_73));
  NOR2_X1_12T g935__4733(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936__6161(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2
       (n_40), .ZN (n_71));
  NAND3_X1_8T g937__9315(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN
       (n_70));
  OAI22_X1_12T g938__9945(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2
       (n_18), .ZN (n_69));
  AOI22_X1_8T g939__2883(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12),
       .ZN (n_68));
  OAI21_X1_8T g940__2346(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941__1666(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2
       (n_45), .ZN (n_66));
  XNOR2_X1_8T g942__7410(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X2_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944__6417(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN
       (n_62));
  NOR2_X1_8T g945__5477(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_8T g946__2398(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947__5107(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN
       (n_59));
  OR2_X1_8T g948__6260(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949__4319(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN
       (n_57));
  NOR3_X1_8T g950__8428(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN
       (n_56));
  NOR2_X1_12T g951__5526(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952__6783(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953__3680(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954__1617(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]),
       .A4 (n_17), .ZN (n_53));
  NOR3_X1_12T g955__2802(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956__1705(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z
       (n_51));
  OR3_X1_8T g957__5122(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958__8246(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z
       (n_49));
  AOI22_X1_8T g959__7098(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960__6131(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961__1881(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_12T g962__5115(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_8T g963__7482(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964__4733(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965__6161(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966__9315(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_8T g967__9945(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968__2883(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971__2346(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972__1666(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973__7410(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN
       (n_30));
  NOR3_X1_8T g974__6417(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975__5477(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN
       (n_28));
  NOR3_X1_12T g976__2398(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN
       (n_37));
  XNOR2_X1_12T g977__5107(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g978__6260(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979__4319(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984__8428(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985__5526(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986__6783(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987__3680(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988__1617(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989__2802(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990__1705(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X1_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995__5122(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_12T g996__8246(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997__7098(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998__6131(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999__1881(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000__5115(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X1_8T g1001__7482(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002__4733(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100;
  OR4_X1_12T g1010__6161(.A1 (n_99), .A2 (n_100), .A3 (n_95), .A4
       (n_78), .Z (dout[4]));
  AND4_X1_12T g1011__9315(.A1 (n_96), .A2 (n_91), .A3 (n_88), .A4
       (n_68), .Z (dout[1]));
  NAND4_X1_12T g1012__9945(.A1 (n_97), .A2 (n_90), .A3 (n_85), .A4
       (n_92), .ZN (dout[3]));
  NAND4_X1_12T g1013__2883(.A1 (n_98), .A2 (n_89), .A3 (n_77), .A4
       (n_69), .ZN (dout[2]));
  OAI21_X1_8T g1014__2346(.A1 (n_48), .A2 (n_80), .B (n_94), .ZN
       (n_100));
  OAI21_X1_8T g1015__1666(.A1 (n_13), .A2 (n_44), .B (n_93), .ZN
       (n_99));
  NOR4_X1_12T g1016__7410(.A1 (n_87), .A2 (n_82), .A3 (n_60), .A4
       (n_30), .ZN (n_98));
  AOI22_X1_8T g1017__6417(.A1 (n_75), .A2 (addr[6]), .B1 (n_45), .B2
       (n_35), .ZN (n_97));
  NOR3_X1_8T g1018__5477(.A1 (n_84), .A2 (n_63), .A3 (n_86), .ZN
       (n_96));
  OAI22_X1_8T g1019__2398(.A1 (n_7), .A2 (n_76), .B1 (n_9), .B2 (n_50),
       .ZN (n_95));
  AOI22_X1_12T g1020__5107(.A1 (n_66), .A2 (n_28), .B1 (n_46), .B2
       (n_17), .ZN (n_94));
  AOI22_X1_8T g1021__6260(.A1 (n_70), .A2 (n_29), .B1 (n_74), .B2
       (n_4), .ZN (n_93));
  AOI21_X1_8T g1022__4319(.A1 (n_35), .A2 (n_31), .B (n_79), .ZN
       (n_92));
  OAI21_X1_8T g1023__8428(.A1 (n_33), .A2 (n_34), .B (n_81), .ZN
       (n_91));
  AOI22_X1_8T g1024__5526(.A1 (n_71), .A2 (n_5), .B1 (n_17), .B2
       (n_74), .ZN (n_90));
  AOI21_X1_8T g1025__6783(.A1 (n_52), .A2 (n_24), .B (n_83), .ZN
       (n_89));
  AOI22_X1_8T g1026__3680(.A1 (n_62), .A2 (n_15), .B1 (n_8), .B2
       (n_51), .ZN (n_88));
  OAI21_X1_8T g1027__1617(.A1 (n_22), .A2 (n_64), .B (n_61), .ZN
       (n_87));
  OAI22_X1_12T g1028__2802(.A1 (n_57), .A2 (n_22), .B1 (n_42), .B2
       (n_25), .ZN (n_86));
  AOI22_X1_8T g1029__1705(.A1 (n_73), .A2 (n_14), .B1 (n_17), .B2
       (n_65), .ZN (n_85));
  OAI22_X1_12T g1030__5122(.A1 (n_39), .A2 (n_33), .B1 (n_49), .B2
       (n_6), .ZN (n_84));
  NOR2_X1_8T g1031__8246(.A1 (n_67), .A2 (n_7), .ZN (n_83));
  NOR2_X1_8T g1032__7098(.A1 (n_32), .A2 (n_58), .ZN (n_82));
  AOI21_X1_12T g1033__6131(.A1 (n_34), .A2 (n_33), .B (n_27), .ZN
       (n_81));
  AOI21_X1_8T g1034__1881(.A1 (n_38), .A2 (addr[4]), .B (n_5), .ZN
       (n_80));
  OAI22_X1_12T g1035__5115(.A1 (n_37), .A2 (n_15), .B1 (n_47), .B2
       (n_7), .ZN (n_79));
  AND3_X1_8T g1036__7482(.A1 (n_59), .A2 (addr[5]), .A3 (n_24), .Z
       (n_78));
  AOI21_X1_8T g1037__4733(.A1 (n_36), .A2 (n_16), .B (n_72), .ZN
       (n_77));
  AOI21_X1_12T g1038__6161(.A1 (n_33), .A2 (n_26), .B (n_41), .ZN
       (n_76));
  OAI22_X1_12T g1039__9315(.A1 (n_35), .A2 (n_27), .B1 (n_25), .B2
       (n_6), .ZN (n_75));
  OAI21_X1_12T g1040__9945(.A1 (n_25), .A2 (n_2), .B (n_56), .ZN
       (n_73));
  NOR2_X1_8T g1041__2883(.A1 (n_53), .A2 (n_27), .ZN (n_72));
  OR2_X1_12T g1042__2346(.A1 (n_51), .A2 (n_54), .Z (n_71));
  NOR2_X1_8T g1043__1666(.A1 (addr[1]), .A2 (n_38), .ZN (n_70));
  NAND2_X1_8T g1044__7410(.A1 (n_14), .A2 (n_40), .ZN (n_69));
  NAND2_X1_8T g1045__6417(.A1 (n_10), .A2 (n_41), .ZN (n_68));
  AOI21_X1_8T g1046__5477(.A1 (n_28), .A2 (addr[1]), .B (n_52), .ZN
       (n_67));
  OAI21_X1_8T g1047__2398(.A1 (addr[2]), .A2 (n_22), .B (n_42), .ZN
       (n_66));
  AND2_X1_8T g1048__5107(.A1 (n_38), .A2 (n_0), .Z (n_74));
  OAI22_X1_8T g1049__6260(.A1 (n_22), .A2 (addr[4]), .B1 (n_2), .B2
       (addr[6]), .ZN (n_65));
  AOI21_X1_12T g1050__4319(.A1 (n_19), .A2 (n_6), .B (n_43), .ZN
       (n_64));
  NOR3_X1_12T g1051__8428(.A1 (n_32), .A2 (n_7), .A3 (addr[5]), .ZN
       (n_63));
  OAI21_X1_12T g1052__5526(.A1 (n_23), .A2 (addr[1]), .B (n_37), .ZN
       (n_62));
  OR3_X1_8T g1053__6783(.A1 (n_18), .A2 (n_13), .A3 (n_2), .Z (n_61));
  AND3_X1_8T g1054__3680(.A1 (n_17), .A2 (n_1), .A3 (n_14), .Z (n_60));
  OAI21_X1_8T g1055__1617(.A1 (n_0), .A2 (addr[4]), .B (n_33), .ZN
       (n_59));
  AOI22_X1_12T g1056__2802(.A1 (n_18), .A2 (n_5), .B1 (n_17), .B2
       (addr[2]), .ZN (n_58));
  AOI21_X1_8T g1057__1705(.A1 (n_8), .A2 (addr[5]), .B (n_55), .ZN
       (n_57));
  INV_X1_8T g1058(.I (n_55), .ZN (n_56));
  INV_X1_8T g1059(.I (n_53), .ZN (n_54));
  NAND2_X1_8T g1060__5122(.A1 (n_21), .A2 (addr[3]), .ZN (n_50));
  OR2_X1_8T g1061__8246(.A1 (n_28), .A2 (addr[1]), .Z (n_49));
  NAND2_X1_8T g1062__7098(.A1 (n_19), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1063__6131(.A1 (addr[6]), .A2 (n_19), .ZN (n_47));
  NOR2_X1_8T g1064__1881(.A1 (addr[6]), .A2 (n_9), .ZN (n_46));
  NOR2_X1_8T g1065__5115(.A1 (n_11), .A2 (n_1), .ZN (n_45));
  NOR2_X1_8T g1066__7482(.A1 (addr[5]), .A2 (n_6), .ZN (n_55));
  NAND2_X1_8T g1067__4733(.A1 (addr[5]), .A2 (n_12), .ZN (n_53));
  AND2_X1_12T g1068__6161(.A1 (n_14), .A2 (addr[5]), .Z (n_52));
  NOR2_X1_8T g1069__9315(.A1 (n_20), .A2 (addr[6]), .ZN (n_51));
  INV_X1_8T g1070(.I (n_43), .ZN (n_44));
  INV_X1_8T g1071(.I (n_39), .ZN (n_40));
  INV_X1_8T g1072(.I (n_37), .ZN (n_36));
  INV_X2_8T g1073(.I (n_35), .ZN (n_34));
  INV_X1_8T g1074(.I (n_33), .ZN (n_32));
  NOR2_X1_8T g1075__9945(.A1 (n_9), .A2 (n_13), .ZN (n_31));
  NOR3_X1_8T g1076__2883(.A1 (n_2), .A2 (addr[1]), .A3 (n_23), .ZN
       (n_30));
  OAI21_X1_8T g1077__2346(.A1 (n_2), .A2 (addr[5]), .B (n_20), .ZN
       (n_29));
  NOR2_X1_8T g1078__1666(.A1 (n_18), .A2 (n_6), .ZN (n_43));
  NAND2_X1_8T g1079__7410(.A1 (n_12), .A2 (n_2), .ZN (n_42));
  NOR2_X1_8T g1080__6417(.A1 (n_18), .A2 (n_11), .ZN (n_41));
  NAND2_X1_8T g1081__5477(.A1 (n_10), .A2 (n_19), .ZN (n_39));
  XNOR2_X1_12T g1082__2398(.A1 (n_1), .A2 (addr[6]), .ZN (n_38));
  NAND2_X1_8T g1083__5107(.A1 (n_24), .A2 (n_21), .ZN (n_37));
  NOR2_X1_12T g1084__6260(.A1 (n_26), .A2 (n_17), .ZN (n_35));
  NAND2_X1_12T g1085__4319(.A1 (n_13), .A2 (n_11), .ZN (n_33));
  INV_X1_8T g1086(.I (n_26), .ZN (n_25));
  INV_X1_8T g1087(.I (n_24), .ZN (n_23));
  INV_X1_12T g1088(.I (n_22), .ZN (n_21));
  INV_X2_8T g1089(.I (n_20), .ZN (n_19));
  INV_X1_8T g1090(.I (n_18), .ZN (n_17));
  NAND2_X1_8T g1091__8428(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_16));
  NOR2_X1_12T g1092__5526(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_28));
  NAND2_X1_8T g1093__6783(.A1 (addr[4]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1094__3680(.A1 (addr[3]), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1095__1617(.A1 (n_1), .A2 (addr[3]), .ZN (n_24));
  NAND2_X1_12T g1096__2802(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g1097__1705(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NAND2_X1_12T g1098__5122(.A1 (addr[3]), .A2 (n_3), .ZN (n_18));
  INV_X1_8T g1099(.I (n_12), .ZN (n_11));
  INV_X1_8T g1100(.I (n_10), .ZN (n_9));
  INV_X1_8T g1101(.I (n_8), .ZN (n_7));
  INV_X1_8T g1102(.I (n_6), .ZN (n_5));
  NOR2_X1_8T g1103__8246(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_4));
  NOR2_X1_8T g1104__7098(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1105__6131(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_14));
  NAND2_X2_8T g1106__1881(.A1 (n_0), .A2 (addr[6]), .ZN (n_13));
  NOR2_X1_12T g1107__5115(.A1 (addr[6]), .A2 (n_0), .ZN (n_12));
  NOR2_X1_12T g1108__7482(.A1 (n_1), .A2 (addr[4]), .ZN (n_10));
  NOR2_X1_12T g1109__4733(.A1 (addr[2]), .A2 (n_2), .ZN (n_8));
  NAND2_X2_12T g1110__6161(.A1 (n_1), .A2 (n_2), .ZN (n_6));
  INV_X1_12T g1111(.I (addr[5]), .ZN (n_3));
  INV_X2_12T g1112(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1113(.I (addr[2]), .ZN (n_1));
  INV_X1_12T g1114(.I (addr[1]), .ZN (n_0));
endmodule

module sbox4(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1105__9315(.A1 (n_103), .A2 (n_96), .A3 (n_68), .ZN
       (dout[3]));
  NOR4_X1_8T g1106__9945(.A1 (n_70), .A2 (n_98), .A3 (n_72), .A4
       (n_87), .ZN (n_103));
  OR4_X1_12T g1107__2883(.A1 (n_93), .A2 (n_97), .A3 (n_69), .A4
       (n_71), .Z (dout[4]));
  NAND4_X1_12T g1108__2346(.A1 (n_94), .A2 (n_99), .A3 (n_91), .A4
       (n_74), .ZN (dout[1]));
  NAND3_X1_12T g1109__1666(.A1 (n_95), .A2 (n_89), .A3 (n_78), .ZN
       (dout[2]));
  AOI21_X1_8T g1110__7410(.A1 (n_66), .A2 (n_21), .B (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1111__6417(.A1 (n_82), .A2 (n_14), .B1 (n_44), .B2
       (n_8), .ZN (n_98));
  NAND3_X1_8T g1112__5477(.A1 (n_85), .A2 (n_83), .A3 (n_76), .ZN
       (n_97));
  AOI21_X1_8T g1113__2398(.A1 (n_79), .A2 (n_24), .B (n_92), .ZN
       (n_96));
  AOI21_X1_8T g1114__5107(.A1 (n_84), .A2 (n_2), .B (n_88), .ZN (n_95));
  NAND2_X1_8T g1115__6260(.A1 (addr[6]), .A2 (n_84), .ZN (n_94));
  OAI21_X1_8T g1116__4319(.A1 (addr[1]), .A2 (n_78), .B (n_80), .ZN
       (n_93));
  OAI21_X1_12T g1117__8428(.A1 (n_40), .A2 (n_11), .B (n_86), .ZN
       (n_92));
  AOI22_X1_8T g1118__5526(.A1 (n_79), .A2 (n_55), .B1 (n_6), .B2
       (n_49), .ZN (n_91));
  OR4_X1_12T g1119__6783(.A1 (n_60), .A2 (n_75), .A3 (n_56), .A4
       (n_57), .Z (n_90));
  AOI22_X1_8T g1120__3680(.A1 (n_61), .A2 (n_22), .B1 (n_15), .B2
       (n_77), .ZN (n_89));
  NAND4_X1_12T g1121__1617(.A1 (n_73), .A2 (n_59), .A3 (n_65), .A4
       (n_58), .ZN (n_88));
  NOR2_X1_8T g1122__2802(.A1 (n_80), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1123__1705(.A1 (n_63), .A2 (n_21), .B (n_34), .ZN
       (n_86));
  AOI22_X1_12T g1124__5122(.A1 (n_67), .A2 (n_48), .B1 (n_36), .B2
       (addr[2]), .ZN (n_85));
  INV_X1_12T g1125(.I (n_81), .ZN (n_84));
  OAI21_X1_8T g1126__8246(.A1 (n_24), .A2 (n_21), .B (n_77), .ZN
       (n_83));
  AOI22_X1_8T g1127__7098(.A1 (n_5), .A2 (addr[2]), .B1 (n_26), .B2
       (addr[1]), .ZN (n_82));
  AOI22_X2_8T g1128__6131(.A1 (n_24), .A2 (n_67), .B1 (n_0), .B2
       (n_49), .ZN (n_81));
  NAND2_X1_8T g1129__1881(.A1 (n_66), .A2 (n_12), .ZN (n_76));
  OAI22_X1_8T g1130__5115(.A1 (n_23), .A2 (n_45), .B1 (n_25), .B2
       (n_16), .ZN (n_75));
  AOI21_X1_12T g1131__7482(.A1 (n_52), .A2 (n_19), .B (n_64), .ZN
       (n_80));
  NOR2_X1_8T g1132__4733(.A1 (n_67), .A2 (addr[6]), .ZN (n_79));
  OAI21_X1_12T g1133__6161(.A1 (n_47), .A2 (n_13), .B (n_17), .ZN
       (n_78));
  NOR2_X1_8T g1134__9315(.A1 (n_67), .A2 (n_2), .ZN (n_77));
  AOI22_X1_8T g1135__9945(.A1 (n_38), .A2 (n_52), .B1 (n_22), .B2
       (n_39), .ZN (n_74));
  AOI22_X1_8T g1136__2883(.A1 (n_36), .A2 (n_32), .B1 (n_52), .B2
       (n_10), .ZN (n_73));
  OAI22_X1_8T g1137__2346(.A1 (n_42), .A2 (n_35), .B1 (n_31), .B2
       (n_23), .ZN (n_72));
  NOR3_X1_8T g1138__1666(.A1 (n_0), .A2 (addr[6]), .A3 (n_62), .ZN
       (n_71));
  OAI22_X1_12T g1139__7410(.A1 (n_43), .A2 (addr[1]), .B1 (n_46), .B2
       (n_9), .ZN (n_70));
  OAI22_X1_8T g1140__6417(.A1 (n_42), .A2 (n_40), .B1 (n_53), .B2
       (n_37), .ZN (n_69));
  OAI21_X1_8T g1141__5477(.A1 (n_54), .A2 (n_49), .B (n_13), .ZN
       (n_68));
  INV_X1_8T g1142(.I (n_64), .ZN (n_65));
  HA_X1_12T g1143__2398(.A (n_4), .B (addr[1]), .CO (n_63), .S (n_67));
  NOR2_X1_12T g1144__5107(.A1 (n_49), .A2 (n_51), .ZN (n_62));
  OAI21_X1_12T g1145__6260(.A1 (n_10), .A2 (n_18), .B (n_43), .ZN
       (n_61));
  OAI21_X1_12T g1146__4319(.A1 (n_8), .A2 (n_0), .B (n_41), .ZN (n_66));
  NOR2_X1_12T g1147__8428(.A1 (n_50), .A2 (n_9), .ZN (n_64));
  NOR3_X1_8T g1148__5526(.A1 (n_23), .A2 (n_1), .A3 (n_41), .ZN (n_60));
  NAND3_X1_8T g1149__6783(.A1 (n_38), .A2 (n_21), .A3 (addr[5]), .ZN
       (n_59));
  NAND2_X1_8T g1150__3680(.A1 (n_55), .A2 (n_33), .ZN (n_58));
  NOR3_X1_8T g1151__1617(.A1 (n_2), .A2 (addr[5]), .A3 (n_50), .ZN
       (n_57));
  AND3_X1_8T g1152__2802(.A1 (n_23), .A2 (n_13), .A3 (n_24), .Z (n_56));
  INV_X1_8T g1153(.I (n_53), .ZN (n_54));
  INV_X1_8T g1154(.I (n_50), .ZN (n_51));
  AND2_X1_8T g1155__1705(.A1 (n_30), .A2 (n_2), .Z (n_48));
  NOR2_X1_8T g1156__5122(.A1 (addr[3]), .A2 (n_8), .ZN (n_47));
  NAND2_X1_8T g1157__8246(.A1 (addr[6]), .A2 (n_28), .ZN (n_46));
  NAND2_X1_8T g1158__7098(.A1 (n_15), .A2 (addr[4]), .ZN (n_45));
  NAND2_X1_8T g1159__6131(.A1 (addr[2]), .A2 (n_24), .ZN (n_44));
  NAND2_X1_12T g1160__1881(.A1 (n_29), .A2 (n_11), .ZN (n_55));
  NAND2_X1_8T g1161__5115(.A1 (n_22), .A2 (n_1), .ZN (n_53));
  NOR2_X1_12T g1162__7482(.A1 (n_27), .A2 (addr[1]), .ZN (n_52));
  NAND2_X1_8T g1163__4733(.A1 (n_12), .A2 (addr[1]), .ZN (n_50));
  NOR2_X1_8T g1164__6161(.A1 (n_20), .A2 (addr[1]), .ZN (n_49));
  INV_X2_8T g1165(.I (n_39), .ZN (n_40));
  INV_X1_8T g1166(.I (n_38), .ZN (n_37));
  INV_X1_8T g1167(.I (n_35), .ZN (n_36));
  NOR3_X1_12T g1168__9315(.A1 (n_11), .A2 (addr[1]), .A3 (n_0), .ZN
       (n_34));
  NOR2_X1_8T g1169__9945(.A1 (n_8), .A2 (addr[1]), .ZN (n_33));
  NOR2_X1_8T g1170__2883(.A1 (n_3), .A2 (n_21), .ZN (n_32));
  NAND2_X1_8T g1171__2346(.A1 (n_24), .A2 (addr[6]), .ZN (n_31));
  NAND3_X1_8T g1172__1666(.A1 (n_10), .A2 (n_1), .A3 (addr[6]), .ZN
       (n_43));
  AOI21_X1_12T g1173__7410(.A1 (n_1), .A2 (addr[1]), .B (n_21), .ZN
       (n_42));
  NAND2_X1_8T g1174__6417(.A1 (n_10), .A2 (n_2), .ZN (n_41));
  NOR2_X1_8T g1175__5477(.A1 (n_8), .A2 (addr[5]), .ZN (n_39));
  NOR2_X1_12T g1176__2398(.A1 (n_13), .A2 (n_7), .ZN (n_38));
  NAND3_X1_12T g1177__5107(.A1 (n_4), .A2 (n_0), .A3 (n_2), .ZN (n_35));
  INV_X1_8T g1178(.I (n_29), .ZN (n_30));
  INV_X1_8T g1179(.I (n_27), .ZN (n_28));
  INV_X1_8T g1180(.I (n_25), .ZN (n_26));
  INV_X1_12T g1181(.I (n_23), .ZN (n_22));
  INV_X1_12T g1182(.I (n_21), .ZN (n_20));
  NOR2_X1_8T g1183__6260(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_19));
  NAND2_X1_8T g1184__4319(.A1 (addr[6]), .A2 (addr[3]), .ZN (n_18));
  NAND2_X1_12T g1185__8428(.A1 (n_1), .A2 (n_0), .ZN (n_29));
  NAND2_X1_12T g1186__5526(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NAND2_X1_12T g1187__6783(.A1 (addr[4]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g1188__3680(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NAND2_X1_12T g1189__1617(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_23));
  NOR2_X2_12T g1190__2802(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_21));
  INV_X1_8T g1191(.I (n_16), .ZN (n_17));
  INV_X1_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_8T g1193(.I (n_12), .ZN (n_11));
  INV_X1_8T g1194(.I (n_10), .ZN (n_9));
  INV_X1_8T g1195(.I (n_8), .ZN (n_7));
  NOR2_X1_12T g1196__1705(.A1 (n_0), .A2 (addr[4]), .ZN (n_6));
  NOR2_X1_8T g1197__5122(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_8T g1198__8246(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_16));
  NOR2_X1_12T g1199__7098(.A1 (addr[3]), .A2 (n_0), .ZN (n_15));
  NOR2_X1_12T g1200__6131(.A1 (n_4), .A2 (addr[6]), .ZN (n_13));
  NOR2_X1_12T g1201__1881(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1202__5115(.A1 (n_4), .A2 (addr[5]), .ZN (n_10));
  NAND2_X1_12T g1203__7482(.A1 (n_4), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1204(.I (addr[4]), .ZN (n_4));
  INV_X1_12T g1205(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1206(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1207(.I (addr[3]), .ZN (n_1));
  INV_X2_12T g1208(.I (addr[5]), .ZN (n_0));
endmodule

module sbox5(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  NAND4_X1_12T g1284__4733(.A1 (n_86), .A2 (n_91), .A3 (n_58), .A4
       (n_43), .ZN (dout[1]));
  NOR4_X1_12T g1285__6161(.A1 (n_94), .A2 (n_90), .A3 (n_83), .A4
       (n_45), .ZN (dout[4]));
  NAND4_X1_12T g1286__9315(.A1 (n_93), .A2 (n_77), .A3 (n_80), .A4
       (n_64), .ZN (dout[2]));
  NOR4_X1_12T g1287__9945(.A1 (n_92), .A2 (n_81), .A3 (n_61), .A4
       (n_87), .ZN (dout[3]));
  NAND4_X1_8T g1288__2883(.A1 (n_76), .A2 (n_46), .A3 (n_82), .A4
       (n_85), .ZN (n_94));
  NOR3_X1_8T g1289__2346(.A1 (n_65), .A2 (n_47), .A3 (n_88), .ZN
       (n_93));
  NAND3_X1_8T g1290__1666(.A1 (n_59), .A2 (n_60), .A3 (n_89), .ZN
       (n_92));
  NOR4_X1_8T g1291__7410(.A1 (n_63), .A2 (n_78), .A3 (n_40), .A4
       (n_62), .ZN (n_91));
  OAI21_X1_8T g1292__6417(.A1 (n_13), .A2 (n_48), .B (n_84), .ZN
       (n_90));
  AOI22_X1_12T g1293__5477(.A1 (n_72), .A2 (addr[1]), .B1 (n_28), .B2
       (n_25), .ZN (n_89));
  OAI22_X1_12T g1294__2398(.A1 (n_73), .A2 (addr[3]), .B1 (n_71), .B2
       (addr[5]), .ZN (n_88));
  OAI22_X1_8T g1295__5107(.A1 (n_17), .A2 (n_70), .B1 (n_56), .B2
       (n_24), .ZN (n_87));
  NAND2_X1_8T g1296__6260(.A1 (n_8), .A2 (n_74), .ZN (n_86));
  NAND2_X1_12T g1297__4319(.A1 (n_75), .A2 (addr[3]), .ZN (n_85));
  AOI21_X1_12T g1298__8428(.A1 (n_68), .A2 (n_15), .B (n_50), .ZN
       (n_84));
  OAI21_X1_8T g1299__5526(.A1 (addr[3]), .A2 (n_69), .B (n_79), .ZN
       (n_83));
  AOI22_X1_12T g1300__6783(.A1 (n_32), .A2 (n_67), .B1 (n_20), .B2
       (n_21), .ZN (n_82));
  OAI22_X1_8T g1301__3680(.A1 (n_54), .A2 (n_36), .B1 (addr[2]), .B2
       (n_69), .ZN (n_81));
  NAND3_X1_8T g1302__1617(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_57), .ZN
       (n_80));
  NAND3_X1_8T g1303__2802(.A1 (n_25), .A2 (n_55), .A3 (addr[6]), .ZN
       (n_79));
  NOR3_X1_8T g1304__1705(.A1 (n_55), .A2 (n_51), .A3 (n_12), .ZN
       (n_78));
  NOR3_X1_8T g1305__5122(.A1 (n_38), .A2 (n_42), .A3 (n_66), .ZN
       (n_77));
  AOI22_X1_12T g1306__8246(.A1 (n_33), .A2 (n_56), .B1 (n_27), .B2
       (n_32), .ZN (n_76));
  OAI22_X1_8T g1307__7098(.A1 (n_53), .A2 (n_12), .B1 (n_6), .B2
       (n_17), .ZN (n_75));
  OAI22_X1_8T g1308__6131(.A1 (n_48), .A2 (addr[5]), .B1 (n_19), .B2
       (n_11), .ZN (n_74));
  AOI22_X1_8T g1309__1881(.A1 (n_25), .A2 (n_21), .B1 (n_26), .B2
       (n_52), .ZN (n_73));
  OAI22_X1_8T g1310__5115(.A1 (n_56), .A2 (n_51), .B1 (n_7), .B2
       (addr[5]), .ZN (n_72));
  AOI22_X1_8T g1311__7482(.A1 (n_34), .A2 (n_15), .B1 (n_55), .B2
       (n_10), .ZN (n_71));
  AOI22_X1_8T g1312__4733(.A1 (n_15), .A2 (n_52), .B1 (n_8), .B2 (n_1),
       .ZN (n_70));
  INV_X1_8T g1313(.I (n_68), .ZN (n_69));
  NOR2_X1_8T g1314__6161(.A1 (addr[5]), .A2 (n_54), .ZN (n_67));
  NOR2_X1_8T g1315__9315(.A1 (n_48), .A2 (n_7), .ZN (n_66));
  NAND2_X1_12T g1316__9945(.A1 (n_39), .A2 (n_49), .ZN (n_65));
  NAND2_X1_8T g1317__2883(.A1 (n_55), .A2 (n_29), .ZN (n_64));
  NOR3_X1_8T g1318__2346(.A1 (n_53), .A2 (n_17), .A3 (n_1), .ZN (n_63));
  NOR2_X1_8T g1319__1666(.A1 (n_11), .A2 (n_51), .ZN (n_68));
  AOI21_X1_12T g1320__7410(.A1 (n_35), .A2 (n_22), .B (n_56), .ZN
       (n_62));
  OAI21_X1_8T g1321__6417(.A1 (n_1), .A2 (n_31), .B (n_41), .ZN (n_61));
  AOI22_X1_12T g1322__5477(.A1 (n_23), .A2 (n_15), .B1 (n_27), .B2
       (n_9), .ZN (n_60));
  NAND3_X1_12T g1323__2398(.A1 (n_44), .A2 (n_19), .A3 (addr[3]), .ZN
       (n_59));
  AOI22_X1_8T g1324__5107(.A1 (n_20), .A2 (n_9), .B1 (addr[3]), .B2
       (n_33), .ZN (n_58));
  XOR2_X1_8T g1325__6260(.A1 (n_25), .A2 (n_26), .Z (n_57));
  INV_X1_8T g1326(.I (n_55), .ZN (n_54));
  INV_X1_12T g1327(.I (n_52), .ZN (n_51));
  INV_X2_8T g1328(.I (n_49), .ZN (n_50));
  HA_X1_12T g1329__4319(.A (addr[2]), .B (n_0), .CO (n_55), .S (n_56));
  HA_X1_12T g1330__8428(.A (addr[4]), .B (addr[5]), .CO (n_52), .S
       (n_53));
  AND2_X1_8T g1331__5526(.A1 (n_29), .A2 (n_27), .Z (n_47));
  NAND2_X1_8T g1332__6783(.A1 (n_29), .A2 (n_15), .ZN (n_46));
  NOR2_X1_8T g1333__3680(.A1 (n_6), .A2 (n_30), .ZN (n_45));
  NAND2_X1_8T g1334__1617(.A1 (n_11), .A2 (n_30), .ZN (n_44));
  NAND2_X1_8T g1335__2802(.A1 (n_19), .A2 (n_37), .ZN (n_49));
  NAND2_X1_12T g1336__1705(.A1 (n_26), .A2 (addr[1]), .ZN (n_48));
  OR2_X1_8T g1337__5122(.A1 (n_31), .A2 (n_6), .Z (n_43));
  NOR3_X1_8T g1338__8246(.A1 (n_18), .A2 (n_7), .A3 (n_17), .ZN (n_42));
  NAND3_X1_12T g1339__7098(.A1 (n_29), .A2 (n_5), .A3 (n_0), .ZN
       (n_41));
  AND3_X1_8T g1340__6131(.A1 (n_25), .A2 (n_15), .A3 (n_9), .Z (n_40));
  NAND3_X1_8T g1341__1881(.A1 (n_3), .A2 (addr[3]), .A3 (n_32), .ZN
       (n_39));
  NOR4_X1_12T g1342__5115(.A1 (n_6), .A2 (n_16), .A3 (n_0), .A4
       (addr[4]), .ZN (n_38));
  INV_X1_8T g1343(.I (n_36), .ZN (n_37));
  INV_X1_8T g1344(.I (n_34), .ZN (n_35));
  INV_X1_8T g1345(.I (n_32), .ZN (n_31));
  INV_X1_12T g1346(.I (n_30), .ZN (n_29));
  AND2_X1_8T g1347__7482(.A1 (n_20), .A2 (n_4), .Z (n_28));
  NAND2_X1_12T g1348__4733(.A1 (n_9), .A2 (n_2), .ZN (n_36));
  NOR2_X1_8T g1349__6161(.A1 (n_12), .A2 (addr[4]), .ZN (n_34));
  NOR2_X1_8T g1350__9315(.A1 (n_13), .A2 (addr[1]), .ZN (n_33));
  NOR2_X1_12T g1351__9945(.A1 (n_17), .A2 (addr[4]), .ZN (n_32));
  NAND2_X1_8T g1352__2883(.A1 (n_9), .A2 (addr[1]), .ZN (n_30));
  OR2_X1_8T g1353__2346(.A1 (n_12), .A2 (n_3), .Z (n_24));
  NOR2_X1_8T g1354__1666(.A1 (n_16), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1355__7410(.A1 (addr[1]), .A2 (addr[5]), .A3 (addr[6]),
       .ZN (n_22));
  NOR2_X1_12T g1356__6417(.A1 (n_14), .A2 (n_3), .ZN (n_27));
  XOR2_X1_12T g1357__5477(.A1 (addr[2]), .A2 (addr[6]), .Z (n_26));
  XOR2_X1_12T g1358__2398(.A1 (addr[1]), .A2 (addr[5]), .Z (n_25));
  INV_X1_8T g1359(.I (n_19), .ZN (n_18));
  INV_X1_8T g1360(.I (n_17), .ZN (n_16));
  INV_X1_8T g1361(.I (n_15), .ZN (n_14));
  NOR2_X1_8T g1362__5107(.A1 (addr[6]), .A2 (addr[4]), .ZN (n_21));
  NOR2_X1_8T g1363__6260(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_20));
  NOR2_X2_12T g1364__4319(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_19));
  NAND2_X1_12T g1365__8428(.A1 (n_2), .A2 (n_4), .ZN (n_17));
  NOR2_X1_12T g1366__5526(.A1 (n_1), .A2 (n_0), .ZN (n_15));
  INV_X1_8T g1367(.I (n_11), .ZN (n_10));
  INV_X1_8T g1368(.I (n_7), .ZN (n_8));
  INV_X1_8T g1369(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1370__6783(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1371__3680(.A1 (n_4), .A2 (addr[1]), .ZN (n_12));
  NAND2_X2_12T g1372__1617(.A1 (n_2), .A2 (addr[6]), .ZN (n_11));
  NOR2_X1_12T g1373__2802(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X1_12T g1374__1705(.A1 (n_0), .A2 (addr[4]), .ZN (n_7));
  NAND2_X1_12T g1375__5122(.A1 (addr[5]), .A2 (n_1), .ZN (n_6));
  INV_X1_12T g1376(.I (addr[6]), .ZN (n_4));
  INV_X1_8T g1377(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1378(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1379(.I (addr[2]), .ZN (n_1));
  INV_X1_12T g1380(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106, n_107, n_108, n_110;
  NAND4_X1_12T g968__8246(.A1 (n_110), .A2 (n_98), .A3 (n_97), .A4
       (n_69), .ZN (dout[2]));
  NOR4_X1_12T g969__7098(.A1 (n_100), .A2 (n_104), .A3 (n_78), .A4
       (n_105), .ZN (dout[3]));
  NAND4_X1_12T g970__6131(.A1 (n_108), .A2 (n_91), .A3 (n_76), .A4
       (n_66), .ZN (dout[4]));
  NOR3_X1_8T g971__1881(.A1 (n_106), .A2 (n_95), .A3 (n_94), .ZN
       (n_110));
  NAND4_X1_12T g972__5115(.A1 (n_101), .A2 (n_102), .A3 (n_99), .A4
       (n_85), .ZN (dout[1]));
  AOI21_X1_8T g973__7482(.A1 (n_88), .A2 (n_18), .B (n_107), .ZN
       (n_108));
  NAND3_X1_12T g974__4733(.A1 (n_73), .A2 (n_83), .A3 (n_92), .ZN
       (n_107));
  OAI21_X1_12T g975__6161(.A1 (n_61), .A2 (n_11), .B (n_103), .ZN
       (n_106));
  AOI21_X1_8T g976__9315(.A1 (n_90), .A2 (n_47), .B (n_22), .ZN
       (n_105));
  OAI22_X1_8T g977__9945(.A1 (n_54), .A2 (n_86), .B1 (n_37), .B2
       (n_44), .ZN (n_104));
  AOI22_X1_8T g978__2883(.A1 (n_87), .A2 (n_35), .B1 (n_58), .B2
       (n_21), .ZN (n_103));
  AOI22_X1_8T g979__2346(.A1 (n_79), .A2 (n_16), .B1 (n_52), .B2
       (n_32), .ZN (n_102));
  AOI21_X1_8T g980__1666(.A1 (n_72), .A2 (n_0), .B (n_96), .ZN (n_101));
  NAND3_X1_8T g981__7410(.A1 (n_81), .A2 (n_75), .A3 (n_93), .ZN
       (n_100));
  NAND2_X1_8T g982__6417(.A1 (n_7), .A2 (n_88), .ZN (n_99));
  NAND2_X1_8T g983__5477(.A1 (n_18), .A2 (n_74), .ZN (n_98));
  OR2_X1_8T g984__2398(.A1 (n_90), .A2 (n_64), .Z (n_97));
  OAI21_X1_12T g985__5107(.A1 (n_38), .A2 (n_49), .B (n_80), .ZN
       (n_96));
  OAI21_X1_12T g986__6260(.A1 (n_68), .A2 (n_8), .B (n_82), .ZN (n_95));
  OAI21_X1_12T g987__4319(.A1 (n_70), .A2 (n_9), .B (n_77), .ZN (n_94));
  AOI21_X1_12T g988__8428(.A1 (n_71), .A2 (n_56), .B (n_84), .ZN
       (n_93));
  NAND3_X1_8T g989__5526(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_89), .ZN
       (n_92));
  AOI22_X1_8T g990__6783(.A1 (n_65), .A2 (n_39), .B1 (n_21), .B2
       (n_27), .ZN (n_91));
  INV_X1_8T g991(.I (n_89), .ZN (n_90));
  HA_X1_12T g992__3680(.A (addr[6]), .B (n_25), .CO (n_89), .S (n_87));
  AOI22_X1_12T g993__1617(.A1 (n_31), .A2 (addr[1]), .B1 (n_10), .B2
       (n_27), .ZN (n_86));
  AOI22_X1_8T g994__2802(.A1 (n_63), .A2 (n_51), .B1 (addr[6]), .B2
       (n_41), .ZN (n_85));
  OAI22_X1_8T g995__1705(.A1 (n_34), .A2 (n_59), .B1 (addr[4]), .B2
       (n_42), .ZN (n_84));
  OAI21_X1_8T g996__5122(.A1 (n_36), .A2 (n_58), .B (n_24), .ZN (n_83));
  AOI22_X1_12T g997__8246(.A1 (n_38), .A2 (n_50), .B1 (n_43), .B2
       (addr[2]), .ZN (n_82));
  AOI22_X1_8T g998__7098(.A1 (n_53), .A2 (n_5), .B1 (n_24), .B2 (n_7),
       .ZN (n_81));
  AOI22_X1_12T g999__6131(.A1 (n_38), .A2 (n_48), .B1 (n_60), .B2
       (n_24), .ZN (n_80));
  OAI21_X1_8T g1000__1881(.A1 (n_55), .A2 (n_4), .B (n_64), .ZN (n_88));
  OAI22_X1_8T g1001__5115(.A1 (n_54), .A2 (addr[1]), .B1 (n_12), .B2
       (n_1), .ZN (n_79));
  OAI21_X1_8T g1002__7482(.A1 (addr[3]), .A2 (n_40), .B (n_67), .ZN
       (n_78));
  AOI22_X1_12T g1003__4733(.A1 (n_33), .A2 (n_18), .B1 (n_46), .B2
       (addr[4]), .ZN (n_77));
  AOI22_X1_8T g1004__6161(.A1 (n_45), .A2 (n_39), .B1 (n_5), .B2
       (n_30), .ZN (n_76));
  OAI21_X1_12T g1005__9315(.A1 (n_62), .A2 (n_63), .B (n_14), .ZN
       (n_75));
  OAI22_X1_8T g1006__9945(.A1 (n_54), .A2 (n_19), .B1 (n_6), .B2
       (n_15), .ZN (n_74));
  AOI22_X1_12T g1007__2883(.A1 (n_43), .A2 (n_13), .B1 (n_41), .B2
       (n_0), .ZN (n_73));
  OAI22_X1_12T g1008__2346(.A1 (n_38), .A2 (n_6), .B1 (n_26), .B2
       (addr[2]), .ZN (n_72));
  OAI21_X1_8T g1009__1666(.A1 (addr[5]), .A2 (n_17), .B (n_57), .ZN
       (n_71));
  AOI21_X1_8T g1010__7410(.A1 (n_27), .A2 (addr[4]), .B (n_56), .ZN
       (n_70));
  NAND3_X1_8T g1011__6417(.A1 (addr[2]), .A2 (n_7), .A3 (n_39), .ZN
       (n_69));
  AOI22_X1_8T g1012__5477(.A1 (n_5), .A2 (addr[1]), .B1 (n_20), .B2
       (n_3), .ZN (n_68));
  OR3_X1_8T g1013__2398(.A1 (n_6), .A2 (n_9), .A3 (n_11), .Z (n_67));
  OR3_X1_8T g1014__5107(.A1 (n_54), .A2 (n_0), .A3 (n_19), .Z (n_66));
  OAI22_X1_8T g1015__6260(.A1 (n_9), .A2 (n_22), .B1 (n_8), .B2
       (addr[2]), .ZN (n_65));
  INV_X1_8T g1016(.I (n_61), .ZN (n_62));
  INV_X1_8T g1017(.I (n_59), .ZN (n_60));
  INV_X1_8T g1018(.I (n_57), .ZN (n_58));
  INV_X1_8T g1019(.I (n_55), .ZN (n_56));
  AND2_X1_8T g1020__4319(.A1 (n_27), .A2 (addr[6]), .Z (n_53));
  NOR2_X1_8T g1021__8428(.A1 (n_19), .A2 (n_22), .ZN (n_52));
  NOR2_X1_12T g1022__5526(.A1 (n_24), .A2 (addr[5]), .ZN (n_51));
  AND2_X1_8T g1023__6783(.A1 (n_16), .A2 (n_28), .Z (n_50));
  NAND2_X1_8T g1024__3680(.A1 (addr[3]), .A2 (n_21), .ZN (n_49));
  NOR2_X1_8T g1025__1617(.A1 (addr[4]), .A2 (n_9), .ZN (n_48));
  NAND2_X1_12T g1026__2802(.A1 (n_29), .A2 (addr[1]), .ZN (n_64));
  NOR2_X1_8T g1027__1705(.A1 (n_17), .A2 (addr[2]), .ZN (n_63));
  NAND2_X1_8T g1028__5122(.A1 (addr[3]), .A2 (n_5), .ZN (n_61));
  NAND2_X1_8T g1029__8246(.A1 (n_18), .A2 (addr[5]), .ZN (n_59));
  NAND2_X1_12T g1030__7098(.A1 (n_16), .A2 (addr[5]), .ZN (n_57));
  NAND2_X1_12T g1031__6131(.A1 (n_24), .A2 (addr[2]), .ZN (n_55));
  NOR2_X1_12T g1032__1881(.A1 (n_21), .A2 (n_29), .ZN (n_54));
  INV_X1_8T g1033(.I (n_46), .ZN (n_47));
  INV_X1_8T g1034(.I (n_44), .ZN (n_45));
  INV_X1_8T g1035(.I (n_42), .ZN (n_43));
  INV_X1_8T g1036(.I (n_41), .ZN (n_40));
  INV_X1_8T g1037(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1038__5115(.A1 (n_26), .A2 (addr[1]), .ZN (n_37));
  NOR3_X1_8T g1039__7482(.A1 (addr[2]), .A2 (addr[5]), .A3 (n_2), .ZN
       (n_36));
  NOR2_X1_8T g1040__4733(.A1 (addr[2]), .A2 (n_23), .ZN (n_35));
  NAND2_X1_8T g1041__6161(.A1 (n_23), .A2 (addr[2]), .ZN (n_34));
  NOR2_X1_8T g1042__9315(.A1 (n_12), .A2 (n_11), .ZN (n_33));
  NAND2_X1_8T g1043__9945(.A1 (n_17), .A2 (n_8), .ZN (n_32));
  NAND2_X1_8T g1044__2883(.A1 (n_26), .A2 (n_17), .ZN (n_31));
  NOR2_X1_8T g1045__2346(.A1 (n_20), .A2 (n_17), .ZN (n_30));
  NOR2_X1_8T g1046__1666(.A1 (n_8), .A2 (n_15), .ZN (n_46));
  NAND2_X1_8T g1047__7410(.A1 (n_13), .A2 (n_0), .ZN (n_44));
  NAND2_X1_8T g1048__6417(.A1 (n_20), .A2 (n_10), .ZN (n_42));
  NOR2_X1_8T g1049__5477(.A1 (n_6), .A2 (n_19), .ZN (n_41));
  NAND2_X1_12T g1050__2398(.A1 (n_15), .A2 (n_11), .ZN (n_39));
  INV_X1_8T g1051(.I (n_29), .ZN (n_28));
  INV_X1_8T g1052(.I (n_25), .ZN (n_26));
  INV_X1_12T g1053(.I (n_24), .ZN (n_23));
  INV_X2_8T g1054(.I (n_22), .ZN (n_21));
  INV_X1_12T g1055(.I (n_20), .ZN (n_19));
  INV_X2_8T g1056(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g1057__5107(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_29));
  NOR2_X1_12T g1058__6260(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1059__4319(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_25));
  NOR2_X1_12T g1060__8428(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_24));
  NAND2_X1_12T g1061__5526(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g1062__6783(.A1 (n_4), .A2 (n_1), .ZN (n_20));
  NOR2_X2_12T g1063__3680(.A1 (n_0), .A2 (n_2), .ZN (n_18));
  INV_X1_8T g1064(.I (n_15), .ZN (n_14));
  INV_X1_8T g1065(.I (n_13), .ZN (n_12));
  INV_X2_8T g1066(.I (n_10), .ZN (n_9));
  INV_X2_8T g1067(.I (n_8), .ZN (n_7));
  INV_X1_12T g1068(.I (n_6), .ZN (n_5));
  NOR2_X1_12T g1069__1617(.A1 (addr[3]), .A2 (n_0), .ZN (n_16));
  NAND2_X1_12T g1070__2802(.A1 (addr[5]), .A2 (n_1), .ZN (n_15));
  NOR2_X1_12T g1071__1705(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1072__5122(.A1 (n_4), .A2 (addr[1]), .ZN (n_11));
  NOR2_X1_12T g1073__8246(.A1 (addr[6]), .A2 (n_2), .ZN (n_10));
  NAND2_X1_12T g1074__7098(.A1 (n_2), .A2 (n_0), .ZN (n_8));
  NAND2_X1_12T g1075__6131(.A1 (n_3), .A2 (addr[4]), .ZN (n_6));
  INV_X1_12T g1076(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1077(.I (addr[2]), .ZN (n_3));
  INV_X1_12T g1078(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1079(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1080(.I (addr[6]), .ZN (n_0));
endmodule

module sbox7(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  NOR4_X1_12T g899__1881(.A1 (n_101), .A2 (n_83), .A3 (n_82), .A4
       (n_68), .ZN (dout[4]));
  NAND4_X1_12T g900__5115(.A1 (n_103), .A2 (n_93), .A3 (n_88), .A4
       (n_81), .ZN (dout[2]));
  NOR4_X1_12T g901__7482(.A1 (n_95), .A2 (n_89), .A3 (n_92), .A4
       (n_96), .ZN (dout[1]));
  NAND4_X1_12T g902__4733(.A1 (n_102), .A2 (n_98), .A3 (n_40), .A4
       (n_66), .ZN (dout[3]));
  NAND2_X1_8T g903__6161(.A1 (addr[2]), .A2 (n_99), .ZN (n_103));
  NOR3_X1_8T g904__9315(.A1 (n_85), .A2 (n_69), .A3 (n_100), .ZN
       (n_102));
  NAND4_X1_12T g905__9945(.A1 (n_84), .A2 (n_97), .A3 (n_57), .A4
       (n_58), .ZN (n_101));
  NAND4_X1_12T g906__2883(.A1 (n_94), .A2 (n_64), .A3 (n_59), .A4
       (n_61), .ZN (n_100));
  OAI22_X1_8T g907__2346(.A1 (n_91), .A2 (addr[1]), .B1 (n_13), .B2
       (n_10), .ZN (n_99));
  NAND2_X1_8T g908__1666(.A1 (n_54), .A2 (n_91), .ZN (n_98));
  NAND2_X1_8T g909__7410(.A1 (n_35), .A2 (n_90), .ZN (n_97));
  OAI21_X1_8T g910__6417(.A1 (addr[6]), .A2 (n_36), .B (n_87), .ZN
       (n_96));
  OAI22_X1_8T g911__5477(.A1 (n_52), .A2 (n_80), .B1 (n_37), .B2
       (n_50), .ZN (n_95));
  AOI21_X1_12T g912__2398(.A1 (n_72), .A2 (n_7), .B (n_74), .ZN (n_94));
  AOI22_X1_8T g913__5107(.A1 (n_71), .A2 (addr[1]), .B1 (n_7), .B2
       (n_49), .ZN (n_93));
  OAI21_X1_8T g914__6260(.A1 (n_8), .A2 (n_63), .B (n_86), .ZN (n_92));
  HA_X1_12T g915__4319(.A (addr[3]), .B (n_32), .CO (n_90), .S (n_91));
  NOR2_X1_8T g916__8428(.A1 (n_0), .A2 (n_73), .ZN (n_89));
  NOR2_X1_8T g917__5526(.A1 (n_79), .A2 (n_78), .ZN (n_88));
  AOI21_X1_12T g918__6783(.A1 (n_62), .A2 (n_9), .B (n_70), .ZN (n_87));
  NOR3_X1_12T g919__3680(.A1 (n_67), .A2 (n_65), .A3 (n_60), .ZN
       (n_86));
  OAI21_X1_12T g920__1617(.A1 (n_52), .A2 (addr[4]), .B (n_77), .ZN
       (n_85));
  AOI21_X1_8T g921__2802(.A1 (n_53), .A2 (n_25), .B (n_76), .ZN (n_84));
  OAI21_X1_8T g922__1705(.A1 (n_52), .A2 (n_34), .B (n_75), .ZN (n_83));
  OAI22_X1_8T g923__5122(.A1 (n_42), .A2 (n_46), .B1 (n_14), .B2
       (n_47), .ZN (n_82));
  OR2_X1_8T g924__8246(.A1 (n_63), .A2 (n_14), .Z (n_81));
  AOI21_X1_12T g925__7098(.A1 (n_35), .A2 (addr[5]), .B (n_55), .ZN
       (n_80));
  AOI21_X1_12T g926__6131(.A1 (n_45), .A2 (n_56), .B (addr[2]), .ZN
       (n_79));
  OAI22_X1_12T g927__1881(.A1 (n_32), .A2 (n_48), .B1 (n_40), .B2
       (n_1), .ZN (n_78));
  AOI22_X1_8T g928__5115(.A1 (n_41), .A2 (n_51), .B1 (n_19), .B2 (n_7),
       .ZN (n_77));
  OAI22_X1_12T g929__7482(.A1 (n_36), .A2 (n_32), .B1 (n_31), .B2
       (n_19), .ZN (n_76));
  AOI22_X1_12T g930__4733(.A1 (n_33), .A2 (n_30), .B1 (n_39), .B2
       (n_15), .ZN (n_75));
  OAI22_X1_8T g931__6161(.A1 (n_43), .A2 (addr[2]), .B1 (n_27), .B2
       (n_29), .ZN (n_74));
  AOI22_X1_12T g932__9315(.A1 (n_54), .A2 (n_33), .B1 (n_35), .B2
       (n_18), .ZN (n_73));
  OAI22_X1_8T g933__9945(.A1 (n_41), .A2 (n_17), .B1 (n_23), .B2 (n_0),
       .ZN (n_72));
  OAI22_X1_12T g934__2883(.A1 (n_52), .A2 (n_38), .B1 (n_33), .B2
       (n_8), .ZN (n_71));
  NOR3_X1_8T g935__2346(.A1 (n_16), .A2 (addr[2]), .A3 (n_13), .ZN
       (n_70));
  AND2_X1_8T g936__1666(.A1 (n_53), .A2 (n_11), .Z (n_69));
  NOR2_X1_8T g937__7410(.A1 (n_20), .A2 (n_45), .ZN (n_68));
  AND2_X1_8T g938__6417(.A1 (n_32), .A2 (n_53), .Z (n_67));
  NAND3_X1_8T g939__5477(.A1 (n_25), .A2 (n_28), .A3 (n_9), .ZN (n_66));
  NOR3_X1_8T g940__2398(.A1 (n_14), .A2 (addr[5]), .A3 (n_22), .ZN
       (n_65));
  OR2_X1_12T g941__5107(.A1 (n_36), .A2 (n_5), .Z (n_64));
  OAI22_X1_8T g942__6260(.A1 (addr[4]), .A2 (n_10), .B1 (addr[1]), .B2
       (n_16), .ZN (n_62));
  NAND3_X1_8T g943__4319(.A1 (addr[1]), .A2 (n_11), .A3 (n_9), .ZN
       (n_61));
  NOR3_X1_8T g944__8428(.A1 (n_17), .A2 (addr[1]), .A3 (n_38), .ZN
       (n_60));
  OR3_X1_8T g945__5526(.A1 (n_13), .A2 (n_14), .A3 (addr[6]), .Z
       (n_59));
  NAND3_X1_8T g946__6783(.A1 (addr[5]), .A2 (n_26), .A3 (n_7), .ZN
       (n_58));
  OR3_X1_8T g947__3680(.A1 (n_35), .A2 (n_23), .A3 (n_20), .Z (n_57));
  AOI21_X1_12T g948__1617(.A1 (n_24), .A2 (addr[1]), .B (n_44), .ZN
       (n_63));
  INV_X1_8T g949(.I (n_55), .ZN (n_56));
  NOR2_X1_12T g950__2802(.A1 (n_29), .A2 (n_4), .ZN (n_51));
  NAND2_X1_8T g951__1705(.A1 (n_26), .A2 (n_0), .ZN (n_50));
  NOR2_X1_8T g952__5122(.A1 (n_23), .A2 (addr[3]), .ZN (n_49));
  NAND2_X1_8T g953__8246(.A1 (addr[1]), .A2 (n_19), .ZN (n_48));
  NAND2_X1_8T g954__7098(.A1 (n_25), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g955__6131(.A1 (n_22), .A2 (n_27), .Z (n_46));
  NOR2_X1_8T g956__1881(.A1 (addr[5]), .A2 (n_29), .ZN (n_55));
  NOR2_X1_8T g957__5115(.A1 (n_22), .A2 (n_4), .ZN (n_54));
  NOR2_X1_12T g958__7482(.A1 (n_20), .A2 (addr[1]), .ZN (n_53));
  NAND2_X1_8T g959__4733(.A1 (n_26), .A2 (addr[3]), .ZN (n_52));
  INV_X1_8T g960(.I (n_43), .ZN (n_44));
  INV_X1_8T g961(.I (n_41), .ZN (n_42));
  INV_X1_12T g962(.I (n_39), .ZN (n_40));
  INV_X1_8T g963(.I (n_37), .ZN (n_38));
  INV_X1_8T g964(.I (n_35), .ZN (n_34));
  INV_X2_8T g965(.I (n_33), .ZN (n_32));
  NAND2_X1_8T g966__6161(.A1 (n_11), .A2 (n_21), .ZN (n_31));
  NOR2_X1_8T g967__9315(.A1 (n_29), .A2 (n_19), .ZN (n_30));
  NAND2_X1_8T g968__9945(.A1 (n_11), .A2 (n_7), .ZN (n_45));
  NAND2_X1_8T g969__2883(.A1 (n_21), .A2 (n_25), .ZN (n_43));
  XNOR2_X1_12T g970__2346(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_41));
  NOR2_X1_8T g971__1666(.A1 (n_8), .A2 (n_22), .ZN (n_39));
  XOR2_X1_12T g972__7410(.A1 (n_1), .A2 (addr[4]), .Z (n_37));
  NAND2_X1_8T g973__6417(.A1 (n_12), .A2 (n_19), .ZN (n_36));
  NAND2_X1_12T g974__5477(.A1 (n_13), .A2 (n_6), .ZN (n_35));
  NOR2_X1_12T g975__2398(.A1 (n_24), .A2 (n_25), .ZN (n_33));
  INV_X1_12T g976(.I (n_28), .ZN (n_29));
  INV_X1_12T g977(.I (n_27), .ZN (n_26));
  INV_X1_8T g978(.I (n_24), .ZN (n_23));
  INV_X1_12T g979(.I (n_22), .ZN (n_21));
  INV_X1_12T g980(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g981__5107(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_28));
  NAND2_X1_12T g982__6260(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g983__4319(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g984__8428(.A1 (n_1), .A2 (n_5), .ZN (n_24));
  NAND2_X1_12T g985__5526(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g986__6783(.A1 (n_4), .A2 (n_0), .ZN (n_20));
  INV_X1_8T g987(.I (n_17), .ZN (n_18));
  INV_X1_8T g988(.I (n_16), .ZN (n_15));
  INV_X2_8T g989(.I (n_12), .ZN (n_13));
  INV_X1_8T g990(.I (n_11), .ZN (n_10));
  INV_X2_8T g991(.I (n_9), .ZN (n_8));
  INV_X1_8T g992(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g993__3680(.A1 (addr[2]), .A2 (n_5), .ZN (n_17));
  NAND2_X1_8T g994__1617(.A1 (n_1), .A2 (addr[6]), .ZN (n_16));
  NAND2_X1_12T g995__2802(.A1 (addr[2]), .A2 (n_0), .ZN (n_14));
  NOR2_X1_12T g996__1705(.A1 (n_3), .A2 (addr[4]), .ZN (n_12));
  NOR2_X1_12T g997__5122(.A1 (n_1), .A2 (addr[6]), .ZN (n_11));
  NOR2_X1_12T g998__8246(.A1 (addr[2]), .A2 (n_0), .ZN (n_9));
  NOR2_X2_12T g999__7098(.A1 (n_2), .A2 (addr[1]), .ZN (n_7));
  INV_X1_12T g1000(.I (addr[6]), .ZN (n_5));
  INV_X1_8T g1001(.I (addr[2]), .ZN (n_4));
  INV_X1_8T g1002(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1003(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1004(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1005(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_99;
  NAND4_X1_12T g1207__6131(.A1 (n_91), .A2 (n_99), .A3 (n_84), .A4
       (n_71), .ZN (dout[2]));
  NAND4_X1_12T g1208__1881(.A1 (n_82), .A2 (n_97), .A3 (n_83), .A4
       (n_77), .ZN (dout[3]));
  NAND4_X1_12T g1209__5115(.A1 (n_90), .A2 (n_93), .A3 (n_80), .A4
       (n_95), .ZN (dout[1]));
  NOR4_X1_8T g1210__7482(.A1 (n_56), .A2 (n_43), .A3 (n_94), .A4
       (n_81), .ZN (n_99));
  NAND4_X1_12T g1211__4733(.A1 (n_96), .A2 (n_92), .A3 (n_73), .A4
       (n_69), .ZN (dout[4]));
  AOI21_X1_8T g1212__6161(.A1 (n_88), .A2 (n_31), .B (n_76), .ZN
       (n_97));
  AND4_X1_8T g1213__9315(.A1 (n_89), .A2 (n_62), .A3 (n_59), .A4
       (n_53), .Z (n_96));
  NAND2_X1_8T g1214__9945(.A1 (n_6), .A2 (n_87), .ZN (n_95));
  AND2_X1_12T g1215__2883(.A1 (n_88), .A2 (n_6), .Z (n_94));
  AOI21_X1_8T g1216__2346(.A1 (n_51), .A2 (n_23), .B (n_85), .ZN
       (n_93));
  NOR4_X1_8T g1217__1666(.A1 (n_55), .A2 (n_30), .A3 (n_54), .A4
       (n_70), .ZN (n_92));
  AOI21_X1_8T g1218__7410(.A1 (n_49), .A2 (n_23), .B (n_79), .ZN
       (n_91));
  AOI21_X1_8T g1219__6417(.A1 (n_52), .A2 (n_22), .B (n_86), .ZN
       (n_90));
  NOR4_X1_12T g1220__5477(.A1 (n_64), .A2 (n_75), .A3 (n_58), .A4
       (n_28), .ZN (n_89));
  HA_X1_8T g1221__2398(.A (addr[1]), .B (n_34), .CO (n_88), .S (n_87));
  OAI21_X1_12T g1222__5107(.A1 (n_38), .A2 (addr[4]), .B (n_74), .ZN
       (n_86));
  OAI21_X1_12T g1223__6260(.A1 (n_36), .A2 (n_19), .B (n_78), .ZN
       (n_85));
  AND2_X1_8T g1224__4319(.A1 (n_72), .A2 (n_69), .Z (n_84));
  NOR3_X1_8T g1225__8428(.A1 (n_66), .A2 (n_29), .A3 (n_57), .ZN
       (n_83));
  AOI22_X1_8T g1226__5526(.A1 (n_68), .A2 (n_37), .B1 (n_18), .B2
       (n_67), .ZN (n_82));
  OAI22_X1_12T g1227__6783(.A1 (n_63), .A2 (addr[3]), .B1 (n_46), .B2
       (n_0), .ZN (n_81));
  NOR3_X1_8T g1228__3680(.A1 (n_65), .A2 (n_60), .A3 (n_70), .ZN
       (n_80));
  OAI22_X1_12T g1229__1617(.A1 (n_50), .A2 (n_7), .B1 (n_44), .B2
       (n_17), .ZN (n_79));
  AOI22_X1_8T g1230__2802(.A1 (n_33), .A2 (n_35), .B1 (n_48), .B2
       (n_16), .ZN (n_78));
  NAND2_X1_8T g1231__1705(.A1 (n_15), .A2 (n_61), .ZN (n_77));
  OAI22_X1_12T g1232__5122(.A1 (n_41), .A2 (n_19), .B1 (n_40), .B2
       (n_12), .ZN (n_76));
  NOR3_X1_12T g1233__8246(.A1 (n_68), .A2 (n_3), .A3 (addr[5]), .ZN
       (n_75));
  AOI22_X1_8T g1234__7098(.A1 (n_47), .A2 (n_17), .B1 (n_43), .B2
       (n_15), .ZN (n_74));
  AOI22_X1_8T g1235__6131(.A1 (n_42), .A2 (n_34), .B1 (n_15), .B2
       (n_32), .ZN (n_73));
  AOI22_X1_8T g1236__1881(.A1 (n_45), .A2 (n_18), .B1 (n_39), .B2
       (n_9), .ZN (n_72));
  AOI22_X1_8T g1237__5115(.A1 (n_42), .A2 (n_15), .B1 (addr[3]), .B2
       (n_47), .ZN (n_71));
  OAI21_X1_12T g1238__7482(.A1 (n_3), .A2 (n_5), .B (n_46), .ZN (n_67));
  AND3_X2_8T g1239__4733(.A1 (n_16), .A2 (addr[6]), .A3 (n_22), .Z
       (n_66));
  NOR3_X1_8T g1240__6161(.A1 (n_17), .A2 (n_11), .A3 (n_2), .ZN (n_65));
  NOR2_X1_8T g1241__9315(.A1 (n_38), .A2 (n_7), .ZN (n_64));
  AOI21_X1_8T g1242__9945(.A1 (n_22), .A2 (n_25), .B (n_48), .ZN
       (n_63));
  NAND2_X1_8T g1243__2883(.A1 (n_45), .A2 (n_15), .ZN (n_62));
  OAI21_X1_8T g1244__2346(.A1 (addr[2]), .A2 (addr[5]), .B (n_44), .ZN
       (n_61));
  NOR3_X1_12T g1245__1666(.A1 (n_12), .A2 (n_24), .A3 (addr[3]), .ZN
       (n_60));
  AND2_X1_8T g1246__7410(.A1 (n_42), .A2 (n_20), .Z (n_70));
  NAND3_X1_12T g1247__6417(.A1 (n_10), .A2 (n_6), .A3 (n_4), .ZN
       (n_69));
  NAND2_X1_8T g1248__5477(.A1 (n_35), .A2 (addr[1]), .ZN (n_68));
  NAND3_X1_8T g1249__2398(.A1 (n_18), .A2 (n_27), .A3 (addr[5]), .ZN
       (n_59));
  NOR3_X1_8T g1250__5107(.A1 (n_34), .A2 (n_8), .A3 (addr[1]), .ZN
       (n_58));
  NOR3_X1_12T g1251__6260(.A1 (n_12), .A2 (n_7), .A3 (addr[3]), .ZN
       (n_57));
  NOR3_X1_12T g1252__4319(.A1 (n_19), .A2 (n_11), .A3 (n_21), .ZN
       (n_56));
  NOR3_X1_8T g1253__8428(.A1 (n_17), .A2 (n_21), .A3 (addr[2]), .ZN
       (n_55));
  NOR3_X1_8T g1254__5526(.A1 (n_11), .A2 (n_8), .A3 (addr[3]), .ZN
       (n_54));
  OR3_X1_8T g1255__6783(.A1 (n_35), .A2 (n_24), .A3 (n_4), .Z (n_53));
  OAI22_X1_12T g1256__3680(.A1 (n_10), .A2 (n_17), .B1 (n_11), .B2
       (n_14), .ZN (n_52));
  OAI22_X1_12T g1257__1617(.A1 (n_19), .A2 (n_25), .B1 (n_17), .B2
       (n_3), .ZN (n_51));
  AOI22_X1_8T g1258__2802(.A1 (n_18), .A2 (addr[6]), .B1 (n_20), .B2
       (n_1), .ZN (n_50));
  OAI22_X1_12T g1259__1705(.A1 (n_18), .A2 (n_11), .B1 (n_20), .B2
       (n_12), .ZN (n_49));
  NAND2_X1_8T g1260__5122(.A1 (addr[4]), .A2 (n_25), .ZN (n_41));
  NAND2_X1_8T g1261__8246(.A1 (addr[1]), .A2 (n_9), .ZN (n_40));
  AND2_X1_8T g1262__7098(.A1 (n_16), .A2 (addr[2]), .Z (n_39));
  NOR2_X1_8T g1263__6131(.A1 (n_26), .A2 (addr[4]), .ZN (n_48));
  AND2_X1_8T g1264__1881(.A1 (n_9), .A2 (n_25), .Z (n_47));
  NAND2_X1_8T g1265__5115(.A1 (n_13), .A2 (n_2), .ZN (n_46));
  NOR2_X1_8T g1266__7482(.A1 (n_24), .A2 (addr[6]), .ZN (n_45));
  NAND2_X1_8T g1267__4733(.A1 (addr[6]), .A2 (n_9), .ZN (n_44));
  AND2_X1_8T g1268__6161(.A1 (n_9), .A2 (n_27), .Z (n_43));
  NOR2_X1_8T g1269__9315(.A1 (n_21), .A2 (addr[6]), .ZN (n_42));
  INV_X1_8T g1270(.I (n_36), .ZN (n_37));
  NOR2_X1_8T g1271__9945(.A1 (addr[2]), .A2 (n_7), .ZN (n_33));
  NOR2_X1_8T g1272__2883(.A1 (n_13), .A2 (n_7), .ZN (n_32));
  OAI21_X1_8T g1273__2346(.A1 (n_1), .A2 (n_5), .B (n_21), .ZN (n_31));
  NOR3_X1_12T g1274__1666(.A1 (n_19), .A2 (n_3), .A3 (addr[4]), .ZN
       (n_30));
  NOR3_X1_8T g1275__7410(.A1 (n_24), .A2 (n_3), .A3 (addr[1]), .ZN
       (n_29));
  AND3_X1_8T g1276__6417(.A1 (n_16), .A2 (n_3), .A3 (addr[5]), .Z
       (n_28));
  NAND2_X1_8T g1277__5477(.A1 (n_18), .A2 (n_13), .ZN (n_38));
  NAND2_X1_8T g1278__2398(.A1 (n_3), .A2 (n_9), .ZN (n_36));
  XOR2_X1_12T g1279__5107(.A1 (n_0), .A2 (n_1), .Z (n_35));
  OAI22_X1_12T g1280__6260(.A1 (addr[3]), .A2 (addr[2]), .B1 (n_0), .B2
       (n_3), .ZN (n_34));
  INV_X1_12T g1281(.I (n_26), .ZN (n_27));
  INV_X1_8T g1282(.I (n_24), .ZN (n_23));
  INV_X1_12T g1283(.I (n_22), .ZN (n_21));
  INV_X1_8T g1284(.I (n_20), .ZN (n_19));
  INV_X1_12T g1285(.I (n_18), .ZN (n_17));
  NAND2_X1_12T g1286__4319(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1287__8428(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1288__5526(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_24));
  NOR2_X1_12T g1289__6783(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_22));
  NOR2_X1_12T g1290__3680(.A1 (n_0), .A2 (n_4), .ZN (n_20));
  NOR2_X2_12T g1291__1617(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_18));
  INV_X1_8T g1292(.I (n_15), .ZN (n_14));
  INV_X1_8T g1293(.I (n_13), .ZN (n_12));
  INV_X1_8T g1294(.I (n_11), .ZN (n_10));
  INV_X1_8T g1295(.I (n_9), .ZN (n_8));
  INV_X1_8T g1296(.I (n_7), .ZN (n_6));
  NOR2_X1_12T g1297__2802(.A1 (addr[3]), .A2 (n_4), .ZN (n_16));
  NOR2_X2_12T g1298__1705(.A1 (n_0), .A2 (addr[1]), .ZN (n_15));
  NOR2_X1_12T g1299__5122(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1300__8246(.A1 (n_3), .A2 (addr[6]), .ZN (n_11));
  NOR2_X1_12T g1301__7098(.A1 (n_2), .A2 (addr[4]), .ZN (n_9));
  NAND2_X1_12T g1302__6131(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1303(.I (addr[4]), .ZN (n_5));
  INV_X1_12T g1304(.I (addr[1]), .ZN (n_4));
  INV_X1_12T g1305(.I (addr[2]), .ZN (n_3));
  INV_X1_12T g1306(.I (addr[5]), .ZN (n_2));
  INV_X1_12T g1307(.I (addr[6]), .ZN (n_1));
  INV_X1_12T g1308(.I (addr[3]), .ZN (n_0));
endmodule

module crp(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire \X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 , \X[47]_38 ,
       \X[48]_37 , n_0, n_1;
  wire n_2, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_14, n_15, n_16, n_17;
  wire n_18, n_19, n_20, n_21, n_22, n_23, n_24, n_25;
  wire n_26, n_27, n_28, n_29, n_30, n_31, n_32, n_33;
  wire n_34, n_35, n_36, n_37, n_38, n_39, n_40, n_41;
  wire n_42, n_43, n_44, n_45, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60;
  sbox1 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203__1881(.A1 (K_sub[2]), .A2 (n_58), .ZN (X[2]));
  OR2_X1_12T g204__5115(.A1 (n_59), .A2 (n_60), .Z (\X[48]_37 ));
  NOR2_X1_12T g205__7482(.A1 (K_sub[48]), .A2 (n_58), .ZN (n_60));
  AND2_X1_12T g206__4733(.A1 (K_sub[48]), .A2 (n_58), .Z (n_59));
  INV_X1_12T g207(.I (R[1]), .ZN (n_58));
  NAND2_X2_12T g208__6161(.A1 (n_56), .A2 (n_57), .ZN (X[1]));
  XNOR2_X1_12T g209__9315(.A1 (K_sub[47]), .A2 (n_55), .ZN (\X[47]_38
       ));
  NAND2_X1_12T g210__9945(.A1 (K_sub[1]), .A2 (n_55), .ZN (n_57));
  OR2_X1_12T g211__2883(.A1 (K_sub[1]), .A2 (n_55), .Z (n_56));
  INV_X1_12T g212(.I (R[32]), .ZN (n_55));
  XNOR2_X1_12T g198__2346(.A1 (K_sub[46]), .A2 (n_54), .ZN (\X[46]_39
       ));
  INV_X1_12T g199(.I (R[31]), .ZN (n_54));
  OR2_X1_12T g213__1666(.A1 (n_53), .A2 (n_52), .Z (\X[45]_40 ));
  NOR2_X1_12T g214__7410(.A1 (n_51), .A2 (R[30]), .ZN (n_53));
  AND2_X1_12T g200__6417(.A1 (n_51), .A2 (R[30]), .Z (n_52));
  INV_X1_12T g201(.I (K_sub[45]), .ZN (n_51));
  XNOR2_X1_12T g215__5477(.A1 (K_sub[44]), .A2 (n_50), .ZN (\X[44]_41
       ));
  XNOR2_X1_12T g216__2398(.A1 (K_sub[42]), .A2 (n_50), .ZN (X[42]));
  INV_X1_12T g217(.I (R[29]), .ZN (n_50));
  XNOR2_X1_12T g218__5107(.A1 (K_sub[43]), .A2 (n_49), .ZN (\X[43]_42
       ));
  XNOR2_X1_12T g219__6260(.A1 (K_sub[41]), .A2 (n_49), .ZN (X[41]));
  INV_X1_12T g220(.I (R[28]), .ZN (n_49));
  XOR2_X1_12T g2__4319(.A1 (K_sub[40]), .A2 (R[27]), .Z (X[40]));
  XOR2_X1_12T g221__8428(.A1 (K_sub[39]), .A2 (R[26]), .Z (X[39]));
  NAND2_X1_12T g222__5526(.A1 (n_47), .A2 (n_48), .ZN (X[38]));
  XNOR2_X1_12T g223__6783(.A1 (K_sub[36]), .A2 (n_46), .ZN (X[36]));
  NAND2_X1_12T g224__3680(.A1 (K_sub[38]), .A2 (n_46), .ZN (n_48));
  OR2_X1_12T g225__1617(.A1 (K_sub[38]), .A2 (n_46), .Z (n_47));
  INV_X1_12T g226(.I (R[25]), .ZN (n_46));
  OR2_X1_12T g227__2802(.A1 (n_45), .A2 (n_44), .Z (X[37]));
  XNOR2_X1_12T g228__1705(.A1 (K_sub[35]), .A2 (n_43), .ZN (X[35]));
  AND2_X1_12T g229__5122(.A1 (K_sub[37]), .A2 (n_43), .Z (n_45));
  NOR2_X1_12T g230__8246(.A1 (K_sub[37]), .A2 (n_43), .ZN (n_44));
  INV_X1_12T g231(.I (R[24]), .ZN (n_43));
  XOR2_X1_12T g232__7098(.A1 (K_sub[34]), .A2 (R[23]), .Z (X[34]));
  XOR2_X1_12T g233__6131(.A1 (K_sub[33]), .A2 (R[22]), .Z (X[33]));
  OR2_X1_12T g234__1881(.A1 (n_42), .A2 (n_41), .Z (X[32]));
  XNOR2_X1_12T g235__5115(.A1 (K_sub[30]), .A2 (n_40), .ZN (X[30]));
  AND2_X1_12T g236__7482(.A1 (K_sub[32]), .A2 (n_40), .Z (n_42));
  NOR2_X1_12T g237__4733(.A1 (K_sub[32]), .A2 (n_40), .ZN (n_41));
  INV_X1_12T g238(.I (R[21]), .ZN (n_40));
  XNOR2_X1_12T g239__6161(.A1 (K_sub[31]), .A2 (n_38), .ZN (X[31]));
  OAI21_X2_12T g240__9315(.A1 (K_sub[29]), .A2 (n_38), .B (n_39), .ZN
       (X[29]));
  NAND2_X1_12T g241__9945(.A1 (K_sub[29]), .A2 (n_38), .ZN (n_39));
  INV_X1_12T g242(.I (R[20]), .ZN (n_38));
  XOR2_X1_12T g243__2883(.A1 (K_sub[28]), .A2 (R[19]), .Z (X[28]));
  NAND2_X2_12T g244__2346(.A1 (n_36), .A2 (n_37), .ZN (X[27]));
  NAND2_X1_12T g245__1666(.A1 (K_sub[27]), .A2 (n_35), .ZN (n_37));
  OR2_X1_12T g246__7410(.A1 (K_sub[27]), .A2 (n_35), .Z (n_36));
  INV_X2_8T g247(.I (R[18]), .ZN (n_35));
  XNOR2_X1_12T g248__6417(.A1 (K_sub[26]), .A2 (n_33), .ZN (X[26]));
  OAI22_X1_12T g249__5477(.A1 (K_sub[24]), .A2 (n_33), .B1 (n_34), .B2
       (R[17]), .ZN (X[24]));
  INV_X1_12T g250(.I (K_sub[24]), .ZN (n_34));
  INV_X1_12T g251(.I (R[17]), .ZN (n_33));
  XNOR2_X1_12T g252__2398(.A1 (K_sub[25]), .A2 (n_32), .ZN (X[25]));
  XNOR2_X1_12T g253__5107(.A1 (K_sub[23]), .A2 (n_32), .ZN (X[23]));
  INV_X1_12T g254(.I (R[16]), .ZN (n_32));
  XOR2_X1_12T g255__6260(.A1 (K_sub[22]), .A2 (R[15]), .Z (X[22]));
  XOR2_X1_12T g256__4319(.A1 (K_sub[21]), .A2 (R[14]), .Z (X[21]));
  NAND2_X2_12T g257__8428(.A1 (n_29), .A2 (n_31), .ZN (X[20]));
  OR2_X1_12T g258__5526(.A1 (n_28), .A2 (n_30), .Z (X[18]));
  NAND2_X1_12T g259__6783(.A1 (K_sub[20]), .A2 (n_27), .ZN (n_31));
  NOR2_X1_12T g260__3680(.A1 (K_sub[18]), .A2 (n_27), .ZN (n_30));
  OR2_X1_12T g261__1617(.A1 (K_sub[20]), .A2 (n_27), .Z (n_29));
  AND2_X1_12T g262__2802(.A1 (K_sub[18]), .A2 (n_27), .Z (n_28));
  INV_X1_12T g263(.I (R[13]), .ZN (n_27));
  OR2_X1_12T g264__1705(.A1 (n_26), .A2 (n_24), .Z (X[19]));
  OR2_X2_12T g265__5122(.A1 (n_23), .A2 (n_25), .Z (X[17]));
  NOR2_X1_12T g266__8246(.A1 (n_22), .A2 (R[12]), .ZN (n_26));
  NOR2_X1_12T g267__7098(.A1 (K_sub[17]), .A2 (n_21), .ZN (n_25));
  NOR2_X1_12T g268__6131(.A1 (K_sub[19]), .A2 (n_21), .ZN (n_24));
  AND2_X1_12T g269__1881(.A1 (K_sub[17]), .A2 (n_21), .Z (n_23));
  INV_X1_12T g270(.I (K_sub[19]), .ZN (n_22));
  INV_X1_12T g271(.I (R[12]), .ZN (n_21));
  OR2_X1_12T g272__5115(.A1 (n_20), .A2 (n_19), .Z (X[16]));
  NOR2_X1_12T g273__7482(.A1 (n_18), .A2 (R[11]), .ZN (n_20));
  AND2_X1_12T g274__4733(.A1 (n_18), .A2 (R[11]), .Z (n_19));
  INV_X1_12T g275(.I (K_sub[16]), .ZN (n_18));
  XOR2_X1_12T g276__6161(.A1 (K_sub[15]), .A2 (R[10]), .Z (X[15]));
  OAI22_X1_12T g277__9315(.A1 (K_sub[14]), .A2 (n_16), .B1 (n_17), .B2
       (R[9]), .ZN (X[14]));
  XNOR2_X1_12T g278__9945(.A1 (K_sub[12]), .A2 (n_16), .ZN (X[12]));
  INV_X1_12T g279(.I (K_sub[14]), .ZN (n_17));
  INV_X1_12T g280(.I (R[9]), .ZN (n_16));
  XNOR2_X1_12T g281__2883(.A1 (K_sub[13]), .A2 (n_15), .ZN (X[13]));
  XNOR2_X1_12T g282__2346(.A1 (K_sub[11]), .A2 (n_15), .ZN (X[11]));
  INV_X1_12T g283(.I (R[8]), .ZN (n_15));
  XOR2_X1_12T g284__1666(.A1 (K_sub[10]), .A2 (R[7]), .Z (X[10]));
  XOR2_X1_12T g285__7410(.A1 (K_sub[9]), .A2 (R[6]), .Z (X[9]));
  NAND2_X1_12T g286__6417(.A1 (n_12), .A2 (n_14), .ZN (X[6]));
  NAND2_X1_12T g287__5477(.A1 (n_13), .A2 (n_11), .ZN (X[8]));
  NAND2_X1_12T g288__2398(.A1 (K_sub[6]), .A2 (n_9), .ZN (n_14));
  NAND2_X1_12T g289__5107(.A1 (n_10), .A2 (R[5]), .ZN (n_13));
  OR2_X1_12T g290__6260(.A1 (K_sub[6]), .A2 (n_9), .Z (n_12));
  NAND2_X1_12T g291__4319(.A1 (K_sub[8]), .A2 (n_9), .ZN (n_11));
  INV_X1_12T g292(.I (K_sub[8]), .ZN (n_10));
  INV_X1_12T g293(.I (R[5]), .ZN (n_9));
  OR2_X1_12T g294__8428(.A1 (n_8), .A2 (n_6), .Z (X[5]));
  OR2_X2_12T g295__5526(.A1 (n_5), .A2 (n_7), .Z (X[7]));
  NOR2_X1_12T g296__6783(.A1 (n_4), .A2 (R[4]), .ZN (n_8));
  NOR2_X1_12T g297__3680(.A1 (K_sub[7]), .A2 (n_3), .ZN (n_7));
  NOR2_X1_12T g298__1617(.A1 (K_sub[5]), .A2 (n_3), .ZN (n_6));
  AND2_X1_12T g299__2802(.A1 (K_sub[7]), .A2 (n_3), .Z (n_5));
  INV_X1_12T g300(.I (K_sub[5]), .ZN (n_4));
  INV_X1_12T g301(.I (R[4]), .ZN (n_3));
  XOR2_X1_12T g302__1705(.A1 (K_sub[4]), .A2 (R[3]), .Z (X[4]));
  OR2_X1_12T g303__5122(.A1 (n_2), .A2 (n_1), .Z (X[3]));
  NOR2_X1_12T g304__8246(.A1 (n_0), .A2 (R[2]), .ZN (n_2));
  AND2_X1_12T g305__7098(.A1 (n_0), .A2 (R[2]), .Z (n_1));
  INV_X1_12T g306(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_97(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015__6131(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4
       (n_91), .ZN (dout[4]));
  AND4_X1_12T g1016__1881(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4
       (n_62), .Z (dout[2]));
  NAND4_X1_12T g1017__5115(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4
       (n_66), .ZN (dout[3]));
  NOR4_X1_12T g1018__7482(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4
       (n_58), .ZN (dout[1]));
  AOI21_X1_8T g1019__4733(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN
       (n_102));
  NOR4_X1_12T g1020__6161(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4
       (n_84), .ZN (n_101));
  OAI21_X1_12T g1021__9315(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN
       (n_100));
  AOI22_X1_8T g1022__9945(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2
       (n_64), .ZN (n_99));
  AOI21_X1_8T g1023__2883(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN
       (n_98));
  OR4_X1_8T g1024__2346(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83),
       .Z (n_97));
  OAI22_X1_8T g1025__1666(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2
       (n_70), .ZN (n_96));
  AND4_X1_8T g1026__7410(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4
       (n_75), .Z (n_95));
  AOI22_X1_8T g1027__6417(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2
       (n_18), .ZN (n_94));
  AOI21_X1_8T g1028__5477(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN
       (n_93));
  AOI21_X1_8T g1029__2398(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN
       (n_92));
  NAND2_X1_8T g1030__5107(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031__6260(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2
       (n_55), .ZN (n_90));
  OAI22_X1_8T g1032__4319(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2
       (n_70), .ZN (n_89));
  OAI21_X1_8T g1033__8428(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034__5526(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2
       (n_33), .ZN (n_87));
  AOI22_X1_8T g1035__6783(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2
       (n_69), .ZN (n_86));
  AOI22_X1_12T g1036__3680(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2
       (n_8), .ZN (n_85));
  OAI22_X1_8T g1037__1617(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2
       (n_7), .ZN (n_84));
  OAI21_X1_12T g1038__2802(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN
       (n_83));
  OAI21_X1_12T g1039__1705(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN
       (n_82));
  OAI21_X1_12T g1040__5122(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN
       (n_81));
  NOR3_X1_12T g1041__8246(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042__7098(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN
       (n_79));
  AOI22_X1_12T g1043__6131(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2
       (n_26), .ZN (n_78));
  OAI22_X1_12T g1044__1881(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2
       (n_3), .ZN (n_77));
  OAI22_X1_12T g1045__5115(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2
       (n_11), .ZN (n_76));
  AOI22_X1_12T g1046__7482(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2
       (n_20), .ZN (n_75));
  AOI22_X1_8T g1047__4733(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2
       (n_1), .ZN (n_74));
  INV_X1_12T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050__6161(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051__9315(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052__9945(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2
       (n_42), .ZN (n_66));
  NAND2_X1_8T g1053__2883(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054__2346(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055__1666(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056__7410(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X2_12T g1057__6417(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058__5477(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN
       (n_63));
  AOI22_X1_8T g1059__2398(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2
       (n_42), .ZN (n_62));
  NAND3_X1_8T g1060__5107(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN
       (n_61));
  NAND3_X1_8T g1061__6260(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN
       (n_60));
  OAI22_X1_8T g1062__4319(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2
       (n_27), .ZN (n_59));
  NOR3_X1_8T g1063__8428(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064__5526(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2
       (n_1), .ZN (n_57));
  OAI22_X1_12T g1065__6783(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2
       (addr[1]), .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X1_12T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069__3680(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070__1617(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071__2802(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072__1705(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN
       (n_48));
  INV_X2_8T g1073(.I (n_46), .ZN (n_47));
  INV_X1_12T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076__5122(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077__8246(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078__7098(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079__6131(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080__1881(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081__5115(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082__7482(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083__4733(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084__6161(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085__9315(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086__9945(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087__2883(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088__2346(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_12T g1089__1666(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090__7410(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091__6417(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X2_8T g1092__5477(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X1_12T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099__2398(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100__5107(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101__6260(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X1_12T g1102__4319(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103__8428(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104__5526(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105__6783(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108__3680(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109__1617(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110__2802(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111__1705(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112__5122(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113__8246(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X2_12T g1114__7098(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115__6131(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X2_8T g1117(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_112(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917__1881(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4
       (n_50), .Z (dout[1]));
  NAND3_X1_12T g918__5115(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN
       (dout[3]));
  AND4_X1_12T g919__7482(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4
       (n_53), .Z (dout[4]));
  OAI21_X1_12T g920__4733(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN
       (dout[2]));
  NOR2_X1_8T g921__6161(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922__9315(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77),
       .ZN (n_85));
  NOR4_X1_12T g923__9945(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4
       (n_62), .ZN (n_84));
  NOR4_X1_8T g924__2883(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75),
       .ZN (n_83));
  AOI22_X1_8T g925__2346(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2
       (n_34), .ZN (n_82));
  OAI22_X1_12T g926__1666(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2
       (n_24), .ZN (n_81));
  OAI21_X1_8T g927__7410(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928__6417(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN
       (n_79));
  OAI21_X1_12T g929__5477(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN
       (n_78));
  OAI21_X1_12T g930__2398(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN
       (n_77));
  OAI22_X1_8T g931__5107(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18),
       .ZN (n_76));
  OAI22_X1_12T g932__6260(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2
       (n_45), .ZN (n_75));
  AOI21_X1_12T g933__4319(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN
       (n_74));
  AOI22_X1_8T g934__8428(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2
       (n_30), .ZN (n_73));
  NOR2_X1_12T g935__5526(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936__6783(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2
       (n_40), .ZN (n_71));
  NAND3_X2_8T g937__3680(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN
       (n_70));
  OAI22_X1_12T g938__1617(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2
       (n_18), .ZN (n_69));
  AOI22_X1_8T g939__2802(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12),
       .ZN (n_68));
  OAI21_X1_8T g940__1705(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941__5122(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2
       (n_45), .ZN (n_66));
  XNOR2_X1_8T g942__8246(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944__7098(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN
       (n_62));
  NOR2_X1_8T g945__6131(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946__1881(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947__5115(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN
       (n_59));
  OR2_X1_8T g948__7482(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949__4733(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN
       (n_57));
  NOR3_X1_8T g950__6161(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN
       (n_56));
  NOR2_X1_8T g951__9315(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952__9945(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953__2883(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954__2346(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]),
       .A4 (n_17), .ZN (n_53));
  NOR3_X1_12T g955__1666(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956__7410(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z
       (n_51));
  OR3_X1_8T g957__6417(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958__5477(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z
       (n_49));
  AOI22_X1_8T g959__2398(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960__5107(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961__6260(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962__4319(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963__8428(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964__5526(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965__6783(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966__3680(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967__1617(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968__2802(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971__1705(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972__5122(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973__8246(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN
       (n_30));
  NOR3_X1_12T g974__7098(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975__6131(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN
       (n_28));
  NOR3_X1_12T g976__1881(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN
       (n_37));
  XNOR2_X1_12T g977__5115(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978__7482(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979__4733(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984__6161(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985__9315(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986__9945(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987__2883(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988__2346(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989__1666(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990__7410(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995__6417(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996__5477(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997__2398(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998__5107(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999__6260(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000__4319(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001__8428(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002__5526(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_127(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007__6783(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4
       (n_75), .Z (dout[4]));
  NAND4_X1_12T g1008__3680(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4
       (n_80), .ZN (dout[3]));
  AND3_X2_8T g1009__1617(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z
       (dout[1]));
  OR4_X1_12T g1010__2802(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4
       (n_78), .Z (dout[2]));
  OAI21_X1_8T g1011__1705(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN
       (n_94));
  OR4_X1_8T g1012__5122(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77),
       .Z (n_93));
  AOI22_X1_8T g1013__8246(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2
       (n_35), .ZN (n_92));
  OAI22_X1_8T g1014__7098(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2
       (n_41), .ZN (n_91));
  OAI22_X1_8T g1015__6131(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2
       (n_45), .ZN (n_90));
  NOR4_X1_12T g1016__1881(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4
       (n_66), .ZN (n_89));
  AOI22_X1_12T g1017__5115(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2
       (n_11), .ZN (n_88));
  AOI22_X1_12T g1018__7482(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2
       (n_17), .ZN (n_87));
  AOI22_X1_8T g1019__4733(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2
       (n_50), .ZN (n_86));
  AOI21_X1_8T g1020__6161(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN
       (n_85));
  OAI21_X1_8T g1021__9315(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN
       (n_84));
  OAI22_X1_12T g1022__9945(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2
       (n_22), .ZN (n_83));
  AOI22_X1_12T g1023__2883(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2
       (n_8), .ZN (n_82));
  OAI22_X1_12T g1024__2346(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2
       (n_18), .ZN (n_81));
  AOI22_X1_8T g1025__1666(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2
       (n_62), .ZN (n_80));
  AOI22_X1_12T g1026__7410(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2
       (n_5), .ZN (n_79));
  AOI21_X1_8T g1027__6417(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_12T g1028__5477(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029__2398(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN
       (n_76));
  NOR3_X1_8T g1030__5107(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031__6260(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2
       (n_9), .ZN (n_74));
  AOI21_X1_12T g1032__4319(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN
       (n_73));
  AOI22_X1_12T g1033__8428(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2
       (n_53), .ZN (n_72));
  OAI22_X1_8T g1034__5526(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2
       (n_36), .ZN (n_71));
  OAI22_X1_12T g1035__6783(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2
       (n_20), .ZN (n_70));
  XOR2_X1_12T g1036__3680(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_8T g1037__1617(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038__2802(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039__1705(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN
       (n_66));
  OAI21_X1_8T g1040__5122(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN
       (n_65));
  OAI21_X1_12T g1041__8246(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN
       (n_64));
  AOI21_X1_12T g1042__7098(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN
       (n_63));
  OAI22_X1_8T g1043__6131(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044__1881(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN
       (n_61));
  OAI21_X1_8T g1045__5115(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN
       (n_60));
  NOR3_X1_8T g1046__7482(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN
       (n_59));
  AOI21_X1_8T g1047__4733(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN
       (n_58));
  AOI22_X1_12T g1048__6161(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2
       (addr[2]), .ZN (n_57));
  AOI21_X1_12T g1049__9315(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN
       (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051__9945(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052__2883(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053__2346(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054__1666(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055__7410(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_12T g1056__6417(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057__5477(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_12T g1058__2398(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059__5107(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060__6260(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061__4319(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_12T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065__8428(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066__5526(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN
       (n_31));
  OAI21_X1_8T g1067__6783(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN
       (n_30));
  OR2_X1_8T g1068__3680(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069__1617(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070__2802(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071__1705(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_12T g1072__5122(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073__8246(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074__7098(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075__6131(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_8T g1076__1881(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_12T g1077(.I (n_26), .ZN (n_27));
  INV_X1_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X1_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082__5115(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083__7482(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084__4733(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085__6161(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086__9315(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X2_12T g1087__9945(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X1_12T g1088__2883(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093__2346(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094__1666(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095__7410(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X1_12T g1096__6417(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097__5477(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X2_12T g1098__2398(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099__5107(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100__6260(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_12T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_142(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106__4319(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107__8428(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4
       (n_87), .ZN (n_103));
  OR4_X1_12T g1108__5526(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4
       (n_69), .Z (dout[4]));
  NAND4_X1_12T g1109__6783(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4
       (n_72), .ZN (dout[1]));
  OAI21_X1_12T g1110__3680(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111__1617(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4
       (n_90), .ZN (n_99));
  OAI22_X1_12T g1112__2802(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2
       (n_9), .ZN (n_98));
  NAND3_X1_8T g1113__1705(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN
       (n_97));
  AOI21_X1_8T g1114__5122(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN
       (n_96));
  AOI21_X1_8T g1115__8246(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116__7098(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117__6131(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN
       (n_93));
  OAI21_X1_12T g1118__1881(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN
       (n_92));
  AOI22_X1_8T g1119__5115(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2
       (n_47), .ZN (n_91));
  NAND4_X1_12T g1120__7482(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4
       (n_56), .ZN (n_90));
  OR4_X1_12T g1121__4733(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4
       (n_73), .Z (n_89));
  NOR2_X1_8T g1122__6161(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_12T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X1_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_8T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29), .ZN
       (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_12T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_8T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_8T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_8T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_8T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X1_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X1_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X1_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_157(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_8T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_8T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_8T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X1_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_12T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X2_12T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X1_12T g1355(.I (n_17), .ZN (n_16));
  INV_X1_8T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X2_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X1_12T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X2_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_8T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X1_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_12T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_172(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_88), .A2 (n_45), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_8T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X1_12T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_12T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X2_8T g1043(.I (n_22), .ZN (n_21));
  INV_X1_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X1_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_187(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_202(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_2), .A3 (n_61), .A4 (n_60), .Z
       (n_106));
  AOI21_X2_8T g1185(.A1 (n_69), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_66), .A4 (n_59), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_57), .A2 (n_14), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_62), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_77), .A2 (n_44), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_2), .A2 (n_78), .A3 (n_67), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_58), .A2 (n_13), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_50), .A3 (n_65), .A4 (n_63), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_42), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_64), .A2 (n_10), .B1 (n_28), .B2 (n_36), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_0), .A2 (n_28), .B1 (n_16), .B2 (n_41), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_33), .A2 (n_34), .A3 (n_68), .ZN (n_92));
  NOR3_X1_8T g1199(.A1 (n_38), .A2 (n_32), .A3 (n_5), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_40), .A2 (n_35), .B1 (n_46), .B2 (n_28),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_45), .A2 (n_27), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_56), .A2 (n_53), .B (n_28), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_38), .A2 (n_49), .B1 (n_20), .B2 (n_22),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_48), .A2 (n_23), .B1 (n_37), .B2 (n_26),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_47), .A2 (n_12), .B1 (n_43), .B2 (n_25),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_39), .A2 (n_49), .B (n_80), .ZN (n_84));
  INV_X1_8T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_25), .A2 (n_11), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_12T g1209(.A1 (n_50), .A2 (n_16), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_42), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_10), .A2 (n_55), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_40), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_8T g1213(.A1 (n_47), .A2 (n_20), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_38), .A2 (n_51), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_10), .A2 (n_56), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_16), .A2 (n_21), .B1 (n_9), .B2 (n_28), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_19), .A2 (n_20), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_39), .A2 (n_41), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_17), .A2 (addr[5]), .B (n_48), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_41), .A2 (n_24), .ZN (n_82));
  OAI21_X1_8T g1223(.A1 (n_25), .A2 (n_30), .B (n_52), .ZN (n_69));
  NOR3_X1_8T g1224(.A1 (n_13), .A2 (n_12), .A3 (addr[3]), .ZN (n_68));
  NAND3_X1_8T g1225(.A1 (n_4), .A2 (n_31), .A3 (n_27), .ZN (n_67));
  NOR3_X1_8T g1226(.A1 (n_39), .A2 (n_13), .A3 (addr[1]), .ZN (n_66));
  NOR3_X1_12T g1227(.A1 (n_24), .A2 (n_29), .A3 (n_17), .ZN (n_65));
  OAI21_X1_8T g1228(.A1 (n_15), .A2 (n_18), .B (n_42), .ZN (n_64));
  NOR3_X1_8T g1229(.A1 (n_25), .A2 (n_26), .A3 (n_12), .ZN (n_63));
  NOR3_X1_8T g1230(.A1 (n_26), .A2 (n_15), .A3 (n_12), .ZN (n_62));
  NAND3_X1_8T g1231(.A1 (n_23), .A2 (n_27), .A3 (n_3), .ZN (n_61));
  OR3_X1_8T g1232(.A1 (n_40), .A2 (n_29), .A3 (n_5), .Z (n_60));
  AND4_X1_8T g1233(.A1 (n_40), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_8),
       .Z (n_59));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_18), .B1 (addr[6]), .B2
       (n_16), .ZN (n_58));
  OAI21_X1_8T g1235(.A1 (n_19), .A2 (n_3), .B (n_54), .ZN (n_57));
  INV_X1_8T g1236(.I (n_54), .ZN (n_55));
  INV_X1_8T g1237(.I (n_52), .ZN (n_53));
  NOR2_X1_8T g1239(.A1 (n_31), .A2 (n_25), .ZN (n_46));
  NOR2_X1_8T g1240(.A1 (n_6), .A2 (n_19), .ZN (n_45));
  NOR2_X1_12T g1241(.A1 (n_17), .A2 (addr[3]), .ZN (n_56));
  NAND2_X1_12T g1242(.A1 (n_23), .A2 (addr[6]), .ZN (n_54));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_23), .ZN (n_52));
  NAND2_X1_12T g1244(.A1 (n_10), .A2 (n_5), .ZN (n_51));
  NOR2_X1_8T g1245(.A1 (n_20), .A2 (n_13), .ZN (n_50));
  NAND2_X1_8T g1246(.A1 (n_10), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1247(.A1 (n_31), .A2 (n_14), .ZN (n_48));
  NAND2_X1_8T g1248(.A1 (n_23), .A2 (addr[5]), .ZN (n_47));
  INV_X1_8T g1249(.I (n_43), .ZN (n_44));
  INV_X1_8T g1250(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1251(.A1 (n_12), .A2 (n_23), .ZN (n_37));
  NOR2_X1_8T g1252(.A1 (n_15), .A2 (addr[6]), .ZN (n_36));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_11), .ZN (n_35));
  NOR3_X1_8T g1254(.A1 (n_19), .A2 (addr[2]), .A3 (n_8), .ZN (n_34));
  NOR3_X1_8T g1255(.A1 (n_25), .A2 (n_3), .A3 (addr[4]), .ZN (n_33));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_27), .ZN
       (n_32));
  NAND2_X1_8T g1257(.A1 (n_3), .A2 (n_14), .ZN (n_43));
  NAND2_X2_8T g1258(.A1 (n_23), .A2 (n_18), .ZN (n_42));
  NOR2_X1_12T g1259(.A1 (n_26), .A2 (addr[6]), .ZN (n_41));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_40));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_39));
  INV_X1_8T g1262(.I (n_31), .ZN (n_30));
  INV_X1_8T g1263(.I (n_29), .ZN (n_28));
  INV_X1_12T g1264(.I (n_27), .ZN (n_26));
  INV_X1_8T g1265(.I (n_25), .ZN (n_24));
  NAND2_X1_8T g1267(.A1 (n_7), .A2 (n_4), .ZN (n_22));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_21));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_31));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_29));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_27));
  NAND2_X1_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_23));
  INV_X1_8T g1274(.I (n_18), .ZN (n_17));
  INV_X2_8T g1275(.I (n_16), .ZN (n_15));
  INV_X1_12T g1276(.I (n_14), .ZN (n_13));
  INV_X1_12T g1278(.I (n_11), .ZN (n_10));
  NOR2_X1_8T g1279(.A1 (n_3), .A2 (addr[1]), .ZN (n_9));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_20));
  NAND2_X1_12T g1281(.A1 (n_4), .A2 (addr[1]), .ZN (n_19));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_3), .ZN (n_18));
  NOR2_X1_12T g1283(.A1 (n_4), .A2 (addr[1]), .ZN (n_16));
  NOR2_X1_12T g1284(.A1 (n_8), .A2 (addr[4]), .ZN (n_14));
  NAND2_X1_12T g1285(.A1 (n_3), .A2 (addr[6]), .ZN (n_12));
  NAND2_X1_12T g1286(.A1 (n_8), .A2 (addr[4]), .ZN (n_11));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_8));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_7));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_6));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1292(.I (addr[2]), .ZN (n_3));
  OR2_X1_8T g2(.A1 (n_51), .A2 (n_12), .Z (n_2));
  INV_X1_8T g3(.I (n_1), .ZN (n_0));
  MUX2_X1_8T g1293(.I0 (n_12), .I1 (addr[6]), .S (n_23), .Z (n_1));
endmodule

module crp_82(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED, \X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 , n_0;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61;
  sbox1_97 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_112 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_127 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_142 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_157 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_172 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_187 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_202 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_59), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X2_12T g204(.A1 (n_60), .A2 (n_61), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_59), .A2 (K_sub[48]), .ZN (n_61));
  AND2_X1_12T g206(.A1 (n_59), .A2 (K_sub[48]), .Z (n_60));
  INV_X2_8T g207(.I (R[1]), .ZN (n_59));
  OAI22_X1_12T g208(.A1 (n_57), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_58), .ZN (X[1]));
  OAI22_X2_12T g209(.A1 (n_57), .A2 (n_55), .B1 (n_56), .B2 (R[32]),
       .ZN (\X[47]_38 ));
  INV_X1_8T g210(.I (K_sub[1]), .ZN (n_58));
  INV_X1_12T g211(.I (R[32]), .ZN (n_57));
  INV_X1_12T fopt(.I (n_55), .ZN (n_56));
  CLKBUF_X2_12T fopt208(.I (K_sub[47]), .Z (n_55));
  OR2_X2_12T g198(.A1 (n_53), .A2 (n_54), .Z (\X[46]_39 ));
  NOR2_X1_12T g199(.A1 (R[31]), .A2 (n_52), .ZN (n_54));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_52), .Z (n_53));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_52));
  XOR2_X1_12T g2(.A1 (R[30]), .A2 (K_sub[45]), .Z (\X[45]_40 ));
  HA_X1_12T g212(.A (K_sub[42]), .B (R[29]), .CO (UNCONNECTED), .S
       (X[42]));
  XOR2_X1_12T g213(.A1 (R[29]), .A2 (K_sub[44]), .Z (\X[44]_41 ));
  OR2_X2_12T g214(.A1 (n_51), .A2 (n_50), .Z (\X[43]_42 ));
  NOR2_X1_12T g215(.A1 (R[28]), .A2 (n_49), .ZN (n_51));
  AND2_X1_12T g216(.A1 (R[28]), .A2 (n_49), .Z (n_50));
  INV_X1_12T g217(.I (K_sub[43]), .ZN (n_49));
  XOR2_X1_12T g218(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  XNOR2_X1_12T g219(.A1 (n_48), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g220(.I (K_sub[40]), .ZN (n_48));
  OR2_X2_12T g221(.A1 (n_46), .A2 (n_47), .Z (X[39]));
  NOR2_X1_12T g222(.A1 (R[26]), .A2 (n_45), .ZN (n_47));
  AND2_X1_12T g223(.A1 (n_45), .A2 (R[26]), .Z (n_46));
  INV_X1_12T g224(.I (K_sub[39]), .ZN (n_45));
  NAND2_X2_12T g225(.A1 (n_44), .A2 (n_43), .ZN (X[38]));
  NAND2_X1_12T g226(.A1 (n_42), .A2 (n_41), .ZN (n_44));
  OR2_X1_12T g227(.A1 (n_41), .A2 (n_42), .Z (n_43));
  INV_X1_12T g228(.I (R[25]), .ZN (n_42));
  CLKBUF_X12_12T fopt229(.I (K_sub[38]), .Z (n_41));
  XOR2_X1_12T g230(.A1 (R[25]), .A2 (K_sub[36]), .Z (X[36]));
  NAND2_X2_12T g231(.A1 (n_40), .A2 (n_38), .ZN (X[37]));
  OR2_X2_12T g232(.A1 (n_39), .A2 (n_37), .Z (X[35]));
  NAND2_X1_12T g233(.A1 (n_36), .A2 (K_sub[37]), .ZN (n_40));
  NOR2_X1_12T g234(.A1 (n_36), .A2 (n_35), .ZN (n_39));
  OR2_X1_12T g235(.A1 (n_36), .A2 (K_sub[37]), .Z (n_38));
  AND2_X1_12T g236(.A1 (n_36), .A2 (n_35), .Z (n_37));
  INV_X1_12T g237(.I (R[24]), .ZN (n_36));
  CLKBUF_X12_12T fopt238(.I (K_sub[35]), .Z (n_35));
  XNOR2_X1_12T g239(.A1 (n_34), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g240(.I (K_sub[34]), .ZN (n_34));
  XNOR2_X1_12T g241(.A1 (n_33), .A2 (R[22]), .ZN (X[33]));
  INV_X1_12T g242(.I (K_sub[33]), .ZN (n_33));
  XOR2_X1_12T g243(.A1 (R[21]), .A2 (K_sub[30]), .Z (X[30]));
  NAND2_X2_12T g244(.A1 (n_30), .A2 (n_31), .ZN (n_32));
  INV_X1_12T g245(.I (R[21]), .ZN (n_31));
  CLKBUF_X12_12T fopt246(.I (K_sub[32]), .Z (n_30));
  OAI21_X2_12T g247(.A1 (n_30), .A2 (n_31), .B (n_32), .ZN (X[32]));
  OAI22_X1_12T g248(.A1 (n_26), .A2 (K_sub[31]), .B1 (R[20]), .B2
       (n_27), .ZN (X[31]));
  NAND2_X1_12T g249(.A1 (n_28), .A2 (n_29), .ZN (X[29]));
  OR2_X1_12T g250(.A1 (n_26), .A2 (K_sub[29]), .Z (n_29));
  NAND2_X1_12T g251(.A1 (n_26), .A2 (K_sub[29]), .ZN (n_28));
  INV_X1_8T g252(.I (K_sub[31]), .ZN (n_27));
  INV_X1_12T g253(.I (R[20]), .ZN (n_26));
  XOR2_X1_12T g254(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  XOR2_X1_12T g255(.A1 (R[18]), .A2 (K_sub[27]), .Z (X[27]));
  NAND2_X2_12T g256(.A1 (n_25), .A2 (n_24), .ZN (X[26]));
  OAI22_X2_12T g257(.A1 (n_22), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_23), .ZN (X[24]));
  NAND2_X1_12T g258(.A1 (n_21), .A2 (n_22), .ZN (n_25));
  OR2_X1_12T g259(.A1 (n_22), .A2 (n_21), .Z (n_24));
  INV_X2_8T g260(.I (K_sub[24]), .ZN (n_23));
  INV_X1_12T g261(.I (R[17]), .ZN (n_22));
  CLKBUF_X12_12T fopt262(.I (K_sub[26]), .Z (n_21));
  XOR2_X1_12T g263(.A1 (R[16]), .A2 (K_sub[23]), .Z (X[23]));
  XOR2_X1_12T g264(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XOR2_X1_12T g265(.A1 (K_sub[22]), .A2 (R[15]), .Z (X[22]));
  XOR2_X1_12T g266(.A1 (R[14]), .A2 (K_sub[21]), .Z (X[21]));
  OAI22_X2_12T g267(.A1 (n_19), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_20), .ZN (X[18]));
  INV_X1_8T g268(.I (K_sub[18]), .ZN (n_20));
  INV_X1_12T g269(.I (R[13]), .ZN (n_19));
  CLKBUF_X12_12T fopt270(.I (K_sub[20]), .Z (n_18));
  XNOR2_X1_12T g271(.A1 (n_18), .A2 (n_19), .ZN (X[20]));
  INV_X2_8T g272(.I (R[12]), .ZN (n_17));
  XNOR2_X1_12T g273(.A1 (K_sub[17]), .A2 (n_17), .ZN (X[17]));
  INV_X2_12T g3(.I (n_16), .ZN (X[19]));
  MUX2_X1_12T g274(.I0 (n_17), .I1 (R[12]), .S (K_sub[19]), .Z (n_16));
  OAI22_X2_12T g275(.A1 (n_15), .A2 (K_sub[16]), .B1 (R[11]), .B2
       (n_14), .ZN (X[16]));
  INV_X1_8T g276(.I (R[11]), .ZN (n_15));
  INV_X1_12T g277(.I (K_sub[16]), .ZN (n_14));
  OAI22_X2_12T g278(.A1 (n_13), .A2 (n_11), .B1 (n_12), .B2 (R[10]),
       .ZN (X[15]));
  INV_X1_8T g279(.I (R[10]), .ZN (n_13));
  INV_X1_12T fopt280(.I (n_11), .ZN (n_12));
  CLKBUF_X2_12T fopt201(.I (K_sub[15]), .Z (n_11));
  XOR2_X1_12T g281(.A1 (K_sub[12]), .A2 (R[9]), .Z (X[12]));
  XOR2_X1_12T g282(.A1 (R[9]), .A2 (K_sub[14]), .Z (X[14]));
  OAI22_X2_12T g283(.A1 (n_9), .A2 (K_sub[13]), .B1 (R[8]), .B2 (n_10),
       .ZN (X[13]));
  XNOR2_X1_12T g284(.A1 (n_9), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_8T g285(.I (K_sub[13]), .ZN (n_10));
  INV_X1_12T g286(.I (R[8]), .ZN (n_9));
  XOR2_X1_12T g287(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XOR2_X1_12T g288(.A1 (K_sub[9]), .A2 (R[6]), .Z (X[9]));
  XNOR2_X1_12T g289(.A1 (R[5]), .A2 (n_5), .ZN (X[6]));
  NAND2_X2_12T g290(.A1 (n_7), .A2 (n_8), .ZN (X[8]));
  NAND2_X1_12T g291(.A1 (R[5]), .A2 (n_6), .ZN (n_8));
  OR2_X1_12T g292(.A1 (R[5]), .A2 (n_6), .Z (n_7));
  INV_X1_12T g293(.I (K_sub[8]), .ZN (n_6));
  INV_X1_12T g294(.I (K_sub[6]), .ZN (n_5));
  OAI22_X2_12T g295(.A1 (n_3), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_4),
       .ZN (X[5]));
  INV_X1_12T g296(.I (K_sub[5]), .ZN (n_4));
  INV_X1_12T g297(.I (R[4]), .ZN (n_3));
  XNOR2_X1_12T g298(.A1 (K_sub[7]), .A2 (n_3), .ZN (X[7]));
  XOR2_X1_12T g299(.A1 (R[3]), .A2 (K_sub[4]), .Z (X[4]));
  OR2_X1_12T g300(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g301(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g302(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g303(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_96(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X1_12T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X2_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X1_12T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X2_8T g1073(.I (n_46), .ZN (n_47));
  INV_X1_12T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_12T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X2_8T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X1_12T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X1_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X2_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X2_8T g1117(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_111(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X1_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X1_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_126(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_19), .A2 (n_68), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_8T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62), .ZN
       (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_12T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X1_8T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_12T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_12T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_12T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_12T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X2_8T g1077(.I (n_26), .ZN (n_27));
  INV_X2_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X1_12T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X2_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X1_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X1_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X2_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X1_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X2_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_12T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_141(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_12T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_8T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X2_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_8T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29), .ZN
       (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_8T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_12T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_12T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_12T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_12T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X2_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X2_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X2_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_156(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_12T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_12T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_12T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X2_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X1_8T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X2_8T g1355(.I (n_17), .ZN (n_16));
  INV_X1_12T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X1_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X2_8T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X2_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_12T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X2_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X2_8T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_8T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_171(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_88), .A2 (n_45), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_8T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X1_12T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_12T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X2_8T g1043(.I (n_22), .ZN (n_21));
  INV_X1_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X1_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_186(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_201(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_0), .A3 (n_60), .A4 (n_59), .Z
       (n_106));
  AOI21_X1_8T g1185(.A1 (n_68), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_65), .A4 (n_58), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_56), .A2 (n_12), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_61), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_77), .A2 (n_43), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_0), .A2 (n_78), .A3 (n_66), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_57), .A2 (n_11), .B (n_89), .ZN (n_97));
  NOR4_X2_8T g1194(.A1 (n_81), .A2 (n_49), .A3 (n_62), .A4 (n_64), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_41), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_63), .A2 (n_8), .B1 (n_27), .B2 (n_35), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_69), .A2 (n_27), .B1 (n_14), .B2 (n_40), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_32), .A2 (n_33), .A3 (n_67), .ZN (n_92));
  NOR3_X1_12T g1199(.A1 (n_37), .A2 (n_31), .A3 (n_3), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_39), .A2 (n_34), .B1 (n_45), .B2 (n_27),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_44), .A2 (n_26), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_55), .A2 (n_52), .B (n_27), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_37), .A2 (n_48), .B1 (n_18), .B2 (n_20),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_47), .A2 (n_22), .B1 (n_36), .B2 (n_25),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_46), .A2 (n_10), .B1 (n_42), .B2 (n_24),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_38), .A2 (n_48), .B (n_80), .ZN (n_84));
  INV_X1_12T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_24), .A2 (n_9), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_8T g1209(.A1 (n_49), .A2 (n_14), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_41), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_8), .A2 (n_54), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_39), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_12T g1213(.A1 (n_46), .A2 (n_18), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_37), .A2 (n_50), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_8), .A2 (n_55), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_14), .A2 (n_19), .B1 (n_7), .B2 (n_27), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_17), .A2 (n_18), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_38), .A2 (n_40), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_15), .A2 (addr[5]), .B (n_47), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_40), .A2 (n_23), .ZN (n_82));
  OAI22_X1_12T g1222(.A1 (n_22), .A2 (n_10), .B1 (n_21), .B2 (addr[6]),
       .ZN (n_69));
  OAI21_X1_12T g1223(.A1 (n_24), .A2 (n_29), .B (n_51), .ZN (n_68));
  NOR3_X1_8T g1224(.A1 (n_11), .A2 (n_10), .A3 (addr[3]), .ZN (n_67));
  NAND3_X1_8T g1225(.A1 (n_2), .A2 (n_30), .A3 (n_26), .ZN (n_66));
  NOR3_X1_8T g1226(.A1 (n_38), .A2 (n_11), .A3 (addr[1]), .ZN (n_65));
  NOR3_X1_12T g1227(.A1 (n_23), .A2 (n_28), .A3 (n_15), .ZN (n_64));
  OAI21_X1_8T g1228(.A1 (n_13), .A2 (n_16), .B (n_41), .ZN (n_63));
  NOR3_X1_8T g1229(.A1 (n_24), .A2 (n_25), .A3 (n_10), .ZN (n_62));
  NOR3_X1_12T g1230(.A1 (n_25), .A2 (n_13), .A3 (n_10), .ZN (n_61));
  NAND3_X1_8T g1231(.A1 (n_22), .A2 (n_26), .A3 (n_1), .ZN (n_60));
  OR3_X1_8T g1232(.A1 (n_39), .A2 (n_28), .A3 (n_3), .Z (n_59));
  AND4_X1_8T g1233(.A1 (n_39), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_6),
       .Z (n_58));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_16), .B1 (addr[6]), .B2
       (n_14), .ZN (n_57));
  OAI21_X1_8T g1235(.A1 (n_17), .A2 (n_1), .B (n_53), .ZN (n_56));
  INV_X1_8T g1236(.I (n_53), .ZN (n_54));
  INV_X1_12T g1237(.I (n_51), .ZN (n_52));
  NOR2_X1_8T g1239(.A1 (n_30), .A2 (n_24), .ZN (n_45));
  NOR2_X1_8T g1240(.A1 (n_4), .A2 (n_17), .ZN (n_44));
  NOR2_X1_12T g1241(.A1 (n_15), .A2 (addr[3]), .ZN (n_55));
  NAND2_X1_12T g1242(.A1 (n_22), .A2 (addr[6]), .ZN (n_53));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_22), .ZN (n_51));
  NAND2_X1_12T g1244(.A1 (n_8), .A2 (n_3), .ZN (n_50));
  NOR2_X1_12T g1245(.A1 (n_18), .A2 (n_11), .ZN (n_49));
  NAND2_X1_8T g1246(.A1 (n_8), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1247(.A1 (n_30), .A2 (n_12), .ZN (n_47));
  NAND2_X1_8T g1248(.A1 (n_22), .A2 (addr[5]), .ZN (n_46));
  INV_X1_12T g1249(.I (n_42), .ZN (n_43));
  INV_X1_12T g1250(.I (n_38), .ZN (n_37));
  NAND2_X1_8T g1251(.A1 (n_10), .A2 (n_22), .ZN (n_36));
  NOR2_X1_8T g1252(.A1 (n_13), .A2 (addr[6]), .ZN (n_35));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_9), .ZN (n_34));
  NOR3_X1_8T g1254(.A1 (n_17), .A2 (addr[2]), .A3 (n_6), .ZN (n_33));
  NOR3_X1_8T g1255(.A1 (n_24), .A2 (n_1), .A3 (addr[4]), .ZN (n_32));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_26), .ZN
       (n_31));
  NAND2_X1_8T g1257(.A1 (n_1), .A2 (n_12), .ZN (n_42));
  NAND2_X1_12T g1258(.A1 (n_22), .A2 (n_16), .ZN (n_41));
  NOR2_X1_12T g1259(.A1 (n_25), .A2 (addr[6]), .ZN (n_40));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_39));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_38));
  INV_X1_8T g1262(.I (n_30), .ZN (n_29));
  INV_X1_8T g1263(.I (n_28), .ZN (n_27));
  INV_X1_12T g1264(.I (n_26), .ZN (n_25));
  INV_X1_8T g1265(.I (n_24), .ZN (n_23));
  INV_X1_8T g1266(.I (n_22), .ZN (n_21));
  NAND2_X1_8T g1267(.A1 (n_5), .A2 (n_2), .ZN (n_20));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_19));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_30));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_26));
  NAND2_X2_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_24));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_22));
  INV_X1_8T g1274(.I (n_16), .ZN (n_15));
  INV_X1_12T g1275(.I (n_14), .ZN (n_13));
  INV_X1_12T g1276(.I (n_12), .ZN (n_11));
  INV_X1_12T g1278(.I (n_9), .ZN (n_8));
  NOR2_X1_8T g1279(.A1 (n_1), .A2 (addr[1]), .ZN (n_7));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_18));
  NAND2_X1_12T g1281(.A1 (n_2), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_1), .ZN (n_16));
  NOR2_X1_12T g1283(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g1284(.A1 (n_6), .A2 (addr[4]), .ZN (n_12));
  NAND2_X1_12T g1285(.A1 (n_1), .A2 (addr[6]), .ZN (n_10));
  NAND2_X1_12T g1286(.A1 (n_6), .A2 (addr[4]), .ZN (n_9));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_6));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_5));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_4));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1292(.I (addr[2]), .ZN (n_1));
  OR2_X1_8T g2(.A1 (n_50), .A2 (n_10), .Z (n_0));
endmodule

module crp_81(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED0, UNCONNECTED1, \X[43]_42 , \X[44]_41 , \X[45]_40 ,
       \X[46]_39 , \X[47]_38 , \X[48]_37 ;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76;
  sbox1_96 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_111 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_126 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_141 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_156 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_171 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_186 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_201 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_74), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X1_12T g204(.A1 (n_75), .A2 (n_76), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_74), .A2 (K_sub[48]), .ZN (n_76));
  AND2_X1_12T g206(.A1 (n_74), .A2 (K_sub[48]), .Z (n_75));
  INV_X1_8T g207(.I (R[1]), .ZN (n_74));
  OAI22_X2_12T g208(.A1 (n_71), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_72), .ZN (X[1]));
  OAI22_X2_12T g209(.A1 (n_71), .A2 (K_sub[47]), .B1 (R[32]), .B2
       (n_73), .ZN (\X[47]_38 ));
  INV_X1_12T g210(.I (K_sub[47]), .ZN (n_73));
  INV_X1_8T g211(.I (K_sub[1]), .ZN (n_72));
  INV_X2_8T g212(.I (R[32]), .ZN (n_71));
  OR2_X1_12T g198(.A1 (n_69), .A2 (n_70), .Z (\X[46]_39 ));
  NOR2_X1_8T g199(.A1 (R[31]), .A2 (n_68), .ZN (n_70));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_68), .Z (n_69));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_68));
  OAI22_X2_12T g213(.A1 (n_67), .A2 (K_sub[45]), .B1 (R[30]), .B2
       (n_66), .ZN (\X[45]_40 ));
  INV_X1_8T g214(.I (R[30]), .ZN (n_67));
  INV_X1_12T g215(.I (K_sub[45]), .ZN (n_66));
  OAI22_X2_12T g216(.A1 (n_64), .A2 (K_sub[44]), .B1 (R[29]), .B2
       (n_65), .ZN (\X[44]_41 ));
  INV_X1_12T g217(.I (K_sub[44]), .ZN (n_65));
  INV_X1_8T g218(.I (R[29]), .ZN (n_64));
  HA_X1_12T g219(.A (K_sub[42]), .B (R[29]), .CO (UNCONNECTED0), .S
       (X[42]));
  OR2_X2_12T g220(.A1 (n_63), .A2 (n_62), .Z (\X[43]_42 ));
  NOR2_X1_12T g221(.A1 (R[28]), .A2 (n_61), .ZN (n_63));
  AND2_X1_12T g222(.A1 (R[28]), .A2 (n_61), .Z (n_62));
  INV_X1_12T g223(.I (K_sub[43]), .ZN (n_61));
  XOR2_X1_12T g2(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  XNOR2_X1_12T g224(.A1 (n_60), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g225(.I (K_sub[40]), .ZN (n_60));
  OR2_X2_12T g226(.A1 (n_58), .A2 (n_59), .Z (X[39]));
  NOR2_X1_12T g227(.A1 (R[26]), .A2 (n_57), .ZN (n_59));
  AND2_X1_12T g228(.A1 (n_57), .A2 (R[26]), .Z (n_58));
  INV_X1_12T g229(.I (K_sub[39]), .ZN (n_57));
  NAND2_X2_12T g230(.A1 (n_56), .A2 (n_55), .ZN (X[38]));
  NAND2_X1_12T g231(.A1 (n_54), .A2 (n_53), .ZN (n_56));
  OR2_X1_12T g232(.A1 (n_53), .A2 (n_54), .Z (n_55));
  INV_X1_12T g233(.I (R[25]), .ZN (n_54));
  CLKBUF_X12_12T fopt(.I (K_sub[38]), .Z (n_53));
  XOR2_X1_12T g234(.A1 (R[25]), .A2 (K_sub[36]), .Z (X[36]));
  NAND2_X2_12T g235(.A1 (n_52), .A2 (n_50), .ZN (X[37]));
  OR2_X2_12T g236(.A1 (n_49), .A2 (n_51), .Z (X[35]));
  NAND2_X1_12T g237(.A1 (n_48), .A2 (K_sub[37]), .ZN (n_52));
  NOR2_X1_12T g238(.A1 (n_48), .A2 (n_47), .ZN (n_51));
  OR2_X1_12T g239(.A1 (n_48), .A2 (K_sub[37]), .Z (n_50));
  AND2_X1_12T g240(.A1 (n_48), .A2 (n_47), .Z (n_49));
  INV_X1_12T g241(.I (R[24]), .ZN (n_48));
  CLKBUF_X12_12T fopt242(.I (K_sub[35]), .Z (n_47));
  XNOR2_X1_12T g243(.A1 (n_46), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g244(.I (K_sub[34]), .ZN (n_46));
  HA_X1_12T g245(.A (R[22]), .B (K_sub[33]), .CO (UNCONNECTED1), .S
       (X[33]));
  XOR2_X1_12T g246(.A1 (K_sub[30]), .A2 (R[21]), .Z (X[30]));
  NAND2_X2_12T g247(.A1 (n_43), .A2 (n_44), .ZN (n_45));
  INV_X1_12T g248(.I (R[21]), .ZN (n_44));
  CLKBUF_X12_12T fopt249(.I (K_sub[32]), .Z (n_43));
  OAI21_X2_12T g250(.A1 (n_43), .A2 (n_44), .B (n_45), .ZN (X[32]));
  OAI22_X1_12T g251(.A1 (n_39), .A2 (K_sub[31]), .B1 (R[20]), .B2
       (n_40), .ZN (X[31]));
  NAND2_X1_12T g252(.A1 (n_41), .A2 (n_42), .ZN (X[29]));
  OR2_X1_12T g253(.A1 (n_39), .A2 (K_sub[29]), .Z (n_42));
  NAND2_X1_12T g254(.A1 (n_39), .A2 (K_sub[29]), .ZN (n_41));
  INV_X1_8T g255(.I (K_sub[31]), .ZN (n_40));
  INV_X1_12T g256(.I (R[20]), .ZN (n_39));
  XOR2_X1_12T g257(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  OAI22_X2_12T g258(.A1 (n_38), .A2 (K_sub[27]), .B1 (R[18]), .B2
       (n_37), .ZN (X[27]));
  INV_X1_8T g259(.I (R[18]), .ZN (n_38));
  INV_X1_12T g260(.I (K_sub[27]), .ZN (n_37));
  NAND2_X2_12T g261(.A1 (n_36), .A2 (n_35), .ZN (X[26]));
  OAI22_X2_12T g262(.A1 (n_33), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_34), .ZN (X[24]));
  NAND2_X1_12T g263(.A1 (n_33), .A2 (K_sub[26]), .ZN (n_36));
  OR2_X1_12T g264(.A1 (n_33), .A2 (K_sub[26]), .Z (n_35));
  INV_X1_12T g265(.I (K_sub[24]), .ZN (n_34));
  INV_X2_8T g266(.I (R[17]), .ZN (n_33));
  OAI22_X2_12T g267(.A1 (n_32), .A2 (n_30), .B1 (n_31), .B2 (R[16]),
       .ZN (X[23]));
  INV_X1_8T g268(.I (R[16]), .ZN (n_32));
  INV_X1_12T fopt269(.I (n_30), .ZN (n_31));
  CLKBUF_X2_12T fopt208(.I (K_sub[23]), .Z (n_30));
  XOR2_X1_12T g270(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XNOR2_X1_12T g271(.A1 (n_29), .A2 (R[15]), .ZN (X[22]));
  INV_X1_12T g272(.I (K_sub[22]), .ZN (n_29));
  XNOR2_X1_12T g273(.A1 (n_28), .A2 (R[14]), .ZN (X[21]));
  INV_X1_12T g274(.I (K_sub[21]), .ZN (n_28));
  OR2_X2_12T g275(.A1 (n_27), .A2 (n_26), .Z (X[20]));
  OAI22_X2_12T g276(.A1 (n_24), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_25), .ZN (X[18]));
  AND2_X1_12T g277(.A1 (n_24), .A2 (K_sub[20]), .Z (n_27));
  NOR2_X1_12T g278(.A1 (n_24), .A2 (K_sub[20]), .ZN (n_26));
  INV_X1_12T g279(.I (K_sub[18]), .ZN (n_25));
  INV_X2_8T g280(.I (R[13]), .ZN (n_24));
  OR2_X2_12T g281(.A1 (n_23), .A2 (n_21), .Z (X[19]));
  OR2_X1_12T g282(.A1 (n_20), .A2 (n_22), .Z (X[17]));
  NOR2_X1_12T g283(.A1 (R[12]), .A2 (n_18), .ZN (n_23));
  NOR2_X1_12T g284(.A1 (n_19), .A2 (K_sub[17]), .ZN (n_22));
  NOR2_X1_12T g285(.A1 (n_19), .A2 (n_17), .ZN (n_21));
  AND2_X1_12T g286(.A1 (n_19), .A2 (K_sub[17]), .Z (n_20));
  INV_X2_8T g287(.I (R[12]), .ZN (n_19));
  INV_X1_12T fopt212(.I (n_17), .ZN (n_18));
  CLKBUF_X12_12T fopt213(.I (K_sub[19]), .Z (n_17));
  XOR2_X1_12T g288(.A1 (R[11]), .A2 (K_sub[16]), .Z (X[16]));
  CLKBUF_X12_12T fopt201(.I (K_sub[15]), .Z (n_16));
  XOR2_X1_12T g289(.A1 (R[10]), .A2 (n_16), .Z (X[15]));
  XNOR2_X1_12T g290(.A1 (n_15), .A2 (R[9]), .ZN (X[12]));
  INV_X1_12T g291(.I (K_sub[12]), .ZN (n_15));
  XOR2_X1_12T g292(.A1 (R[9]), .A2 (K_sub[14]), .Z (X[14]));
  OAI22_X2_12T g293(.A1 (n_13), .A2 (K_sub[13]), .B1 (R[8]), .B2
       (n_14), .ZN (X[13]));
  XNOR2_X1_12T g294(.A1 (n_13), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_12T g295(.I (K_sub[13]), .ZN (n_14));
  INV_X1_8T g296(.I (R[8]), .ZN (n_13));
  XOR2_X1_12T g297(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XNOR2_X1_12T g298(.A1 (n_12), .A2 (R[6]), .ZN (X[9]));
  INV_X1_12T g299(.I (K_sub[9]), .ZN (n_12));
  XNOR2_X1_12T g300(.A1 (R[5]), .A2 (n_8), .ZN (X[6]));
  NAND2_X2_12T g301(.A1 (n_10), .A2 (n_11), .ZN (X[8]));
  NAND2_X1_12T g302(.A1 (R[5]), .A2 (n_9), .ZN (n_11));
  OR2_X1_12T g303(.A1 (R[5]), .A2 (n_9), .Z (n_10));
  INV_X1_12T g304(.I (K_sub[8]), .ZN (n_9));
  INV_X1_12T g305(.I (K_sub[6]), .ZN (n_8));
  OAI22_X2_12T g306(.A1 (n_4), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_5),
       .ZN (X[5]));
  OR2_X2_12T g307(.A1 (n_6), .A2 (n_7), .Z (X[7]));
  NOR2_X1_12T g308(.A1 (n_4), .A2 (n_3), .ZN (n_7));
  AND2_X1_12T g309(.A1 (n_3), .A2 (n_4), .Z (n_6));
  INV_X1_12T g310(.I (K_sub[5]), .ZN (n_5));
  INV_X1_12T g311(.I (R[4]), .ZN (n_4));
  CLKBUF_X12_12T fopt312(.I (K_sub[7]), .Z (n_3));
  XOR2_X1_12T g313(.A1 (R[3]), .A2 (K_sub[4]), .Z (X[4]));
  OR2_X1_12T g314(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g315(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g316(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g317(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_95(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X2_8T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X2_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X2_8T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X1_12T g1073(.I (n_46), .ZN (n_47));
  INV_X1_12T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_12T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X1_12T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X1_12T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X2_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X2_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X2_8T g1117(.I (addr[6]), .ZN (n_4));
  INV_X2_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X2_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_110(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X1_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X1_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_125(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_8T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62), .ZN
       (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_8T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X1_8T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_8T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_8T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_12T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_8T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_8T g1077(.I (n_26), .ZN (n_27));
  INV_X1_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X2_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X2_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X1_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X1_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X2_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X1_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_12T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_8T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_140(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_8T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_12T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X1_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_12T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29),
       .ZN (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_12T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_8T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_8T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_8T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_8T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X1_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X1_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X1_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_155(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_12T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_12T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_12T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X2_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X1_8T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X2_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X2_8T g1355(.I (n_17), .ZN (n_16));
  INV_X1_12T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X1_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X2_8T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X2_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_12T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X2_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X2_8T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_8T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_170(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_88), .A2 (n_45), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_8T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X1_12T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_12T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X2_8T g1043(.I (n_22), .ZN (n_21));
  INV_X1_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X1_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_185(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_200(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_0), .A3 (n_60), .A4 (n_59), .Z
       (n_106));
  AOI21_X1_8T g1185(.A1 (n_68), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_65), .A4 (n_58), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_56), .A2 (n_12), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_61), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_77), .A2 (n_43), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_0), .A2 (n_78), .A3 (n_66), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_57), .A2 (n_11), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_49), .A3 (n_64), .A4 (n_62), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_41), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_63), .A2 (n_8), .B1 (n_27), .B2 (n_35), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_69), .A2 (n_27), .B1 (n_14), .B2 (n_40), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_32), .A2 (n_33), .A3 (n_67), .ZN (n_92));
  NOR3_X1_8T g1199(.A1 (n_37), .A2 (n_31), .A3 (n_3), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_39), .A2 (n_34), .B1 (n_45), .B2 (n_27),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_44), .A2 (n_26), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_55), .A2 (n_52), .B (n_27), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_37), .A2 (n_48), .B1 (n_18), .B2 (n_20),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_47), .A2 (n_22), .B1 (n_36), .B2 (n_25),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_46), .A2 (n_10), .B1 (n_42), .B2 (n_24),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_38), .A2 (n_48), .B (n_80), .ZN (n_84));
  INV_X1_8T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_24), .A2 (n_9), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_8T g1209(.A1 (n_49), .A2 (n_14), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_41), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_8), .A2 (n_54), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_39), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_8T g1213(.A1 (n_46), .A2 (n_18), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_37), .A2 (n_50), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_8), .A2 (n_55), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_14), .A2 (n_19), .B1 (n_7), .B2 (n_27), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_17), .A2 (n_18), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_38), .A2 (n_40), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_15), .A2 (addr[5]), .B (n_47), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_40), .A2 (n_23), .ZN (n_82));
  OAI22_X1_8T g1222(.A1 (n_22), .A2 (n_10), .B1 (n_21), .B2 (addr[6]),
       .ZN (n_69));
  OAI21_X1_12T g1223(.A1 (n_24), .A2 (n_29), .B (n_51), .ZN (n_68));
  NOR3_X1_8T g1224(.A1 (n_11), .A2 (n_10), .A3 (addr[3]), .ZN (n_67));
  NAND3_X1_8T g1225(.A1 (n_2), .A2 (n_30), .A3 (n_26), .ZN (n_66));
  NOR3_X1_8T g1226(.A1 (n_38), .A2 (n_11), .A3 (addr[1]), .ZN (n_65));
  NOR3_X1_12T g1227(.A1 (n_23), .A2 (n_28), .A3 (n_15), .ZN (n_64));
  OAI21_X1_12T g1228(.A1 (n_13), .A2 (n_16), .B (n_41), .ZN (n_63));
  NOR3_X1_8T g1229(.A1 (n_24), .A2 (n_25), .A3 (n_10), .ZN (n_62));
  NOR3_X1_12T g1230(.A1 (n_25), .A2 (n_13), .A3 (n_10), .ZN (n_61));
  NAND3_X1_8T g1231(.A1 (n_22), .A2 (n_26), .A3 (n_1), .ZN (n_60));
  OR3_X1_8T g1232(.A1 (n_39), .A2 (n_28), .A3 (n_3), .Z (n_59));
  AND4_X1_8T g1233(.A1 (n_39), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_6),
       .Z (n_58));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_16), .B1 (addr[6]), .B2
       (n_14), .ZN (n_57));
  OAI21_X1_8T g1235(.A1 (n_17), .A2 (n_1), .B (n_53), .ZN (n_56));
  INV_X1_8T g1236(.I (n_53), .ZN (n_54));
  INV_X1_12T g1237(.I (n_51), .ZN (n_52));
  NOR2_X1_8T g1239(.A1 (n_30), .A2 (n_24), .ZN (n_45));
  NOR2_X1_8T g1240(.A1 (n_4), .A2 (n_17), .ZN (n_44));
  NOR2_X1_12T g1241(.A1 (n_15), .A2 (addr[3]), .ZN (n_55));
  NAND2_X1_12T g1242(.A1 (n_22), .A2 (addr[6]), .ZN (n_53));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_22), .ZN (n_51));
  NAND2_X1_12T g1244(.A1 (n_8), .A2 (n_3), .ZN (n_50));
  NOR2_X1_12T g1245(.A1 (n_18), .A2 (n_11), .ZN (n_49));
  NAND2_X1_8T g1246(.A1 (n_8), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1247(.A1 (n_30), .A2 (n_12), .ZN (n_47));
  NAND2_X1_8T g1248(.A1 (n_22), .A2 (addr[5]), .ZN (n_46));
  INV_X2_8T g1249(.I (n_42), .ZN (n_43));
  INV_X1_12T g1250(.I (n_38), .ZN (n_37));
  NAND2_X1_8T g1251(.A1 (n_10), .A2 (n_22), .ZN (n_36));
  NOR2_X1_8T g1252(.A1 (n_13), .A2 (addr[6]), .ZN (n_35));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_9), .ZN (n_34));
  NOR3_X1_8T g1254(.A1 (n_17), .A2 (addr[2]), .A3 (n_6), .ZN (n_33));
  NOR3_X1_8T g1255(.A1 (n_24), .A2 (n_1), .A3 (addr[4]), .ZN (n_32));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_26), .ZN
       (n_31));
  NAND2_X1_8T g1257(.A1 (n_1), .A2 (n_12), .ZN (n_42));
  NAND2_X1_12T g1258(.A1 (n_22), .A2 (n_16), .ZN (n_41));
  NOR2_X1_12T g1259(.A1 (n_25), .A2 (addr[6]), .ZN (n_40));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_39));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_38));
  INV_X1_8T g1262(.I (n_30), .ZN (n_29));
  INV_X1_8T g1263(.I (n_28), .ZN (n_27));
  INV_X2_8T g1264(.I (n_26), .ZN (n_25));
  INV_X1_8T g1265(.I (n_24), .ZN (n_23));
  INV_X1_8T g1266(.I (n_22), .ZN (n_21));
  NAND2_X1_8T g1267(.A1 (n_5), .A2 (n_2), .ZN (n_20));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_19));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_30));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_26));
  NAND2_X1_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_24));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_22));
  INV_X2_8T g1274(.I (n_16), .ZN (n_15));
  INV_X2_8T g1275(.I (n_14), .ZN (n_13));
  INV_X2_8T g1276(.I (n_12), .ZN (n_11));
  INV_X2_8T g1278(.I (n_9), .ZN (n_8));
  NOR2_X1_8T g1279(.A1 (n_1), .A2 (addr[1]), .ZN (n_7));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_18));
  NAND2_X1_12T g1281(.A1 (n_2), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_1), .ZN (n_16));
  NOR2_X1_12T g1283(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g1284(.A1 (n_6), .A2 (addr[4]), .ZN (n_12));
  NAND2_X1_12T g1285(.A1 (n_1), .A2 (addr[6]), .ZN (n_10));
  NAND2_X1_12T g1286(.A1 (n_6), .A2 (addr[4]), .ZN (n_9));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_6));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_5));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_4));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_2));
  INV_X2_12T g1292(.I (addr[2]), .ZN (n_1));
  OR2_X1_8T g2(.A1 (n_50), .A2 (n_10), .Z (n_0));
endmodule

module crp_80(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED2, UNCONNECTED3, \X[43]_42 , \X[44]_41 , \X[45]_40 ,
       \X[46]_39 , \X[47]_38 , \X[48]_37 ;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65;
  sbox1_95 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_110 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_125 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_140 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_155 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_170 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_185 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_200 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_63), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X1_12T g204(.A1 (n_64), .A2 (n_65), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_63), .A2 (K_sub[48]), .ZN (n_65));
  AND2_X1_12T g206(.A1 (n_63), .A2 (K_sub[48]), .Z (n_64));
  INV_X1_8T g207(.I (R[1]), .ZN (n_63));
  OAI22_X2_12T g208(.A1 (n_60), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_61), .ZN (X[1]));
  OAI22_X1_12T g209(.A1 (n_60), .A2 (K_sub[47]), .B1 (R[32]), .B2
       (n_62), .ZN (\X[47]_38 ));
  INV_X1_8T g210(.I (K_sub[47]), .ZN (n_62));
  INV_X1_12T g211(.I (K_sub[1]), .ZN (n_61));
  INV_X1_12T g212(.I (R[32]), .ZN (n_60));
  OR2_X2_12T g198(.A1 (n_58), .A2 (n_59), .Z (\X[46]_39 ));
  NOR2_X1_12T g199(.A1 (R[31]), .A2 (n_57), .ZN (n_59));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_57), .Z (n_58));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_57));
  XOR2_X1_12T g2(.A1 (R[30]), .A2 (K_sub[45]), .Z (\X[45]_40 ));
  OAI22_X2_12T g213(.A1 (n_55), .A2 (K_sub[44]), .B1 (R[29]), .B2
       (n_56), .ZN (\X[44]_41 ));
  INV_X1_12T g214(.I (K_sub[44]), .ZN (n_56));
  INV_X1_8T g215(.I (R[29]), .ZN (n_55));
  HA_X1_12T g216(.A (K_sub[42]), .B (R[29]), .CO (UNCONNECTED2), .S
       (X[42]));
  OR2_X2_12T g217(.A1 (n_53), .A2 (n_54), .Z (\X[43]_42 ));
  NOR2_X1_12T g218(.A1 (R[28]), .A2 (n_52), .ZN (n_54));
  AND2_X1_12T g219(.A1 (n_52), .A2 (R[28]), .Z (n_53));
  INV_X1_12T g220(.I (K_sub[43]), .ZN (n_52));
  XOR2_X1_12T g221(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  XNOR2_X1_12T g222(.A1 (n_51), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g223(.I (K_sub[40]), .ZN (n_51));
  OR2_X2_12T g224(.A1 (n_49), .A2 (n_50), .Z (X[39]));
  NOR2_X1_12T g225(.A1 (R[26]), .A2 (n_48), .ZN (n_50));
  AND2_X1_12T g226(.A1 (n_48), .A2 (R[26]), .Z (n_49));
  INV_X1_12T g227(.I (K_sub[39]), .ZN (n_48));
  NAND2_X2_12T g228(.A1 (n_46), .A2 (n_47), .ZN (X[38]));
  XNOR2_X1_12T g229(.A1 (R[25]), .A2 (n_45), .ZN (X[36]));
  NAND2_X1_12T g230(.A1 (n_44), .A2 (n_43), .ZN (n_47));
  OR2_X1_12T g231(.A1 (n_43), .A2 (n_44), .Z (n_46));
  INV_X1_12T g232(.I (K_sub[36]), .ZN (n_45));
  INV_X1_12T g233(.I (R[25]), .ZN (n_44));
  CLKBUF_X12_12T fopt(.I (K_sub[38]), .Z (n_43));
  NAND2_X2_12T g234(.A1 (n_42), .A2 (n_40), .ZN (X[37]));
  OR2_X2_12T g235(.A1 (n_41), .A2 (n_39), .Z (X[35]));
  NAND2_X1_12T g236(.A1 (n_38), .A2 (K_sub[37]), .ZN (n_42));
  NOR2_X1_12T g237(.A1 (n_38), .A2 (n_37), .ZN (n_41));
  OR2_X1_12T g238(.A1 (n_38), .A2 (K_sub[37]), .Z (n_40));
  AND2_X1_12T g239(.A1 (n_38), .A2 (n_37), .Z (n_39));
  INV_X1_12T g240(.I (R[24]), .ZN (n_38));
  CLKBUF_X12_12T fopt241(.I (K_sub[35]), .Z (n_37));
  XNOR2_X1_12T g242(.A1 (n_36), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g243(.I (K_sub[34]), .ZN (n_36));
  HA_X1_12T g244(.A (R[22]), .B (K_sub[33]), .CO (UNCONNECTED3), .S
       (X[33]));
  XOR2_X1_12T g245(.A1 (R[21]), .A2 (K_sub[30]), .Z (X[30]));
  NAND2_X2_12T g246(.A1 (n_33), .A2 (n_34), .ZN (n_35));
  INV_X1_12T g247(.I (R[21]), .ZN (n_34));
  CLKBUF_X12_12T fopt248(.I (K_sub[32]), .Z (n_33));
  OAI21_X2_12T g249(.A1 (n_33), .A2 (n_34), .B (n_35), .ZN (X[32]));
  OAI22_X1_12T g250(.A1 (n_29), .A2 (K_sub[31]), .B1 (R[20]), .B2
       (n_30), .ZN (X[31]));
  NAND2_X1_12T g251(.A1 (n_31), .A2 (n_32), .ZN (X[29]));
  OR2_X1_12T g252(.A1 (n_29), .A2 (K_sub[29]), .Z (n_32));
  NAND2_X1_12T g253(.A1 (n_29), .A2 (K_sub[29]), .ZN (n_31));
  INV_X1_8T g254(.I (K_sub[31]), .ZN (n_30));
  INV_X1_12T g255(.I (R[20]), .ZN (n_29));
  XOR2_X1_12T g256(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  OAI22_X2_12T g257(.A1 (n_28), .A2 (K_sub[27]), .B1 (R[18]), .B2
       (n_27), .ZN (X[27]));
  INV_X1_8T g258(.I (R[18]), .ZN (n_28));
  INV_X1_12T g259(.I (K_sub[27]), .ZN (n_27));
  OAI22_X2_12T g260(.A1 (n_24), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_25), .ZN (X[24]));
  NAND2_X1_12T g261(.A1 (n_24), .A2 (n_23), .ZN (n_26));
  INV_X2_8T g262(.I (K_sub[24]), .ZN (n_25));
  INV_X1_12T g263(.I (R[17]), .ZN (n_24));
  CLKBUF_X12_12T fopt264(.I (K_sub[26]), .Z (n_23));
  OAI21_X2_12T g265(.A1 (n_23), .A2 (n_24), .B (n_26), .ZN (X[26]));
  XOR2_X1_12T g266(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XOR2_X1_12T g267(.A1 (R[16]), .A2 (K_sub[23]), .Z (X[23]));
  XOR2_X1_12T g268(.A1 (K_sub[22]), .A2 (R[15]), .Z (X[22]));
  XOR2_X1_12T g269(.A1 (R[14]), .A2 (K_sub[21]), .Z (X[21]));
  OAI22_X2_12T g270(.A1 (n_21), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_22), .ZN (X[18]));
  INV_X1_12T g271(.I (K_sub[18]), .ZN (n_22));
  INV_X1_12T g272(.I (R[13]), .ZN (n_21));
  XNOR2_X1_12T g273(.A1 (K_sub[20]), .A2 (n_21), .ZN (X[20]));
  INV_X1_12T g274(.I (R[12]), .ZN (n_20));
  XNOR2_X1_12T g275(.A1 (K_sub[17]), .A2 (n_20), .ZN (X[17]));
  CLKBUF_X12_12T fopt213(.I (K_sub[19]), .Z (n_19));
  INV_X2_12T g3(.I (n_18), .ZN (X[19]));
  MUX2_X1_12T g276(.I0 (n_20), .I1 (R[12]), .S (n_19), .Z (n_18));
  XOR2_X1_12T g277(.A1 (R[11]), .A2 (K_sub[16]), .Z (X[16]));
  OAI22_X2_12T g278(.A1 (n_17), .A2 (n_15), .B1 (n_16), .B2 (R[10]),
       .ZN (X[15]));
  INV_X1_8T g279(.I (R[10]), .ZN (n_17));
  INV_X1_12T fopt280(.I (n_15), .ZN (n_16));
  CLKBUF_X12_12T fopt202(.I (K_sub[15]), .Z (n_15));
  XNOR2_X1_12T g281(.A1 (R[9]), .A2 (n_14), .ZN (X[14]));
  INV_X1_12T g282(.I (K_sub[14]), .ZN (n_14));
  XOR2_X1_12T g283(.A1 (K_sub[12]), .A2 (R[9]), .Z (X[12]));
  OAI22_X1_12T g284(.A1 (n_12), .A2 (K_sub[13]), .B1 (R[8]), .B2
       (n_13), .ZN (X[13]));
  XNOR2_X1_12T g285(.A1 (n_12), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_8T g286(.I (K_sub[13]), .ZN (n_13));
  INV_X2_8T g287(.I (R[8]), .ZN (n_12));
  XOR2_X1_12T g288(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XNOR2_X1_12T g289(.A1 (n_11), .A2 (R[6]), .ZN (X[9]));
  INV_X1_12T g290(.I (K_sub[9]), .ZN (n_11));
  XNOR2_X1_12T g291(.A1 (R[5]), .A2 (n_8), .ZN (X[6]));
  NAND2_X2_12T g292(.A1 (R[5]), .A2 (n_9), .ZN (n_10));
  INV_X1_12T g293(.I (K_sub[8]), .ZN (n_9));
  INV_X1_12T g294(.I (K_sub[6]), .ZN (n_8));
  OAI21_X2_12T g295(.A1 (n_9), .A2 (R[5]), .B (n_10), .ZN (X[8]));
  OAI22_X2_12T g296(.A1 (n_4), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_5),
       .ZN (X[5]));
  OR2_X2_12T g297(.A1 (n_6), .A2 (n_7), .Z (X[7]));
  NOR2_X1_12T g298(.A1 (n_4), .A2 (n_3), .ZN (n_7));
  AND2_X1_12T g299(.A1 (n_3), .A2 (n_4), .Z (n_6));
  INV_X1_12T g300(.I (K_sub[5]), .ZN (n_5));
  INV_X1_12T g301(.I (R[4]), .ZN (n_4));
  CLKBUF_X12_12T fopt302(.I (K_sub[7]), .Z (n_3));
  XOR2_X1_12T g303(.A1 (R[3]), .A2 (K_sub[4]), .Z (X[4]));
  OR2_X2_12T g304(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g305(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g306(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g307(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_94(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X2_8T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X2_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X2_8T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X1_12T g1073(.I (n_46), .ZN (n_47));
  INV_X1_12T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_12T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X1_12T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X1_12T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X2_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X2_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X2_8T g1117(.I (addr[6]), .ZN (n_4));
  INV_X2_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X2_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_109(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X1_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X1_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_124(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_8T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62), .ZN
       (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_8T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X1_8T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_8T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_8T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_8T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_8T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_8T g1077(.I (n_26), .ZN (n_27));
  INV_X2_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X2_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X1_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X2_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X2_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X1_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_12T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_139(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_8T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_12T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X1_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_8T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29), .ZN
       (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_12T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_8T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_8T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_8T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_8T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X1_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X1_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X1_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_154(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_8T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_8T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_8T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X1_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_12T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X2_12T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X1_12T g1355(.I (n_17), .ZN (n_16));
  INV_X1_8T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X2_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X1_12T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X2_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_8T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X1_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_12T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_169(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_45), .A2 (n_88), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_62), .A2 (n_60), .A3 (n_68), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_12T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X2_8T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_12T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X1_12T g1043(.I (n_22), .ZN (n_21));
  INV_X2_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X2_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X2_8T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_184(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_199(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_0), .A3 (n_60), .A4 (n_59), .Z
       (n_106));
  AOI21_X1_8T g1185(.A1 (n_68), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_65), .A4 (n_58), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_56), .A2 (n_12), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_61), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_77), .A2 (n_43), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_0), .A2 (n_78), .A3 (n_66), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_57), .A2 (n_11), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_49), .A3 (n_64), .A4 (n_62), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_41), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_63), .A2 (n_8), .B1 (n_27), .B2 (n_35), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_69), .A2 (n_27), .B1 (n_14), .B2 (n_40), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_32), .A2 (n_33), .A3 (n_67), .ZN (n_92));
  NOR3_X1_12T g1199(.A1 (n_37), .A2 (n_31), .A3 (n_3), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_39), .A2 (n_34), .B1 (n_45), .B2 (n_27),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_44), .A2 (n_26), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_55), .A2 (n_52), .B (n_27), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_37), .A2 (n_48), .B1 (n_18), .B2 (n_20),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_47), .A2 (n_22), .B1 (n_36), .B2 (n_25),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_46), .A2 (n_10), .B1 (n_42), .B2 (n_24),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_38), .A2 (n_48), .B (n_80), .ZN (n_84));
  INV_X1_12T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_24), .A2 (n_9), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_8T g1209(.A1 (n_49), .A2 (n_14), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_41), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_8), .A2 (n_54), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_39), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_12T g1213(.A1 (n_46), .A2 (n_18), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_37), .A2 (n_50), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_8), .A2 (n_55), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_14), .A2 (n_19), .B1 (n_7), .B2 (n_27), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_17), .A2 (n_18), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_38), .A2 (n_40), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_15), .A2 (addr[5]), .B (n_47), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_40), .A2 (n_23), .ZN (n_82));
  OAI22_X1_12T g1222(.A1 (n_22), .A2 (n_10), .B1 (n_21), .B2 (addr[6]),
       .ZN (n_69));
  OAI21_X1_12T g1223(.A1 (n_24), .A2 (n_29), .B (n_51), .ZN (n_68));
  NOR3_X1_8T g1224(.A1 (n_11), .A2 (n_10), .A3 (addr[3]), .ZN (n_67));
  NAND3_X1_8T g1225(.A1 (n_2), .A2 (n_30), .A3 (n_26), .ZN (n_66));
  NOR3_X1_8T g1226(.A1 (n_38), .A2 (n_11), .A3 (addr[1]), .ZN (n_65));
  NOR3_X1_12T g1227(.A1 (n_23), .A2 (n_28), .A3 (n_15), .ZN (n_64));
  OAI21_X1_8T g1228(.A1 (n_13), .A2 (n_16), .B (n_41), .ZN (n_63));
  NOR3_X1_8T g1229(.A1 (n_24), .A2 (n_25), .A3 (n_10), .ZN (n_62));
  NOR3_X1_12T g1230(.A1 (n_25), .A2 (n_13), .A3 (n_10), .ZN (n_61));
  NAND3_X1_8T g1231(.A1 (n_22), .A2 (n_26), .A3 (n_1), .ZN (n_60));
  OR3_X1_8T g1232(.A1 (n_39), .A2 (n_28), .A3 (n_3), .Z (n_59));
  AND4_X1_8T g1233(.A1 (n_39), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_6),
       .Z (n_58));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_16), .B1 (addr[6]), .B2
       (n_14), .ZN (n_57));
  OAI21_X1_8T g1235(.A1 (n_17), .A2 (n_1), .B (n_53), .ZN (n_56));
  INV_X1_8T g1236(.I (n_53), .ZN (n_54));
  INV_X1_12T g1237(.I (n_51), .ZN (n_52));
  NOR2_X1_8T g1239(.A1 (n_30), .A2 (n_24), .ZN (n_45));
  NOR2_X1_8T g1240(.A1 (n_4), .A2 (n_17), .ZN (n_44));
  NOR2_X1_12T g1241(.A1 (n_15), .A2 (addr[3]), .ZN (n_55));
  NAND2_X1_12T g1242(.A1 (n_22), .A2 (addr[6]), .ZN (n_53));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_22), .ZN (n_51));
  NAND2_X1_12T g1244(.A1 (n_8), .A2 (n_3), .ZN (n_50));
  NOR2_X1_12T g1245(.A1 (n_18), .A2 (n_11), .ZN (n_49));
  NAND2_X1_8T g1246(.A1 (n_8), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1247(.A1 (n_30), .A2 (n_12), .ZN (n_47));
  NAND2_X1_8T g1248(.A1 (n_22), .A2 (addr[5]), .ZN (n_46));
  INV_X1_12T g1249(.I (n_42), .ZN (n_43));
  INV_X1_12T g1250(.I (n_38), .ZN (n_37));
  NAND2_X1_8T g1251(.A1 (n_10), .A2 (n_22), .ZN (n_36));
  NOR2_X1_8T g1252(.A1 (n_13), .A2 (addr[6]), .ZN (n_35));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_9), .ZN (n_34));
  NOR3_X1_8T g1254(.A1 (n_17), .A2 (addr[2]), .A3 (n_6), .ZN (n_33));
  NOR3_X1_8T g1255(.A1 (n_24), .A2 (n_1), .A3 (addr[4]), .ZN (n_32));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_26), .ZN
       (n_31));
  NAND2_X1_8T g1257(.A1 (n_1), .A2 (n_12), .ZN (n_42));
  NAND2_X1_12T g1258(.A1 (n_22), .A2 (n_16), .ZN (n_41));
  NOR2_X1_12T g1259(.A1 (n_25), .A2 (addr[6]), .ZN (n_40));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_39));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_38));
  INV_X1_8T g1262(.I (n_30), .ZN (n_29));
  INV_X1_8T g1263(.I (n_28), .ZN (n_27));
  INV_X1_12T g1264(.I (n_26), .ZN (n_25));
  INV_X1_8T g1265(.I (n_24), .ZN (n_23));
  INV_X1_8T g1266(.I (n_22), .ZN (n_21));
  NAND2_X1_8T g1267(.A1 (n_5), .A2 (n_2), .ZN (n_20));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_19));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_30));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_26));
  NAND2_X2_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_24));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_22));
  INV_X1_8T g1274(.I (n_16), .ZN (n_15));
  INV_X1_12T g1275(.I (n_14), .ZN (n_13));
  INV_X1_12T g1276(.I (n_12), .ZN (n_11));
  INV_X1_12T g1278(.I (n_9), .ZN (n_8));
  NOR2_X1_8T g1279(.A1 (n_1), .A2 (addr[1]), .ZN (n_7));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_18));
  NAND2_X1_12T g1281(.A1 (n_2), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_1), .ZN (n_16));
  NOR2_X1_12T g1283(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g1284(.A1 (n_6), .A2 (addr[4]), .ZN (n_12));
  NAND2_X1_12T g1285(.A1 (n_1), .A2 (addr[6]), .ZN (n_10));
  NAND2_X1_12T g1286(.A1 (n_6), .A2 (addr[4]), .ZN (n_9));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_6));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_5));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_4));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1292(.I (addr[2]), .ZN (n_1));
  OR2_X1_8T g2(.A1 (n_50), .A2 (n_10), .Z (n_0));
endmodule

module crp_79(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire \X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 , \X[47]_38 ,
       \X[48]_37 , n_0, n_1;
  wire n_2, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_14, n_15, n_16, n_17;
  wire n_18, n_19, n_20, n_21, n_22, n_23, n_24, n_25;
  wire n_26, n_27, n_28, n_29, n_30, n_31, n_32, n_33;
  wire n_34, n_35, n_36, n_37, n_38, n_39, n_40, n_41;
  wire n_42, n_43, n_44, n_45, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_63;
  sbox1_94 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_109 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_124 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_139 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_154 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_169 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_184 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_199 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_61), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X1_12T g204(.A1 (n_62), .A2 (n_63), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_61), .A2 (K_sub[48]), .ZN (n_63));
  AND2_X1_12T g206(.A1 (n_61), .A2 (K_sub[48]), .Z (n_62));
  INV_X1_8T g207(.I (R[1]), .ZN (n_61));
  OAI22_X1_12T g208(.A1 (n_58), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_59), .ZN (X[1]));
  OAI22_X2_12T g209(.A1 (n_58), .A2 (K_sub[47]), .B1 (R[32]), .B2
       (n_60), .ZN (\X[47]_38 ));
  INV_X1_12T g210(.I (K_sub[47]), .ZN (n_60));
  INV_X1_12T g211(.I (K_sub[1]), .ZN (n_59));
  INV_X1_8T g212(.I (R[32]), .ZN (n_58));
  OR2_X1_12T g198(.A1 (n_56), .A2 (n_57), .Z (\X[46]_39 ));
  NOR2_X1_8T g199(.A1 (R[31]), .A2 (n_55), .ZN (n_57));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_55), .Z (n_56));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_55));
  XOR2_X1_12T g2(.A1 (R[30]), .A2 (K_sub[45]), .Z (\X[45]_40 ));
  OAI22_X2_12T g213(.A1 (n_52), .A2 (K_sub[44]), .B1 (R[29]), .B2
       (n_53), .ZN (\X[44]_41 ));
  XNOR2_X1_12T g214(.A1 (R[29]), .A2 (n_54), .ZN (X[42]));
  INV_X1_12T g215(.I (K_sub[42]), .ZN (n_54));
  INV_X2_12T g216(.I (K_sub[44]), .ZN (n_53));
  INV_X1_8T g217(.I (R[29]), .ZN (n_52));
  OR2_X2_12T g218(.A1 (n_51), .A2 (n_50), .Z (\X[43]_42 ));
  NOR2_X1_12T g219(.A1 (R[28]), .A2 (n_49), .ZN (n_51));
  AND2_X1_12T g220(.A1 (R[28]), .A2 (n_49), .Z (n_50));
  INV_X1_12T g221(.I (K_sub[43]), .ZN (n_49));
  XOR2_X1_12T g222(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  XNOR2_X1_12T g223(.A1 (n_48), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g224(.I (K_sub[40]), .ZN (n_48));
  OR2_X2_12T g225(.A1 (n_46), .A2 (n_47), .Z (X[39]));
  NOR2_X1_12T g226(.A1 (R[26]), .A2 (n_45), .ZN (n_47));
  AND2_X1_12T g227(.A1 (R[26]), .A2 (n_45), .Z (n_46));
  INV_X1_12T g228(.I (K_sub[39]), .ZN (n_45));
  NAND2_X2_12T g229(.A1 (n_44), .A2 (n_43), .ZN (X[38]));
  NAND2_X1_12T g230(.A1 (n_42), .A2 (n_41), .ZN (n_44));
  OR2_X1_12T g231(.A1 (n_41), .A2 (n_42), .Z (n_43));
  INV_X1_12T g232(.I (R[25]), .ZN (n_42));
  CLKBUF_X12_12T fopt(.I (K_sub[38]), .Z (n_41));
  XOR2_X1_12T g233(.A1 (R[25]), .A2 (K_sub[36]), .Z (X[36]));
  NAND2_X2_12T g234(.A1 (n_40), .A2 (n_39), .ZN (X[37]));
  NAND2_X1_12T g235(.A1 (n_38), .A2 (K_sub[37]), .ZN (n_40));
  OR2_X1_12T g236(.A1 (n_38), .A2 (K_sub[37]), .Z (n_39));
  INV_X2_8T g237(.I (R[24]), .ZN (n_38));
  XNOR2_X1_12T g238(.A1 (K_sub[35]), .A2 (n_38), .ZN (X[35]));
  XNOR2_X1_12T g239(.A1 (n_37), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g240(.I (K_sub[34]), .ZN (n_37));
  XNOR2_X1_12T g241(.A1 (n_36), .A2 (R[22]), .ZN (X[33]));
  INV_X1_12T g242(.I (K_sub[33]), .ZN (n_36));
  NAND2_X2_12T g243(.A1 (n_35), .A2 (n_34), .ZN (X[32]));
  XOR2_X1_12T g244(.A1 (K_sub[30]), .A2 (R[21]), .Z (X[30]));
  NAND2_X1_12T g245(.A1 (n_33), .A2 (K_sub[32]), .ZN (n_35));
  OR2_X1_12T g246(.A1 (n_33), .A2 (K_sub[32]), .Z (n_34));
  INV_X2_8T g247(.I (R[21]), .ZN (n_33));
  OAI22_X2_12T g248(.A1 (n_29), .A2 (K_sub[31]), .B1 (R[20]), .B2
       (n_30), .ZN (X[31]));
  NAND2_X1_12T g249(.A1 (n_31), .A2 (n_32), .ZN (X[29]));
  OR2_X1_12T g250(.A1 (n_29), .A2 (K_sub[29]), .Z (n_32));
  NAND2_X1_12T g251(.A1 (n_29), .A2 (K_sub[29]), .ZN (n_31));
  INV_X1_12T g252(.I (K_sub[31]), .ZN (n_30));
  INV_X2_8T g253(.I (R[20]), .ZN (n_29));
  XOR2_X1_12T g254(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  XOR2_X1_12T g255(.A1 (R[18]), .A2 (K_sub[27]), .Z (X[27]));
  NAND2_X2_12T g256(.A1 (n_28), .A2 (n_27), .ZN (X[26]));
  OAI22_X2_12T g257(.A1 (n_25), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_26), .ZN (X[24]));
  NAND2_X1_12T g258(.A1 (n_25), .A2 (n_24), .ZN (n_28));
  OR2_X2_12T g259(.A1 (n_24), .A2 (n_25), .Z (n_27));
  INV_X1_8T g260(.I (K_sub[24]), .ZN (n_26));
  INV_X1_12T g261(.I (R[17]), .ZN (n_25));
  CLKBUF_X12_12T fopt262(.I (K_sub[26]), .Z (n_24));
  XOR2_X1_12T g263(.A1 (R[16]), .A2 (K_sub[23]), .Z (X[23]));
  XOR2_X1_12T g264(.A1 (R[16]), .A2 (K_sub[25]), .Z (X[25]));
  XOR2_X1_12T g265(.A1 (K_sub[22]), .A2 (R[15]), .Z (X[22]));
  XOR2_X1_12T g266(.A1 (R[14]), .A2 (K_sub[21]), .Z (X[21]));
  OAI22_X2_12T g267(.A1 (n_22), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_23), .ZN (X[18]));
  INV_X1_12T g268(.I (K_sub[18]), .ZN (n_23));
  INV_X1_12T g269(.I (R[13]), .ZN (n_22));
  CLKBUF_X12_12T fopt270(.I (K_sub[20]), .Z (n_21));
  XNOR2_X1_12T g271(.A1 (n_21), .A2 (n_22), .ZN (X[20]));
  INV_X2_8T g272(.I (R[12]), .ZN (n_20));
  INV_X2_12T g3(.I (n_19), .ZN (X[19]));
  MUX2_X1_12T g273(.I0 (n_20), .I1 (R[12]), .S (K_sub[19]), .Z (n_19));
  XNOR2_X1_12T g274(.A1 (n_20), .A2 (K_sub[17]), .ZN (X[17]));
  XOR2_X1_12T g275(.A1 (R[11]), .A2 (K_sub[16]), .Z (X[16]));
  OAI22_X2_12T g276(.A1 (n_18), .A2 (n_16), .B1 (n_17), .B2 (R[10]),
       .ZN (X[15]));
  INV_X1_8T g277(.I (R[10]), .ZN (n_18));
  INV_X1_12T fopt278(.I (n_16), .ZN (n_17));
  CLKBUF_X12_12T fopt202(.I (K_sub[15]), .Z (n_16));
  XNOR2_X1_12T g279(.A1 (R[9]), .A2 (n_15), .ZN (X[12]));
  INV_X1_12T g280(.I (K_sub[12]), .ZN (n_15));
  XOR2_X1_12T g281(.A1 (K_sub[14]), .A2 (R[9]), .Z (X[14]));
  OAI22_X2_12T g282(.A1 (n_13), .A2 (K_sub[13]), .B1 (R[8]), .B2
       (n_14), .ZN (X[13]));
  XNOR2_X1_12T g283(.A1 (n_13), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_12T g284(.I (K_sub[13]), .ZN (n_14));
  INV_X1_8T g285(.I (R[8]), .ZN (n_13));
  XOR2_X1_12T g286(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XNOR2_X1_12T g287(.A1 (n_12), .A2 (R[6]), .ZN (X[9]));
  INV_X1_12T g288(.I (K_sub[9]), .ZN (n_12));
  XNOR2_X1_12T g289(.A1 (R[5]), .A2 (n_8), .ZN (X[6]));
  NAND2_X2_12T g290(.A1 (n_10), .A2 (n_11), .ZN (X[8]));
  NAND2_X1_12T g291(.A1 (R[5]), .A2 (n_9), .ZN (n_11));
  OR2_X1_12T g292(.A1 (n_9), .A2 (R[5]), .Z (n_10));
  INV_X1_12T g293(.I (K_sub[8]), .ZN (n_9));
  INV_X1_12T g294(.I (K_sub[6]), .ZN (n_8));
  OAI22_X2_12T g295(.A1 (n_4), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_5),
       .ZN (X[5]));
  OR2_X2_12T g296(.A1 (n_6), .A2 (n_7), .Z (X[7]));
  NOR2_X1_12T g297(.A1 (n_4), .A2 (n_3), .ZN (n_7));
  AND2_X1_12T g298(.A1 (n_3), .A2 (n_4), .Z (n_6));
  INV_X1_12T g299(.I (K_sub[5]), .ZN (n_5));
  INV_X1_12T g300(.I (R[4]), .ZN (n_4));
  CLKBUF_X12_12T fopt301(.I (K_sub[7]), .Z (n_3));
  XOR2_X1_12T g302(.A1 (R[3]), .A2 (K_sub[4]), .Z (X[4]));
  OR2_X2_12T g303(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g304(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g305(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g306(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_93(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_12T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X2_8T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X1_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X2_8T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X1_12T g1073(.I (n_46), .ZN (n_47));
  INV_X1_8T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_8T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X1_12T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X2_8T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X1_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X1_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X1_12T g1117(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X2_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_108(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X1_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X1_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_123(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X2_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_8T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62), .ZN
       (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_12T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X2_8T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_12T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_12T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_12T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_12T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_12T g1077(.I (n_26), .ZN (n_27));
  INV_X2_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X1_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X2_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X1_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X2_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X2_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_8T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_138(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_8T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_12T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X1_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_8T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29), .ZN
       (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_12T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_8T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_8T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_8T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_8T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X1_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X1_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X1_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_153(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_12T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_12T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_12T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X2_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X1_8T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X2_8T g1355(.I (n_17), .ZN (n_16));
  INV_X1_12T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X1_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X2_8T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X2_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_12T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X2_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X2_8T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_8T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_168(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_88), .A2 (n_45), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_8T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X1_12T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_12T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X2_8T g1043(.I (n_22), .ZN (n_21));
  INV_X1_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X1_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_183(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_198(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_0), .A3 (n_60), .A4 (n_59), .Z
       (n_106));
  AOI21_X1_8T g1185(.A1 (n_68), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_65), .A4 (n_58), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_56), .A2 (n_12), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_61), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_43), .A2 (n_77), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_0), .A2 (n_78), .A3 (n_66), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_57), .A2 (n_11), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_49), .A3 (n_64), .A4 (n_62), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_41), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_63), .A2 (n_8), .B1 (n_27), .B2 (n_35), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_69), .A2 (n_27), .B1 (n_14), .B2 (n_40), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_32), .A2 (n_33), .A3 (n_67), .ZN (n_92));
  NOR3_X1_12T g1199(.A1 (n_37), .A2 (n_31), .A3 (n_3), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_39), .A2 (n_34), .B1 (n_45), .B2 (n_27),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_44), .A2 (n_26), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_55), .A2 (n_52), .B (n_27), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_37), .A2 (n_48), .B1 (n_18), .B2 (n_20),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_47), .A2 (n_22), .B1 (n_36), .B2 (n_25),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_46), .A2 (n_10), .B1 (n_42), .B2 (n_24),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_38), .A2 (n_48), .B (n_80), .ZN (n_84));
  INV_X1_12T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_24), .A2 (n_9), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_12T g1209(.A1 (n_49), .A2 (n_14), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_41), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_8), .A2 (n_54), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_39), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_12T g1213(.A1 (n_46), .A2 (n_18), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_37), .A2 (n_50), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_8), .A2 (n_55), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_14), .A2 (n_19), .B1 (n_7), .B2 (n_27), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_17), .A2 (n_18), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_38), .A2 (n_40), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_15), .A2 (addr[5]), .B (n_47), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_40), .A2 (n_23), .ZN (n_82));
  OAI22_X1_12T g1222(.A1 (n_22), .A2 (n_10), .B1 (n_21), .B2 (addr[6]),
       .ZN (n_69));
  OAI21_X1_12T g1223(.A1 (n_24), .A2 (n_29), .B (n_51), .ZN (n_68));
  NOR3_X1_8T g1224(.A1 (n_11), .A2 (n_10), .A3 (addr[3]), .ZN (n_67));
  NAND3_X1_8T g1225(.A1 (n_2), .A2 (n_30), .A3 (n_26), .ZN (n_66));
  NOR3_X1_8T g1226(.A1 (n_38), .A2 (n_11), .A3 (addr[1]), .ZN (n_65));
  NOR3_X1_12T g1227(.A1 (n_23), .A2 (n_28), .A3 (n_15), .ZN (n_64));
  OAI21_X1_8T g1228(.A1 (n_13), .A2 (n_16), .B (n_41), .ZN (n_63));
  NOR3_X1_8T g1229(.A1 (n_24), .A2 (n_25), .A3 (n_10), .ZN (n_62));
  NOR3_X1_12T g1230(.A1 (n_25), .A2 (n_13), .A3 (n_10), .ZN (n_61));
  NAND3_X1_8T g1231(.A1 (n_22), .A2 (n_26), .A3 (n_1), .ZN (n_60));
  OR3_X1_8T g1232(.A1 (n_39), .A2 (n_28), .A3 (n_3), .Z (n_59));
  AND4_X1_8T g1233(.A1 (n_39), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_6),
       .Z (n_58));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_16), .B1 (addr[6]), .B2
       (n_14), .ZN (n_57));
  OAI21_X1_8T g1235(.A1 (n_17), .A2 (n_1), .B (n_53), .ZN (n_56));
  INV_X1_8T g1236(.I (n_53), .ZN (n_54));
  INV_X1_12T g1237(.I (n_51), .ZN (n_52));
  NOR2_X1_8T g1239(.A1 (n_30), .A2 (n_24), .ZN (n_45));
  NOR2_X1_8T g1240(.A1 (n_4), .A2 (n_17), .ZN (n_44));
  NOR2_X1_12T g1241(.A1 (n_15), .A2 (addr[3]), .ZN (n_55));
  NAND2_X1_12T g1242(.A1 (n_22), .A2 (addr[6]), .ZN (n_53));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_22), .ZN (n_51));
  NAND2_X1_12T g1244(.A1 (n_8), .A2 (n_3), .ZN (n_50));
  NOR2_X1_8T g1245(.A1 (n_18), .A2 (n_11), .ZN (n_49));
  NAND2_X1_8T g1246(.A1 (n_8), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1247(.A1 (n_30), .A2 (n_12), .ZN (n_47));
  NAND2_X1_8T g1248(.A1 (n_22), .A2 (addr[5]), .ZN (n_46));
  INV_X2_8T g1249(.I (n_42), .ZN (n_43));
  INV_X1_12T g1250(.I (n_38), .ZN (n_37));
  NAND2_X1_8T g1251(.A1 (n_10), .A2 (n_22), .ZN (n_36));
  NOR2_X1_8T g1252(.A1 (n_13), .A2 (addr[6]), .ZN (n_35));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_9), .ZN (n_34));
  NOR3_X1_8T g1254(.A1 (n_17), .A2 (addr[2]), .A3 (n_6), .ZN (n_33));
  NOR3_X1_8T g1255(.A1 (n_24), .A2 (n_1), .A3 (addr[4]), .ZN (n_32));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_26), .ZN
       (n_31));
  NAND2_X1_8T g1257(.A1 (n_1), .A2 (n_12), .ZN (n_42));
  NAND2_X1_12T g1258(.A1 (n_22), .A2 (n_16), .ZN (n_41));
  NOR2_X1_8T g1259(.A1 (n_25), .A2 (addr[6]), .ZN (n_40));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_39));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_38));
  INV_X1_8T g1262(.I (n_30), .ZN (n_29));
  INV_X1_8T g1263(.I (n_28), .ZN (n_27));
  INV_X1_12T g1264(.I (n_26), .ZN (n_25));
  INV_X1_8T g1265(.I (n_24), .ZN (n_23));
  INV_X1_8T g1266(.I (n_22), .ZN (n_21));
  NAND2_X1_8T g1267(.A1 (n_5), .A2 (n_2), .ZN (n_20));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_19));
  NOR2_X2_8T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_30));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_26));
  NAND2_X2_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_24));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_22));
  INV_X1_8T g1274(.I (n_16), .ZN (n_15));
  INV_X1_12T g1275(.I (n_14), .ZN (n_13));
  INV_X1_12T g1276(.I (n_12), .ZN (n_11));
  INV_X1_12T g1278(.I (n_9), .ZN (n_8));
  NOR2_X1_8T g1279(.A1 (n_1), .A2 (addr[1]), .ZN (n_7));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_18));
  NAND2_X1_12T g1281(.A1 (n_2), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_1), .ZN (n_16));
  NOR2_X1_12T g1283(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g1284(.A1 (n_6), .A2 (addr[4]), .ZN (n_12));
  NAND2_X1_12T g1285(.A1 (n_1), .A2 (addr[6]), .ZN (n_10));
  NAND2_X1_12T g1286(.A1 (n_6), .A2 (addr[4]), .ZN (n_9));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_6));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_5));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_4));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1292(.I (addr[2]), .ZN (n_1));
  OR2_X1_8T g2(.A1 (n_50), .A2 (n_10), .Z (n_0));
endmodule

module crp_78(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED4, UNCONNECTED5, \X[43]_42 , \X[44]_41 , \X[45]_40 ,
       \X[46]_39 , \X[47]_38 , \X[48]_37 ;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72;
  sbox1_93 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_108 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_123 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_138 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_153 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_168 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_183 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_198 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_70), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X2_12T g204(.A1 (n_71), .A2 (n_72), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_70), .A2 (K_sub[48]), .ZN (n_72));
  AND2_X1_12T g206(.A1 (n_70), .A2 (K_sub[48]), .Z (n_71));
  INV_X2_8T g207(.I (R[1]), .ZN (n_70));
  OAI22_X1_12T g208(.A1 (n_67), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_68), .ZN (X[1]));
  OAI22_X2_12T g209(.A1 (n_67), .A2 (K_sub[47]), .B1 (R[32]), .B2
       (n_69), .ZN (\X[47]_38 ));
  INV_X1_12T g210(.I (K_sub[47]), .ZN (n_69));
  INV_X1_12T g211(.I (K_sub[1]), .ZN (n_68));
  INV_X2_8T g212(.I (R[32]), .ZN (n_67));
  OR2_X1_12T g198(.A1 (n_65), .A2 (n_66), .Z (\X[46]_39 ));
  NOR2_X1_12T g199(.A1 (R[31]), .A2 (n_64), .ZN (n_66));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_64), .Z (n_65));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_64));
  OAI22_X2_12T g213(.A1 (n_63), .A2 (K_sub[45]), .B1 (R[30]), .B2
       (n_62), .ZN (\X[45]_40 ));
  INV_X1_8T g214(.I (R[30]), .ZN (n_63));
  INV_X1_12T g215(.I (K_sub[45]), .ZN (n_62));
  XNOR2_X1_12T g216(.A1 (n_61), .A2 (R[29]), .ZN (X[42]));
  INV_X1_12T g217(.I (K_sub[42]), .ZN (n_61));
  XOR2_X1_12T g2(.A1 (R[29]), .A2 (K_sub[44]), .Z (\X[44]_41 ));
  OR2_X2_12T g218(.A1 (n_60), .A2 (n_59), .Z (\X[43]_42 ));
  NOR2_X1_12T g219(.A1 (R[28]), .A2 (n_58), .ZN (n_60));
  AND2_X1_12T g220(.A1 (R[28]), .A2 (n_58), .Z (n_59));
  INV_X1_12T g221(.I (K_sub[43]), .ZN (n_58));
  XOR2_X1_12T g222(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  XNOR2_X1_12T g223(.A1 (n_57), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g224(.I (K_sub[40]), .ZN (n_57));
  OR2_X2_12T g225(.A1 (n_56), .A2 (n_55), .Z (X[39]));
  NOR2_X1_12T g226(.A1 (R[26]), .A2 (n_54), .ZN (n_56));
  AND2_X1_12T g227(.A1 (R[26]), .A2 (n_54), .Z (n_55));
  INV_X1_12T g228(.I (K_sub[39]), .ZN (n_54));
  NAND2_X2_12T g229(.A1 (n_53), .A2 (n_52), .ZN (X[38]));
  XNOR2_X1_12T g230(.A1 (R[25]), .A2 (n_51), .ZN (X[36]));
  NAND2_X1_12T g231(.A1 (n_50), .A2 (n_49), .ZN (n_53));
  OR2_X1_12T g232(.A1 (n_49), .A2 (n_50), .Z (n_52));
  INV_X1_12T g233(.I (K_sub[36]), .ZN (n_51));
  INV_X1_12T g234(.I (R[25]), .ZN (n_50));
  CLKBUF_X12_12T fopt(.I (K_sub[38]), .Z (n_49));
  NAND2_X2_12T g235(.A1 (n_48), .A2 (n_46), .ZN (X[37]));
  OR2_X2_12T g236(.A1 (n_47), .A2 (n_45), .Z (X[35]));
  NAND2_X1_12T g237(.A1 (n_44), .A2 (K_sub[37]), .ZN (n_48));
  NOR2_X1_12T g238(.A1 (n_44), .A2 (n_43), .ZN (n_47));
  OR2_X1_12T g239(.A1 (n_44), .A2 (K_sub[37]), .Z (n_46));
  AND2_X1_12T g240(.A1 (n_44), .A2 (n_43), .Z (n_45));
  INV_X1_12T g241(.I (R[24]), .ZN (n_44));
  CLKBUF_X12_12T fopt242(.I (K_sub[35]), .Z (n_43));
  HA_X1_12T g243(.A (R[23]), .B (K_sub[34]), .CO (UNCONNECTED4), .S
       (X[34]));
  HA_X1_12T g244(.A (R[22]), .B (K_sub[33]), .CO (UNCONNECTED5), .S
       (X[33]));
  XOR2_X1_12T g245(.A1 (R[21]), .A2 (K_sub[30]), .Z (X[30]));
  NAND2_X2_12T g246(.A1 (n_40), .A2 (n_41), .ZN (n_42));
  INV_X1_12T g247(.I (R[21]), .ZN (n_41));
  CLKBUF_X12_12T fopt248(.I (K_sub[32]), .Z (n_40));
  OAI21_X2_12T g249(.A1 (n_40), .A2 (n_41), .B (n_42), .ZN (X[32]));
  OAI22_X1_12T g250(.A1 (n_36), .A2 (K_sub[31]), .B1 (R[20]), .B2
       (n_37), .ZN (X[31]));
  NAND2_X1_12T g251(.A1 (n_38), .A2 (n_39), .ZN (X[29]));
  OR2_X1_12T g252(.A1 (n_36), .A2 (K_sub[29]), .Z (n_39));
  NAND2_X1_12T g253(.A1 (n_36), .A2 (K_sub[29]), .ZN (n_38));
  INV_X1_8T g254(.I (K_sub[31]), .ZN (n_37));
  INV_X1_12T g255(.I (R[20]), .ZN (n_36));
  XOR2_X1_12T g256(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  OAI22_X2_12T g257(.A1 (n_35), .A2 (K_sub[27]), .B1 (R[18]), .B2
       (n_34), .ZN (X[27]));
  INV_X1_8T g258(.I (R[18]), .ZN (n_35));
  INV_X1_12T g259(.I (K_sub[27]), .ZN (n_34));
  NAND2_X2_12T g260(.A1 (n_33), .A2 (n_32), .ZN (X[26]));
  OAI22_X2_12T g261(.A1 (n_30), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_31), .ZN (X[24]));
  NAND2_X1_12T g262(.A1 (n_30), .A2 (K_sub[26]), .ZN (n_33));
  OR2_X1_12T g263(.A1 (n_30), .A2 (K_sub[26]), .Z (n_32));
  INV_X1_8T g264(.I (K_sub[24]), .ZN (n_31));
  INV_X1_12T g265(.I (R[17]), .ZN (n_30));
  XOR2_X1_12T g266(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XOR2_X1_12T g267(.A1 (R[16]), .A2 (K_sub[23]), .Z (X[23]));
  XOR2_X1_12T g268(.A1 (K_sub[22]), .A2 (R[15]), .Z (X[22]));
  XOR2_X1_12T g269(.A1 (K_sub[21]), .A2 (R[14]), .Z (X[21]));
  OAI22_X1_12T g270(.A1 (n_28), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_29), .ZN (X[18]));
  INV_X1_8T g271(.I (K_sub[18]), .ZN (n_29));
  INV_X1_12T g272(.I (R[13]), .ZN (n_28));
  CLKBUF_X12_12T fopt273(.I (K_sub[20]), .Z (n_27));
  XNOR2_X1_12T g274(.A1 (n_27), .A2 (n_28), .ZN (X[20]));
  OR2_X2_12T g275(.A1 (n_26), .A2 (n_24), .Z (X[19]));
  OR2_X2_12T g276(.A1 (n_23), .A2 (n_25), .Z (X[17]));
  NOR2_X1_12T g277(.A1 (R[12]), .A2 (n_21), .ZN (n_26));
  NOR2_X1_12T g278(.A1 (n_22), .A2 (n_19), .ZN (n_25));
  NOR2_X1_12T g279(.A1 (n_22), .A2 (n_20), .ZN (n_24));
  AND2_X1_12T g280(.A1 (n_19), .A2 (n_22), .Z (n_23));
  INV_X1_12T g281(.I (R[12]), .ZN (n_22));
  INV_X1_12T fopt282(.I (n_20), .ZN (n_21));
  CLKBUF_X12_12T fopt211(.I (K_sub[19]), .Z (n_20));
  CLKBUF_X12_12T fopt212(.I (K_sub[17]), .Z (n_19));
  OAI22_X2_12T g283(.A1 (n_18), .A2 (K_sub[16]), .B1 (R[11]), .B2
       (n_17), .ZN (X[16]));
  INV_X1_8T g284(.I (R[11]), .ZN (n_18));
  INV_X1_12T g285(.I (K_sub[16]), .ZN (n_17));
  OAI22_X2_12T g286(.A1 (n_16), .A2 (n_14), .B1 (n_15), .B2 (R[10]),
       .ZN (X[15]));
  INV_X1_8T g287(.I (R[10]), .ZN (n_16));
  INV_X1_12T fopt288(.I (n_14), .ZN (n_15));
  CLKBUF_X12_12T fopt202(.I (K_sub[15]), .Z (n_14));
  XOR2_X1_12T g289(.A1 (K_sub[12]), .A2 (R[9]), .Z (X[12]));
  XOR2_X1_12T g290(.A1 (R[9]), .A2 (K_sub[14]), .Z (X[14]));
  OAI22_X2_12T g291(.A1 (n_12), .A2 (K_sub[13]), .B1 (R[8]), .B2
       (n_13), .ZN (X[13]));
  XNOR2_X1_12T g292(.A1 (n_12), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_12T g293(.I (K_sub[13]), .ZN (n_13));
  INV_X1_8T g294(.I (R[8]), .ZN (n_12));
  XOR2_X1_12T g295(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XNOR2_X1_12T g296(.A1 (n_11), .A2 (R[6]), .ZN (X[9]));
  INV_X1_12T g297(.I (K_sub[9]), .ZN (n_11));
  XNOR2_X1_12T g298(.A1 (R[5]), .A2 (n_8), .ZN (X[6]));
  NAND2_X2_12T g299(.A1 (R[5]), .A2 (n_9), .ZN (n_10));
  INV_X1_12T g300(.I (K_sub[8]), .ZN (n_9));
  INV_X1_12T g301(.I (K_sub[6]), .ZN (n_8));
  OAI21_X2_12T g302(.A1 (n_9), .A2 (R[5]), .B (n_10), .ZN (X[8]));
  OAI22_X2_12T g303(.A1 (n_4), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_5),
       .ZN (X[5]));
  OR2_X2_12T g304(.A1 (n_6), .A2 (n_7), .Z (X[7]));
  NOR2_X1_12T g305(.A1 (n_4), .A2 (n_3), .ZN (n_7));
  AND2_X1_12T g306(.A1 (n_3), .A2 (n_4), .Z (n_6));
  INV_X1_8T g307(.I (K_sub[5]), .ZN (n_5));
  INV_X1_12T g308(.I (R[4]), .ZN (n_4));
  CLKBUF_X12_12T fopt309(.I (K_sub[7]), .Z (n_3));
  XOR2_X1_12T g310(.A1 (K_sub[4]), .A2 (R[3]), .Z (X[4]));
  OR2_X2_12T g311(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g312(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g313(.A1 (n_0), .A2 (R[2]), .Z (n_1));
  INV_X1_12T g314(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_92(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X2_8T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X1_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X2_8T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X1_12T g1073(.I (n_46), .ZN (n_47));
  INV_X1_8T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_8T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X1_12T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X2_8T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X1_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X1_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X1_12T g1117(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X2_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_107(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X2_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X2_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_122(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_8T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62), .ZN
       (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_12T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X1_8T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_12T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_12T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_12T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_12T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_12T g1077(.I (n_26), .ZN (n_27));
  INV_X2_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X1_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X2_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X1_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X2_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X2_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_8T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_137(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_12T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_8T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X2_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_8T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29), .ZN
       (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_8T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_12T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_12T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_12T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_12T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X2_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X2_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X2_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_152(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_12T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_12T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_12T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X2_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X1_8T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X2_8T g1355(.I (n_17), .ZN (n_16));
  INV_X1_12T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X1_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X2_8T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X1_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_12T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X2_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_8T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_167(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_45), .A2 (n_88), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_12T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X2_8T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_12T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X1_12T g1043(.I (n_22), .ZN (n_21));
  INV_X2_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X2_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X2_8T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_182(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_197(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_2), .A3 (n_61), .A4 (n_60), .Z
       (n_106));
  AOI21_X2_8T g1185(.A1 (n_69), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_66), .A4 (n_59), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_57), .A2 (n_14), .B (n_98), .ZN (n_102));
  NOR4_X2_8T g1189(.A1 (n_72), .A2 (n_62), .A3 (n_84), .A4 (n_75), .ZN
       (n_101));
  AOI21_X2_8T g1190(.A1 (n_77), .A2 (n_44), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_2), .A2 (n_78), .A3 (n_67), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_58), .A2 (n_13), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_50), .A3 (n_65), .A4 (n_63), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_42), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_64), .A2 (n_10), .B1 (n_28), .B2 (n_36), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_0), .A2 (n_28), .B1 (n_16), .B2 (n_41), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_33), .A2 (n_34), .A3 (n_68), .ZN (n_92));
  NOR3_X1_8T g1199(.A1 (n_38), .A2 (n_32), .A3 (n_5), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_40), .A2 (n_35), .B1 (n_46), .B2 (n_28),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_45), .A2 (n_27), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_56), .A2 (n_53), .B (n_28), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_38), .A2 (n_49), .B1 (n_20), .B2 (n_22),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_48), .A2 (n_23), .B1 (n_37), .B2 (n_26),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_47), .A2 (n_12), .B1 (n_43), .B2 (n_25),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_39), .A2 (n_49), .B (n_80), .ZN (n_84));
  INV_X1_8T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_25), .A2 (n_11), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_12T g1209(.A1 (n_50), .A2 (n_16), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_42), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_10), .A2 (n_55), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_40), .A2 (addr[1]), .ZN (n_77));
  NOR2_X2_8T g1213(.A1 (n_47), .A2 (n_20), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_38), .A2 (n_51), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_10), .A2 (n_56), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_16), .A2 (n_21), .B1 (n_9), .B2 (n_28), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_19), .A2 (n_20), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_39), .A2 (n_41), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_17), .A2 (addr[5]), .B (n_48), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_41), .A2 (n_24), .ZN (n_82));
  OAI21_X2_8T g1223(.A1 (n_25), .A2 (n_30), .B (n_52), .ZN (n_69));
  NOR3_X1_8T g1224(.A1 (n_13), .A2 (n_12), .A3 (addr[3]), .ZN (n_68));
  NAND3_X1_8T g1225(.A1 (n_4), .A2 (n_31), .A3 (n_27), .ZN (n_67));
  NOR3_X1_8T g1226(.A1 (n_39), .A2 (n_13), .A3 (addr[1]), .ZN (n_66));
  NOR3_X1_12T g1227(.A1 (n_24), .A2 (n_29), .A3 (n_17), .ZN (n_65));
  OAI21_X1_8T g1228(.A1 (n_15), .A2 (n_18), .B (n_42), .ZN (n_64));
  NOR3_X1_8T g1229(.A1 (n_25), .A2 (n_26), .A3 (n_12), .ZN (n_63));
  NOR3_X1_8T g1230(.A1 (n_26), .A2 (n_15), .A3 (n_12), .ZN (n_62));
  NAND3_X1_8T g1231(.A1 (n_23), .A2 (n_27), .A3 (n_3), .ZN (n_61));
  OR3_X1_8T g1232(.A1 (n_40), .A2 (n_29), .A3 (n_5), .Z (n_60));
  AND4_X1_8T g1233(.A1 (n_40), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_8),
       .Z (n_59));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_18), .B1 (addr[6]), .B2
       (n_16), .ZN (n_58));
  OAI21_X1_8T g1235(.A1 (n_19), .A2 (n_3), .B (n_54), .ZN (n_57));
  INV_X1_8T g1236(.I (n_54), .ZN (n_55));
  INV_X1_8T g1237(.I (n_52), .ZN (n_53));
  NOR2_X1_8T g1239(.A1 (n_31), .A2 (n_25), .ZN (n_46));
  NOR2_X1_8T g1240(.A1 (n_6), .A2 (n_19), .ZN (n_45));
  NOR2_X1_12T g1241(.A1 (n_17), .A2 (addr[3]), .ZN (n_56));
  NAND2_X1_12T g1242(.A1 (n_23), .A2 (addr[6]), .ZN (n_54));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_23), .ZN (n_52));
  NAND2_X1_12T g1244(.A1 (n_10), .A2 (n_5), .ZN (n_51));
  NOR2_X1_8T g1245(.A1 (n_20), .A2 (n_13), .ZN (n_50));
  NAND2_X1_8T g1246(.A1 (n_10), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1247(.A1 (n_31), .A2 (n_14), .ZN (n_48));
  NAND2_X1_8T g1248(.A1 (n_23), .A2 (addr[5]), .ZN (n_47));
  INV_X1_8T g1249(.I (n_43), .ZN (n_44));
  INV_X1_8T g1250(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1251(.A1 (n_12), .A2 (n_23), .ZN (n_37));
  NOR2_X1_8T g1252(.A1 (n_15), .A2 (addr[6]), .ZN (n_36));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_11), .ZN (n_35));
  NOR3_X1_8T g1254(.A1 (n_19), .A2 (addr[2]), .A3 (n_8), .ZN (n_34));
  NOR3_X1_8T g1255(.A1 (n_25), .A2 (n_3), .A3 (addr[4]), .ZN (n_33));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_27), .ZN
       (n_32));
  NAND2_X1_8T g1257(.A1 (n_3), .A2 (n_14), .ZN (n_43));
  NAND2_X2_8T g1258(.A1 (n_23), .A2 (n_18), .ZN (n_42));
  NOR2_X1_12T g1259(.A1 (n_26), .A2 (addr[6]), .ZN (n_41));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_40));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_39));
  INV_X1_8T g1262(.I (n_31), .ZN (n_30));
  INV_X1_8T g1263(.I (n_29), .ZN (n_28));
  INV_X1_12T g1264(.I (n_27), .ZN (n_26));
  INV_X1_8T g1265(.I (n_25), .ZN (n_24));
  NAND2_X1_8T g1267(.A1 (n_7), .A2 (n_4), .ZN (n_22));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_21));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_31));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_29));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_27));
  NAND2_X1_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_23));
  INV_X1_8T g1274(.I (n_18), .ZN (n_17));
  INV_X2_8T g1275(.I (n_16), .ZN (n_15));
  INV_X1_12T g1276(.I (n_14), .ZN (n_13));
  INV_X1_12T g1278(.I (n_11), .ZN (n_10));
  NOR2_X1_8T g1279(.A1 (n_3), .A2 (addr[1]), .ZN (n_9));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_20));
  NAND2_X1_12T g1281(.A1 (n_4), .A2 (addr[1]), .ZN (n_19));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_3), .ZN (n_18));
  NOR2_X1_12T g1283(.A1 (n_4), .A2 (addr[1]), .ZN (n_16));
  NOR2_X1_12T g1284(.A1 (n_8), .A2 (addr[4]), .ZN (n_14));
  NAND2_X1_12T g1285(.A1 (n_3), .A2 (addr[6]), .ZN (n_12));
  NAND2_X1_12T g1286(.A1 (n_8), .A2 (addr[4]), .ZN (n_11));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_8));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_7));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_6));
  INV_X2_8T g1290(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1292(.I (addr[2]), .ZN (n_3));
  OR2_X1_8T g2(.A1 (n_51), .A2 (n_12), .Z (n_2));
  INV_X1_8T g3(.I (n_1), .ZN (n_0));
  MUX2_X1_8T g1293(.I0 (n_12), .I1 (addr[6]), .S (n_23), .Z (n_1));
endmodule

module crp_77(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire \X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 , \X[47]_38 ,
       \X[48]_37 , n_0, n_1;
  wire n_2, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_14, n_15, n_16, n_17;
  wire n_18, n_19, n_20, n_21, n_22, n_23, n_24, n_25;
  wire n_26, n_27, n_28, n_29, n_30, n_31, n_32, n_33;
  wire n_34, n_35, n_36, n_37, n_38, n_39, n_40, n_41;
  wire n_42, n_43, n_44, n_45, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_63;
  sbox1_92 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_107 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_122 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_137 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_152 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_167 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_182 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_197 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_61), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X2_12T g204(.A1 (n_63), .A2 (n_62), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_61), .A2 (K_sub[48]), .ZN (n_63));
  AND2_X1_12T g206(.A1 (n_61), .A2 (K_sub[48]), .Z (n_62));
  INV_X2_8T g207(.I (R[1]), .ZN (n_61));
  OAI22_X2_12T g208(.A1 (n_59), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_60), .ZN (X[1]));
  OAI22_X2_12T g209(.A1 (n_59), .A2 (n_57), .B1 (n_58), .B2 (R[32]),
       .ZN (\X[47]_38 ));
  INV_X1_12T g210(.I (K_sub[1]), .ZN (n_60));
  INV_X1_12T g211(.I (R[32]), .ZN (n_59));
  INV_X1_12T fopt(.I (n_57), .ZN (n_58));
  CLKBUF_X2_12T fopt208(.I (K_sub[47]), .Z (n_57));
  OR2_X2_12T g198(.A1 (n_55), .A2 (n_56), .Z (\X[46]_39 ));
  NOR2_X1_12T g199(.A1 (R[31]), .A2 (n_54), .ZN (n_56));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_54), .Z (n_55));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_54));
  XOR2_X1_12T g2(.A1 (R[30]), .A2 (K_sub[45]), .Z (\X[45]_40 ));
  XOR2_X1_12T g212(.A1 (K_sub[42]), .A2 (R[29]), .Z (X[42]));
  XOR2_X1_12T g213(.A1 (R[29]), .A2 (K_sub[44]), .Z (\X[44]_41 ));
  INV_X1_12T g214(.I (K_sub[43]), .ZN (n_53));
  XNOR2_X1_12T g215(.A1 (n_53), .A2 (R[28]), .ZN (\X[43]_42 ));
  XOR2_X1_12T g216(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  XNOR2_X1_12T g217(.A1 (n_52), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g218(.I (K_sub[40]), .ZN (n_52));
  BUF_X4_12T fopt219(.I (n_51), .Z (X[39]));
  XOR2_X1_12T g202(.A1 (K_sub[39]), .A2 (R[26]), .Z (n_51));
  NAND2_X2_12T g220(.A1 (n_49), .A2 (n_50), .ZN (X[38]));
  XNOR2_X1_12T g221(.A1 (R[25]), .A2 (n_48), .ZN (X[36]));
  NAND2_X1_12T g222(.A1 (n_47), .A2 (n_46), .ZN (n_50));
  OR2_X1_12T g223(.A1 (n_46), .A2 (n_47), .Z (n_49));
  INV_X1_12T g224(.I (K_sub[36]), .ZN (n_48));
  INV_X1_12T g225(.I (R[25]), .ZN (n_47));
  CLKBUF_X12_12T fopt226(.I (K_sub[38]), .Z (n_46));
  NAND2_X2_12T g227(.A1 (n_45), .A2 (n_44), .ZN (X[37]));
  NAND2_X1_12T g228(.A1 (n_43), .A2 (K_sub[37]), .ZN (n_45));
  OR2_X1_12T g229(.A1 (n_43), .A2 (K_sub[37]), .Z (n_44));
  INV_X2_8T g230(.I (R[24]), .ZN (n_43));
  XNOR2_X1_12T g231(.A1 (K_sub[35]), .A2 (n_43), .ZN (X[35]));
  XNOR2_X1_12T g232(.A1 (n_42), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g233(.I (K_sub[34]), .ZN (n_42));
  XNOR2_X1_12T g234(.A1 (n_41), .A2 (R[22]), .ZN (X[33]));
  INV_X1_12T g235(.I (K_sub[33]), .ZN (n_41));
  NAND2_X2_12T g236(.A1 (n_40), .A2 (n_39), .ZN (X[32]));
  XOR2_X1_12T g237(.A1 (K_sub[30]), .A2 (R[21]), .Z (X[30]));
  NAND2_X1_12T g238(.A1 (n_38), .A2 (K_sub[32]), .ZN (n_40));
  OR2_X1_12T g239(.A1 (n_38), .A2 (K_sub[32]), .Z (n_39));
  INV_X2_8T g240(.I (R[21]), .ZN (n_38));
  OAI22_X2_12T g241(.A1 (n_34), .A2 (K_sub[31]), .B1 (R[20]), .B2
       (n_35), .ZN (X[31]));
  NAND2_X1_12T g242(.A1 (n_36), .A2 (n_37), .ZN (X[29]));
  OR2_X1_12T g243(.A1 (n_34), .A2 (K_sub[29]), .Z (n_37));
  NAND2_X1_12T g244(.A1 (n_34), .A2 (K_sub[29]), .ZN (n_36));
  INV_X1_12T g245(.I (K_sub[31]), .ZN (n_35));
  INV_X2_8T g246(.I (R[20]), .ZN (n_34));
  XOR2_X1_12T g247(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  OAI22_X2_12T g248(.A1 (n_33), .A2 (K_sub[27]), .B1 (R[18]), .B2
       (n_32), .ZN (X[27]));
  INV_X1_8T g249(.I (R[18]), .ZN (n_33));
  INV_X1_12T g250(.I (K_sub[27]), .ZN (n_32));
  NAND2_X1_12T g251(.A1 (n_31), .A2 (n_30), .ZN (X[26]));
  OAI22_X2_12T g252(.A1 (n_28), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_29), .ZN (X[24]));
  NAND2_X1_12T g253(.A1 (n_28), .A2 (K_sub[26]), .ZN (n_31));
  OR2_X1_12T g254(.A1 (n_28), .A2 (K_sub[26]), .Z (n_30));
  INV_X1_12T g255(.I (K_sub[24]), .ZN (n_29));
  INV_X1_8T g256(.I (R[17]), .ZN (n_28));
  OAI22_X2_12T g257(.A1 (n_27), .A2 (n_25), .B1 (n_26), .B2 (R[16]),
       .ZN (X[23]));
  INV_X1_8T g258(.I (R[16]), .ZN (n_27));
  INV_X1_12T fopt259(.I (n_25), .ZN (n_26));
  CLKBUF_X2_12T fopt260(.I (K_sub[23]), .Z (n_25));
  XOR2_X1_12T g261(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XNOR2_X1_12T g262(.A1 (n_24), .A2 (R[15]), .ZN (X[22]));
  INV_X1_12T g263(.I (K_sub[22]), .ZN (n_24));
  XNOR2_X1_12T g264(.A1 (n_23), .A2 (R[14]), .ZN (X[21]));
  INV_X1_12T g265(.I (K_sub[21]), .ZN (n_23));
  OR2_X2_12T g266(.A1 (n_22), .A2 (n_21), .Z (X[20]));
  OAI22_X1_12T g267(.A1 (n_19), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_20), .ZN (X[18]));
  AND2_X1_12T g268(.A1 (n_18), .A2 (n_19), .Z (n_22));
  NOR2_X1_12T g269(.A1 (n_19), .A2 (n_18), .ZN (n_21));
  INV_X1_8T g270(.I (K_sub[18]), .ZN (n_20));
  INV_X1_12T g271(.I (R[13]), .ZN (n_19));
  CLKBUF_X12_12T fopt272(.I (K_sub[20]), .Z (n_18));
  OR2_X2_12T g273(.A1 (n_17), .A2 (n_16), .Z (X[19]));
  NOR2_X1_12T g274(.A1 (R[12]), .A2 (n_15), .ZN (n_17));
  NOR2_X1_12T g275(.A1 (n_14), .A2 (K_sub[19]), .ZN (n_16));
  INV_X1_12T g276(.I (K_sub[19]), .ZN (n_15));
  INV_X2_8T g277(.I (R[12]), .ZN (n_14));
  XNOR2_X1_12T g278(.A1 (K_sub[17]), .A2 (n_14), .ZN (X[17]));
  XOR2_X1_12T g279(.A1 (R[11]), .A2 (K_sub[16]), .Z (X[16]));
  OAI22_X2_12T g280(.A1 (n_13), .A2 (n_11), .B1 (n_12), .B2 (R[10]),
       .ZN (X[15]));
  INV_X1_8T g281(.I (R[10]), .ZN (n_13));
  INV_X1_12T fopt282(.I (n_11), .ZN (n_12));
  CLKBUF_X12_12T fopt202(.I (K_sub[15]), .Z (n_11));
  XOR2_X1_12T g283(.A1 (K_sub[12]), .A2 (R[9]), .Z (X[12]));
  XOR2_X1_12T g284(.A1 (R[9]), .A2 (K_sub[14]), .Z (X[14]));
  OAI22_X2_12T g285(.A1 (n_9), .A2 (K_sub[13]), .B1 (R[8]), .B2 (n_10),
       .ZN (X[13]));
  XNOR2_X1_12T g286(.A1 (n_9), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_12T g287(.I (K_sub[13]), .ZN (n_10));
  INV_X1_8T g288(.I (R[8]), .ZN (n_9));
  XOR2_X1_12T g289(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XOR2_X1_12T g290(.A1 (K_sub[9]), .A2 (R[6]), .Z (X[9]));
  XNOR2_X1_12T g291(.A1 (R[5]), .A2 (n_5), .ZN (X[6]));
  NAND2_X2_12T g292(.A1 (n_7), .A2 (n_8), .ZN (X[8]));
  NAND2_X1_12T g293(.A1 (R[5]), .A2 (n_6), .ZN (n_8));
  OR2_X1_12T g294(.A1 (R[5]), .A2 (n_6), .Z (n_7));
  INV_X1_12T g295(.I (K_sub[8]), .ZN (n_6));
  INV_X1_12T g296(.I (K_sub[6]), .ZN (n_5));
  OAI22_X2_12T g297(.A1 (n_3), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_4),
       .ZN (X[5]));
  INV_X1_8T g298(.I (K_sub[5]), .ZN (n_4));
  INV_X1_12T g299(.I (R[4]), .ZN (n_3));
  XNOR2_X1_12T g300(.A1 (K_sub[7]), .A2 (n_3), .ZN (X[7]));
  XOR2_X1_12T g301(.A1 (K_sub[4]), .A2 (R[3]), .Z (X[4]));
  OR2_X2_12T g302(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g303(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g304(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g305(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_91(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X1_12T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X2_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X1_12T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X2_8T g1073(.I (n_46), .ZN (n_47));
  INV_X1_12T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_12T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X2_8T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X1_12T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X1_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X2_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X2_8T g1117(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_106(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X1_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X2_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_121(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_12T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62),
       .ZN (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_8T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X1_12T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_8T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_8T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_8T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_12T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_8T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_8T g1077(.I (n_26), .ZN (n_27));
  INV_X2_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X2_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X1_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X2_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X2_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X1_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_12T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_136(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_12T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_8T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X2_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_8T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29), .ZN
       (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_8T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_12T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_12T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_12T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_12T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X2_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X2_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X2_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_151(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_8T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_8T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_8T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X1_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_12T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X2_12T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X1_12T g1355(.I (n_17), .ZN (n_16));
  INV_X1_8T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X2_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X1_12T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X2_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_8T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X1_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_12T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_166(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_88), .A2 (n_45), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_8T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X1_8T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_8T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X2_8T g1043(.I (n_22), .ZN (n_21));
  INV_X1_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X2_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_181(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_196(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_0), .A3 (n_60), .A4 (n_59), .Z
       (n_106));
  AOI21_X1_8T g1185(.A1 (n_68), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_65), .A4 (n_58), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_56), .A2 (n_12), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_61), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_77), .A2 (n_43), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_0), .A2 (n_78), .A3 (n_66), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_57), .A2 (n_11), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_49), .A3 (n_64), .A4 (n_62), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_41), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_63), .A2 (n_8), .B1 (n_27), .B2 (n_35), .ZN
       (n_94));
  AOI22_X2_8T g1197(.A1 (n_69), .A2 (n_27), .B1 (n_14), .B2 (n_40), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_32), .A2 (n_33), .A3 (n_67), .ZN (n_92));
  NOR3_X1_8T g1199(.A1 (n_37), .A2 (n_31), .A3 (n_3), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_39), .A2 (n_34), .B1 (n_45), .B2 (n_27),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_44), .A2 (n_26), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_55), .A2 (n_52), .B (n_27), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_37), .A2 (n_48), .B1 (n_18), .B2 (n_20),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_47), .A2 (n_22), .B1 (n_36), .B2 (n_25),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_46), .A2 (n_10), .B1 (n_42), .B2 (n_24),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_38), .A2 (n_48), .B (n_80), .ZN (n_84));
  INV_X1_8T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_24), .A2 (n_9), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_8T g1209(.A1 (n_49), .A2 (n_14), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_41), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_8), .A2 (n_54), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_39), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_8T g1213(.A1 (n_46), .A2 (n_18), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_37), .A2 (n_50), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_8), .A2 (n_55), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_14), .A2 (n_19), .B1 (n_7), .B2 (n_27), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_17), .A2 (n_18), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_38), .A2 (n_40), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_15), .A2 (addr[5]), .B (n_47), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_40), .A2 (n_23), .ZN (n_82));
  OAI22_X1_8T g1222(.A1 (n_22), .A2 (n_10), .B1 (n_21), .B2 (addr[6]),
       .ZN (n_69));
  OAI21_X1_12T g1223(.A1 (n_24), .A2 (n_29), .B (n_51), .ZN (n_68));
  NOR3_X1_8T g1224(.A1 (n_11), .A2 (n_10), .A3 (addr[3]), .ZN (n_67));
  NAND3_X1_8T g1225(.A1 (n_2), .A2 (n_30), .A3 (n_26), .ZN (n_66));
  NOR3_X1_8T g1226(.A1 (n_38), .A2 (n_11), .A3 (addr[1]), .ZN (n_65));
  NOR3_X1_12T g1227(.A1 (n_23), .A2 (n_28), .A3 (n_15), .ZN (n_64));
  OAI21_X1_12T g1228(.A1 (n_13), .A2 (n_16), .B (n_41), .ZN (n_63));
  NOR3_X1_8T g1229(.A1 (n_24), .A2 (n_25), .A3 (n_10), .ZN (n_62));
  NOR3_X1_12T g1230(.A1 (n_25), .A2 (n_13), .A3 (n_10), .ZN (n_61));
  NAND3_X1_8T g1231(.A1 (n_22), .A2 (n_26), .A3 (n_1), .ZN (n_60));
  OR3_X1_8T g1232(.A1 (n_39), .A2 (n_28), .A3 (n_3), .Z (n_59));
  AND4_X1_8T g1233(.A1 (n_39), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_6),
       .Z (n_58));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_16), .B1 (addr[6]), .B2
       (n_14), .ZN (n_57));
  OAI21_X1_8T g1235(.A1 (n_17), .A2 (n_1), .B (n_53), .ZN (n_56));
  INV_X1_8T g1236(.I (n_53), .ZN (n_54));
  INV_X1_12T g1237(.I (n_51), .ZN (n_52));
  NOR2_X1_8T g1239(.A1 (n_30), .A2 (n_24), .ZN (n_45));
  NOR2_X1_8T g1240(.A1 (n_4), .A2 (n_17), .ZN (n_44));
  NOR2_X1_12T g1241(.A1 (n_15), .A2 (addr[3]), .ZN (n_55));
  NAND2_X1_12T g1242(.A1 (n_22), .A2 (addr[6]), .ZN (n_53));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_22), .ZN (n_51));
  NAND2_X1_12T g1244(.A1 (n_8), .A2 (n_3), .ZN (n_50));
  NOR2_X1_12T g1245(.A1 (n_18), .A2 (n_11), .ZN (n_49));
  NAND2_X1_8T g1246(.A1 (n_8), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1247(.A1 (n_30), .A2 (n_12), .ZN (n_47));
  NAND2_X1_8T g1248(.A1 (n_22), .A2 (addr[5]), .ZN (n_46));
  INV_X2_8T g1249(.I (n_42), .ZN (n_43));
  INV_X1_12T g1250(.I (n_38), .ZN (n_37));
  NAND2_X1_8T g1251(.A1 (n_10), .A2 (n_22), .ZN (n_36));
  NOR2_X1_8T g1252(.A1 (n_13), .A2 (addr[6]), .ZN (n_35));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_9), .ZN (n_34));
  NOR3_X1_8T g1254(.A1 (n_17), .A2 (addr[2]), .A3 (n_6), .ZN (n_33));
  NOR3_X1_8T g1255(.A1 (n_24), .A2 (n_1), .A3 (addr[4]), .ZN (n_32));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_26), .ZN
       (n_31));
  NAND2_X1_8T g1257(.A1 (n_1), .A2 (n_12), .ZN (n_42));
  NAND2_X1_12T g1258(.A1 (n_22), .A2 (n_16), .ZN (n_41));
  NOR2_X1_12T g1259(.A1 (n_25), .A2 (addr[6]), .ZN (n_40));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_39));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_38));
  INV_X1_8T g1262(.I (n_30), .ZN (n_29));
  INV_X1_8T g1263(.I (n_28), .ZN (n_27));
  INV_X2_8T g1264(.I (n_26), .ZN (n_25));
  INV_X1_8T g1265(.I (n_24), .ZN (n_23));
  INV_X1_8T g1266(.I (n_22), .ZN (n_21));
  NAND2_X1_8T g1267(.A1 (n_5), .A2 (n_2), .ZN (n_20));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_19));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_30));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_26));
  NAND2_X1_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_24));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_22));
  INV_X2_8T g1274(.I (n_16), .ZN (n_15));
  INV_X2_8T g1275(.I (n_14), .ZN (n_13));
  INV_X2_8T g1276(.I (n_12), .ZN (n_11));
  INV_X2_8T g1278(.I (n_9), .ZN (n_8));
  NOR2_X1_8T g1279(.A1 (n_1), .A2 (addr[1]), .ZN (n_7));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_18));
  NAND2_X1_12T g1281(.A1 (n_2), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_1), .ZN (n_16));
  NOR2_X1_12T g1283(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g1284(.A1 (n_6), .A2 (addr[4]), .ZN (n_12));
  NAND2_X1_12T g1285(.A1 (n_1), .A2 (addr[6]), .ZN (n_10));
  NAND2_X1_12T g1286(.A1 (n_6), .A2 (addr[4]), .ZN (n_9));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_6));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_5));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_4));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_2));
  INV_X2_12T g1292(.I (addr[2]), .ZN (n_1));
  OR2_X1_8T g2(.A1 (n_50), .A2 (n_10), .Z (n_0));
endmodule

module crp_76(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire \X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 , \X[47]_38 ,
       \X[48]_37 , n_0, n_1;
  wire n_2, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_14, n_15, n_16, n_17;
  wire n_18, n_19, n_20, n_21, n_22, n_23, n_24, n_25;
  wire n_26, n_27, n_28, n_29, n_30, n_31, n_32, n_33;
  wire n_34, n_35, n_36, n_37, n_38, n_39, n_40, n_41;
  wire n_42, n_43, n_44, n_45, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_63, n_64, n_65;
  wire n_66, n_67, n_68, n_69, n_70, n_71, n_72;
  sbox1_91 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_106 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_121 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_136 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_151 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_166 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_181 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_196 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_70), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X1_12T g204(.A1 (n_71), .A2 (n_72), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_70), .A2 (K_sub[48]), .ZN (n_72));
  AND2_X1_12T g206(.A1 (n_70), .A2 (K_sub[48]), .Z (n_71));
  INV_X1_8T g207(.I (R[1]), .ZN (n_70));
  OAI22_X1_12T g208(.A1 (n_67), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_68), .ZN (X[1]));
  OAI22_X1_12T g209(.A1 (n_67), .A2 (K_sub[47]), .B1 (R[32]), .B2
       (n_69), .ZN (\X[47]_38 ));
  INV_X1_8T g210(.I (K_sub[47]), .ZN (n_69));
  INV_X1_8T g211(.I (K_sub[1]), .ZN (n_68));
  INV_X1_12T g212(.I (R[32]), .ZN (n_67));
  OR2_X2_12T g198(.A1 (n_65), .A2 (n_66), .Z (\X[46]_39 ));
  NOR2_X1_12T g199(.A1 (R[31]), .A2 (n_64), .ZN (n_66));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_64), .Z (n_65));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_64));
  XOR2_X1_12T g2(.A1 (R[30]), .A2 (K_sub[45]), .Z (\X[45]_40 ));
  OAI22_X2_12T g213(.A1 (n_62), .A2 (K_sub[44]), .B1 (R[29]), .B2
       (n_63), .ZN (\X[44]_41 ));
  INV_X1_12T g214(.I (K_sub[44]), .ZN (n_63));
  INV_X1_8T g215(.I (R[29]), .ZN (n_62));
  XOR2_X1_12T g216(.A1 (K_sub[42]), .A2 (R[29]), .Z (X[42]));
  OR2_X2_12T g217(.A1 (n_60), .A2 (n_61), .Z (\X[43]_42 ));
  NOR2_X1_12T g218(.A1 (R[28]), .A2 (n_59), .ZN (n_61));
  AND2_X1_12T g219(.A1 (n_59), .A2 (R[28]), .Z (n_60));
  INV_X1_12T g220(.I (K_sub[43]), .ZN (n_59));
  XOR2_X1_12T g221(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  XNOR2_X1_12T g222(.A1 (n_58), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g223(.I (K_sub[40]), .ZN (n_58));
  OR2_X2_12T g224(.A1 (n_56), .A2 (n_57), .Z (X[39]));
  NOR2_X1_12T g225(.A1 (R[26]), .A2 (n_55), .ZN (n_57));
  AND2_X1_12T g226(.A1 (n_55), .A2 (R[26]), .Z (n_56));
  INV_X1_12T g227(.I (K_sub[39]), .ZN (n_55));
  NAND2_X2_12T g228(.A1 (n_54), .A2 (n_53), .ZN (X[38]));
  NAND2_X1_12T g229(.A1 (n_52), .A2 (n_51), .ZN (n_54));
  OR2_X1_12T g230(.A1 (n_51), .A2 (n_52), .Z (n_53));
  INV_X1_12T g231(.I (R[25]), .ZN (n_52));
  CLKBUF_X12_12T fopt(.I (K_sub[38]), .Z (n_51));
  XOR2_X1_12T g232(.A1 (R[25]), .A2 (K_sub[36]), .Z (X[36]));
  NAND2_X2_12T g233(.A1 (n_50), .A2 (n_48), .ZN (X[37]));
  OR2_X2_12T g234(.A1 (n_49), .A2 (n_47), .Z (X[35]));
  NAND2_X1_12T g235(.A1 (n_46), .A2 (K_sub[37]), .ZN (n_50));
  NOR2_X1_12T g236(.A1 (n_46), .A2 (n_45), .ZN (n_49));
  OR2_X1_12T g237(.A1 (n_46), .A2 (K_sub[37]), .Z (n_48));
  AND2_X1_12T g238(.A1 (n_46), .A2 (n_45), .Z (n_47));
  INV_X1_12T g239(.I (R[24]), .ZN (n_46));
  CLKBUF_X12_12T fopt240(.I (K_sub[35]), .Z (n_45));
  XNOR2_X1_12T g241(.A1 (n_44), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g242(.I (K_sub[34]), .ZN (n_44));
  XNOR2_X1_12T g243(.A1 (n_43), .A2 (R[22]), .ZN (X[33]));
  INV_X1_12T g244(.I (K_sub[33]), .ZN (n_43));
  XOR2_X1_12T g245(.A1 (R[21]), .A2 (K_sub[30]), .Z (X[30]));
  NAND2_X2_12T g246(.A1 (n_41), .A2 (n_40), .ZN (n_42));
  INV_X1_12T g247(.I (R[21]), .ZN (n_41));
  CLKBUF_X12_12T fopt248(.I (K_sub[32]), .Z (n_40));
  OAI21_X2_12T g249(.A1 (n_40), .A2 (n_41), .B (n_42), .ZN (X[32]));
  OR2_X2_12T g250(.A1 (n_37), .A2 (n_39), .Z (X[31]));
  NAND2_X1_12T g251(.A1 (n_36), .A2 (n_38), .ZN (X[29]));
  NOR2_X1_12T g252(.A1 (R[20]), .A2 (n_34), .ZN (n_39));
  NAND2_X1_12T g253(.A1 (R[20]), .A2 (n_35), .ZN (n_38));
  AND2_X1_12T g254(.A1 (R[20]), .A2 (n_34), .Z (n_37));
  OR2_X1_12T g255(.A1 (R[20]), .A2 (n_35), .Z (n_36));
  INV_X1_12T g256(.I (K_sub[29]), .ZN (n_35));
  INV_X1_12T g257(.I (K_sub[31]), .ZN (n_34));
  XOR2_X1_12T g258(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  XOR2_X1_12T g259(.A1 (R[18]), .A2 (K_sub[27]), .Z (X[27]));
  NAND2_X2_12T g260(.A1 (n_33), .A2 (n_32), .ZN (X[26]));
  OAI22_X2_12T g261(.A1 (n_30), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_31), .ZN (X[24]));
  NAND2_X1_12T g262(.A1 (n_30), .A2 (n_29), .ZN (n_33));
  OR2_X2_12T g263(.A1 (n_29), .A2 (n_30), .Z (n_32));
  INV_X1_12T g264(.I (K_sub[24]), .ZN (n_31));
  INV_X1_12T g265(.I (R[17]), .ZN (n_30));
  CLKBUF_X12_12T fopt266(.I (K_sub[26]), .Z (n_29));
  OAI22_X2_12T g267(.A1 (n_28), .A2 (n_26), .B1 (n_27), .B2 (R[16]),
       .ZN (X[23]));
  INV_X1_8T g268(.I (R[16]), .ZN (n_28));
  INV_X1_12T fopt269(.I (n_26), .ZN (n_27));
  CLKBUF_X2_12T fopt208(.I (K_sub[23]), .Z (n_26));
  XOR2_X1_12T g270(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XNOR2_X1_12T g271(.A1 (n_25), .A2 (R[15]), .ZN (X[22]));
  INV_X1_12T g272(.I (K_sub[22]), .ZN (n_25));
  XNOR2_X1_12T g273(.A1 (n_24), .A2 (R[14]), .ZN (X[21]));
  INV_X1_12T g274(.I (K_sub[21]), .ZN (n_24));
  OR2_X2_12T g275(.A1 (n_23), .A2 (n_22), .Z (X[20]));
  OAI22_X1_12T g276(.A1 (n_20), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_21), .ZN (X[18]));
  AND2_X1_12T g277(.A1 (K_sub[20]), .A2 (n_20), .Z (n_23));
  NOR2_X1_12T g278(.A1 (n_20), .A2 (K_sub[20]), .ZN (n_22));
  INV_X1_12T g279(.I (K_sub[18]), .ZN (n_21));
  INV_X2_8T g280(.I (R[13]), .ZN (n_20));
  INV_X2_8T g281(.I (R[12]), .ZN (n_19));
  XNOR2_X1_12T g282(.A1 (K_sub[17]), .A2 (n_19), .ZN (X[17]));
  INV_X2_12T g3(.I (n_18), .ZN (X[19]));
  MUX2_X1_12T g283(.I0 (n_19), .I1 (R[12]), .S (K_sub[19]), .Z (n_18));
  XOR2_X1_12T g284(.A1 (R[11]), .A2 (K_sub[16]), .Z (X[16]));
  OR2_X1_12T g285(.A1 (n_16), .A2 (R[10]), .Z (n_17));
  INV_X1_12T fopt204(.I (K_sub[15]), .ZN (n_16));
  NAND2_X2_12T g286(.A1 (n_15), .A2 (n_17), .ZN (X[15]));
  NAND2_X1_12T g287(.A1 (R[10]), .A2 (n_16), .ZN (n_15));
  XNOR2_X1_12T g288(.A1 (R[9]), .A2 (n_14), .ZN (X[12]));
  INV_X1_12T g289(.I (K_sub[12]), .ZN (n_14));
  XOR2_X1_12T g290(.A1 (K_sub[14]), .A2 (R[9]), .Z (X[14]));
  OAI22_X1_12T g291(.A1 (K_sub[13]), .A2 (n_12), .B1 (R[8]), .B2
       (n_13), .ZN (X[13]));
  XNOR2_X1_12T g292(.A1 (n_12), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_12T g293(.I (K_sub[13]), .ZN (n_13));
  INV_X1_8T g294(.I (R[8]), .ZN (n_12));
  XOR2_X1_12T g295(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XOR2_X1_12T g296(.A1 (K_sub[9]), .A2 (R[6]), .Z (X[9]));
  XNOR2_X1_12T g297(.A1 (R[5]), .A2 (n_8), .ZN (X[6]));
  NAND2_X2_12T g298(.A1 (n_10), .A2 (n_11), .ZN (X[8]));
  NAND2_X1_12T g299(.A1 (R[5]), .A2 (n_9), .ZN (n_11));
  OR2_X1_12T g300(.A1 (R[5]), .A2 (n_9), .Z (n_10));
  INV_X1_12T g301(.I (K_sub[8]), .ZN (n_9));
  INV_X1_12T g302(.I (K_sub[6]), .ZN (n_8));
  OAI22_X2_12T g303(.A1 (n_4), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_5),
       .ZN (X[5]));
  OR2_X2_12T g304(.A1 (n_6), .A2 (n_7), .Z (X[7]));
  NOR2_X1_12T g305(.A1 (n_4), .A2 (n_3), .ZN (n_7));
  AND2_X1_12T g306(.A1 (n_3), .A2 (n_4), .Z (n_6));
  INV_X1_12T g307(.I (K_sub[5]), .ZN (n_5));
  INV_X1_12T g308(.I (R[4]), .ZN (n_4));
  CLKBUF_X12_12T fopt309(.I (K_sub[7]), .Z (n_3));
  XOR2_X1_12T g310(.A1 (R[3]), .A2 (K_sub[4]), .Z (X[4]));
  OR2_X1_12T g311(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g312(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g313(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g314(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_90(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X1_12T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X2_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X1_12T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X2_8T g1073(.I (n_46), .ZN (n_47));
  INV_X1_12T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_12T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X2_8T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X1_12T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X1_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X2_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X2_8T g1117(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_105(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X1_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X1_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_120(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_12T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62),
       .ZN (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_8T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X1_12T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_8T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_8T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_8T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_12T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_8T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_8T g1077(.I (n_26), .ZN (n_27));
  INV_X2_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X2_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X1_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X2_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X2_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X1_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_12T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_135(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_12T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_8T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X2_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_8T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29), .ZN
       (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_8T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_12T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_12T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_12T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_12T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X2_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X2_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X2_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_150(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_12T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_12T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_12T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X2_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X1_8T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X2_8T g1355(.I (n_17), .ZN (n_16));
  INV_X1_12T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X1_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X2_8T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X1_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_12T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X2_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_8T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_165(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_45), .A2 (n_88), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X2_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_12T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X2_8T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_12T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X1_12T g1043(.I (n_22), .ZN (n_21));
  INV_X2_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X2_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X2_8T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_180(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_195(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_0), .A3 (n_60), .A4 (n_59), .Z
       (n_106));
  AOI21_X1_8T g1185(.A1 (n_68), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_65), .A4 (n_58), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_56), .A2 (n_12), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_61), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_77), .A2 (n_43), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_0), .A2 (n_78), .A3 (n_66), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_57), .A2 (n_11), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_49), .A3 (n_64), .A4 (n_62), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_41), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_63), .A2 (n_8), .B1 (n_27), .B2 (n_35), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_69), .A2 (n_27), .B1 (n_14), .B2 (n_40), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_32), .A2 (n_33), .A3 (n_67), .ZN (n_92));
  NOR3_X1_12T g1199(.A1 (n_37), .A2 (n_31), .A3 (n_3), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_39), .A2 (n_34), .B1 (n_45), .B2 (n_27),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_44), .A2 (n_26), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_55), .A2 (n_52), .B (n_27), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_37), .A2 (n_48), .B1 (n_18), .B2 (n_20),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_47), .A2 (n_22), .B1 (n_36), .B2 (n_25),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_46), .A2 (n_10), .B1 (n_42), .B2 (n_24),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_38), .A2 (n_48), .B (n_80), .ZN (n_84));
  INV_X1_8T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_24), .A2 (n_9), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_8T g1209(.A1 (n_49), .A2 (n_14), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_41), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_8), .A2 (n_54), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_39), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_8T g1213(.A1 (n_46), .A2 (n_18), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_37), .A2 (n_50), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_8), .A2 (n_55), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_14), .A2 (n_19), .B1 (n_7), .B2 (n_27), .ZN
       (n_73));
  NOR3_X1_12T g1217(.A1 (n_17), .A2 (n_18), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_38), .A2 (n_40), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_15), .A2 (addr[5]), .B (n_47), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_40), .A2 (n_23), .ZN (n_82));
  OAI22_X1_8T g1222(.A1 (n_22), .A2 (n_10), .B1 (n_21), .B2 (addr[6]),
       .ZN (n_69));
  OAI21_X1_12T g1223(.A1 (n_24), .A2 (n_29), .B (n_51), .ZN (n_68));
  NOR3_X1_8T g1224(.A1 (n_11), .A2 (n_10), .A3 (addr[3]), .ZN (n_67));
  NAND3_X1_8T g1225(.A1 (n_2), .A2 (n_30), .A3 (n_26), .ZN (n_66));
  NOR3_X1_8T g1226(.A1 (n_38), .A2 (n_11), .A3 (addr[1]), .ZN (n_65));
  NOR3_X1_12T g1227(.A1 (n_23), .A2 (n_28), .A3 (n_15), .ZN (n_64));
  OAI21_X1_12T g1228(.A1 (n_13), .A2 (n_16), .B (n_41), .ZN (n_63));
  NOR3_X1_8T g1229(.A1 (n_24), .A2 (n_25), .A3 (n_10), .ZN (n_62));
  NOR3_X1_12T g1230(.A1 (n_25), .A2 (n_13), .A3 (n_10), .ZN (n_61));
  NAND3_X1_8T g1231(.A1 (n_22), .A2 (n_26), .A3 (n_1), .ZN (n_60));
  OR3_X1_8T g1232(.A1 (n_39), .A2 (n_28), .A3 (n_3), .Z (n_59));
  AND4_X1_8T g1233(.A1 (n_39), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_6),
       .Z (n_58));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_16), .B1 (addr[6]), .B2
       (n_14), .ZN (n_57));
  OAI21_X1_12T g1235(.A1 (n_17), .A2 (n_1), .B (n_53), .ZN (n_56));
  INV_X1_8T g1236(.I (n_53), .ZN (n_54));
  INV_X2_8T g1237(.I (n_51), .ZN (n_52));
  NOR2_X1_8T g1239(.A1 (n_30), .A2 (n_24), .ZN (n_45));
  NOR2_X1_8T g1240(.A1 (n_4), .A2 (n_17), .ZN (n_44));
  NOR2_X1_12T g1241(.A1 (n_15), .A2 (addr[3]), .ZN (n_55));
  NAND2_X1_12T g1242(.A1 (n_22), .A2 (addr[6]), .ZN (n_53));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_22), .ZN (n_51));
  NAND2_X1_12T g1244(.A1 (n_8), .A2 (n_3), .ZN (n_50));
  NOR2_X1_12T g1245(.A1 (n_18), .A2 (n_11), .ZN (n_49));
  NAND2_X1_8T g1246(.A1 (n_8), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1247(.A1 (n_30), .A2 (n_12), .ZN (n_47));
  NAND2_X1_12T g1248(.A1 (n_22), .A2 (addr[5]), .ZN (n_46));
  INV_X1_12T g1249(.I (n_42), .ZN (n_43));
  INV_X1_12T g1250(.I (n_38), .ZN (n_37));
  NAND2_X1_8T g1251(.A1 (n_10), .A2 (n_22), .ZN (n_36));
  NOR2_X1_8T g1252(.A1 (n_13), .A2 (addr[6]), .ZN (n_35));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_9), .ZN (n_34));
  NOR3_X1_12T g1254(.A1 (n_17), .A2 (addr[2]), .A3 (n_6), .ZN (n_33));
  NOR3_X1_8T g1255(.A1 (n_24), .A2 (n_1), .A3 (addr[4]), .ZN (n_32));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_26), .ZN
       (n_31));
  NAND2_X1_8T g1257(.A1 (n_1), .A2 (n_12), .ZN (n_42));
  NAND2_X1_12T g1258(.A1 (n_22), .A2 (n_16), .ZN (n_41));
  NOR2_X1_12T g1259(.A1 (n_25), .A2 (addr[6]), .ZN (n_40));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_39));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_38));
  INV_X1_8T g1262(.I (n_30), .ZN (n_29));
  INV_X1_8T g1263(.I (n_28), .ZN (n_27));
  INV_X1_12T g1264(.I (n_26), .ZN (n_25));
  INV_X1_8T g1265(.I (n_24), .ZN (n_23));
  INV_X1_8T g1266(.I (n_22), .ZN (n_21));
  NAND2_X1_8T g1267(.A1 (n_5), .A2 (n_2), .ZN (n_20));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_19));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_30));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_26));
  NAND2_X2_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_24));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_22));
  INV_X1_8T g1274(.I (n_16), .ZN (n_15));
  INV_X1_8T g1275(.I (n_14), .ZN (n_13));
  INV_X1_12T g1276(.I (n_12), .ZN (n_11));
  INV_X1_12T g1278(.I (n_9), .ZN (n_8));
  NOR2_X1_8T g1279(.A1 (n_1), .A2 (addr[1]), .ZN (n_7));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_18));
  NAND2_X1_8T g1281(.A1 (n_2), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_1), .ZN (n_16));
  NOR2_X1_12T g1283(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g1284(.A1 (n_6), .A2 (addr[4]), .ZN (n_12));
  NAND2_X1_12T g1285(.A1 (n_1), .A2 (addr[6]), .ZN (n_10));
  NAND2_X1_12T g1286(.A1 (n_6), .A2 (addr[4]), .ZN (n_9));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_6));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_5));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_4));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_2));
  INV_X2_12T g1292(.I (addr[2]), .ZN (n_1));
  OR2_X1_8T g2(.A1 (n_50), .A2 (n_10), .Z (n_0));
endmodule

module crp_75(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED6, UNCONNECTED7, \X[43]_42 , \X[44]_41 , \X[45]_40 ,
       \X[46]_39 , \X[47]_38 , \X[48]_37 ;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75;
  sbox1_90 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_105 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_120 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_135 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_150 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_165 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_180 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_195 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_73), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X1_12T g204(.A1 (n_74), .A2 (n_75), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_73), .A2 (K_sub[48]), .ZN (n_75));
  AND2_X1_12T g206(.A1 (n_73), .A2 (K_sub[48]), .Z (n_74));
  INV_X1_8T g207(.I (R[1]), .ZN (n_73));
  OAI22_X2_12T g208(.A1 (n_70), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_71), .ZN (X[1]));
  OAI22_X2_12T g209(.A1 (n_70), .A2 (K_sub[47]), .B1 (R[32]), .B2
       (n_72), .ZN (\X[47]_38 ));
  INV_X1_12T g210(.I (K_sub[47]), .ZN (n_72));
  INV_X1_8T g211(.I (K_sub[1]), .ZN (n_71));
  INV_X2_8T g212(.I (R[32]), .ZN (n_70));
  OR2_X2_12T g198(.A1 (n_68), .A2 (n_69), .Z (\X[46]_39 ));
  NOR2_X1_8T g199(.A1 (R[31]), .A2 (n_67), .ZN (n_69));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_67), .Z (n_68));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_67));
  XOR2_X1_12T g2(.A1 (R[30]), .A2 (K_sub[45]), .Z (\X[45]_40 ));
  OAI22_X2_12T g213(.A1 (n_65), .A2 (K_sub[44]), .B1 (R[29]), .B2
       (n_66), .ZN (\X[44]_41 ));
  INV_X1_12T g214(.I (K_sub[44]), .ZN (n_66));
  INV_X1_8T g215(.I (R[29]), .ZN (n_65));
  HA_X1_12T g216(.A (K_sub[42]), .B (R[29]), .CO (UNCONNECTED6), .S
       (X[42]));
  OR2_X2_12T g217(.A1 (n_64), .A2 (n_63), .Z (\X[43]_42 ));
  NOR2_X1_12T g218(.A1 (R[28]), .A2 (n_62), .ZN (n_64));
  AND2_X1_12T g219(.A1 (n_62), .A2 (R[28]), .Z (n_63));
  INV_X1_12T g220(.I (K_sub[43]), .ZN (n_62));
  XOR2_X1_12T g221(.A1 (R[28]), .A2 (K_sub[41]), .Z (X[41]));
  XNOR2_X1_12T g222(.A1 (n_61), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g223(.I (K_sub[40]), .ZN (n_61));
  OR2_X2_12T g224(.A1 (n_59), .A2 (n_60), .Z (X[39]));
  NOR2_X1_12T g225(.A1 (R[26]), .A2 (n_58), .ZN (n_60));
  AND2_X1_12T g226(.A1 (n_58), .A2 (R[26]), .Z (n_59));
  INV_X1_12T g227(.I (K_sub[39]), .ZN (n_58));
  NAND2_X2_12T g228(.A1 (n_57), .A2 (n_56), .ZN (X[38]));
  NAND2_X1_12T g229(.A1 (n_55), .A2 (n_54), .ZN (n_57));
  OR2_X1_12T g230(.A1 (n_54), .A2 (n_55), .Z (n_56));
  INV_X1_12T g231(.I (R[25]), .ZN (n_55));
  CLKBUF_X12_12T fopt(.I (K_sub[38]), .Z (n_54));
  XOR2_X1_12T g232(.A1 (R[25]), .A2 (K_sub[36]), .Z (X[36]));
  NAND2_X2_12T g233(.A1 (n_53), .A2 (n_52), .ZN (X[37]));
  NAND2_X1_12T g234(.A1 (n_51), .A2 (K_sub[37]), .ZN (n_53));
  OR2_X1_12T g235(.A1 (n_51), .A2 (K_sub[37]), .Z (n_52));
  INV_X1_12T g236(.I (R[24]), .ZN (n_51));
  XNOR2_X1_12T g237(.A1 (K_sub[35]), .A2 (n_51), .ZN (X[35]));
  XNOR2_X1_12T g238(.A1 (n_50), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g239(.I (K_sub[34]), .ZN (n_50));
  HA_X1_12T g240(.A (R[22]), .B (K_sub[33]), .CO (UNCONNECTED7), .S
       (X[33]));
  NAND2_X2_12T g241(.A1 (n_49), .A2 (n_48), .ZN (X[32]));
  XOR2_X1_12T g242(.A1 (K_sub[30]), .A2 (R[21]), .Z (X[30]));
  NAND2_X1_12T g243(.A1 (n_47), .A2 (n_46), .ZN (n_49));
  OR2_X1_12T g244(.A1 (n_47), .A2 (n_46), .Z (n_48));
  INV_X1_12T g245(.I (R[21]), .ZN (n_47));
  CLKBUF_X12_12T fopt246(.I (K_sub[32]), .Z (n_46));
  NAND2_X1_12T g247(.A1 (n_44), .A2 (n_45), .ZN (X[29]));
  OR2_X1_12T g248(.A1 (n_43), .A2 (K_sub[29]), .Z (n_45));
  NAND2_X1_12T g249(.A1 (n_43), .A2 (K_sub[29]), .ZN (n_44));
  INV_X1_12T g250(.I (R[20]), .ZN (n_43));
  INV_X2_12T g3(.I (n_42), .ZN (X[31]));
  MUX2_X1_12T g251(.I0 (n_43), .I1 (R[20]), .S (K_sub[31]), .Z (n_42));
  XOR2_X1_12T g252(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  OAI22_X2_12T g253(.A1 (n_41), .A2 (K_sub[27]), .B1 (R[18]), .B2
       (n_40), .ZN (X[27]));
  INV_X1_8T g254(.I (R[18]), .ZN (n_41));
  INV_X1_12T g255(.I (K_sub[27]), .ZN (n_40));
  NAND2_X1_12T g256(.A1 (n_39), .A2 (n_38), .ZN (X[26]));
  OAI22_X2_12T g257(.A1 (n_36), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_37), .ZN (X[24]));
  NAND2_X1_12T g258(.A1 (n_36), .A2 (K_sub[26]), .ZN (n_39));
  OR2_X1_12T g259(.A1 (n_36), .A2 (K_sub[26]), .Z (n_38));
  INV_X1_12T g260(.I (K_sub[24]), .ZN (n_37));
  INV_X1_8T g261(.I (R[17]), .ZN (n_36));
  OAI22_X2_12T g262(.A1 (n_35), .A2 (n_33), .B1 (n_34), .B2 (R[16]),
       .ZN (X[23]));
  INV_X1_8T g263(.I (R[16]), .ZN (n_35));
  INV_X1_12T fopt264(.I (n_33), .ZN (n_34));
  CLKBUF_X2_12T fopt208(.I (K_sub[23]), .Z (n_33));
  XOR2_X1_12T g265(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XNOR2_X1_12T g266(.A1 (n_32), .A2 (R[15]), .ZN (X[22]));
  INV_X1_12T g267(.I (K_sub[22]), .ZN (n_32));
  XNOR2_X1_12T g268(.A1 (n_31), .A2 (R[14]), .ZN (X[21]));
  INV_X1_12T g269(.I (K_sub[21]), .ZN (n_31));
  OR2_X2_12T g270(.A1 (n_30), .A2 (n_29), .Z (X[20]));
  OAI22_X1_12T g271(.A1 (n_27), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_28), .ZN (X[18]));
  AND2_X1_12T g272(.A1 (n_27), .A2 (K_sub[20]), .Z (n_30));
  NOR2_X1_12T g273(.A1 (n_27), .A2 (K_sub[20]), .ZN (n_29));
  INV_X1_12T g274(.I (K_sub[18]), .ZN (n_28));
  INV_X2_8T g275(.I (R[13]), .ZN (n_27));
  OR2_X2_12T g276(.A1 (n_26), .A2 (n_24), .Z (X[19]));
  OR2_X2_12T g277(.A1 (n_23), .A2 (n_25), .Z (X[17]));
  NOR2_X1_12T g278(.A1 (R[12]), .A2 (n_20), .ZN (n_26));
  NOR2_X1_12T g279(.A1 (n_22), .A2 (n_21), .ZN (n_25));
  NOR2_X1_12T g280(.A1 (n_22), .A2 (n_19), .ZN (n_24));
  AND2_X1_12T g281(.A1 (n_21), .A2 (n_22), .Z (n_23));
  INV_X1_12T g282(.I (R[12]), .ZN (n_22));
  CLKBUF_X12_12T fopt212(.I (K_sub[17]), .Z (n_21));
  INV_X1_12T fopt213(.I (n_19), .ZN (n_20));
  CLKBUF_X12_12T fopt214(.I (K_sub[19]), .Z (n_19));
  XOR2_X1_12T g283(.A1 (R[11]), .A2 (K_sub[16]), .Z (X[16]));
  OR2_X1_12T g284(.A1 (n_17), .A2 (R[10]), .Z (n_18));
  INV_X1_12T fopt204(.I (K_sub[15]), .ZN (n_17));
  NAND2_X2_12T g285(.A1 (n_16), .A2 (n_18), .ZN (X[15]));
  NAND2_X1_12T g286(.A1 (R[10]), .A2 (n_17), .ZN (n_16));
  XNOR2_X1_12T g287(.A1 (R[9]), .A2 (n_15), .ZN (X[12]));
  INV_X1_12T g288(.I (K_sub[12]), .ZN (n_15));
  XOR2_X1_12T g289(.A1 (K_sub[14]), .A2 (R[9]), .Z (X[14]));
  OAI22_X1_12T g290(.A1 (K_sub[13]), .A2 (n_13), .B1 (R[8]), .B2
       (n_14), .ZN (X[13]));
  XNOR2_X1_12T g291(.A1 (n_13), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_12T g292(.I (K_sub[13]), .ZN (n_14));
  INV_X1_8T g293(.I (R[8]), .ZN (n_13));
  XOR2_X1_12T g294(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XNOR2_X1_12T g295(.A1 (n_12), .A2 (R[6]), .ZN (X[9]));
  INV_X1_12T g296(.I (K_sub[9]), .ZN (n_12));
  XNOR2_X1_12T g297(.A1 (R[5]), .A2 (n_8), .ZN (X[6]));
  NAND2_X2_12T g298(.A1 (n_10), .A2 (n_11), .ZN (X[8]));
  NAND2_X1_12T g299(.A1 (R[5]), .A2 (n_9), .ZN (n_11));
  OR2_X1_12T g300(.A1 (R[5]), .A2 (n_9), .Z (n_10));
  INV_X1_12T g301(.I (K_sub[8]), .ZN (n_9));
  INV_X1_12T g302(.I (K_sub[6]), .ZN (n_8));
  OAI22_X2_12T g303(.A1 (n_4), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_5),
       .ZN (X[5]));
  OR2_X2_12T g304(.A1 (n_6), .A2 (n_7), .Z (X[7]));
  NOR2_X1_12T g305(.A1 (n_4), .A2 (n_3), .ZN (n_7));
  AND2_X1_12T g306(.A1 (n_3), .A2 (n_4), .Z (n_6));
  INV_X1_12T g307(.I (K_sub[5]), .ZN (n_5));
  INV_X1_12T g308(.I (R[4]), .ZN (n_4));
  CLKBUF_X12_12T fopt309(.I (K_sub[7]), .Z (n_3));
  XOR2_X1_12T g310(.A1 (R[3]), .A2 (K_sub[4]), .Z (X[4]));
  OR2_X1_12T g311(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g312(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g313(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g314(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_89(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X2_8T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X1_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X2_8T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X1_12T g1073(.I (n_46), .ZN (n_47));
  INV_X1_8T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_8T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X1_12T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X2_8T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X1_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X1_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X1_12T g1117(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X2_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_104(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X1_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X1_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_119(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_8T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62), .ZN
       (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_12T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X1_8T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_12T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_12T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_12T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_12T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_12T g1077(.I (n_26), .ZN (n_27));
  INV_X2_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X1_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X2_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X1_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X2_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X2_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_8T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_134(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_12T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_8T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X2_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_8T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29), .ZN
       (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_8T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_12T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_12T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_12T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_12T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X2_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X2_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X2_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_149(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_12T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_12T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_12T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X2_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X1_8T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X2_8T g1355(.I (n_17), .ZN (n_16));
  INV_X1_12T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X1_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X2_8T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X2_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_12T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X2_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X2_8T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_8T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_164(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_88), .A2 (n_45), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_8T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X1_8T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_8T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X2_8T g1043(.I (n_22), .ZN (n_21));
  INV_X1_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X2_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_179(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_194(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_2), .A3 (n_61), .A4 (n_60), .Z
       (n_106));
  AOI21_X2_8T g1185(.A1 (n_69), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_66), .A4 (n_59), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_57), .A2 (n_14), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_62), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_77), .A2 (n_44), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_2), .A2 (n_78), .A3 (n_67), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_58), .A2 (n_13), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_50), .A3 (n_65), .A4 (n_63), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_42), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_64), .A2 (n_10), .B1 (n_28), .B2 (n_36), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_0), .A2 (n_28), .B1 (n_16), .B2 (n_41), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_33), .A2 (n_34), .A3 (n_68), .ZN (n_92));
  NOR3_X1_8T g1199(.A1 (n_38), .A2 (n_32), .A3 (n_5), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_40), .A2 (n_35), .B1 (n_46), .B2 (n_28),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_45), .A2 (n_27), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_56), .A2 (n_53), .B (n_28), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_38), .A2 (n_49), .B1 (n_20), .B2 (n_22),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_48), .A2 (n_23), .B1 (n_37), .B2 (n_26),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_47), .A2 (n_12), .B1 (n_43), .B2 (n_25),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_39), .A2 (n_49), .B (n_80), .ZN (n_84));
  INV_X1_8T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_25), .A2 (n_11), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_12T g1209(.A1 (n_50), .A2 (n_16), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_42), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_10), .A2 (n_55), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_40), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_8T g1213(.A1 (n_47), .A2 (n_20), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_38), .A2 (n_51), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_10), .A2 (n_56), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_16), .A2 (n_21), .B1 (n_9), .B2 (n_28), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_19), .A2 (n_20), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_39), .A2 (n_41), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_17), .A2 (addr[5]), .B (n_48), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_41), .A2 (n_24), .ZN (n_82));
  OAI21_X1_8T g1223(.A1 (n_25), .A2 (n_30), .B (n_52), .ZN (n_69));
  NOR3_X1_8T g1224(.A1 (n_13), .A2 (n_12), .A3 (addr[3]), .ZN (n_68));
  NAND3_X1_8T g1225(.A1 (n_4), .A2 (n_31), .A3 (n_27), .ZN (n_67));
  NOR3_X1_8T g1226(.A1 (n_39), .A2 (n_13), .A3 (addr[1]), .ZN (n_66));
  NOR3_X1_12T g1227(.A1 (n_24), .A2 (n_29), .A3 (n_17), .ZN (n_65));
  OAI21_X1_8T g1228(.A1 (n_15), .A2 (n_18), .B (n_42), .ZN (n_64));
  NOR3_X1_8T g1229(.A1 (n_25), .A2 (n_26), .A3 (n_12), .ZN (n_63));
  NOR3_X1_8T g1230(.A1 (n_26), .A2 (n_15), .A3 (n_12), .ZN (n_62));
  NAND3_X1_8T g1231(.A1 (n_23), .A2 (n_27), .A3 (n_3), .ZN (n_61));
  OR3_X1_8T g1232(.A1 (n_40), .A2 (n_29), .A3 (n_5), .Z (n_60));
  AND4_X1_8T g1233(.A1 (n_40), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_8),
       .Z (n_59));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_18), .B1 (addr[6]), .B2
       (n_16), .ZN (n_58));
  OAI21_X1_8T g1235(.A1 (n_19), .A2 (n_3), .B (n_54), .ZN (n_57));
  INV_X1_8T g1236(.I (n_54), .ZN (n_55));
  INV_X1_8T g1237(.I (n_52), .ZN (n_53));
  NOR2_X1_8T g1239(.A1 (n_31), .A2 (n_25), .ZN (n_46));
  NOR2_X1_8T g1240(.A1 (n_6), .A2 (n_19), .ZN (n_45));
  NOR2_X1_12T g1241(.A1 (n_17), .A2 (addr[3]), .ZN (n_56));
  NAND2_X1_12T g1242(.A1 (n_23), .A2 (addr[6]), .ZN (n_54));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_23), .ZN (n_52));
  NAND2_X1_12T g1244(.A1 (n_10), .A2 (n_5), .ZN (n_51));
  NOR2_X1_8T g1245(.A1 (n_20), .A2 (n_13), .ZN (n_50));
  NAND2_X1_8T g1246(.A1 (n_10), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1247(.A1 (n_31), .A2 (n_14), .ZN (n_48));
  NAND2_X1_8T g1248(.A1 (n_23), .A2 (addr[5]), .ZN (n_47));
  INV_X1_8T g1249(.I (n_43), .ZN (n_44));
  INV_X1_8T g1250(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1251(.A1 (n_12), .A2 (n_23), .ZN (n_37));
  NOR2_X1_8T g1252(.A1 (n_15), .A2 (addr[6]), .ZN (n_36));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_11), .ZN (n_35));
  NOR3_X1_8T g1254(.A1 (n_19), .A2 (addr[2]), .A3 (n_8), .ZN (n_34));
  NOR3_X1_8T g1255(.A1 (n_25), .A2 (n_3), .A3 (addr[4]), .ZN (n_33));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_27), .ZN
       (n_32));
  NAND2_X1_8T g1257(.A1 (n_3), .A2 (n_14), .ZN (n_43));
  NAND2_X2_8T g1258(.A1 (n_23), .A2 (n_18), .ZN (n_42));
  NOR2_X1_12T g1259(.A1 (n_26), .A2 (addr[6]), .ZN (n_41));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_40));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_39));
  INV_X1_8T g1262(.I (n_31), .ZN (n_30));
  INV_X1_8T g1263(.I (n_29), .ZN (n_28));
  INV_X1_12T g1264(.I (n_27), .ZN (n_26));
  INV_X1_8T g1265(.I (n_25), .ZN (n_24));
  NAND2_X1_8T g1267(.A1 (n_7), .A2 (n_4), .ZN (n_22));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_21));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_31));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_29));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_27));
  NAND2_X1_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_23));
  INV_X1_8T g1274(.I (n_18), .ZN (n_17));
  INV_X2_8T g1275(.I (n_16), .ZN (n_15));
  INV_X1_12T g1276(.I (n_14), .ZN (n_13));
  INV_X1_12T g1278(.I (n_11), .ZN (n_10));
  NOR2_X1_8T g1279(.A1 (n_3), .A2 (addr[1]), .ZN (n_9));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_20));
  NAND2_X1_12T g1281(.A1 (n_4), .A2 (addr[1]), .ZN (n_19));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_3), .ZN (n_18));
  NOR2_X1_12T g1283(.A1 (n_4), .A2 (addr[1]), .ZN (n_16));
  NOR2_X1_12T g1284(.A1 (n_8), .A2 (addr[4]), .ZN (n_14));
  NAND2_X1_12T g1285(.A1 (n_3), .A2 (addr[6]), .ZN (n_12));
  NAND2_X1_12T g1286(.A1 (n_8), .A2 (addr[4]), .ZN (n_11));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_8));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_7));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_6));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1292(.I (addr[2]), .ZN (n_3));
  OR2_X1_8T g2(.A1 (n_51), .A2 (n_12), .Z (n_2));
  INV_X1_8T g3(.I (n_1), .ZN (n_0));
  MUX2_X1_8T g1293(.I0 (n_12), .I1 (addr[6]), .S (n_23), .Z (n_1));
endmodule

module crp_74(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED8, \X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 , n_0;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65, n_66, n_67, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74;
  sbox1_89 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_104 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_119 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_134 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_149 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_164 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_179 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_194 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_72), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X2_12T g204(.A1 (n_73), .A2 (n_74), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_72), .A2 (K_sub[48]), .ZN (n_74));
  AND2_X1_12T g206(.A1 (n_72), .A2 (K_sub[48]), .Z (n_73));
  INV_X2_8T g207(.I (R[1]), .ZN (n_72));
  OAI22_X2_12T g208(.A1 (n_70), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_71), .ZN (X[1]));
  INV_X1_12T g209(.I (K_sub[1]), .ZN (n_71));
  INV_X2_8T g210(.I (R[32]), .ZN (n_70));
  INV_X1_12T fopt210(.I (K_sub[47]), .ZN (n_69));
  INV_X2_12T g3(.I (n_68), .ZN (\X[47]_38 ));
  MUX2_X1_12T g2(.I0 (R[32]), .I1 (n_70), .S (n_69), .Z (n_68));
  OR2_X2_12T g198(.A1 (n_67), .A2 (n_66), .Z (\X[46]_39 ));
  NOR2_X1_12T g199(.A1 (R[31]), .A2 (n_65), .ZN (n_67));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_65), .Z (n_66));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_65));
  XOR2_X1_12T g211(.A1 (R[30]), .A2 (K_sub[45]), .Z (\X[45]_40 ));
  HA_X1_12T g212(.A (K_sub[42]), .B (R[29]), .CO (UNCONNECTED8), .S
       (X[42]));
  XOR2_X1_12T g213(.A1 (R[29]), .A2 (K_sub[44]), .Z (\X[44]_41 ));
  OR2_X2_12T g214(.A1 (n_63), .A2 (n_64), .Z (\X[43]_42 ));
  NOR2_X1_12T g215(.A1 (R[28]), .A2 (n_62), .ZN (n_64));
  AND2_X1_12T g216(.A1 (n_62), .A2 (R[28]), .Z (n_63));
  INV_X1_12T g217(.I (K_sub[43]), .ZN (n_62));
  XOR2_X1_12T g218(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  XNOR2_X1_12T g219(.A1 (n_61), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g220(.I (K_sub[40]), .ZN (n_61));
  OR2_X2_12T g221(.A1 (n_59), .A2 (n_60), .Z (X[39]));
  NOR2_X1_12T g222(.A1 (R[26]), .A2 (n_58), .ZN (n_60));
  AND2_X1_12T g223(.A1 (n_58), .A2 (R[26]), .Z (n_59));
  INV_X1_12T g224(.I (K_sub[39]), .ZN (n_58));
  NAND2_X2_12T g225(.A1 (n_57), .A2 (n_56), .ZN (X[38]));
  XNOR2_X1_12T g226(.A1 (R[25]), .A2 (n_55), .ZN (X[36]));
  NAND2_X1_12T g227(.A1 (n_54), .A2 (n_53), .ZN (n_57));
  OR2_X1_12T g228(.A1 (n_53), .A2 (n_54), .Z (n_56));
  INV_X1_12T g229(.I (K_sub[36]), .ZN (n_55));
  INV_X1_12T g230(.I (R[25]), .ZN (n_54));
  CLKBUF_X12_12T fopt(.I (K_sub[38]), .Z (n_53));
  NAND2_X2_12T g231(.A1 (n_52), .A2 (n_50), .ZN (X[37]));
  OR2_X2_12T g232(.A1 (n_51), .A2 (n_49), .Z (X[35]));
  NAND2_X1_12T g233(.A1 (n_48), .A2 (K_sub[37]), .ZN (n_52));
  NOR2_X1_12T g234(.A1 (n_48), .A2 (n_47), .ZN (n_51));
  OR2_X1_12T g235(.A1 (n_48), .A2 (K_sub[37]), .Z (n_50));
  AND2_X1_12T g236(.A1 (n_48), .A2 (n_47), .Z (n_49));
  INV_X1_12T g237(.I (R[24]), .ZN (n_48));
  CLKBUF_X12_12T fopt238(.I (K_sub[35]), .Z (n_47));
  XNOR2_X1_12T g239(.A1 (n_46), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g240(.I (K_sub[34]), .ZN (n_46));
  XNOR2_X1_12T g241(.A1 (n_45), .A2 (R[22]), .ZN (X[33]));
  INV_X1_12T g242(.I (K_sub[33]), .ZN (n_45));
  XOR2_X1_12T g243(.A1 (R[21]), .A2 (K_sub[30]), .Z (X[30]));
  NAND2_X2_12T g244(.A1 (n_42), .A2 (n_43), .ZN (n_44));
  INV_X1_12T g245(.I (R[21]), .ZN (n_43));
  CLKBUF_X12_12T fopt246(.I (K_sub[32]), .Z (n_42));
  OAI21_X2_12T g247(.A1 (n_42), .A2 (n_43), .B (n_44), .ZN (X[32]));
  OR2_X2_12T g248(.A1 (n_39), .A2 (n_41), .Z (X[31]));
  NAND2_X1_12T g249(.A1 (n_38), .A2 (n_40), .ZN (X[29]));
  NOR2_X1_12T g250(.A1 (R[20]), .A2 (n_36), .ZN (n_41));
  NAND2_X1_12T g251(.A1 (R[20]), .A2 (n_37), .ZN (n_40));
  AND2_X1_12T g252(.A1 (R[20]), .A2 (n_36), .Z (n_39));
  OR2_X1_12T g253(.A1 (R[20]), .A2 (n_37), .Z (n_38));
  INV_X1_12T g254(.I (K_sub[29]), .ZN (n_37));
  INV_X1_12T g255(.I (K_sub[31]), .ZN (n_36));
  CLKBUF_X12_12T fopt202(.I (K_sub[28]), .Z (n_35));
  XOR2_X1_12T g256(.A1 (R[19]), .A2 (n_35), .Z (X[28]));
  OAI22_X2_12T g257(.A1 (n_34), .A2 (K_sub[27]), .B1 (R[18]), .B2
       (n_33), .ZN (X[27]));
  INV_X1_8T g258(.I (R[18]), .ZN (n_34));
  INV_X1_12T g259(.I (K_sub[27]), .ZN (n_33));
  NAND2_X2_12T g260(.A1 (n_32), .A2 (n_31), .ZN (X[26]));
  OAI22_X2_12T g261(.A1 (n_29), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_30), .ZN (X[24]));
  NAND2_X1_12T g262(.A1 (n_29), .A2 (K_sub[26]), .ZN (n_32));
  OR2_X1_12T g263(.A1 (n_29), .A2 (K_sub[26]), .Z (n_31));
  INV_X1_12T g264(.I (K_sub[24]), .ZN (n_30));
  INV_X2_8T g265(.I (R[17]), .ZN (n_29));
  OAI22_X2_12T g266(.A1 (n_28), .A2 (n_26), .B1 (n_27), .B2 (R[16]),
       .ZN (X[23]));
  INV_X1_8T g267(.I (R[16]), .ZN (n_28));
  INV_X1_12T fopt268(.I (n_26), .ZN (n_27));
  CLKBUF_X2_12T fopt208(.I (K_sub[23]), .Z (n_26));
  XOR2_X1_12T g269(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XNOR2_X1_12T g270(.A1 (n_25), .A2 (R[15]), .ZN (X[22]));
  INV_X1_12T g271(.I (K_sub[22]), .ZN (n_25));
  XOR2_X1_12T g272(.A1 (K_sub[21]), .A2 (R[14]), .Z (X[21]));
  OR2_X2_12T g273(.A1 (n_24), .A2 (n_23), .Z (X[20]));
  OAI22_X1_12T g274(.A1 (n_21), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_22), .ZN (X[18]));
  AND2_X1_12T g275(.A1 (K_sub[20]), .A2 (n_21), .Z (n_24));
  NOR2_X1_12T g276(.A1 (n_21), .A2 (K_sub[20]), .ZN (n_23));
  INV_X1_8T g277(.I (K_sub[18]), .ZN (n_22));
  INV_X1_12T g278(.I (R[13]), .ZN (n_21));
  OR2_X2_12T g279(.A1 (n_20), .A2 (n_19), .Z (X[19]));
  NOR2_X1_12T g280(.A1 (R[12]), .A2 (n_18), .ZN (n_20));
  NOR2_X1_12T g281(.A1 (n_17), .A2 (K_sub[19]), .ZN (n_19));
  INV_X1_12T g282(.I (K_sub[19]), .ZN (n_18));
  INV_X2_8T g283(.I (R[12]), .ZN (n_17));
  XNOR2_X1_12T g284(.A1 (K_sub[17]), .A2 (n_17), .ZN (X[17]));
  XOR2_X1_12T g285(.A1 (R[11]), .A2 (K_sub[16]), .Z (X[16]));
  OAI22_X2_12T g286(.A1 (n_16), .A2 (n_14), .B1 (n_15), .B2 (R[10]),
       .ZN (X[15]));
  INV_X1_8T g287(.I (R[10]), .ZN (n_16));
  INV_X1_12T fopt288(.I (n_14), .ZN (n_15));
  CLKBUF_X12_12T fopt289(.I (K_sub[15]), .Z (n_14));
  XOR2_X1_12T g290(.A1 (K_sub[12]), .A2 (R[9]), .Z (X[12]));
  XOR2_X1_12T g291(.A1 (R[9]), .A2 (K_sub[14]), .Z (X[14]));
  OAI22_X2_12T g292(.A1 (n_12), .A2 (K_sub[13]), .B1 (R[8]), .B2
       (n_13), .ZN (X[13]));
  XNOR2_X1_12T g293(.A1 (n_12), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_12T g294(.I (K_sub[13]), .ZN (n_13));
  INV_X1_8T g295(.I (R[8]), .ZN (n_12));
  XOR2_X1_12T g296(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XNOR2_X1_12T g297(.A1 (n_11), .A2 (R[6]), .ZN (X[9]));
  INV_X1_12T g298(.I (K_sub[9]), .ZN (n_11));
  XNOR2_X1_12T g299(.A1 (R[5]), .A2 (n_8), .ZN (X[6]));
  NAND2_X2_12T g300(.A1 (R[5]), .A2 (n_9), .ZN (n_10));
  INV_X1_12T g301(.I (K_sub[8]), .ZN (n_9));
  INV_X1_12T g302(.I (K_sub[6]), .ZN (n_8));
  OAI21_X2_12T g303(.A1 (n_9), .A2 (R[5]), .B (n_10), .ZN (X[8]));
  OAI22_X2_12T g304(.A1 (n_4), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_5),
       .ZN (X[5]));
  OR2_X2_12T g305(.A1 (n_6), .A2 (n_7), .Z (X[7]));
  NOR2_X1_12T g306(.A1 (n_4), .A2 (n_3), .ZN (n_7));
  AND2_X1_12T g307(.A1 (n_3), .A2 (n_4), .Z (n_6));
  INV_X1_8T g308(.I (K_sub[5]), .ZN (n_5));
  INV_X1_12T g309(.I (R[4]), .ZN (n_4));
  CLKBUF_X12_12T fopt310(.I (K_sub[7]), .Z (n_3));
  XOR2_X1_12T g311(.A1 (K_sub[4]), .A2 (R[3]), .Z (X[4]));
  OR2_X2_12T g312(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g313(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g314(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g315(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_88(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_12T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X2_8T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X1_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X2_8T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X1_12T g1073(.I (n_46), .ZN (n_47));
  INV_X1_8T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_8T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X1_12T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X2_8T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X1_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X1_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X1_12T g1117(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X2_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_103(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X1_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X1_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_118(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_8T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62), .ZN
       (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_12T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X2_8T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_12T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_12T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_12T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_12T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_12T g1077(.I (n_26), .ZN (n_27));
  INV_X2_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X1_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X2_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X1_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X2_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X2_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_8T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_133(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_8T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_12T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X1_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_12T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29),
       .ZN (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_12T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_8T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_8T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_8T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_8T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X1_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X1_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X1_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_148(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_12T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_12T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_12T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X2_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X1_8T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X2_8T g1355(.I (n_17), .ZN (n_16));
  INV_X1_12T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X1_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X2_8T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X1_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_12T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X2_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_8T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_163(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_88), .A2 (n_45), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_8T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X1_12T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_12T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X2_8T g1043(.I (n_22), .ZN (n_21));
  INV_X1_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X1_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_178(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_193(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_0), .A3 (n_60), .A4 (n_59), .Z
       (n_106));
  AOI21_X1_8T g1185(.A1 (n_68), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_65), .A4 (n_58), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_56), .A2 (n_12), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_61), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_43), .A2 (n_77), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_0), .A2 (n_78), .A3 (n_66), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_57), .A2 (n_11), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_49), .A3 (n_64), .A4 (n_62), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_41), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_63), .A2 (n_8), .B1 (n_27), .B2 (n_35), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_69), .A2 (n_27), .B1 (n_14), .B2 (n_40), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_32), .A2 (n_33), .A3 (n_67), .ZN (n_92));
  NOR3_X1_12T g1199(.A1 (n_37), .A2 (n_31), .A3 (n_3), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_39), .A2 (n_34), .B1 (n_45), .B2 (n_27),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_44), .A2 (n_26), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_55), .A2 (n_52), .B (n_27), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_37), .A2 (n_48), .B1 (n_18), .B2 (n_20),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_47), .A2 (n_22), .B1 (n_36), .B2 (n_25),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_46), .A2 (n_10), .B1 (n_42), .B2 (n_24),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_38), .A2 (n_48), .B (n_80), .ZN (n_84));
  INV_X1_12T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_24), .A2 (n_9), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_12T g1209(.A1 (n_49), .A2 (n_14), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_41), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_8), .A2 (n_54), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_39), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_12T g1213(.A1 (n_46), .A2 (n_18), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_37), .A2 (n_50), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_8), .A2 (n_55), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_14), .A2 (n_19), .B1 (n_7), .B2 (n_27), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_17), .A2 (n_18), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_38), .A2 (n_40), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_15), .A2 (addr[5]), .B (n_47), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_40), .A2 (n_23), .ZN (n_82));
  OAI22_X1_12T g1222(.A1 (n_22), .A2 (n_10), .B1 (n_21), .B2 (addr[6]),
       .ZN (n_69));
  OAI21_X1_12T g1223(.A1 (n_24), .A2 (n_29), .B (n_51), .ZN (n_68));
  NOR3_X1_8T g1224(.A1 (n_11), .A2 (n_10), .A3 (addr[3]), .ZN (n_67));
  NAND3_X1_8T g1225(.A1 (n_2), .A2 (n_30), .A3 (n_26), .ZN (n_66));
  NOR3_X1_8T g1226(.A1 (n_38), .A2 (n_11), .A3 (addr[1]), .ZN (n_65));
  NOR3_X1_12T g1227(.A1 (n_23), .A2 (n_28), .A3 (n_15), .ZN (n_64));
  OAI21_X1_8T g1228(.A1 (n_13), .A2 (n_16), .B (n_41), .ZN (n_63));
  NOR3_X1_8T g1229(.A1 (n_24), .A2 (n_25), .A3 (n_10), .ZN (n_62));
  NOR3_X1_12T g1230(.A1 (n_25), .A2 (n_13), .A3 (n_10), .ZN (n_61));
  NAND3_X1_8T g1231(.A1 (n_22), .A2 (n_26), .A3 (n_1), .ZN (n_60));
  OR3_X1_8T g1232(.A1 (n_39), .A2 (n_28), .A3 (n_3), .Z (n_59));
  AND4_X1_8T g1233(.A1 (n_39), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_6),
       .Z (n_58));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_16), .B1 (addr[6]), .B2
       (n_14), .ZN (n_57));
  OAI21_X1_8T g1235(.A1 (n_17), .A2 (n_1), .B (n_53), .ZN (n_56));
  INV_X1_8T g1236(.I (n_53), .ZN (n_54));
  INV_X1_12T g1237(.I (n_51), .ZN (n_52));
  NOR2_X1_8T g1239(.A1 (n_30), .A2 (n_24), .ZN (n_45));
  NOR2_X1_8T g1240(.A1 (n_4), .A2 (n_17), .ZN (n_44));
  NOR2_X1_12T g1241(.A1 (n_15), .A2 (addr[3]), .ZN (n_55));
  NAND2_X1_12T g1242(.A1 (n_22), .A2 (addr[6]), .ZN (n_53));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_22), .ZN (n_51));
  NAND2_X1_12T g1244(.A1 (n_8), .A2 (n_3), .ZN (n_50));
  NOR2_X1_8T g1245(.A1 (n_18), .A2 (n_11), .ZN (n_49));
  NAND2_X1_8T g1246(.A1 (n_8), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1247(.A1 (n_30), .A2 (n_12), .ZN (n_47));
  NAND2_X1_8T g1248(.A1 (n_22), .A2 (addr[5]), .ZN (n_46));
  INV_X2_8T g1249(.I (n_42), .ZN (n_43));
  INV_X1_12T g1250(.I (n_38), .ZN (n_37));
  NAND2_X1_8T g1251(.A1 (n_10), .A2 (n_22), .ZN (n_36));
  NOR2_X1_8T g1252(.A1 (n_13), .A2 (addr[6]), .ZN (n_35));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_9), .ZN (n_34));
  NOR3_X1_8T g1254(.A1 (n_17), .A2 (addr[2]), .A3 (n_6), .ZN (n_33));
  NOR3_X1_8T g1255(.A1 (n_24), .A2 (n_1), .A3 (addr[4]), .ZN (n_32));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_26), .ZN
       (n_31));
  NAND2_X1_8T g1257(.A1 (n_1), .A2 (n_12), .ZN (n_42));
  NAND2_X1_12T g1258(.A1 (n_22), .A2 (n_16), .ZN (n_41));
  NOR2_X1_8T g1259(.A1 (n_25), .A2 (addr[6]), .ZN (n_40));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_39));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_38));
  INV_X1_8T g1262(.I (n_30), .ZN (n_29));
  INV_X1_8T g1263(.I (n_28), .ZN (n_27));
  INV_X1_12T g1264(.I (n_26), .ZN (n_25));
  INV_X1_8T g1265(.I (n_24), .ZN (n_23));
  INV_X1_8T g1266(.I (n_22), .ZN (n_21));
  NAND2_X1_8T g1267(.A1 (n_5), .A2 (n_2), .ZN (n_20));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_19));
  NOR2_X2_8T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_30));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_26));
  NAND2_X2_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_24));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_22));
  INV_X1_8T g1274(.I (n_16), .ZN (n_15));
  INV_X1_12T g1275(.I (n_14), .ZN (n_13));
  INV_X1_12T g1276(.I (n_12), .ZN (n_11));
  INV_X1_12T g1278(.I (n_9), .ZN (n_8));
  NOR2_X1_8T g1279(.A1 (n_1), .A2 (addr[1]), .ZN (n_7));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_18));
  NAND2_X1_12T g1281(.A1 (n_2), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_1), .ZN (n_16));
  NOR2_X1_12T g1283(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g1284(.A1 (n_6), .A2 (addr[4]), .ZN (n_12));
  NAND2_X1_12T g1285(.A1 (n_1), .A2 (addr[6]), .ZN (n_10));
  NAND2_X1_12T g1286(.A1 (n_6), .A2 (addr[4]), .ZN (n_9));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_6));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_5));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_4));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1292(.I (addr[2]), .ZN (n_1));
  OR2_X1_8T g2(.A1 (n_50), .A2 (n_10), .Z (n_0));
endmodule

module crp_73(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED9, UNCONNECTED10, \X[43]_42 , \X[44]_41 , \X[45]_40 ,
       \X[46]_39 , \X[47]_38 , \X[48]_37 ;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68;
  sbox1_88 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_103 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_118 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_133 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_148 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_163 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_178 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_193 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_66), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X2_12T g204(.A1 (n_67), .A2 (n_68), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_66), .A2 (n_65), .ZN (n_68));
  AND2_X1_12T g206(.A1 (n_66), .A2 (n_65), .Z (n_67));
  INV_X1_12T g207(.I (R[1]), .ZN (n_66));
  CLKBUF_X12_12T fopt(.I (K_sub[48]), .Z (n_65));
  OAI22_X1_12T g208(.A1 (n_62), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_63), .ZN (X[1]));
  OAI22_X2_12T g209(.A1 (n_62), .A2 (K_sub[47]), .B1 (R[32]), .B2
       (n_64), .ZN (\X[47]_38 ));
  INV_X1_12T g210(.I (K_sub[47]), .ZN (n_64));
  INV_X1_12T g211(.I (K_sub[1]), .ZN (n_63));
  INV_X2_8T g212(.I (R[32]), .ZN (n_62));
  OR2_X1_12T g198(.A1 (n_60), .A2 (n_61), .Z (\X[46]_39 ));
  NOR2_X1_12T g199(.A1 (R[31]), .A2 (n_59), .ZN (n_61));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_59), .Z (n_60));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_59));
  OAI22_X2_12T g213(.A1 (n_58), .A2 (K_sub[45]), .B1 (R[30]), .B2
       (n_57), .ZN (\X[45]_40 ));
  INV_X1_8T g214(.I (R[30]), .ZN (n_58));
  INV_X1_12T g215(.I (K_sub[45]), .ZN (n_57));
  HA_X1_12T g216(.A (K_sub[42]), .B (R[29]), .CO (UNCONNECTED9), .S
       (X[42]));
  XOR2_X1_12T g2(.A1 (R[29]), .A2 (K_sub[44]), .Z (\X[44]_41 ));
  OR2_X2_12T g217(.A1 (n_56), .A2 (n_55), .Z (\X[43]_42 ));
  NOR2_X1_12T g218(.A1 (R[28]), .A2 (n_54), .ZN (n_56));
  AND2_X1_12T g219(.A1 (R[28]), .A2 (n_54), .Z (n_55));
  INV_X1_12T g220(.I (K_sub[43]), .ZN (n_54));
  XOR2_X1_12T g221(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  XNOR2_X1_12T g222(.A1 (n_53), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g223(.I (K_sub[40]), .ZN (n_53));
  OR2_X2_12T g224(.A1 (n_51), .A2 (n_52), .Z (X[39]));
  NOR2_X1_12T g225(.A1 (R[26]), .A2 (n_50), .ZN (n_52));
  AND2_X1_12T g226(.A1 (R[26]), .A2 (n_50), .Z (n_51));
  INV_X1_12T g227(.I (K_sub[39]), .ZN (n_50));
  NAND2_X2_12T g228(.A1 (n_49), .A2 (n_48), .ZN (X[38]));
  NAND2_X1_12T g229(.A1 (n_47), .A2 (n_46), .ZN (n_49));
  OR2_X1_12T g230(.A1 (n_46), .A2 (n_47), .Z (n_48));
  INV_X1_12T g231(.I (R[25]), .ZN (n_47));
  CLKBUF_X12_12T fopt232(.I (K_sub[38]), .Z (n_46));
  XOR2_X1_12T g233(.A1 (R[25]), .A2 (K_sub[36]), .Z (X[36]));
  NAND2_X2_12T g234(.A1 (n_43), .A2 (n_45), .ZN (X[37]));
  OR2_X2_12T g235(.A1 (n_42), .A2 (n_44), .Z (X[35]));
  NAND2_X1_12T g236(.A1 (n_41), .A2 (n_40), .ZN (n_45));
  NOR2_X1_12T g237(.A1 (n_41), .A2 (n_39), .ZN (n_44));
  OR2_X1_12T g238(.A1 (n_41), .A2 (n_40), .Z (n_43));
  AND2_X1_12T g239(.A1 (n_41), .A2 (n_39), .Z (n_42));
  INV_X1_12T g240(.I (R[24]), .ZN (n_41));
  CLKBUF_X12_12T fopt241(.I (K_sub[37]), .Z (n_40));
  CLKBUF_X12_12T fopt210(.I (K_sub[35]), .Z (n_39));
  XNOR2_X1_12T g242(.A1 (n_38), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g243(.I (K_sub[34]), .ZN (n_38));
  HA_X1_12T g244(.A (R[22]), .B (K_sub[33]), .CO (UNCONNECTED10), .S
       (X[33]));
  NAND2_X2_12T g245(.A1 (n_37), .A2 (n_36), .ZN (X[32]));
  XOR2_X1_12T g246(.A1 (K_sub[30]), .A2 (R[21]), .Z (X[30]));
  NAND2_X1_12T g247(.A1 (n_35), .A2 (K_sub[32]), .ZN (n_37));
  OR2_X1_12T g248(.A1 (n_35), .A2 (K_sub[32]), .Z (n_36));
  INV_X2_8T g249(.I (R[21]), .ZN (n_35));
  OAI22_X1_12T g250(.A1 (n_31), .A2 (K_sub[31]), .B1 (R[20]), .B2
       (n_32), .ZN (X[31]));
  NAND2_X1_12T g251(.A1 (n_33), .A2 (n_34), .ZN (X[29]));
  OR2_X1_12T g252(.A1 (n_31), .A2 (K_sub[29]), .Z (n_34));
  NAND2_X1_12T g253(.A1 (n_31), .A2 (K_sub[29]), .ZN (n_33));
  INV_X1_8T g254(.I (K_sub[31]), .ZN (n_32));
  INV_X1_12T g255(.I (R[20]), .ZN (n_31));
  XOR2_X1_12T g256(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  OAI22_X2_12T g257(.A1 (n_30), .A2 (K_sub[27]), .B1 (R[18]), .B2
       (n_29), .ZN (X[27]));
  INV_X1_8T g258(.I (R[18]), .ZN (n_30));
  INV_X1_12T g259(.I (K_sub[27]), .ZN (n_29));
  NAND2_X1_12T g260(.A1 (n_28), .A2 (n_27), .ZN (X[26]));
  OAI22_X2_12T g261(.A1 (n_25), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_26), .ZN (X[24]));
  NAND2_X1_12T g262(.A1 (n_25), .A2 (K_sub[26]), .ZN (n_28));
  OR2_X1_12T g263(.A1 (n_25), .A2 (K_sub[26]), .Z (n_27));
  INV_X1_8T g264(.I (K_sub[24]), .ZN (n_26));
  INV_X1_12T g265(.I (R[17]), .ZN (n_25));
  XOR2_X1_12T g266(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XOR2_X1_12T g267(.A1 (R[16]), .A2 (K_sub[23]), .Z (X[23]));
  XOR2_X1_12T g268(.A1 (K_sub[22]), .A2 (R[15]), .Z (X[22]));
  XOR2_X1_12T g269(.A1 (R[14]), .A2 (K_sub[21]), .Z (X[21]));
  OAI22_X1_12T g270(.A1 (n_23), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_24), .ZN (X[18]));
  INV_X1_8T g271(.I (K_sub[18]), .ZN (n_24));
  INV_X1_12T g272(.I (R[13]), .ZN (n_23));
  CLKBUF_X12_12T fopt273(.I (K_sub[20]), .Z (n_22));
  XNOR2_X1_12T g274(.A1 (n_22), .A2 (n_23), .ZN (X[20]));
  INV_X2_8T g275(.I (R[12]), .ZN (n_21));
  XNOR2_X1_12T g276(.A1 (K_sub[17]), .A2 (n_21), .ZN (X[17]));
  INV_X2_12T g3(.I (n_20), .ZN (X[19]));
  MUX2_X1_12T g277(.I0 (n_21), .I1 (R[12]), .S (K_sub[19]), .Z (n_20));
  OAI22_X2_12T g278(.A1 (n_19), .A2 (K_sub[16]), .B1 (R[11]), .B2
       (n_18), .ZN (X[16]));
  INV_X1_8T g279(.I (R[11]), .ZN (n_19));
  INV_X1_12T g280(.I (K_sub[16]), .ZN (n_18));
  OAI22_X2_12T g281(.A1 (n_17), .A2 (n_15), .B1 (n_16), .B2 (R[10]),
       .ZN (X[15]));
  INV_X1_8T g282(.I (R[10]), .ZN (n_17));
  INV_X1_12T fopt283(.I (n_15), .ZN (n_16));
  CLKBUF_X12_12T fopt202(.I (K_sub[15]), .Z (n_15));
  XOR2_X1_12T g284(.A1 (K_sub[12]), .A2 (R[9]), .Z (X[12]));
  XOR2_X1_12T g285(.A1 (R[9]), .A2 (K_sub[14]), .Z (X[14]));
  OAI22_X2_12T g286(.A1 (n_13), .A2 (K_sub[13]), .B1 (R[8]), .B2
       (n_14), .ZN (X[13]));
  XNOR2_X1_12T g287(.A1 (n_13), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_12T g288(.I (K_sub[13]), .ZN (n_14));
  INV_X1_8T g289(.I (R[8]), .ZN (n_13));
  XOR2_X1_12T g290(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XNOR2_X1_12T g291(.A1 (n_12), .A2 (R[6]), .ZN (X[9]));
  INV_X1_12T g292(.I (K_sub[9]), .ZN (n_12));
  XNOR2_X1_12T g293(.A1 (R[5]), .A2 (n_8), .ZN (X[6]));
  NAND2_X2_12T g294(.A1 (n_10), .A2 (n_11), .ZN (X[8]));
  NAND2_X1_12T g295(.A1 (R[5]), .A2 (n_9), .ZN (n_11));
  OR2_X1_12T g296(.A1 (R[5]), .A2 (n_9), .Z (n_10));
  INV_X1_12T g297(.I (K_sub[8]), .ZN (n_9));
  INV_X1_12T g298(.I (K_sub[6]), .ZN (n_8));
  OAI22_X2_12T g299(.A1 (n_4), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_5),
       .ZN (X[5]));
  OR2_X2_12T g300(.A1 (n_6), .A2 (n_7), .Z (X[7]));
  NOR2_X1_12T g301(.A1 (n_4), .A2 (n_3), .ZN (n_7));
  AND2_X1_12T g302(.A1 (n_3), .A2 (n_4), .Z (n_6));
  INV_X1_8T g303(.I (K_sub[5]), .ZN (n_5));
  INV_X1_12T g304(.I (R[4]), .ZN (n_4));
  CLKBUF_X12_12T fopt305(.I (K_sub[7]), .Z (n_3));
  XOR2_X1_12T g306(.A1 (K_sub[4]), .A2 (R[3]), .Z (X[4]));
  OR2_X2_12T g307(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g308(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g309(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g310(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_87(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X2_8T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X2_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X2_8T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X1_12T g1073(.I (n_46), .ZN (n_47));
  INV_X1_12T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_12T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X1_12T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X1_12T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X2_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X2_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X2_8T g1117(.I (addr[6]), .ZN (n_4));
  INV_X2_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X2_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_102(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X1_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X1_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_117(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_8T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62), .ZN
       (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_8T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X1_8T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_8T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_8T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_8T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_8T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_8T g1077(.I (n_26), .ZN (n_27));
  INV_X2_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X2_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X1_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X2_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X2_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X1_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_12T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_132(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_8T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_12T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X1_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_12T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29),
       .ZN (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_12T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_8T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_8T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_8T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_8T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X1_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X1_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X1_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_147(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_8T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_8T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_8T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X1_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_12T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X2_12T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X1_12T g1355(.I (n_17), .ZN (n_16));
  INV_X1_8T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X2_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X1_12T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X2_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_8T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X1_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_12T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_162(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_88), .A2 (n_45), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_8T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X1_8T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_8T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X2_8T g1043(.I (n_22), .ZN (n_21));
  INV_X1_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X2_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_177(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_192(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_0), .A3 (n_60), .A4 (n_59), .Z
       (n_106));
  AOI21_X1_8T g1185(.A1 (n_68), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_65), .A4 (n_58), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_56), .A2 (n_12), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_61), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_77), .A2 (n_43), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_0), .A2 (n_78), .A3 (n_66), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_57), .A2 (n_11), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_49), .A3 (n_64), .A4 (n_62), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_41), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_63), .A2 (n_8), .B1 (n_27), .B2 (n_35), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_69), .A2 (n_27), .B1 (n_14), .B2 (n_40), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_32), .A2 (n_33), .A3 (n_67), .ZN (n_92));
  NOR3_X1_12T g1199(.A1 (n_37), .A2 (n_31), .A3 (n_3), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_39), .A2 (n_34), .B1 (n_45), .B2 (n_27),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_44), .A2 (n_26), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_55), .A2 (n_52), .B (n_27), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_37), .A2 (n_48), .B1 (n_18), .B2 (n_20),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_47), .A2 (n_22), .B1 (n_36), .B2 (n_25),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_46), .A2 (n_10), .B1 (n_42), .B2 (n_24),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_38), .A2 (n_48), .B (n_80), .ZN (n_84));
  INV_X1_12T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_24), .A2 (n_9), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_8T g1209(.A1 (n_49), .A2 (n_14), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_41), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_8), .A2 (n_54), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_39), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_12T g1213(.A1 (n_46), .A2 (n_18), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_37), .A2 (n_50), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_8), .A2 (n_55), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_14), .A2 (n_19), .B1 (n_7), .B2 (n_27), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_17), .A2 (n_18), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_38), .A2 (n_40), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_15), .A2 (addr[5]), .B (n_47), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_40), .A2 (n_23), .ZN (n_82));
  OAI22_X1_12T g1222(.A1 (n_22), .A2 (n_10), .B1 (n_21), .B2 (addr[6]),
       .ZN (n_69));
  OAI21_X1_12T g1223(.A1 (n_24), .A2 (n_29), .B (n_51), .ZN (n_68));
  NOR3_X1_8T g1224(.A1 (n_11), .A2 (n_10), .A3 (addr[3]), .ZN (n_67));
  NAND3_X1_8T g1225(.A1 (n_2), .A2 (n_30), .A3 (n_26), .ZN (n_66));
  NOR3_X1_8T g1226(.A1 (n_38), .A2 (n_11), .A3 (addr[1]), .ZN (n_65));
  NOR3_X1_12T g1227(.A1 (n_23), .A2 (n_28), .A3 (n_15), .ZN (n_64));
  OAI21_X1_8T g1228(.A1 (n_13), .A2 (n_16), .B (n_41), .ZN (n_63));
  NOR3_X1_8T g1229(.A1 (n_24), .A2 (n_25), .A3 (n_10), .ZN (n_62));
  NOR3_X1_12T g1230(.A1 (n_25), .A2 (n_13), .A3 (n_10), .ZN (n_61));
  NAND3_X1_8T g1231(.A1 (n_22), .A2 (n_26), .A3 (n_1), .ZN (n_60));
  OR3_X1_8T g1232(.A1 (n_39), .A2 (n_28), .A3 (n_3), .Z (n_59));
  AND4_X1_8T g1233(.A1 (n_39), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_6),
       .Z (n_58));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_16), .B1 (addr[6]), .B2
       (n_14), .ZN (n_57));
  OAI21_X1_8T g1235(.A1 (n_17), .A2 (n_1), .B (n_53), .ZN (n_56));
  INV_X1_8T g1236(.I (n_53), .ZN (n_54));
  INV_X1_12T g1237(.I (n_51), .ZN (n_52));
  NOR2_X1_8T g1239(.A1 (n_30), .A2 (n_24), .ZN (n_45));
  NOR2_X1_8T g1240(.A1 (n_4), .A2 (n_17), .ZN (n_44));
  NOR2_X1_12T g1241(.A1 (n_15), .A2 (addr[3]), .ZN (n_55));
  NAND2_X1_12T g1242(.A1 (n_22), .A2 (addr[6]), .ZN (n_53));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_22), .ZN (n_51));
  NAND2_X1_12T g1244(.A1 (n_8), .A2 (n_3), .ZN (n_50));
  NOR2_X1_12T g1245(.A1 (n_18), .A2 (n_11), .ZN (n_49));
  NAND2_X1_8T g1246(.A1 (n_8), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1247(.A1 (n_30), .A2 (n_12), .ZN (n_47));
  NAND2_X1_8T g1248(.A1 (n_22), .A2 (addr[5]), .ZN (n_46));
  INV_X1_12T g1249(.I (n_42), .ZN (n_43));
  INV_X1_12T g1250(.I (n_38), .ZN (n_37));
  NAND2_X1_8T g1251(.A1 (n_10), .A2 (n_22), .ZN (n_36));
  NOR2_X1_8T g1252(.A1 (n_13), .A2 (addr[6]), .ZN (n_35));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_9), .ZN (n_34));
  NOR3_X1_8T g1254(.A1 (n_17), .A2 (addr[2]), .A3 (n_6), .ZN (n_33));
  NOR3_X1_8T g1255(.A1 (n_24), .A2 (n_1), .A3 (addr[4]), .ZN (n_32));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_26), .ZN
       (n_31));
  NAND2_X1_8T g1257(.A1 (n_1), .A2 (n_12), .ZN (n_42));
  NAND2_X1_12T g1258(.A1 (n_22), .A2 (n_16), .ZN (n_41));
  NOR2_X1_12T g1259(.A1 (n_25), .A2 (addr[6]), .ZN (n_40));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_39));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_38));
  INV_X1_8T g1262(.I (n_30), .ZN (n_29));
  INV_X1_8T g1263(.I (n_28), .ZN (n_27));
  INV_X1_12T g1264(.I (n_26), .ZN (n_25));
  INV_X1_8T g1265(.I (n_24), .ZN (n_23));
  INV_X1_8T g1266(.I (n_22), .ZN (n_21));
  NAND2_X1_8T g1267(.A1 (n_5), .A2 (n_2), .ZN (n_20));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_19));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_30));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_26));
  NAND2_X2_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_24));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_22));
  INV_X1_8T g1274(.I (n_16), .ZN (n_15));
  INV_X1_12T g1275(.I (n_14), .ZN (n_13));
  INV_X1_12T g1276(.I (n_12), .ZN (n_11));
  INV_X1_12T g1278(.I (n_9), .ZN (n_8));
  NOR2_X1_8T g1279(.A1 (n_1), .A2 (addr[1]), .ZN (n_7));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_18));
  NAND2_X1_12T g1281(.A1 (n_2), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_1), .ZN (n_16));
  NOR2_X1_12T g1283(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g1284(.A1 (n_6), .A2 (addr[4]), .ZN (n_12));
  NAND2_X1_12T g1285(.A1 (n_1), .A2 (addr[6]), .ZN (n_10));
  NAND2_X1_12T g1286(.A1 (n_6), .A2 (addr[4]), .ZN (n_9));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_6));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_5));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_4));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1292(.I (addr[2]), .ZN (n_1));
  OR2_X1_8T g2(.A1 (n_50), .A2 (n_10), .Z (n_0));
endmodule

module crp_72(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED11, UNCONNECTED12, \X[43]_42 , \X[44]_41 , \X[45]_40
       , \X[46]_39 , \X[47]_38 , \X[48]_37 ;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68;
  sbox1_87 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_102 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_117 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_132 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_147 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_162 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_177 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_192 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_66), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X1_12T g204(.A1 (n_67), .A2 (n_68), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_66), .A2 (K_sub[48]), .ZN (n_68));
  AND2_X1_12T g206(.A1 (n_66), .A2 (K_sub[48]), .Z (n_67));
  INV_X1_8T g207(.I (R[1]), .ZN (n_66));
  OAI22_X1_12T g208(.A1 (n_63), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_64), .ZN (X[1]));
  OAI22_X2_12T g209(.A1 (n_63), .A2 (K_sub[47]), .B1 (R[32]), .B2
       (n_65), .ZN (\X[47]_38 ));
  INV_X1_12T g210(.I (K_sub[47]), .ZN (n_65));
  INV_X1_12T g211(.I (K_sub[1]), .ZN (n_64));
  INV_X1_8T g212(.I (R[32]), .ZN (n_63));
  OR2_X1_12T g198(.A1 (n_61), .A2 (n_62), .Z (\X[46]_39 ));
  NOR2_X1_8T g199(.A1 (R[31]), .A2 (n_60), .ZN (n_62));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_60), .Z (n_61));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_60));
  XOR2_X1_12T g2(.A1 (R[30]), .A2 (K_sub[45]), .Z (\X[45]_40 ));
  OAI22_X2_12T g213(.A1 (n_58), .A2 (K_sub[44]), .B1 (R[29]), .B2
       (n_59), .ZN (\X[44]_41 ));
  INV_X2_12T g214(.I (K_sub[44]), .ZN (n_59));
  INV_X1_8T g215(.I (R[29]), .ZN (n_58));
  XOR2_X1_12T g216(.A1 (K_sub[42]), .A2 (R[29]), .Z (X[42]));
  OR2_X2_12T g217(.A1 (n_57), .A2 (n_56), .Z (\X[43]_42 ));
  NOR2_X1_12T g218(.A1 (R[28]), .A2 (n_55), .ZN (n_57));
  AND2_X1_12T g219(.A1 (R[28]), .A2 (n_55), .Z (n_56));
  INV_X1_12T g220(.I (K_sub[43]), .ZN (n_55));
  XOR2_X1_12T g221(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  HA_X1_12T g222(.A (R[27]), .B (K_sub[40]), .CO (UNCONNECTED11), .S
       (X[40]));
  OR2_X2_12T g223(.A1 (n_53), .A2 (n_54), .Z (X[39]));
  NOR2_X1_12T g224(.A1 (R[26]), .A2 (n_52), .ZN (n_54));
  AND2_X1_12T g225(.A1 (n_52), .A2 (R[26]), .Z (n_53));
  INV_X1_12T g226(.I (K_sub[39]), .ZN (n_52));
  NAND2_X2_12T g227(.A1 (n_49), .A2 (n_50), .ZN (n_51));
  INV_X1_12T g228(.I (R[25]), .ZN (n_50));
  CLKBUF_X12_12T fopt(.I (K_sub[38]), .Z (n_49));
  OAI21_X2_12T g229(.A1 (n_50), .A2 (n_49), .B (n_51), .ZN (X[38]));
  XOR2_X1_12T g230(.A1 (R[25]), .A2 (K_sub[36]), .Z (X[36]));
  NAND2_X2_12T g231(.A1 (n_48), .A2 (n_46), .ZN (X[37]));
  OR2_X2_12T g232(.A1 (n_47), .A2 (n_45), .Z (X[35]));
  NAND2_X1_12T g233(.A1 (n_44), .A2 (K_sub[37]), .ZN (n_48));
  NOR2_X1_12T g234(.A1 (n_44), .A2 (n_43), .ZN (n_47));
  OR2_X1_12T g235(.A1 (n_44), .A2 (K_sub[37]), .Z (n_46));
  AND2_X1_12T g236(.A1 (n_44), .A2 (n_43), .Z (n_45));
  INV_X1_12T g237(.I (R[24]), .ZN (n_44));
  CLKBUF_X12_12T fopt238(.I (K_sub[35]), .Z (n_43));
  XNOR2_X1_12T g239(.A1 (n_42), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g240(.I (K_sub[34]), .ZN (n_42));
  XNOR2_X1_12T g241(.A1 (n_41), .A2 (R[22]), .ZN (X[33]));
  INV_X1_12T g242(.I (K_sub[33]), .ZN (n_41));
  NAND2_X2_12T g243(.A1 (n_40), .A2 (n_39), .ZN (X[32]));
  XOR2_X1_12T g244(.A1 (R[21]), .A2 (K_sub[30]), .Z (X[30]));
  NAND2_X1_12T g245(.A1 (n_37), .A2 (n_38), .ZN (n_40));
  OR2_X2_12T g246(.A1 (n_38), .A2 (n_37), .Z (n_39));
  INV_X1_12T g247(.I (R[21]), .ZN (n_38));
  CLKBUF_X12_12T fopt248(.I (K_sub[32]), .Z (n_37));
  OR2_X2_12T g249(.A1 (n_34), .A2 (n_36), .Z (X[31]));
  NAND2_X1_12T g250(.A1 (n_33), .A2 (n_35), .ZN (X[29]));
  NOR2_X1_12T g251(.A1 (R[20]), .A2 (n_31), .ZN (n_36));
  NAND2_X1_12T g252(.A1 (R[20]), .A2 (n_32), .ZN (n_35));
  AND2_X1_12T g253(.A1 (R[20]), .A2 (n_31), .Z (n_34));
  OR2_X1_12T g254(.A1 (R[20]), .A2 (n_32), .Z (n_33));
  INV_X1_12T g255(.I (K_sub[29]), .ZN (n_32));
  INV_X1_12T g256(.I (K_sub[31]), .ZN (n_31));
  XOR2_X1_12T g257(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  XOR2_X1_12T g258(.A1 (R[18]), .A2 (K_sub[27]), .Z (X[27]));
  NAND2_X2_12T g259(.A1 (n_30), .A2 (n_29), .ZN (X[26]));
  OAI22_X2_12T g260(.A1 (n_27), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_28), .ZN (X[24]));
  NAND2_X1_12T g261(.A1 (n_27), .A2 (n_26), .ZN (n_30));
  OR2_X2_12T g262(.A1 (n_26), .A2 (n_27), .Z (n_29));
  INV_X2_8T g263(.I (K_sub[24]), .ZN (n_28));
  INV_X1_12T g264(.I (R[17]), .ZN (n_27));
  CLKBUF_X12_12T fopt265(.I (K_sub[26]), .Z (n_26));
  XOR2_X1_12T g266(.A1 (R[16]), .A2 (K_sub[23]), .Z (X[23]));
  XOR2_X1_12T g267(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XOR2_X1_12T g268(.A1 (K_sub[22]), .A2 (R[15]), .Z (X[22]));
  XOR2_X1_12T g269(.A1 (K_sub[21]), .A2 (R[14]), .Z (X[21]));
  OR2_X2_12T g270(.A1 (n_25), .A2 (n_24), .Z (X[20]));
  OAI22_X2_12T g271(.A1 (n_22), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_23), .ZN (X[18]));
  AND2_X1_12T g272(.A1 (n_21), .A2 (n_22), .Z (n_25));
  NOR2_X1_12T g273(.A1 (n_22), .A2 (n_21), .ZN (n_24));
  INV_X1_12T g274(.I (K_sub[18]), .ZN (n_23));
  INV_X1_12T g275(.I (R[13]), .ZN (n_22));
  CLKBUF_X12_12T fopt276(.I (K_sub[20]), .Z (n_21));
  INV_X2_8T g277(.I (R[12]), .ZN (n_20));
  INV_X2_12T g3(.I (n_19), .ZN (X[19]));
  MUX2_X1_12T g278(.I0 (n_20), .I1 (R[12]), .S (K_sub[19]), .Z (n_19));
  XNOR2_X1_12T g279(.A1 (n_20), .A2 (K_sub[17]), .ZN (X[17]));
  XOR2_X1_12T g280(.A1 (R[11]), .A2 (K_sub[16]), .Z (X[16]));
  INV_X1_8T g281(.I (R[10]), .ZN (n_18));
  OAI21_X2_12T g282(.A1 (n_16), .A2 (n_18), .B (n_17), .ZN (X[15]));
  OR2_X1_12T g283(.A1 (n_15), .A2 (R[10]), .Z (n_17));
  INV_X1_12T fopt203(.I (n_15), .ZN (n_16));
  INV_X1_12T fopt204(.I (K_sub[15]), .ZN (n_15));
  HA_X1_12T g284(.A (R[9]), .B (K_sub[14]), .CO (UNCONNECTED12), .S
       (X[14]));
  XOR2_X1_12T g285(.A1 (K_sub[12]), .A2 (R[9]), .Z (X[12]));
  OAI22_X2_12T g286(.A1 (n_13), .A2 (K_sub[13]), .B1 (R[8]), .B2
       (n_14), .ZN (X[13]));
  XNOR2_X1_12T g287(.A1 (n_13), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_12T g288(.I (K_sub[13]), .ZN (n_14));
  INV_X1_8T g289(.I (R[8]), .ZN (n_13));
  XOR2_X1_12T g290(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XNOR2_X1_12T g291(.A1 (n_12), .A2 (R[6]), .ZN (X[9]));
  INV_X1_12T g292(.I (K_sub[9]), .ZN (n_12));
  XNOR2_X1_12T g293(.A1 (R[5]), .A2 (n_8), .ZN (X[6]));
  NAND2_X2_12T g294(.A1 (n_10), .A2 (n_11), .ZN (X[8]));
  NAND2_X1_12T g295(.A1 (R[5]), .A2 (n_9), .ZN (n_11));
  OR2_X1_12T g296(.A1 (R[5]), .A2 (n_9), .Z (n_10));
  INV_X1_12T g297(.I (K_sub[8]), .ZN (n_9));
  INV_X1_12T g298(.I (K_sub[6]), .ZN (n_8));
  OAI22_X2_12T g299(.A1 (n_4), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_5),
       .ZN (X[5]));
  OR2_X2_12T g300(.A1 (n_6), .A2 (n_7), .Z (X[7]));
  NOR2_X1_12T g301(.A1 (n_4), .A2 (n_3), .ZN (n_7));
  AND2_X1_12T g302(.A1 (n_3), .A2 (n_4), .Z (n_6));
  INV_X1_12T g303(.I (K_sub[5]), .ZN (n_5));
  INV_X1_12T g304(.I (R[4]), .ZN (n_4));
  CLKBUF_X12_12T fopt305(.I (K_sub[7]), .Z (n_3));
  XOR2_X1_12T g306(.A1 (R[3]), .A2 (K_sub[4]), .Z (X[4]));
  OR2_X2_12T g307(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g308(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g309(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g310(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_86(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X2_8T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X2_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X2_8T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X1_12T g1073(.I (n_46), .ZN (n_47));
  INV_X1_12T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_12T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X1_12T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X1_12T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X2_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X2_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X2_8T g1117(.I (addr[6]), .ZN (n_4));
  INV_X2_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X2_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_101(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X2_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X2_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_116(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_8T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62), .ZN
       (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_8T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X1_8T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_8T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_8T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_12T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_8T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_8T g1077(.I (n_26), .ZN (n_27));
  INV_X1_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X2_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X2_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X1_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X1_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X2_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X1_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_12T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_8T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_131(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_8T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_12T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X1_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_8T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29), .ZN
       (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_12T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_8T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_8T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_8T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_8T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X1_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X1_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X1_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_146(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_12T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_12T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_12T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X2_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X1_8T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X2_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X2_8T g1355(.I (n_17), .ZN (n_16));
  INV_X1_12T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X1_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X2_8T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X2_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_12T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X2_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X2_8T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_8T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_161(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_88), .A2 (n_45), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_8T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X1_12T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_12T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X2_8T g1043(.I (n_22), .ZN (n_21));
  INV_X1_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X1_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_176(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_191(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_0), .A3 (n_60), .A4 (n_59), .Z
       (n_106));
  AOI21_X1_8T g1185(.A1 (n_68), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_65), .A4 (n_58), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_56), .A2 (n_12), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_61), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_77), .A2 (n_43), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_0), .A2 (n_78), .A3 (n_66), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_57), .A2 (n_11), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_49), .A3 (n_64), .A4 (n_62), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_41), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_63), .A2 (n_8), .B1 (n_27), .B2 (n_35), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_69), .A2 (n_27), .B1 (n_14), .B2 (n_40), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_32), .A2 (n_33), .A3 (n_67), .ZN (n_92));
  NOR3_X1_8T g1199(.A1 (n_37), .A2 (n_31), .A3 (n_3), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_39), .A2 (n_34), .B1 (n_45), .B2 (n_27),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_44), .A2 (n_26), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_55), .A2 (n_52), .B (n_27), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_37), .A2 (n_48), .B1 (n_18), .B2 (n_20),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_47), .A2 (n_22), .B1 (n_36), .B2 (n_25),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_46), .A2 (n_10), .B1 (n_42), .B2 (n_24),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_38), .A2 (n_48), .B (n_80), .ZN (n_84));
  INV_X1_8T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_24), .A2 (n_9), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_8T g1209(.A1 (n_49), .A2 (n_14), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_41), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_8), .A2 (n_54), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_39), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_8T g1213(.A1 (n_46), .A2 (n_18), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_37), .A2 (n_50), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_8), .A2 (n_55), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_14), .A2 (n_19), .B1 (n_7), .B2 (n_27), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_17), .A2 (n_18), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_38), .A2 (n_40), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_15), .A2 (addr[5]), .B (n_47), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_40), .A2 (n_23), .ZN (n_82));
  OAI22_X1_8T g1222(.A1 (n_22), .A2 (n_10), .B1 (n_21), .B2 (addr[6]),
       .ZN (n_69));
  OAI21_X1_12T g1223(.A1 (n_24), .A2 (n_29), .B (n_51), .ZN (n_68));
  NOR3_X1_8T g1224(.A1 (n_11), .A2 (n_10), .A3 (addr[3]), .ZN (n_67));
  NAND3_X1_8T g1225(.A1 (n_2), .A2 (n_30), .A3 (n_26), .ZN (n_66));
  NOR3_X1_8T g1226(.A1 (n_38), .A2 (n_11), .A3 (addr[1]), .ZN (n_65));
  NOR3_X1_12T g1227(.A1 (n_23), .A2 (n_28), .A3 (n_15), .ZN (n_64));
  OAI21_X1_12T g1228(.A1 (n_13), .A2 (n_16), .B (n_41), .ZN (n_63));
  NOR3_X1_8T g1229(.A1 (n_24), .A2 (n_25), .A3 (n_10), .ZN (n_62));
  NOR3_X1_12T g1230(.A1 (n_25), .A2 (n_13), .A3 (n_10), .ZN (n_61));
  NAND3_X1_8T g1231(.A1 (n_22), .A2 (n_26), .A3 (n_1), .ZN (n_60));
  OR3_X1_8T g1232(.A1 (n_39), .A2 (n_28), .A3 (n_3), .Z (n_59));
  AND4_X1_8T g1233(.A1 (n_39), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_6),
       .Z (n_58));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_16), .B1 (addr[6]), .B2
       (n_14), .ZN (n_57));
  OAI21_X1_8T g1235(.A1 (n_17), .A2 (n_1), .B (n_53), .ZN (n_56));
  INV_X1_8T g1236(.I (n_53), .ZN (n_54));
  INV_X1_12T g1237(.I (n_51), .ZN (n_52));
  NOR2_X1_8T g1239(.A1 (n_30), .A2 (n_24), .ZN (n_45));
  NOR2_X1_8T g1240(.A1 (n_4), .A2 (n_17), .ZN (n_44));
  NOR2_X1_12T g1241(.A1 (n_15), .A2 (addr[3]), .ZN (n_55));
  NAND2_X1_12T g1242(.A1 (n_22), .A2 (addr[6]), .ZN (n_53));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_22), .ZN (n_51));
  NAND2_X1_12T g1244(.A1 (n_8), .A2 (n_3), .ZN (n_50));
  NOR2_X1_12T g1245(.A1 (n_18), .A2 (n_11), .ZN (n_49));
  NAND2_X1_8T g1246(.A1 (n_8), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1247(.A1 (n_30), .A2 (n_12), .ZN (n_47));
  NAND2_X1_8T g1248(.A1 (n_22), .A2 (addr[5]), .ZN (n_46));
  INV_X2_8T g1249(.I (n_42), .ZN (n_43));
  INV_X1_12T g1250(.I (n_38), .ZN (n_37));
  NAND2_X1_8T g1251(.A1 (n_10), .A2 (n_22), .ZN (n_36));
  NOR2_X1_8T g1252(.A1 (n_13), .A2 (addr[6]), .ZN (n_35));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_9), .ZN (n_34));
  NOR3_X1_8T g1254(.A1 (n_17), .A2 (addr[2]), .A3 (n_6), .ZN (n_33));
  NOR3_X1_8T g1255(.A1 (n_24), .A2 (n_1), .A3 (addr[4]), .ZN (n_32));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_26), .ZN
       (n_31));
  NAND2_X1_8T g1257(.A1 (n_1), .A2 (n_12), .ZN (n_42));
  NAND2_X1_12T g1258(.A1 (n_22), .A2 (n_16), .ZN (n_41));
  NOR2_X1_12T g1259(.A1 (n_25), .A2 (addr[6]), .ZN (n_40));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_39));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_38));
  INV_X1_8T g1262(.I (n_30), .ZN (n_29));
  INV_X1_8T g1263(.I (n_28), .ZN (n_27));
  INV_X2_8T g1264(.I (n_26), .ZN (n_25));
  INV_X1_8T g1265(.I (n_24), .ZN (n_23));
  INV_X1_8T g1266(.I (n_22), .ZN (n_21));
  NAND2_X1_8T g1267(.A1 (n_5), .A2 (n_2), .ZN (n_20));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_19));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_30));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_26));
  NAND2_X1_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_24));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_22));
  INV_X2_8T g1274(.I (n_16), .ZN (n_15));
  INV_X2_8T g1275(.I (n_14), .ZN (n_13));
  INV_X2_8T g1276(.I (n_12), .ZN (n_11));
  INV_X2_8T g1278(.I (n_9), .ZN (n_8));
  NOR2_X1_8T g1279(.A1 (n_1), .A2 (addr[1]), .ZN (n_7));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_18));
  NAND2_X1_12T g1281(.A1 (n_2), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_1), .ZN (n_16));
  NOR2_X1_12T g1283(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g1284(.A1 (n_6), .A2 (addr[4]), .ZN (n_12));
  NAND2_X1_12T g1285(.A1 (n_1), .A2 (addr[6]), .ZN (n_10));
  NAND2_X1_12T g1286(.A1 (n_6), .A2 (addr[4]), .ZN (n_9));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_6));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_5));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_4));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_2));
  INV_X2_12T g1292(.I (addr[2]), .ZN (n_1));
  OR2_X1_8T g2(.A1 (n_50), .A2 (n_10), .Z (n_0));
endmodule

module crp_71(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED13, UNCONNECTED14, \X[43]_42 , \X[44]_41 , \X[45]_40
       , \X[46]_39 , \X[47]_38 , \X[48]_37 ;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66;
  sbox1_86 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_101 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_116 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_131 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_146 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_161 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_176 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_191 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_64), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X1_12T g204(.A1 (n_65), .A2 (n_66), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_64), .A2 (K_sub[48]), .ZN (n_66));
  AND2_X1_12T g206(.A1 (n_64), .A2 (K_sub[48]), .Z (n_65));
  INV_X1_8T g207(.I (R[1]), .ZN (n_64));
  OAI22_X2_12T g208(.A1 (n_61), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_62), .ZN (X[1]));
  OAI22_X1_12T g209(.A1 (n_61), .A2 (K_sub[47]), .B1 (R[32]), .B2
       (n_63), .ZN (\X[47]_38 ));
  INV_X1_8T g210(.I (K_sub[47]), .ZN (n_63));
  INV_X1_12T g211(.I (K_sub[1]), .ZN (n_62));
  INV_X1_12T g212(.I (R[32]), .ZN (n_61));
  OR2_X2_12T g198(.A1 (n_59), .A2 (n_60), .Z (\X[46]_39 ));
  NOR2_X1_12T g199(.A1 (R[31]), .A2 (n_58), .ZN (n_60));
  AND2_X1_12T g200(.A1 (n_58), .A2 (R[31]), .Z (n_59));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_58));
  XOR2_X1_12T g2(.A1 (R[30]), .A2 (K_sub[45]), .Z (\X[45]_40 ));
  OAI22_X2_12T g213(.A1 (n_56), .A2 (K_sub[44]), .B1 (R[29]), .B2
       (n_57), .ZN (\X[44]_41 ));
  INV_X1_12T g214(.I (K_sub[44]), .ZN (n_57));
  INV_X1_8T g215(.I (R[29]), .ZN (n_56));
  HA_X1_12T g216(.A (K_sub[42]), .B (R[29]), .CO (UNCONNECTED13), .S
       (X[42]));
  OR2_X2_12T g217(.A1 (n_54), .A2 (n_55), .Z (\X[43]_42 ));
  NOR2_X1_12T g218(.A1 (R[28]), .A2 (n_53), .ZN (n_55));
  AND2_X1_12T g219(.A1 (n_53), .A2 (R[28]), .Z (n_54));
  INV_X1_12T g220(.I (K_sub[43]), .ZN (n_53));
  XOR2_X1_12T g221(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  XNOR2_X1_12T g222(.A1 (n_52), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g223(.I (K_sub[40]), .ZN (n_52));
  OR2_X2_12T g224(.A1 (n_50), .A2 (n_51), .Z (X[39]));
  NOR2_X1_12T g225(.A1 (R[26]), .A2 (n_49), .ZN (n_51));
  AND2_X1_12T g226(.A1 (R[26]), .A2 (n_49), .Z (n_50));
  INV_X1_12T g227(.I (K_sub[39]), .ZN (n_49));
  NAND2_X2_12T g228(.A1 (n_48), .A2 (n_47), .ZN (X[38]));
  XNOR2_X1_12T g229(.A1 (R[25]), .A2 (n_46), .ZN (X[36]));
  NAND2_X1_12T g230(.A1 (n_45), .A2 (n_44), .ZN (n_48));
  OR2_X1_12T g231(.A1 (n_44), .A2 (n_45), .Z (n_47));
  INV_X1_12T g232(.I (K_sub[36]), .ZN (n_46));
  INV_X1_12T g233(.I (R[25]), .ZN (n_45));
  CLKBUF_X12_12T fopt(.I (K_sub[38]), .Z (n_44));
  NAND2_X2_12T g234(.A1 (n_43), .A2 (n_41), .ZN (X[37]));
  OR2_X2_12T g235(.A1 (n_40), .A2 (n_42), .Z (X[35]));
  NAND2_X1_12T g236(.A1 (n_39), .A2 (K_sub[37]), .ZN (n_43));
  NOR2_X1_12T g237(.A1 (n_39), .A2 (n_38), .ZN (n_42));
  OR2_X1_12T g238(.A1 (n_39), .A2 (K_sub[37]), .Z (n_41));
  AND2_X1_12T g239(.A1 (n_39), .A2 (n_38), .Z (n_40));
  INV_X1_12T g240(.I (R[24]), .ZN (n_39));
  CLKBUF_X12_12T fopt241(.I (K_sub[35]), .Z (n_38));
  HA_X1_12T g242(.A (R[23]), .B (K_sub[34]), .CO (UNCONNECTED14), .S
       (X[34]));
  XNOR2_X1_12T g243(.A1 (n_37), .A2 (R[22]), .ZN (X[33]));
  INV_X1_12T g244(.I (K_sub[33]), .ZN (n_37));
  XOR2_X1_12T g245(.A1 (R[21]), .A2 (K_sub[30]), .Z (X[30]));
  NAND2_X2_12T g246(.A1 (n_34), .A2 (n_35), .ZN (n_36));
  INV_X1_12T g247(.I (R[21]), .ZN (n_35));
  CLKBUF_X12_12T fopt248(.I (K_sub[32]), .Z (n_34));
  OAI21_X2_12T g249(.A1 (n_34), .A2 (n_35), .B (n_36), .ZN (X[32]));
  OAI22_X1_12T g250(.A1 (n_30), .A2 (K_sub[31]), .B1 (R[20]), .B2
       (n_31), .ZN (X[31]));
  NAND2_X1_12T g251(.A1 (n_32), .A2 (n_33), .ZN (X[29]));
  OR2_X1_12T g252(.A1 (n_30), .A2 (K_sub[29]), .Z (n_33));
  NAND2_X1_12T g253(.A1 (n_30), .A2 (K_sub[29]), .ZN (n_32));
  INV_X1_8T g254(.I (K_sub[31]), .ZN (n_31));
  INV_X1_12T g255(.I (R[20]), .ZN (n_30));
  XOR2_X1_12T g256(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  OAI22_X2_12T g257(.A1 (n_29), .A2 (K_sub[27]), .B1 (R[18]), .B2
       (n_28), .ZN (X[27]));
  INV_X1_8T g258(.I (R[18]), .ZN (n_29));
  INV_X1_12T g259(.I (K_sub[27]), .ZN (n_28));
  OAI22_X2_12T g260(.A1 (n_25), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_26), .ZN (X[24]));
  NAND2_X1_12T g261(.A1 (n_25), .A2 (n_24), .ZN (n_27));
  INV_X2_8T g262(.I (K_sub[24]), .ZN (n_26));
  INV_X1_12T g263(.I (R[17]), .ZN (n_25));
  CLKBUF_X12_12T fopt264(.I (K_sub[26]), .Z (n_24));
  OAI21_X2_12T g265(.A1 (n_24), .A2 (n_25), .B (n_27), .ZN (X[26]));
  XOR2_X1_12T g266(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XOR2_X1_12T g267(.A1 (R[16]), .A2 (K_sub[23]), .Z (X[23]));
  XOR2_X1_12T g268(.A1 (K_sub[22]), .A2 (R[15]), .Z (X[22]));
  XOR2_X1_12T g269(.A1 (R[14]), .A2 (K_sub[21]), .Z (X[21]));
  OAI22_X2_12T g270(.A1 (n_22), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_23), .ZN (X[18]));
  INV_X1_12T g271(.I (K_sub[18]), .ZN (n_23));
  INV_X1_12T g272(.I (R[13]), .ZN (n_22));
  XNOR2_X1_12T g273(.A1 (K_sub[20]), .A2 (n_22), .ZN (X[20]));
  OR2_X2_12T g274(.A1 (n_21), .A2 (n_19), .Z (X[19]));
  OR2_X2_12T g275(.A1 (n_18), .A2 (n_20), .Z (X[17]));
  NOR2_X1_12T g276(.A1 (R[12]), .A2 (n_17), .ZN (n_21));
  NOR2_X1_12T g277(.A1 (n_16), .A2 (n_15), .ZN (n_20));
  NOR2_X1_12T g278(.A1 (n_16), .A2 (K_sub[19]), .ZN (n_19));
  AND2_X1_12T g279(.A1 (n_15), .A2 (n_16), .Z (n_18));
  INV_X1_12T g280(.I (K_sub[19]), .ZN (n_17));
  INV_X1_12T g281(.I (R[12]), .ZN (n_16));
  CLKBUF_X12_12T fopt282(.I (K_sub[17]), .Z (n_15));
  XOR2_X1_12T g283(.A1 (R[11]), .A2 (K_sub[16]), .Z (X[16]));
  OAI22_X2_12T g284(.A1 (n_14), .A2 (n_12), .B1 (n_13), .B2 (R[10]),
       .ZN (X[15]));
  INV_X1_8T g285(.I (R[10]), .ZN (n_14));
  INV_X1_12T fopt286(.I (n_12), .ZN (n_13));
  CLKBUF_X12_12T fopt202(.I (K_sub[15]), .Z (n_12));
  XNOR2_X1_12T g287(.A1 (R[9]), .A2 (n_11), .ZN (X[14]));
  INV_X1_12T g288(.I (K_sub[14]), .ZN (n_11));
  XOR2_X1_12T g289(.A1 (K_sub[12]), .A2 (R[9]), .Z (X[12]));
  OAI22_X1_12T g290(.A1 (n_9), .A2 (K_sub[13]), .B1 (R[8]), .B2 (n_10),
       .ZN (X[13]));
  XNOR2_X1_12T g291(.A1 (n_9), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_8T g292(.I (K_sub[13]), .ZN (n_10));
  INV_X2_8T g293(.I (R[8]), .ZN (n_9));
  XOR2_X1_12T g294(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XOR2_X1_12T g295(.A1 (K_sub[9]), .A2 (R[6]), .Z (X[9]));
  XNOR2_X1_12T g296(.A1 (R[5]), .A2 (n_5), .ZN (X[6]));
  NAND2_X2_12T g297(.A1 (n_7), .A2 (n_8), .ZN (X[8]));
  NAND2_X1_12T g298(.A1 (R[5]), .A2 (n_6), .ZN (n_8));
  OR2_X1_12T g299(.A1 (R[5]), .A2 (n_6), .Z (n_7));
  INV_X1_12T g300(.I (K_sub[8]), .ZN (n_6));
  INV_X1_12T g301(.I (K_sub[6]), .ZN (n_5));
  OAI22_X2_12T g302(.A1 (n_3), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_4),
       .ZN (X[5]));
  INV_X1_12T g303(.I (K_sub[5]), .ZN (n_4));
  INV_X1_12T g304(.I (R[4]), .ZN (n_3));
  XNOR2_X1_12T g305(.A1 (K_sub[7]), .A2 (n_3), .ZN (X[7]));
  XOR2_X1_12T g306(.A1 (R[3]), .A2 (K_sub[4]), .Z (X[4]));
  OR2_X2_12T g307(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g308(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g309(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g310(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_85(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X1_12T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X2_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X1_12T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X2_8T g1073(.I (n_46), .ZN (n_47));
  INV_X1_12T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_12T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X2_8T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X1_12T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X1_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X2_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X2_8T g1117(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_100(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X2_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X1_12T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_115(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_19), .A2 (n_68), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_8T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62), .ZN
       (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_12T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_12T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X1_8T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_12T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_12T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_12T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_12T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X2_8T g1077(.I (n_26), .ZN (n_27));
  INV_X2_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X1_12T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X2_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X1_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X1_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X2_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X1_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X2_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_12T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_130(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_12T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_8T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X2_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_8T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29), .ZN
       (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_8T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_12T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_12T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_12T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_12T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X2_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X2_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X2_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_145(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_12T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_12T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_12T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X2_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X1_8T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X2_8T g1355(.I (n_17), .ZN (n_16));
  INV_X1_12T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X1_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X2_8T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X2_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_12T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X2_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X2_8T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_8T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_160(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_88), .A2 (n_45), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_8T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X1_12T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_12T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X2_8T g1043(.I (n_22), .ZN (n_21));
  INV_X1_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X1_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_175(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_190(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_0), .A3 (n_60), .A4 (n_59), .Z
       (n_106));
  AOI21_X1_8T g1185(.A1 (n_68), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_65), .A4 (n_58), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_56), .A2 (n_12), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_61), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_77), .A2 (n_43), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_0), .A2 (n_78), .A3 (n_66), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_57), .A2 (n_11), .B (n_89), .ZN (n_97));
  NOR4_X2_8T g1194(.A1 (n_81), .A2 (n_49), .A3 (n_62), .A4 (n_64), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_41), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_63), .A2 (n_8), .B1 (n_27), .B2 (n_35), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_69), .A2 (n_27), .B1 (n_14), .B2 (n_40), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_32), .A2 (n_33), .A3 (n_67), .ZN (n_92));
  NOR3_X1_12T g1199(.A1 (n_37), .A2 (n_31), .A3 (n_3), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_39), .A2 (n_34), .B1 (n_45), .B2 (n_27),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_44), .A2 (n_26), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_55), .A2 (n_52), .B (n_27), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_37), .A2 (n_48), .B1 (n_18), .B2 (n_20),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_47), .A2 (n_22), .B1 (n_36), .B2 (n_25),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_46), .A2 (n_10), .B1 (n_42), .B2 (n_24),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_38), .A2 (n_48), .B (n_80), .ZN (n_84));
  INV_X1_12T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_24), .A2 (n_9), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_8T g1209(.A1 (n_49), .A2 (n_14), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_41), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_8), .A2 (n_54), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_39), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_12T g1213(.A1 (n_46), .A2 (n_18), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_37), .A2 (n_50), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_8), .A2 (n_55), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_14), .A2 (n_19), .B1 (n_7), .B2 (n_27), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_17), .A2 (n_18), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_38), .A2 (n_40), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_15), .A2 (addr[5]), .B (n_47), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_40), .A2 (n_23), .ZN (n_82));
  OAI22_X1_12T g1222(.A1 (n_22), .A2 (n_10), .B1 (n_21), .B2 (addr[6]),
       .ZN (n_69));
  OAI21_X1_12T g1223(.A1 (n_24), .A2 (n_29), .B (n_51), .ZN (n_68));
  NOR3_X1_8T g1224(.A1 (n_11), .A2 (n_10), .A3 (addr[3]), .ZN (n_67));
  NAND3_X1_8T g1225(.A1 (n_2), .A2 (n_30), .A3 (n_26), .ZN (n_66));
  NOR3_X1_8T g1226(.A1 (n_38), .A2 (n_11), .A3 (addr[1]), .ZN (n_65));
  NOR3_X1_12T g1227(.A1 (n_23), .A2 (n_28), .A3 (n_15), .ZN (n_64));
  OAI21_X1_8T g1228(.A1 (n_13), .A2 (n_16), .B (n_41), .ZN (n_63));
  NOR3_X1_8T g1229(.A1 (n_24), .A2 (n_25), .A3 (n_10), .ZN (n_62));
  NOR3_X1_12T g1230(.A1 (n_25), .A2 (n_13), .A3 (n_10), .ZN (n_61));
  NAND3_X1_8T g1231(.A1 (n_22), .A2 (n_26), .A3 (n_1), .ZN (n_60));
  OR3_X1_8T g1232(.A1 (n_39), .A2 (n_28), .A3 (n_3), .Z (n_59));
  AND4_X1_8T g1233(.A1 (n_39), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_6),
       .Z (n_58));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_16), .B1 (addr[6]), .B2
       (n_14), .ZN (n_57));
  OAI21_X1_8T g1235(.A1 (n_17), .A2 (n_1), .B (n_53), .ZN (n_56));
  INV_X1_8T g1236(.I (n_53), .ZN (n_54));
  INV_X1_12T g1237(.I (n_51), .ZN (n_52));
  NOR2_X1_8T g1239(.A1 (n_30), .A2 (n_24), .ZN (n_45));
  NOR2_X1_8T g1240(.A1 (n_4), .A2 (n_17), .ZN (n_44));
  NOR2_X1_12T g1241(.A1 (n_15), .A2 (addr[3]), .ZN (n_55));
  NAND2_X1_12T g1242(.A1 (n_22), .A2 (addr[6]), .ZN (n_53));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_22), .ZN (n_51));
  NAND2_X1_12T g1244(.A1 (n_8), .A2 (n_3), .ZN (n_50));
  NOR2_X1_12T g1245(.A1 (n_18), .A2 (n_11), .ZN (n_49));
  NAND2_X1_8T g1246(.A1 (n_8), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1247(.A1 (n_30), .A2 (n_12), .ZN (n_47));
  NAND2_X1_8T g1248(.A1 (n_22), .A2 (addr[5]), .ZN (n_46));
  INV_X1_12T g1249(.I (n_42), .ZN (n_43));
  INV_X1_12T g1250(.I (n_38), .ZN (n_37));
  NAND2_X1_8T g1251(.A1 (n_10), .A2 (n_22), .ZN (n_36));
  NOR2_X1_8T g1252(.A1 (n_13), .A2 (addr[6]), .ZN (n_35));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_9), .ZN (n_34));
  NOR3_X1_8T g1254(.A1 (n_17), .A2 (addr[2]), .A3 (n_6), .ZN (n_33));
  NOR3_X1_8T g1255(.A1 (n_24), .A2 (n_1), .A3 (addr[4]), .ZN (n_32));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_26), .ZN
       (n_31));
  NAND2_X1_8T g1257(.A1 (n_1), .A2 (n_12), .ZN (n_42));
  NAND2_X1_12T g1258(.A1 (n_22), .A2 (n_16), .ZN (n_41));
  NOR2_X1_12T g1259(.A1 (n_25), .A2 (addr[6]), .ZN (n_40));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_39));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_38));
  INV_X1_8T g1262(.I (n_30), .ZN (n_29));
  INV_X1_8T g1263(.I (n_28), .ZN (n_27));
  INV_X1_12T g1264(.I (n_26), .ZN (n_25));
  INV_X1_8T g1265(.I (n_24), .ZN (n_23));
  INV_X1_8T g1266(.I (n_22), .ZN (n_21));
  NAND2_X1_8T g1267(.A1 (n_5), .A2 (n_2), .ZN (n_20));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_19));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_30));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_26));
  NAND2_X2_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_24));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_22));
  INV_X1_8T g1274(.I (n_16), .ZN (n_15));
  INV_X1_12T g1275(.I (n_14), .ZN (n_13));
  INV_X1_12T g1276(.I (n_12), .ZN (n_11));
  INV_X1_12T g1278(.I (n_9), .ZN (n_8));
  NOR2_X1_8T g1279(.A1 (n_1), .A2 (addr[1]), .ZN (n_7));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_18));
  NAND2_X1_12T g1281(.A1 (n_2), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_1), .ZN (n_16));
  NOR2_X1_12T g1283(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g1284(.A1 (n_6), .A2 (addr[4]), .ZN (n_12));
  NAND2_X1_12T g1285(.A1 (n_1), .A2 (addr[6]), .ZN (n_10));
  NAND2_X1_12T g1286(.A1 (n_6), .A2 (addr[4]), .ZN (n_9));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_6));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_5));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_4));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1292(.I (addr[2]), .ZN (n_1));
  OR2_X1_8T g2(.A1 (n_50), .A2 (n_10), .Z (n_0));
endmodule

module crp_70(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED15, UNCONNECTED16, \X[43]_42 , \X[44]_41 , \X[45]_40
       , \X[46]_39 , \X[47]_38 , \X[48]_37 ;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70;
  sbox1_85 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_100 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_115 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_130 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_145 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_160 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_175 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_190 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_68), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X1_12T g204(.A1 (n_69), .A2 (n_70), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_68), .A2 (K_sub[48]), .ZN (n_70));
  AND2_X1_12T g206(.A1 (n_68), .A2 (K_sub[48]), .Z (n_69));
  INV_X1_8T g207(.I (R[1]), .ZN (n_68));
  OAI22_X2_12T g208(.A1 (n_65), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_66), .ZN (X[1]));
  OAI22_X2_12T g209(.A1 (n_65), .A2 (K_sub[47]), .B1 (R[32]), .B2
       (n_67), .ZN (\X[47]_38 ));
  INV_X1_12T g210(.I (K_sub[47]), .ZN (n_67));
  INV_X1_8T g211(.I (K_sub[1]), .ZN (n_66));
  INV_X2_8T g212(.I (R[32]), .ZN (n_65));
  OR2_X1_12T g198(.A1 (n_63), .A2 (n_64), .Z (\X[46]_39 ));
  NOR2_X1_8T g199(.A1 (R[31]), .A2 (n_62), .ZN (n_64));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_62), .Z (n_63));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_62));
  OAI22_X2_12T g213(.A1 (n_61), .A2 (K_sub[45]), .B1 (R[30]), .B2
       (n_60), .ZN (\X[45]_40 ));
  INV_X1_8T g214(.I (R[30]), .ZN (n_61));
  INV_X1_12T g215(.I (K_sub[45]), .ZN (n_60));
  OAI22_X2_12T g216(.A1 (n_58), .A2 (K_sub[44]), .B1 (R[29]), .B2
       (n_59), .ZN (\X[44]_41 ));
  INV_X1_12T g217(.I (K_sub[44]), .ZN (n_59));
  INV_X1_8T g218(.I (R[29]), .ZN (n_58));
  HA_X1_12T g219(.A (K_sub[42]), .B (R[29]), .CO (UNCONNECTED15), .S
       (X[42]));
  OR2_X2_12T g220(.A1 (n_57), .A2 (n_56), .Z (\X[43]_42 ));
  NOR2_X1_12T g221(.A1 (R[28]), .A2 (n_55), .ZN (n_57));
  AND2_X1_12T g222(.A1 (R[28]), .A2 (n_55), .Z (n_56));
  INV_X1_12T g223(.I (K_sub[43]), .ZN (n_55));
  XOR2_X1_12T g2(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  XNOR2_X1_12T g224(.A1 (n_54), .A2 (R[27]), .ZN (X[40]));
  INV_X1_12T g225(.I (K_sub[40]), .ZN (n_54));
  OR2_X2_12T g226(.A1 (n_53), .A2 (n_52), .Z (X[39]));
  NOR2_X1_12T g227(.A1 (R[26]), .A2 (n_51), .ZN (n_53));
  AND2_X1_12T g228(.A1 (n_51), .A2 (R[26]), .Z (n_52));
  INV_X1_12T g229(.I (K_sub[39]), .ZN (n_51));
  NAND2_X2_12T g230(.A1 (n_50), .A2 (n_49), .ZN (X[38]));
  XNOR2_X1_12T g231(.A1 (R[25]), .A2 (n_48), .ZN (X[36]));
  NAND2_X1_12T g232(.A1 (n_47), .A2 (n_46), .ZN (n_50));
  OR2_X1_12T g233(.A1 (n_46), .A2 (n_47), .Z (n_49));
  INV_X1_12T g234(.I (K_sub[36]), .ZN (n_48));
  INV_X1_12T g235(.I (R[25]), .ZN (n_47));
  CLKBUF_X12_12T fopt(.I (K_sub[38]), .Z (n_46));
  NAND2_X2_12T g236(.A1 (n_45), .A2 (n_43), .ZN (X[37]));
  OR2_X2_12T g237(.A1 (n_44), .A2 (n_42), .Z (X[35]));
  NAND2_X1_12T g238(.A1 (n_41), .A2 (K_sub[37]), .ZN (n_45));
  NOR2_X1_12T g239(.A1 (n_41), .A2 (n_40), .ZN (n_44));
  OR2_X1_12T g240(.A1 (n_41), .A2 (K_sub[37]), .Z (n_43));
  AND2_X1_12T g241(.A1 (n_41), .A2 (n_40), .Z (n_42));
  INV_X1_12T g242(.I (R[24]), .ZN (n_41));
  CLKBUF_X12_12T fopt243(.I (K_sub[35]), .Z (n_40));
  XNOR2_X1_12T g244(.A1 (n_39), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g245(.I (K_sub[34]), .ZN (n_39));
  HA_X1_12T g246(.A (R[22]), .B (K_sub[33]), .CO (UNCONNECTED16), .S
       (X[33]));
  XOR2_X1_12T g247(.A1 (R[21]), .A2 (K_sub[30]), .Z (X[30]));
  NAND2_X2_12T g248(.A1 (n_36), .A2 (n_37), .ZN (n_38));
  INV_X1_12T g249(.I (R[21]), .ZN (n_37));
  CLKBUF_X12_12T fopt250(.I (K_sub[32]), .Z (n_36));
  OAI21_X2_12T g251(.A1 (n_36), .A2 (n_37), .B (n_38), .ZN (X[32]));
  OAI22_X1_12T g252(.A1 (n_32), .A2 (K_sub[31]), .B1 (R[20]), .B2
       (n_33), .ZN (X[31]));
  NAND2_X1_12T g253(.A1 (n_34), .A2 (n_35), .ZN (X[29]));
  OR2_X1_12T g254(.A1 (n_32), .A2 (K_sub[29]), .Z (n_35));
  NAND2_X1_12T g255(.A1 (n_32), .A2 (K_sub[29]), .ZN (n_34));
  INV_X1_8T g256(.I (K_sub[31]), .ZN (n_33));
  INV_X1_12T g257(.I (R[20]), .ZN (n_32));
  CLKBUF_X12_12T fopt202(.I (K_sub[28]), .Z (n_31));
  XOR2_X1_12T g258(.A1 (R[19]), .A2 (n_31), .Z (X[28]));
  OAI22_X2_12T g259(.A1 (n_30), .A2 (K_sub[27]), .B1 (R[18]), .B2
       (n_29), .ZN (X[27]));
  INV_X1_8T g260(.I (R[18]), .ZN (n_30));
  INV_X1_12T g261(.I (K_sub[27]), .ZN (n_29));
  NAND2_X2_12T g262(.A1 (n_28), .A2 (n_27), .ZN (X[26]));
  OAI22_X2_12T g263(.A1 (n_25), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_26), .ZN (X[24]));
  NAND2_X1_12T g264(.A1 (n_25), .A2 (n_24), .ZN (n_28));
  OR2_X1_12T g265(.A1 (n_25), .A2 (n_24), .Z (n_27));
  INV_X1_12T g266(.I (K_sub[24]), .ZN (n_26));
  INV_X2_8T g267(.I (R[17]), .ZN (n_25));
  CLKBUF_X12_12T fopt268(.I (K_sub[26]), .Z (n_24));
  XOR2_X1_12T g269(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XOR2_X1_12T g270(.A1 (R[16]), .A2 (K_sub[23]), .Z (X[23]));
  XNOR2_X1_12T g271(.A1 (n_23), .A2 (R[15]), .ZN (X[22]));
  INV_X1_12T g272(.I (K_sub[22]), .ZN (n_23));
  XNOR2_X1_12T g273(.A1 (n_22), .A2 (R[14]), .ZN (X[21]));
  INV_X1_12T g274(.I (K_sub[21]), .ZN (n_22));
  OR2_X2_12T g275(.A1 (n_21), .A2 (n_20), .Z (X[20]));
  OAI22_X2_12T g276(.A1 (n_18), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_19), .ZN (X[18]));
  AND2_X1_12T g277(.A1 (K_sub[20]), .A2 (n_18), .Z (n_21));
  NOR2_X1_12T g278(.A1 (n_18), .A2 (K_sub[20]), .ZN (n_20));
  INV_X1_12T g279(.I (K_sub[18]), .ZN (n_19));
  INV_X2_8T g280(.I (R[13]), .ZN (n_18));
  OR2_X1_12T g281(.A1 (n_16), .A2 (n_17), .Z (X[17]));
  NOR2_X1_12T g282(.A1 (n_15), .A2 (K_sub[17]), .ZN (n_17));
  AND2_X1_12T g283(.A1 (n_15), .A2 (K_sub[17]), .Z (n_16));
  INV_X2_8T g284(.I (R[12]), .ZN (n_15));
  INV_X2_12T g3(.I (n_14), .ZN (X[19]));
  MUX2_X1_12T g285(.I0 (n_15), .I1 (R[12]), .S (K_sub[19]), .Z (n_14));
  XOR2_X1_12T g286(.A1 (R[11]), .A2 (K_sub[16]), .Z (X[16]));
  CLKBUF_X12_12T fopt201(.I (K_sub[15]), .Z (n_13));
  XOR2_X1_12T g287(.A1 (R[10]), .A2 (n_13), .Z (X[15]));
  XOR2_X1_12T g288(.A1 (K_sub[12]), .A2 (R[9]), .Z (X[12]));
  XOR2_X1_12T g289(.A1 (R[9]), .A2 (K_sub[14]), .Z (X[14]));
  OAI22_X2_12T g290(.A1 (n_11), .A2 (K_sub[13]), .B1 (R[8]), .B2
       (n_12), .ZN (X[13]));
  XNOR2_X1_12T g291(.A1 (n_11), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_12T g292(.I (K_sub[13]), .ZN (n_12));
  INV_X1_8T g293(.I (R[8]), .ZN (n_11));
  XOR2_X1_12T g294(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XOR2_X1_12T g295(.A1 (K_sub[9]), .A2 (R[6]), .Z (X[9]));
  XNOR2_X1_12T g296(.A1 (R[5]), .A2 (n_7), .ZN (X[6]));
  NAND2_X2_12T g297(.A1 (n_9), .A2 (n_10), .ZN (X[8]));
  NAND2_X1_12T g298(.A1 (R[5]), .A2 (n_8), .ZN (n_10));
  OR2_X1_12T g299(.A1 (R[5]), .A2 (n_8), .Z (n_9));
  INV_X1_12T g300(.I (K_sub[8]), .ZN (n_8));
  INV_X1_12T g301(.I (K_sub[6]), .ZN (n_7));
  OAI22_X2_12T g302(.A1 (n_3), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_4),
       .ZN (X[5]));
  OR2_X2_12T g303(.A1 (n_6), .A2 (n_5), .Z (X[7]));
  NOR2_X1_12T g304(.A1 (n_3), .A2 (K_sub[7]), .ZN (n_6));
  AND2_X1_12T g305(.A1 (n_3), .A2 (K_sub[7]), .Z (n_5));
  INV_X1_12T g306(.I (K_sub[5]), .ZN (n_4));
  INV_X1_12T g307(.I (R[4]), .ZN (n_3));
  XOR2_X1_12T g308(.A1 (R[3]), .A2 (K_sub[4]), .Z (X[4]));
  OR2_X1_12T g309(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g310(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g311(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g312(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_84(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_99), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_8T g1019(.A1 (n_90), .A2 (n_0), .B (n_100), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  OAI21_X1_12T g1021(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_100));
  AOI22_X1_8T g1022(.A1 (n_81), .A2 (n_35), .B1 (n_13), .B2 (n_64), .ZN
       (n_99));
  AOI21_X1_8T g1023(.A1 (n_72), .A2 (n_39), .B (n_87), .ZN (n_98));
  OR4_X1_8T g1024(.A1 (n_57), .A2 (n_63), .A3 (n_80), .A4 (n_83), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_12), .A2 (n_74), .B1 (n_27), .B2 (n_70), .ZN
       (n_96));
  AND4_X1_8T g1026(.A1 (n_85), .A2 (n_78), .A3 (n_60), .A4 (n_75), .Z
       (n_95));
  AOI22_X1_8T g1027(.A1 (n_77), .A2 (n_34), .B1 (n_21), .B2 (n_18), .ZN
       (n_94));
  AOI21_X1_8T g1028(.A1 (n_41), .A2 (n_16), .B (n_79), .ZN (n_93));
  AOI21_X1_8T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_30), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_8T g1032(.A1 (n_33), .A2 (n_40), .B1 (addr[3]), .B2 (n_70),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_5), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_38), .A2 (n_68), .B1 (n_36), .B2 (n_33),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_41), .A2 (n_39), .B1 (n_25), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_28), .A2 (n_54), .B1 (n_41), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_8T g1037(.A1 (n_54), .A2 (n_29), .B1 (n_55), .B2 (n_7), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_45), .A2 (n_22), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_18), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_12T g1042(.A1 (n_16), .A2 (n_24), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_31), .A2 (n_25), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_49), .A2 (addr[5]), .B1 (n_33), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_12T g1045(.A1 (n_45), .A2 (n_55), .B1 (n_33), .B2 (n_11),
       .ZN (n_76));
  AOI22_X1_12T g1046(.A1 (n_47), .A2 (n_34), .B1 (n_39), .B2 (n_20),
       .ZN (n_75));
  AOI22_X1_8T g1047(.A1 (n_54), .A2 (n_23), .B1 (n_25), .B2 (n_1), .ZN
       (n_74));
  INV_X1_12T g1048(.I (n_72), .ZN (n_73));
  INV_X1_8T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_3), .A2 (n_25), .ZN (n_68));
  NOR2_X1_8T g1051(.A1 (n_50), .A2 (n_40), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_39), .A2 (n_37), .B1 (n_18), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  AND2_X1_8T g1054(.A1 (n_20), .A2 (n_52), .Z (n_64));
  NOR2_X1_8T g1055(.A1 (n_34), .A2 (n_3), .ZN (n_72));
  NAND2_X1_8T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X2_12T g1057(.A1 (n_16), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_12T g1058(.A1 (n_54), .A2 (n_19), .A3 (addr[1]), .ZN (n_63));
  AOI22_X1_8T g1059(.A1 (n_32), .A2 (n_13), .B1 (addr[3]), .B2 (n_42),
       .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_35), .A2 (n_18), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_8T g1062(.A1 (n_22), .A2 (n_36), .B1 (n_6), .B2 (n_27), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_11), .A2 (n_2), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_33), .A2 (n_9), .B1 (n_44), .B2 (n_1), .ZN
       (n_57));
  OAI22_X1_12T g1065(.A1 (n_44), .A2 (n_2), .B1 (n_24), .B2 (addr[1]),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_16), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X1_12T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_1), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_42), .A2 (n_15), .ZN (n_50));
  NOR2_X1_8T g1071(.A1 (n_13), .A2 (n_39), .ZN (n_49));
  NAND3_X1_8T g1072(.A1 (n_39), .A2 (n_4), .A3 (addr[5]), .ZN (n_48));
  INV_X2_8T g1073(.I (n_46), .ZN (n_47));
  INV_X1_12T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_41), .ZN (n_40));
  NAND2_X1_8T g1076(.A1 (n_1), .A2 (n_14), .ZN (n_38));
  NOR2_X1_8T g1077(.A1 (n_18), .A2 (addr[3]), .ZN (n_37));
  NAND2_X1_8T g1078(.A1 (n_15), .A2 (addr[4]), .ZN (n_46));
  NAND2_X1_8T g1079(.A1 (n_20), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_8T g1080(.A1 (n_11), .A2 (n_5), .ZN (n_43));
  NOR2_X1_12T g1081(.A1 (n_22), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1082(.A1 (n_24), .A2 (addr[6]), .ZN (n_41));
  NOR2_X1_12T g1083(.A1 (n_22), .A2 (n_5), .ZN (n_39));
  NOR2_X1_8T g1084(.A1 (n_24), .A2 (n_4), .ZN (n_32));
  AND2_X1_8T g1085(.A1 (n_15), .A2 (addr[5]), .Z (n_31));
  NAND2_X1_8T g1086(.A1 (addr[5]), .A2 (n_13), .ZN (n_30));
  NAND2_X1_8T g1087(.A1 (n_20), .A2 (n_14), .ZN (n_29));
  NOR2_X1_8T g1088(.A1 (addr[1]), .A2 (n_11), .ZN (n_28));
  NAND2_X1_12T g1089(.A1 (n_10), .A2 (addr[6]), .ZN (n_36));
  OAI21_X1_12T g1090(.A1 (n_2), .A2 (n_5), .B (n_55), .ZN (n_35));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_25), .ZN
       (n_34));
  NAND2_X2_8T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_33));
  INV_X1_12T g1093(.I (n_26), .ZN (n_27));
  INV_X1_12T g1094(.I (n_24), .ZN (n_23));
  INV_X1_8T g1095(.I (n_22), .ZN (n_21));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_8T g1097(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1099(.A1 (n_4), .A2 (n_3), .ZN (n_26));
  NOR2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_25));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_24));
  NAND2_X1_12T g1102(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  NOR2_X1_12T g1103(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_18));
  NOR2_X1_12T g1105(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_16));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_8T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_4), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_1), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (addr[3]), .A2 (n_1), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (n_0), .A2 (addr[2]), .ZN (n_6));
  NOR2_X1_12T g1112(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (addr[1]), .A2 (n_5), .ZN (n_14));
  NOR2_X2_12T g1114(.A1 (n_2), .A2 (addr[4]), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[3]), .A2 (n_3), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[4]), .ZN (n_5));
  INV_X2_8T g1117(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1120(.I (addr[2]), .ZN (n_1));
  INV_X1_8T g1121(.I (addr[3]), .ZN (n_0));
endmodule

module sbox2_99(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  AND4_X1_12T g917(.A1 (n_86), .A2 (n_82), .A3 (n_80), .A4 (n_50), .Z
       (dout[1]));
  NAND3_X1_12T g918(.A1 (n_85), .A2 (n_70), .A3 (n_51), .ZN (dout[3]));
  AND4_X1_12T g919(.A1 (n_84), .A2 (n_58), .A3 (n_54), .A4 (n_53), .Z
       (dout[4]));
  OAI21_X1_12T g920(.A1 (n_65), .A2 (n_32), .B (n_83), .ZN (dout[2]));
  NOR2_X1_8T g921(.A1 (n_79), .A2 (n_81), .ZN (n_86));
  NOR4_X1_8T g922(.A1 (n_69), .A2 (n_52), .A3 (n_78), .A4 (n_77), .ZN
       (n_85));
  NOR4_X1_12T g923(.A1 (n_71), .A2 (n_76), .A3 (n_66), .A4 (n_62), .ZN
       (n_84));
  NOR4_X1_8T g924(.A1 (n_72), .A2 (n_61), .A3 (n_56), .A4 (n_75), .ZN
       (n_83));
  AOI22_X1_8T g925(.A1 (n_67), .A2 (n_20), .B1 (n_31), .B2 (n_34), .ZN
       (n_82));
  OAI22_X1_12T g926(.A1 (n_68), .A2 (n_22), .B1 (n_47), .B2 (n_24), .ZN
       (n_81));
  OAI21_X1_8T g927(.A1 (n_29), .A2 (n_63), .B (n_8), .ZN (n_80));
  OAI21_X1_12T g928(.A1 (n_43), .A2 (n_34), .B (n_73), .ZN (n_79));
  OAI21_X1_12T g929(.A1 (n_49), .A2 (n_22), .B (n_60), .ZN (n_78));
  OAI21_X1_12T g930(.A1 (n_43), .A2 (n_25), .B (n_74), .ZN (n_77));
  OAI22_X1_8T g931(.A1 (n_9), .A2 (n_59), .B1 (n_16), .B2 (n_18), .ZN
       (n_76));
  OAI22_X1_12T g932(.A1 (n_64), .A2 (n_6), .B1 (n_46), .B2 (n_45), .ZN
       (n_75));
  AOI21_X1_12T g933(.A1 (n_28), .A2 (n_20), .B (n_55), .ZN (n_74));
  AOI22_X1_8T g934(.A1 (n_35), .A2 (n_39), .B1 (n_27), .B2 (n_30), .ZN
       (n_73));
  NOR2_X1_12T g935(.A1 (n_48), .A2 (n_6), .ZN (n_72));
  OAI22_X1_8T g936(.A1 (n_42), .A2 (n_43), .B1 (n_18), .B2 (n_40), .ZN
       (n_71));
  NAND3_X2_8T g937(.A1 (addr[1]), .A2 (n_23), .A3 (n_57), .ZN (n_70));
  OAI22_X1_12T g938(.A1 (n_46), .A2 (n_13), .B1 (n_45), .B2 (n_18), .ZN
       (n_69));
  AOI22_X1_8T g939(.A1 (n_36), .A2 (n_20), .B1 (n_0), .B2 (n_12), .ZN
       (n_68));
  OAI21_X1_8T g940(.A1 (n_36), .A2 (n_24), .B (n_44), .ZN (n_67));
  OAI22_X1_8T g941(.A1 (n_26), .A2 (n_38), .B1 (n_24), .B2 (n_45), .ZN
       (n_66));
  XNOR2_X1_8T g942(.A1 (n_34), .A2 (addr[1]), .ZN (n_65));
  INV_X1_8T g943(.I (n_63), .ZN (n_64));
  NOR3_X1_8T g944(.A1 (n_15), .A2 (addr[6]), .A3 (n_33), .ZN (n_62));
  NOR2_X1_8T g945(.A1 (n_41), .A2 (n_36), .ZN (n_61));
  AOI21_X1_12T g946(.A1 (n_27), .A2 (n_5), .B (n_37), .ZN (n_60));
  AOI21_X1_8T g947(.A1 (n_11), .A2 (addr[4]), .B (n_26), .ZN (n_59));
  OR2_X1_8T g948(.A1 (n_44), .A2 (n_19), .Z (n_58));
  OAI21_X1_8T g949(.A1 (n_9), .A2 (addr[3]), .B (n_47), .ZN (n_57));
  NOR3_X1_8T g950(.A1 (n_44), .A2 (addr[1]), .A3 (n_2), .ZN (n_56));
  NOR2_X1_8T g951(.A1 (n_35), .A2 (addr[5]), .ZN (n_63));
  NOR3_X1_8T g952(.A1 (n_18), .A2 (n_15), .A3 (n_9), .ZN (n_55));
  OR3_X1_8T g953(.A1 (n_35), .A2 (n_1), .A3 (n_6), .Z (n_54));
  NAND4_X1_8T g954(.A1 (addr[2]), .A2 (addr[1]), .A3 (addr[3]), .A4
       (n_17), .ZN (n_53));
  NOR3_X1_12T g955(.A1 (n_34), .A2 (n_6), .A3 (n_10), .ZN (n_52));
  OR3_X1_8T g956(.A1 (n_43), .A2 (addr[1]), .A3 (n_22), .Z (n_51));
  OR3_X1_8T g957(.A1 (n_18), .A2 (n_13), .A3 (n_6), .Z (n_50));
  MUX2_X1_12T g958(.I0 (n_6), .I1 (addr[2]), .S (n_11), .Z (n_49));
  AOI22_X1_8T g959(.A1 (n_11), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_48));
  NOR2_X1_8T g960(.A1 (n_27), .A2 (n_21), .ZN (n_42));
  NAND2_X1_8T g961(.A1 (n_23), .A2 (n_12), .ZN (n_41));
  OR2_X1_8T g962(.A1 (n_6), .A2 (addr[3]), .Z (n_40));
  NOR2_X1_12T g963(.A1 (n_16), .A2 (addr[5]), .ZN (n_39));
  NAND2_X1_8T g964(.A1 (addr[3]), .A2 (n_7), .ZN (n_47));
  OR2_X1_8T g965(.A1 (n_23), .A2 (addr[2]), .Z (n_46));
  NAND2_X1_8T g966(.A1 (n_12), .A2 (addr[1]), .ZN (n_45));
  OR2_X1_12T g967(.A1 (n_23), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g968(.A1 (n_12), .A2 (addr[2]), .ZN (n_43));
  INV_X1_8T g969(.I (n_37), .ZN (n_38));
  INV_X1_12T g970(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g971(.A1 (n_8), .A2 (n_20), .ZN (n_32));
  AND2_X1_8T g972(.A1 (n_7), .A2 (n_13), .Z (n_31));
  NOR3_X1_8T g973(.A1 (n_1), .A2 (addr[3]), .A3 (addr[6]), .ZN (n_30));
  NOR3_X1_12T g974(.A1 (n_27), .A2 (n_1), .A3 (n_4), .ZN (n_29));
  NOR3_X1_8T g975(.A1 (n_26), .A2 (n_0), .A3 (addr[5]), .ZN (n_28));
  NOR3_X1_12T g976(.A1 (n_19), .A2 (n_1), .A3 (addr[2]), .ZN (n_37));
  XNOR2_X1_12T g977(.A1 (addr[1]), .A2 (n_0), .ZN (n_36));
  NOR2_X1_12T g978(.A1 (n_14), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g979(.A1 (n_24), .A2 (n_18), .ZN (n_33));
  INV_X1_8T g980(.I (n_26), .ZN (n_25));
  INV_X1_8T g981(.I (n_22), .ZN (n_21));
  INV_X1_8T g982(.I (n_20), .ZN (n_19));
  INV_X1_8T g983(.I (n_18), .ZN (n_17));
  NOR2_X1_12T g984(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_27));
  NOR2_X1_12T g985(.A1 (n_3), .A2 (addr[4]), .ZN (n_26));
  OR2_X1_12T g986(.A1 (n_1), .A2 (addr[4]), .Z (n_24));
  OR2_X1_12T g987(.A1 (addr[4]), .A2 (addr[5]), .Z (n_23));
  NAND2_X1_12T g988(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NOR2_X1_12T g989(.A1 (n_4), .A2 (n_2), .ZN (n_20));
  NAND2_X1_12T g990(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g991(.I (n_14), .ZN (n_15));
  INV_X1_8T g992(.I (n_11), .ZN (n_10));
  INV_X1_8T g993(.I (n_9), .ZN (n_8));
  INV_X2_8T g994(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g995(.A1 (n_4), .A2 (addr[2]), .ZN (n_5));
  NAND2_X1_8T g996(.A1 (n_0), .A2 (addr[6]), .ZN (n_16));
  NOR2_X1_12T g997(.A1 (n_4), .A2 (addr[1]), .ZN (n_14));
  NOR2_X1_12T g998(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NOR2_X1_12T g999(.A1 (addr[3]), .A2 (n_2), .ZN (n_12));
  NOR2_X1_12T g1000(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_11));
  NAND2_X2_12T g1001(.A1 (n_0), .A2 (n_2), .ZN (n_9));
  NOR2_X1_12T g1002(.A1 (addr[6]), .A2 (n_0), .ZN (n_7));
  INV_X1_12T g1003(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1004(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1005(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1006(.I (addr[5]), .ZN (n_1));
  INV_X2_12T g1007(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_114(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_91), .A3 (n_94), .A4 (n_75), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_92), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  AND3_X2_8T g1009(.A1 (n_88), .A2 (n_82), .A3 (n_89), .Z (dout[1]));
  OR4_X1_12T g1010(.A1 (n_93), .A2 (n_84), .A3 (n_71), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_8T g1011(.A1 (n_48), .A2 (n_76), .B (n_87), .ZN (n_94));
  OR4_X1_8T g1012(.A1 (n_81), .A2 (n_31), .A3 (n_59), .A4 (n_77), .Z
       (n_93));
  AOI22_X1_8T g1013(.A1 (n_70), .A2 (addr[6]), .B1 (n_44), .B2 (n_35),
       .ZN (n_92));
  OAI22_X1_8T g1014(.A1 (addr[1]), .A2 (n_79), .B1 (n_15), .B2 (n_41),
       .ZN (n_91));
  OAI22_X1_8T g1015(.A1 (n_9), .A2 (n_73), .B1 (n_10), .B2 (n_45), .ZN
       (n_90));
  NOR4_X1_12T g1016(.A1 (n_83), .A2 (n_67), .A3 (n_61), .A4 (n_66), .ZN
       (n_89));
  AOI22_X1_12T g1017(.A1 (n_69), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_12T g1018(.A1 (n_65), .A2 (n_16), .B1 (n_46), .B2 (n_17),
       .ZN (n_87));
  AOI22_X1_8T g1019(.A1 (n_68), .A2 (n_19), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_8T g1020(.A1 (n_35), .A2 (n_32), .B (n_74), .ZN (n_85));
  OAI21_X1_8T g1021(.A1 (addr[5]), .A2 (n_36), .B (n_72), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_22),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_8), .ZN
       (n_82));
  OAI22_X1_12T g1024(.A1 (n_56), .A2 (n_10), .B1 (n_29), .B2 (n_18),
       .ZN (n_81));
  AOI22_X1_8T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_17), .B2 (n_62), .ZN
       (n_80));
  AOI22_X1_12T g1026(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_5), .ZN
       (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_9), .ZN (n_78));
  NOR2_X1_12T g1028(.A1 (n_57), .A2 (n_34), .ZN (n_77));
  AOI21_X1_12T g1029(.A1 (n_38), .A2 (addr[4]), .B (n_19), .ZN (n_76));
  NOR3_X1_8T g1030(.A1 (n_21), .A2 (n_0), .A3 (n_58), .ZN (n_75));
  OAI22_X1_12T g1031(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_9), .ZN
       (n_74));
  AOI21_X1_12T g1032(.A1 (n_33), .A2 (n_23), .B (n_42), .ZN (n_73));
  AOI22_X1_12T g1033(.A1 (n_39), .A2 (n_25), .B1 (n_27), .B2 (n_53),
       .ZN (n_72));
  OAI22_X1_8T g1034(.A1 (n_21), .A2 (n_52), .B1 (addr[4]), .B2 (n_36),
       .ZN (n_71));
  OAI22_X1_12T g1035(.A1 (n_35), .A2 (n_26), .B1 (n_22), .B2 (n_20),
       .ZN (n_70));
  XOR2_X1_12T g1036(.A1 (n_35), .A2 (n_34), .Z (n_69));
  OR2_X1_8T g1037(.A1 (n_51), .A2 (n_53), .Z (n_68));
  AND2_X1_8T g1038(.A1 (n_39), .A2 (n_34), .Z (n_67));
  NOR3_X1_8T g1039(.A1 (n_20), .A2 (addr[1]), .A3 (n_16), .ZN (n_66));
  OAI21_X1_8T g1040(.A1 (addr[2]), .A2 (n_10), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_22), .A2 (n_3), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI22_X1_8T g1043(.A1 (n_10), .A2 (addr[4]), .B1 (n_3), .B2
       (addr[6]), .ZN (n_62));
  NOR3_X1_8T g1044(.A1 (n_9), .A2 (addr[5]), .A3 (n_34), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_21), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NOR3_X1_8T g1046(.A1 (n_24), .A2 (n_18), .A3 (addr[2]), .ZN (n_59));
  AOI21_X1_8T g1047(.A1 (n_3), .A2 (addr[1]), .B (n_34), .ZN (n_58));
  AOI22_X1_12T g1048(.A1 (n_18), .A2 (n_19), .B1 (n_17), .B2 (addr[2]),
       .ZN (n_57));
  AOI21_X1_12T g1049(.A1 (n_6), .A2 (n_20), .B (n_40), .ZN (n_56));
  INV_X1_8T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_8T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_8T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (n_6), .A2 (addr[1]), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_6), .ZN (n_47));
  NOR2_X1_8T g1055(.A1 (addr[6]), .A2 (n_12), .ZN (n_46));
  NAND2_X1_12T g1056(.A1 (n_11), .A2 (addr[3]), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_14), .A2 (n_4), .ZN (n_44));
  NOR2_X1_12T g1058(.A1 (n_20), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_8T g1059(.A1 (n_0), .A2 (n_14), .ZN (n_53));
  NAND2_X1_8T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_8T g1061(.A1 (addr[6]), .A2 (n_7), .ZN (n_51));
  INV_X1_12T g1062(.I (n_40), .ZN (n_41));
  INV_X1_8T g1063(.I (n_37), .ZN (n_38));
  INV_X1_12T g1064(.I (n_33), .ZN (n_34));
  NOR2_X1_8T g1065(.A1 (n_12), .A2 (n_15), .ZN (n_32));
  NOR3_X1_8T g1066(.A1 (n_21), .A2 (n_3), .A3 (addr[1]), .ZN (n_31));
  OAI21_X1_8T g1067(.A1 (n_3), .A2 (addr[5]), .B (n_7), .ZN (n_30));
  OR2_X1_8T g1068(.A1 (n_15), .A2 (n_3), .Z (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_3), .ZN (n_43));
  NOR2_X1_8T g1070(.A1 (n_14), .A2 (n_18), .ZN (n_42));
  NOR2_X1_8T g1071(.A1 (n_18), .A2 (n_20), .ZN (n_40));
  NOR2_X1_12T g1072(.A1 (n_12), .A2 (n_7), .ZN (n_39));
  XNOR2_X1_12T g1073(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_37));
  OR2_X1_12T g1074(.A1 (n_21), .A2 (n_10), .Z (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_23), .ZN (n_35));
  NAND2_X1_8T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_33));
  INV_X1_12T g1077(.I (n_26), .ZN (n_27));
  INV_X1_8T g1078(.I (n_25), .ZN (n_24));
  INV_X1_8T g1079(.I (n_23), .ZN (n_22));
  INV_X1_8T g1080(.I (n_20), .ZN (n_19));
  INV_X1_8T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_28));
  NAND2_X1_8T g1083(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_26));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_23));
  OR2_X1_12T g1086(.A1 (n_4), .A2 (addr[3]), .Z (n_21));
  NAND2_X2_12T g1087(.A1 (n_4), .A2 (n_3), .ZN (n_20));
  NAND2_X1_12T g1088(.A1 (addr[3]), .A2 (n_0), .ZN (n_18));
  INV_X1_8T g1089(.I (n_14), .ZN (n_13));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_8T g1091(.I (n_9), .ZN (n_8));
  INV_X1_8T g1092(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1093(.A1 (addr[3]), .A2 (addr[4]), .ZN (n_5));
  NOR2_X1_12T g1094(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1095(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NAND2_X1_12T g1096(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1097(.A1 (n_3), .A2 (addr[2]), .ZN (n_12));
  NAND2_X2_12T g1098(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1099(.A1 (n_4), .A2 (addr[4]), .ZN (n_9));
  NAND2_X2_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1101(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1102(.I (addr[4]), .ZN (n_3));
  INV_X1_12T g1103(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1104(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_129(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_103;
  NAND3_X1_12T g1106(.A1 (n_103), .A2 (n_95), .A3 (n_75), .ZN
       (dout[3]));
  NOR4_X1_8T g1107(.A1 (n_70), .A2 (n_98), .A3 (n_68), .A4 (n_87), .ZN
       (n_103));
  OR4_X1_12T g1108(.A1 (n_97), .A2 (n_93), .A3 (n_67), .A4 (n_69), .Z
       (dout[4]));
  NAND4_X1_12T g1109(.A1 (n_96), .A2 (n_94), .A3 (n_91), .A4 (n_72),
       .ZN (dout[1]));
  OAI21_X1_12T g1110(.A1 (n_85), .A2 (addr[6]), .B (n_99), .ZN
       (dout[2]));
  NOR4_X1_8T g1111(.A1 (n_66), .A2 (n_76), .A3 (n_88), .A4 (n_90), .ZN
       (n_99));
  OAI22_X1_12T g1112(.A1 (n_84), .A2 (n_16), .B1 (n_42), .B2 (n_9), .ZN
       (n_98));
  NAND3_X1_8T g1113(.A1 (n_82), .A2 (n_74), .A3 (n_83), .ZN (n_97));
  AOI21_X1_8T g1114(.A1 (n_64), .A2 (n_24), .B (n_89), .ZN (n_96));
  AOI21_X1_8T g1115(.A1 (n_78), .A2 (n_8), .B (n_92), .ZN (n_95));
  OR2_X1_8T g1116(.A1 (n_85), .A2 (n_0), .Z (n_94));
  OAI21_X1_8T g1117(.A1 (addr[1]), .A2 (n_77), .B (n_79), .ZN (n_93));
  OAI21_X1_12T g1118(.A1 (n_34), .A2 (n_12), .B (n_86), .ZN (n_92));
  AOI22_X1_8T g1119(.A1 (n_78), .A2 (n_53), .B1 (n_5), .B2 (n_47), .ZN
       (n_91));
  NAND4_X1_12T g1120(.A1 (n_71), .A2 (n_57), .A3 (n_63), .A4 (n_56),
       .ZN (n_90));
  OR4_X1_12T g1121(.A1 (n_54), .A2 (n_58), .A3 (n_55), .A4 (n_73), .Z
       (n_89));
  NOR2_X1_8T g1122(.A1 (n_81), .A2 (n_16), .ZN (n_88));
  NOR2_X1_12T g1123(.A1 (n_79), .A2 (addr[6]), .ZN (n_87));
  AOI21_X1_8T g1124(.A1 (n_24), .A2 (n_61), .B (n_32), .ZN (n_86));
  AOI22_X1_8T g1125(.A1 (addr[2]), .A2 (n_19), .B1 (addr[1]), .B2
       (n_25), .ZN (n_84));
  OAI21_X1_12T g1126(.A1 (n_8), .A2 (n_24), .B (n_80), .ZN (n_83));
  AOI22_X1_12T g1127(.A1 (n_65), .A2 (n_44), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_82));
  AOI22_X2_8T g1128(.A1 (n_65), .A2 (n_8), .B1 (n_47), .B2 (n_1), .ZN
       (n_85));
  INV_X1_12T g1129(.I (n_80), .ZN (n_81));
  INV_X1_8T g1130(.I (n_76), .ZN (n_77));
  OAI21_X1_8T g1131(.A1 (n_52), .A2 (n_47), .B (n_15), .ZN (n_75));
  NAND2_X1_8T g1132(.A1 (n_64), .A2 (n_13), .ZN (n_74));
  OAI22_X1_8T g1133(.A1 (n_22), .A2 (n_45), .B1 (n_26), .B2 (n_29), .ZN
       (n_73));
  NOR2_X1_8T g1134(.A1 (n_65), .A2 (n_0), .ZN (n_80));
  AOI21_X1_12T g1135(.A1 (n_48), .A2 (n_20), .B (n_62), .ZN (n_79));
  NOR2_X1_8T g1136(.A1 (n_65), .A2 (addr[6]), .ZN (n_78));
  AOI21_X1_12T g1137(.A1 (n_46), .A2 (n_14), .B (n_29), .ZN (n_76));
  AOI21_X1_8T g1138(.A1 (n_36), .A2 (n_48), .B (n_60), .ZN (n_72));
  AOI22_X1_12T g1139(.A1 (n_38), .A2 (n_33), .B1 (n_48), .B2 (n_7), .ZN
       (n_71));
  OAI22_X1_12T g1140(.A1 (n_41), .A2 (n_37), .B1 (n_30), .B2 (n_9), .ZN
       (n_70));
  NOR3_X1_8T g1141(.A1 (n_1), .A2 (addr[6]), .A3 (n_59), .ZN (n_69));
  OAI22_X1_12T g1142(.A1 (n_40), .A2 (addr[1]), .B1 (n_43), .B2 (n_6),
       .ZN (n_68));
  OAI22_X1_8T g1143(.A1 (n_41), .A2 (n_34), .B1 (n_51), .B2 (n_35), .ZN
       (n_67));
  AOI21_X1_12T g1144(.A1 (n_40), .A2 (n_31), .B (n_22), .ZN (n_66));
  INV_X1_8T g1145(.I (n_62), .ZN (n_63));
  HA_X1_12T g1146(.A (n_2), .B (addr[1]), .CO (n_61), .S (n_65));
  NOR2_X1_8T g1147(.A1 (n_34), .A2 (n_22), .ZN (n_60));
  NOR2_X1_8T g1148(.A1 (n_47), .A2 (n_50), .ZN (n_59));
  OAI21_X1_12T g1149(.A1 (n_10), .A2 (n_1), .B (n_39), .ZN (n_64));
  NOR2_X1_8T g1150(.A1 (n_49), .A2 (n_6), .ZN (n_62));
  NOR3_X1_8T g1151(.A1 (n_22), .A2 (n_4), .A3 (n_39), .ZN (n_58));
  NAND3_X1_12T g1152(.A1 (n_36), .A2 (n_24), .A3 (addr[5]), .ZN (n_57));
  NAND3_X1_12T g1153(.A1 (n_53), .A2 (n_11), .A3 (n_3), .ZN (n_56));
  NOR3_X1_8T g1154(.A1 (n_0), .A2 (addr[5]), .A3 (n_49), .ZN (n_55));
  NOR3_X1_8T g1155(.A1 (n_9), .A2 (n_21), .A3 (n_14), .ZN (n_54));
  INV_X1_8T g1156(.I (n_51), .ZN (n_52));
  INV_X1_8T g1157(.I (n_49), .ZN (n_50));
  NAND2_X1_8T g1158(.A1 (n_4), .A2 (n_11), .ZN (n_46));
  OR2_X1_8T g1159(.A1 (n_16), .A2 (n_2), .Z (n_45));
  AND2_X1_8T g1160(.A1 (n_18), .A2 (n_0), .Z (n_44));
  NAND2_X1_8T g1161(.A1 (addr[6]), .A2 (n_28), .ZN (n_43));
  NAND2_X1_8T g1162(.A1 (addr[2]), .A2 (n_11), .ZN (n_42));
  NAND2_X1_8T g1163(.A1 (n_17), .A2 (n_12), .ZN (n_53));
  NAND2_X1_12T g1164(.A1 (n_21), .A2 (n_4), .ZN (n_51));
  NAND2_X1_12T g1165(.A1 (n_13), .A2 (addr[1]), .ZN (n_49));
  NOR2_X1_8T g1166(.A1 (n_27), .A2 (addr[1]), .ZN (n_48));
  NOR2_X1_12T g1167(.A1 (n_23), .A2 (addr[1]), .ZN (n_47));
  INV_X1_8T g1168(.I (n_38), .ZN (n_37));
  INV_X1_8T g1169(.I (n_36), .ZN (n_35));
  NOR2_X1_8T g1170(.A1 (n_24), .A2 (n_3), .ZN (n_33));
  NOR3_X1_12T g1171(.A1 (n_12), .A2 (addr[1]), .A3 (n_1), .ZN (n_32));
  NAND3_X1_8T g1172(.A1 (addr[6]), .A2 (addr[3]), .A3 (n_6), .ZN
       (n_31));
  NAND2_X1_8T g1173(.A1 (addr[6]), .A2 (n_21), .ZN (n_30));
  AOI21_X1_8T g1174(.A1 (n_4), .A2 (addr[1]), .B (n_24), .ZN (n_41));
  NAND3_X1_8T g1175(.A1 (n_7), .A2 (n_4), .A3 (addr[6]), .ZN (n_40));
  NAND2_X1_8T g1176(.A1 (n_7), .A2 (n_0), .ZN (n_39));
  NOR3_X1_12T g1177(.A1 (addr[4]), .A2 (addr[5]), .A3 (addr[6]), .ZN
       (n_38));
  NOR2_X1_8T g1178(.A1 (n_15), .A2 (n_11), .ZN (n_36));
  NAND2_X1_12T g1179(.A1 (n_11), .A2 (n_1), .ZN (n_34));
  INV_X1_8T g1180(.I (n_27), .ZN (n_28));
  INV_X1_8T g1181(.I (n_25), .ZN (n_26));
  INV_X1_8T g1182(.I (n_24), .ZN (n_23));
  INV_X1_8T g1183(.I (n_22), .ZN (n_21));
  NOR2_X1_8T g1184(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_20));
  NOR2_X1_8T g1185(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_19));
  NAND2_X1_8T g1186(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_27));
  NOR2_X1_12T g1188(.A1 (n_2), .A2 (n_0), .ZN (n_25));
  NOR2_X2_12T g1189(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X1_12T g1190(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_22));
  INV_X1_8T g1191(.I (n_17), .ZN (n_18));
  INV_X1_8T g1192(.I (n_15), .ZN (n_14));
  INV_X1_12T g1193(.I (n_13), .ZN (n_12));
  INV_X1_8T g1194(.I (n_11), .ZN (n_10));
  INV_X2_8T g1195(.I (n_9), .ZN (n_8));
  INV_X1_12T g1196(.I (n_7), .ZN (n_6));
  NOR2_X1_8T g1197(.A1 (n_1), .A2 (addr[4]), .ZN (n_5));
  NAND2_X1_12T g1198(.A1 (n_4), .A2 (n_1), .ZN (n_17));
  NAND2_X1_12T g1199(.A1 (n_4), .A2 (addr[5]), .ZN (n_16));
  NOR2_X1_12T g1200(.A1 (n_2), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1201(.A1 (n_4), .A2 (addr[2]), .ZN (n_13));
  NOR2_X1_12T g1202(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1203(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1204(.A1 (n_2), .A2 (addr[5]), .ZN (n_7));
  INV_X1_12T g1205(.I (addr[3]), .ZN (n_4));
  INV_X1_8T g1206(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1207(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1208(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1209(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_144(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97;
  NOR4_X1_12T g1277(.A1 (n_93), .A2 (n_97), .A3 (n_84), .A4 (n_38), .ZN
       (dout[3]));
  NAND4_X1_12T g1278(.A1 (n_95), .A2 (n_78), .A3 (n_88), .A4 (n_40),
       .ZN (dout[1]));
  AND4_X1_12T g1279(.A1 (n_96), .A2 (n_92), .A3 (n_74), .A4 (n_43), .Z
       (dout[4]));
  NAND4_X1_12T g1280(.A1 (n_94), .A2 (n_85), .A3 (n_63), .A4 (n_82),
       .ZN (dout[2]));
  OAI21_X1_8T g1281(.A1 (n_4), .A2 (n_30), .B (n_90), .ZN (n_97));
  NOR4_X1_8T g1282(.A1 (n_83), .A2 (n_45), .A3 (n_64), .A4 (n_86), .ZN
       (n_96));
  AND4_X1_8T g1283(.A1 (n_61), .A2 (n_73), .A3 (n_22), .A4 (n_80), .Z
       (n_95));
  NOR3_X1_8T g1284(.A1 (n_76), .A2 (n_36), .A3 (n_91), .ZN (n_94));
  NAND4_X1_8T g1285(.A1 (n_89), .A2 (n_58), .A3 (n_62), .A4 (n_57), .ZN
       (n_93));
  AOI21_X1_8T g1286(.A1 (n_72), .A2 (addr[3]), .B (n_81), .ZN (n_92));
  NAND4_X1_12T g1287(.A1 (n_87), .A2 (n_39), .A3 (n_41), .A4 (n_37),
       .ZN (n_91));
  AOI21_X1_12T g1288(.A1 (n_70), .A2 (n_17), .B (n_59), .ZN (n_90));
  OAI21_X1_12T g1289(.A1 (n_67), .A2 (n_31), .B (addr[1]), .ZN (n_89));
  OR2_X1_8T g1290(.A1 (n_79), .A2 (n_55), .Z (n_88));
  NAND2_X1_12T g1291(.A1 (n_75), .A2 (n_3), .ZN (n_87));
  OAI21_X1_12T g1292(.A1 (n_68), .A2 (addr[3]), .B (n_77), .ZN (n_86));
  NAND3_X1_8T g1293(.A1 (addr[4]), .A2 (addr[3]), .A3 (n_69), .ZN
       (n_85));
  OAI22_X1_8T g1294(.A1 (n_6), .A2 (n_65), .B1 (addr[2]), .B2 (n_68),
       .ZN (n_84));
  OAI21_X1_12T g1295(.A1 (n_68), .A2 (n_15), .B (n_41), .ZN (n_83));
  AOI22_X1_8T g1296(.A1 (n_49), .A2 (n_34), .B1 (n_27), .B2 (n_66), .ZN
       (n_82));
  OAI22_X1_12T g1297(.A1 (n_30), .A2 (n_56), .B1 (n_33), .B2 (addr[2]),
       .ZN (n_81));
  NAND3_X1_8T g1298(.A1 (n_51), .A2 (n_19), .A3 (n_53), .ZN (n_80));
  AOI21_X1_12T g1299(.A1 (n_46), .A2 (addr[6]), .B (n_35), .ZN (n_79));
  AOI22_X1_8T g1300(.A1 (n_49), .A2 (n_24), .B1 (n_12), .B2 (n_29), .ZN
       (n_78));
  NAND3_X1_8T g1301(.A1 (n_49), .A2 (n_54), .A3 (addr[6]), .ZN (n_77));
  AOI21_X1_8T g1302(.A1 (n_28), .A2 (n_53), .B (n_25), .ZN (n_76));
  INV_X1_8T g1303(.I (n_71), .ZN (n_75));
  AOI22_X1_8T g1304(.A1 (n_32), .A2 (n_55), .B1 (n_14), .B2 (n_26), .ZN
       (n_74));
  AOI21_X1_12T g1305(.A1 (n_32), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  OAI22_X1_8T g1306(.A1 (n_52), .A2 (n_20), .B1 (n_16), .B2 (n_11), .ZN
       (n_72));
  AOI22_X1_12T g1307(.A1 (n_35), .A2 (n_14), .B1 (n_12), .B2 (n_54),
       .ZN (n_71));
  OAI22_X1_8T g1308(.A1 (n_50), .A2 (n_15), .B1 (addr[2]), .B2 (n_9),
       .ZN (n_70));
  XOR2_X1_8T g1309(.A1 (n_49), .A2 (n_27), .Z (n_69));
  NOR2_X1_8T g1310(.A1 (n_50), .A2 (n_55), .ZN (n_67));
  NOR2_X1_8T g1311(.A1 (n_50), .A2 (addr[3]), .ZN (n_66));
  OR2_X1_8T g1312(.A1 (n_53), .A2 (addr[1]), .Z (n_65));
  NOR2_X1_8T g1313(.A1 (n_47), .A2 (n_13), .ZN (n_64));
  OR2_X1_8T g1314(.A1 (n_47), .A2 (n_9), .Z (n_63));
  NAND2_X1_12T g1315(.A1 (n_51), .A2 (n_12), .ZN (n_68));
  NAND3_X1_8T g1316(.A1 (n_44), .A2 (n_18), .A3 (addr[3]), .ZN (n_62));
  NAND2_X1_12T g1317(.A1 (n_48), .A2 (n_31), .ZN (n_61));
  NOR3_X1_8T g1318(.A1 (n_52), .A2 (n_16), .A3 (n_4), .ZN (n_60));
  NOR3_X1_8T g1319(.A1 (n_20), .A2 (n_3), .A3 (n_55), .ZN (n_59));
  NAND3_X1_8T g1320(.A1 (n_49), .A2 (n_21), .A3 (n_4), .ZN (n_58));
  AOI21_X1_12T g1321(.A1 (n_23), .A2 (n_14), .B (n_42), .ZN (n_57));
  NAND2_X1_8T g1322(.A1 (n_3), .A2 (n_54), .ZN (n_56));
  INV_X1_12T g1323(.I (n_54), .ZN (n_53));
  INV_X1_8T g1324(.I (n_51), .ZN (n_50));
  INV_X1_8T g1325(.I (n_47), .ZN (n_48));
  HA_X1_12T g1326(.A (addr[2]), .B (n_0), .CO (n_54), .S (n_55));
  HA_X1_12T g1327(.A (addr[4]), .B (addr[5]), .CO (n_51), .S (n_52));
  HA_X1_12T g1328(.A (addr[5]), .B (addr[1]), .CO (n_46), .S (n_49));
  NOR2_X1_8T g1329(.A1 (n_25), .A2 (n_11), .ZN (n_45));
  OR2_X1_12T g1330(.A1 (n_26), .A2 (n_12), .Z (n_44));
  OR2_X1_8T g1331(.A1 (n_28), .A2 (n_30), .Z (n_43));
  NOR2_X1_8T g1332(.A1 (n_28), .A2 (n_6), .ZN (n_42));
  NAND2_X1_12T g1333(.A1 (n_27), .A2 (addr[1]), .ZN (n_47));
  OR2_X1_8T g1334(.A1 (n_30), .A2 (n_11), .Z (n_40));
  NAND3_X1_8T g1335(.A1 (n_17), .A2 (n_18), .A3 (n_8), .ZN (n_39));
  NOR3_X1_8T g1336(.A1 (n_11), .A2 (addr[3]), .A3 (n_25), .ZN (n_38));
  NAND4_X1_8T g1337(.A1 (n_16), .A2 (n_1), .A3 (addr[3]), .A4 (n_10),
       .ZN (n_37));
  NOR3_X1_8T g1338(.A1 (n_30), .A2 (n_0), .A3 (addr[5]), .ZN (n_36));
  NAND3_X1_8T g1339(.A1 (n_5), .A2 (n_18), .A3 (n_7), .ZN (n_41));
  INV_X1_8T g1340(.I (n_33), .ZN (n_34));
  NOR2_X1_12T g1341(.A1 (n_9), .A2 (n_18), .ZN (n_29));
  NOR2_X1_8T g1342(.A1 (n_20), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_8T g1343(.A1 (n_1), .A2 (n_21), .ZN (n_33));
  NOR2_X1_8T g1344(.A1 (n_13), .A2 (addr[1]), .ZN (n_32));
  NOR2_X1_8T g1345(.A1 (addr[5]), .A2 (n_9), .ZN (n_31));
  NAND2_X2_12T g1346(.A1 (n_17), .A2 (n_1), .ZN (n_30));
  INV_X1_12T g1347(.I (n_26), .ZN (n_25));
  NOR2_X1_8T g1348(.A1 (n_15), .A2 (n_6), .ZN (n_24));
  NOR2_X1_8T g1349(.A1 (n_17), .A2 (n_13), .ZN (n_23));
  NAND3_X1_8T g1350(.A1 (n_7), .A2 (n_0), .A3 (n_4), .ZN (n_22));
  NAND2_X1_12T g1351(.A1 (n_14), .A2 (addr[5]), .ZN (n_28));
  XNOR2_X1_12T g1352(.A1 (n_4), .A2 (addr[6]), .ZN (n_27));
  NOR2_X1_12T g1353(.A1 (n_6), .A2 (n_5), .ZN (n_26));
  INV_X1_12T g1354(.I (n_19), .ZN (n_20));
  INV_X1_12T g1355(.I (n_17), .ZN (n_16));
  INV_X1_8T g1356(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1357(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NOR2_X1_12T g1358(.A1 (addr[6]), .A2 (n_5), .ZN (n_19));
  NOR2_X1_12T g1359(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_18));
  AND2_X1_12T g1360(.A1 (n_2), .A2 (n_5), .Z (n_17));
  NAND2_X2_12T g1361(.A1 (addr[2]), .A2 (addr[3]), .ZN (n_15));
  INV_X1_12T g1362(.I (n_10), .ZN (n_11));
  INV_X1_8T g1363(.I (n_9), .ZN (n_8));
  INV_X1_12T g1364(.I (n_7), .ZN (n_6));
  NAND2_X1_12T g1365(.A1 (n_3), .A2 (addr[4]), .ZN (n_13));
  NOR2_X2_8T g1366(.A1 (n_2), .A2 (addr[1]), .ZN (n_12));
  NOR2_X1_8T g1367(.A1 (addr[2]), .A2 (n_3), .ZN (n_10));
  NAND2_X1_12T g1368(.A1 (n_0), .A2 (addr[4]), .ZN (n_9));
  NOR2_X1_12T g1369(.A1 (n_2), .A2 (addr[4]), .ZN (n_7));
  INV_X1_12T g1370(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1371(.I (addr[2]), .ZN (n_4));
  INV_X2_12T g1372(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1373(.I (addr[6]), .ZN (n_2));
  INV_X1_12T g1374(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1375(.I (addr[3]), .ZN (n_0));
endmodule

module sbox6_159(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_106, n_107;
  NAND4_X1_12T g961(.A1 (n_103), .A2 (n_107), .A3 (n_82), .A4 (n_83),
       .ZN (dout[2]));
  NAND3_X1_12T g962(.A1 (n_106), .A2 (n_93), .A3 (n_89), .ZN (dout[4]));
  NOR4_X1_12T g963(.A1 (n_96), .A2 (n_76), .A3 (n_101), .A4 (n_102),
       .ZN (dout[3]));
  NOR4_X1_8T g964(.A1 (n_69), .A2 (n_75), .A3 (n_80), .A4 (n_97), .ZN
       (n_107));
  AOI21_X1_8T g965(.A1 (n_86), .A2 (n_7), .B (n_104), .ZN (n_106));
  NAND4_X1_12T g966(.A1 (n_98), .A2 (n_99), .A3 (n_95), .A4 (n_81), .ZN
       (dout[1]));
  NAND3_X1_12T g967(.A1 (n_72), .A2 (n_79), .A3 (n_92), .ZN (n_104));
  AOI21_X1_8T g968(.A1 (n_73), .A2 (n_7), .B (n_100), .ZN (n_103));
  AOI21_X1_8T g969(.A1 (n_88), .A2 (n_45), .B (n_23), .ZN (n_102));
  OAI22_X1_8T g970(.A1 (n_51), .A2 (n_74), .B1 (n_32), .B2 (n_44), .ZN
       (n_101));
  OAI22_X1_12T g971(.A1 (n_39), .A2 (n_50), .B1 (n_88), .B2 (n_55), .ZN
       (n_100));
  AOI21_X1_8T g972(.A1 (n_71), .A2 (n_3), .B (n_91), .ZN (n_99));
  AOI22_X1_8T g973(.A1 (n_78), .A2 (n_18), .B1 (n_37), .B2 (n_46), .ZN
       (n_98));
  OAI21_X1_12T g974(.A1 (n_54), .A2 (n_23), .B (n_90), .ZN (n_97));
  NAND4_X1_8T g975(.A1 (n_77), .A2 (n_49), .A3 (n_58), .A4 (n_94), .ZN
       (n_96));
  NAND2_X1_8T g976(.A1 (n_26), .A2 (n_86), .ZN (n_95));
  AOI21_X1_12T g977(.A1 (n_67), .A2 (n_53), .B (n_84), .ZN (n_94));
  NOR3_X1_8T g978(.A1 (n_68), .A2 (n_60), .A3 (n_62), .ZN (n_93));
  NAND3_X1_8T g979(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_87), .ZN
       (n_92));
  NAND3_X1_12T g980(.A1 (n_63), .A2 (n_61), .A3 (n_65), .ZN (n_91));
  NAND3_X1_8T g981(.A1 (n_85), .A2 (n_20), .A3 (n_0), .ZN (n_90));
  AOI22_X1_8T g982(.A1 (n_64), .A2 (n_38), .B1 (n_29), .B2 (n_24), .ZN
       (n_89));
  INV_X1_8T g983(.I (n_87), .ZN (n_88));
  HA_X1_12T g984(.A (addr[6]), .B (n_27), .CO (n_87), .S (n_85));
  OAI22_X1_12T g985(.A1 (n_36), .A2 (n_8), .B1 (n_42), .B2 (addr[4]),
       .ZN (n_84));
  NAND2_X1_8T g986(.A1 (n_26), .A2 (n_59), .ZN (n_83));
  AOI22_X1_8T g987(.A1 (n_39), .A2 (n_47), .B1 (addr[2]), .B2 (n_43),
       .ZN (n_82));
  AOI22_X1_8T g988(.A1 (n_57), .A2 (n_48), .B1 (addr[6]), .B2 (n_41),
       .ZN (n_81));
  NOR2_X1_12T g989(.A1 (n_66), .A2 (n_11), .ZN (n_80));
  NAND2_X1_8T g990(.A1 (n_20), .A2 (n_70), .ZN (n_79));
  OAI21_X1_12T g991(.A1 (n_52), .A2 (n_4), .B (n_55), .ZN (n_86));
  OAI22_X1_12T g992(.A1 (n_51), .A2 (addr[1]), .B1 (n_14), .B2 (n_5),
       .ZN (n_78));
  OAI21_X1_12T g993(.A1 (n_57), .A2 (n_56), .B (n_17), .ZN (n_77));
  OAI22_X1_8T g994(.A1 (n_10), .A2 (n_35), .B1 (addr[3]), .B2 (n_40),
       .ZN (n_76));
  OAI22_X1_12T g995(.A1 (n_34), .A2 (n_8), .B1 (n_45), .B2 (n_1), .ZN
       (n_75));
  AOI22_X1_8T g996(.A1 (n_33), .A2 (addr[1]), .B1 (n_12), .B2 (n_29),
       .ZN (n_74));
  OAI22_X1_12T g997(.A1 (n_51), .A2 (n_21), .B1 (n_10), .B2 (n_16), .ZN
       (n_73));
  AOI22_X1_8T g998(.A1 (n_43), .A2 (n_15), .B1 (n_41), .B2 (n_3), .ZN
       (n_72));
  OAI22_X1_8T g999(.A1 (n_39), .A2 (n_10), .B1 (n_28), .B2 (addr[2]),
       .ZN (n_71));
  OAI21_X1_12T g1000(.A1 (n_6), .A2 (addr[2]), .B (n_54), .ZN (n_70));
  AND2_X1_8T g1001(.A1 (n_56), .A2 (n_13), .Z (n_69));
  NOR2_X1_8T g1002(.A1 (n_44), .A2 (n_39), .ZN (n_68));
  OAI21_X1_8T g1003(.A1 (n_8), .A2 (addr[5]), .B (n_54), .ZN (n_67));
  AOI21_X1_8T g1004(.A1 (n_29), .A2 (addr[4]), .B (n_53), .ZN (n_66));
  NAND3_X1_8T g1005(.A1 (addr[5]), .A2 (n_20), .A3 (n_7), .ZN (n_65));
  OAI22_X1_12T g1006(.A1 (n_23), .A2 (n_11), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  NAND3_X1_8T g1007(.A1 (n_1), .A2 (n_12), .A3 (n_39), .ZN (n_63));
  NOR3_X1_8T g1008(.A1 (n_51), .A2 (n_21), .A3 (n_3), .ZN (n_62));
  NAND3_X1_8T g1009(.A1 (addr[3]), .A2 (n_24), .A3 (n_38), .ZN (n_61));
  NOR3_X1_8T g1010(.A1 (n_22), .A2 (n_8), .A3 (n_10), .ZN (n_60));
  OAI22_X1_8T g1011(.A1 (n_10), .A2 (n_5), .B1 (n_21), .B2 (addr[2]),
       .ZN (n_59));
  NAND3_X1_8T g1012(.A1 (n_9), .A2 (n_29), .A3 (addr[6]), .ZN (n_58));
  INV_X1_8T g1013(.I (n_52), .ZN (n_53));
  NAND2_X1_8T g1014(.A1 (addr[2]), .A2 (n_26), .ZN (n_50));
  NAND2_X1_8T g1015(.A1 (n_20), .A2 (n_26), .ZN (n_49));
  NOR2_X1_8T g1016(.A1 (n_20), .A2 (addr[5]), .ZN (n_48));
  AND2_X1_8T g1017(.A1 (n_30), .A2 (n_18), .Z (n_47));
  NOR2_X1_8T g1018(.A1 (n_21), .A2 (n_23), .ZN (n_46));
  NOR2_X1_8T g1019(.A1 (n_8), .A2 (addr[2]), .ZN (n_57));
  NOR2_X1_8T g1020(.A1 (n_2), .A2 (n_10), .ZN (n_56));
  NAND2_X1_8T g1021(.A1 (addr[1]), .A2 (n_31), .ZN (n_55));
  NAND2_X1_12T g1022(.A1 (n_18), .A2 (addr[5]), .ZN (n_54));
  NAND2_X1_12T g1023(.A1 (n_20), .A2 (addr[2]), .ZN (n_52));
  NOR2_X2_8T g1024(.A1 (n_24), .A2 (n_31), .ZN (n_51));
  INV_X1_12T g1025(.I (n_42), .ZN (n_43));
  INV_X1_8T g1026(.I (n_41), .ZN (n_40));
  INV_X1_12T g1027(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1028(.A1 (n_8), .A2 (n_25), .ZN (n_37));
  NAND3_X1_8T g1029(.A1 (n_19), .A2 (addr[2]), .A3 (addr[5]), .ZN
       (n_36));
  NAND2_X1_8T g1030(.A1 (n_12), .A2 (n_13), .ZN (n_35));
  NAND2_X1_8T g1031(.A1 (n_15), .A2 (n_13), .ZN (n_34));
  NAND2_X1_8T g1032(.A1 (n_28), .A2 (n_8), .ZN (n_33));
  NAND2_X1_8T g1033(.A1 (n_28), .A2 (addr[1]), .ZN (n_32));
  NAND2_X1_8T g1034(.A1 (n_17), .A2 (n_26), .ZN (n_45));
  NAND2_X1_8T g1035(.A1 (n_15), .A2 (n_3), .ZN (n_44));
  NAND2_X1_8T g1036(.A1 (n_22), .A2 (n_12), .ZN (n_42));
  NOR2_X1_12T g1037(.A1 (n_21), .A2 (n_10), .ZN (n_41));
  NOR2_X1_12T g1038(.A1 (n_17), .A2 (n_13), .ZN (n_39));
  INV_X1_8T g1039(.I (n_31), .ZN (n_30));
  INV_X1_12T g1040(.I (n_27), .ZN (n_28));
  INV_X1_12T g1041(.I (n_26), .ZN (n_25));
  INV_X2_8T g1042(.I (n_24), .ZN (n_23));
  INV_X2_8T g1043(.I (n_22), .ZN (n_21));
  INV_X1_8T g1044(.I (n_20), .ZN (n_19));
  NOR2_X1_12T g1045(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_31));
  NOR2_X1_12T g1046(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1047(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1048(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_26));
  NOR2_X1_12T g1049(.A1 (n_1), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1050(.A1 (n_5), .A2 (n_4), .ZN (n_22));
  NOR2_X2_12T g1051(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_20));
  INV_X1_8T g1052(.I (n_17), .ZN (n_16));
  INV_X1_8T g1053(.I (n_15), .ZN (n_14));
  INV_X1_8T g1054(.I (n_12), .ZN (n_11));
  INV_X1_8T g1055(.I (n_10), .ZN (n_9));
  INV_X1_8T g1056(.I (n_8), .ZN (n_7));
  NAND2_X1_8T g1057(.A1 (n_4), .A2 (addr[3]), .ZN (n_6));
  NOR2_X1_12T g1058(.A1 (n_3), .A2 (addr[3]), .ZN (n_18));
  NOR2_X1_12T g1059(.A1 (n_4), .A2 (addr[1]), .ZN (n_17));
  NOR2_X1_12T g1060(.A1 (n_0), .A2 (addr[4]), .ZN (n_15));
  NOR2_X1_12T g1061(.A1 (addr[5]), .A2 (n_5), .ZN (n_13));
  NOR2_X1_12T g1062(.A1 (addr[6]), .A2 (n_2), .ZN (n_12));
  NAND2_X2_12T g1063(.A1 (addr[4]), .A2 (n_0), .ZN (n_10));
  NAND2_X2_12T g1064(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1065(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1066(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1067(.I (addr[6]), .ZN (n_3));
  INV_X1_12T g1068(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1069(.I (addr[4]), .ZN (n_1));
  INV_X1_12T g1070(.I (addr[2]), .ZN (n_0));
endmodule

module sbox7_174(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_92, n_93, n_94, n_95;
  AND3_X2_8T g918(.A1 (n_85), .A2 (n_86), .A3 (n_94), .Z (dout[1]));
  NAND4_X1_12T g919(.A1 (n_95), .A2 (n_82), .A3 (n_35), .A4 (n_64), .ZN
       (dout[3]));
  OAI21_X1_12T g920(.A1 (n_84), .A2 (n_4), .B (n_92), .ZN (dout[2]));
  NOR3_X1_8T g921(.A1 (n_80), .A2 (n_63), .A3 (n_93), .ZN (n_95));
  AOI21_X1_12T g922(.A1 (n_69), .A2 (addr[3]), .B (n_90), .ZN (n_94));
  NAND4_X1_12T g923(.A1 (n_88), .A2 (n_58), .A3 (n_52), .A4 (n_55), .ZN
       (n_93));
  AND4_X1_8T g924(.A1 (n_89), .A2 (n_79), .A3 (n_59), .A4 (n_76), .Z
       (n_92));
  NOR4_X1_12T g925(.A1 (n_87), .A2 (n_67), .A3 (n_78), .A4 (n_65), .ZN
       (dout[4]));
  OAI21_X1_12T g926(.A1 (n_32), .A2 (addr[6]), .B (n_81), .ZN (n_90));
  AOI22_X1_12T g927(.A1 (n_66), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_89));
  AOI21_X1_12T g928(.A1 (n_68), .A2 (n_9), .B (n_70), .ZN (n_88));
  NAND4_X1_8T g929(.A1 (n_75), .A2 (n_53), .A3 (n_51), .A4 (n_83), .ZN
       (n_87));
  NOR4_X1_12T g930(.A1 (n_72), .A2 (n_62), .A3 (n_60), .A4 (n_54), .ZN
       (n_86));
  AOI22_X1_12T g931(.A1 (n_77), .A2 (n_45), .B1 (n_33), .B2 (n_43), .ZN
       (n_85));
  AOI22_X1_8T g932(.A1 (n_71), .A2 (n_2), .B1 (n_10), .B2 (n_6), .ZN
       (n_84));
  AOI21_X1_12T g933(.A1 (n_41), .A2 (n_36), .B (n_74), .ZN (n_83));
  OR2_X1_8T g934(.A1 (n_71), .A2 (n_50), .Z (n_82));
  AOI22_X1_8T g935(.A1 (n_56), .A2 (n_7), .B1 (n_44), .B2 (n_10), .ZN
       (n_81));
  OAI21_X1_12T g936(.A1 (n_46), .A2 (addr[4]), .B (n_73), .ZN (n_80));
  AOI22_X1_12T g937(.A1 (n_57), .A2 (n_11), .B1 (n_34), .B2 (addr[5]),
       .ZN (n_79));
  OAI22_X1_8T g938(.A1 (n_28), .A2 (n_32), .B1 (n_15), .B2 (n_27), .ZN
       (n_78));
  OAI21_X1_12T g939(.A1 (n_31), .A2 (n_3), .B (n_49), .ZN (n_77));
  OAI21_X1_12T g940(.A1 (n_39), .A2 (n_48), .B (n_4), .ZN (n_76));
  NAND3_X1_12T g941(.A1 (n_30), .A2 (n_28), .A3 (addr[3]), .ZN (n_75));
  OAI21_X1_12T g942(.A1 (n_38), .A2 (n_14), .B (n_61), .ZN (n_74));
  AOI22_X1_8T g943(.A1 (n_36), .A2 (n_42), .B1 (n_15), .B2 (n_9), .ZN
       (n_73));
  AND2_X1_8T g944(.A1 (n_57), .A2 (n_7), .Z (n_72));
  OAI22_X1_12T g945(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_70));
  OAI22_X1_12T g946(.A1 (n_50), .A2 (n_28), .B1 (n_31), .B2 (n_12), .ZN
       (n_69));
  OAI22_X1_8T g947(.A1 (n_36), .A2 (n_12), .B1 (n_18), .B2 (n_0), .ZN
       (n_68));
  OAI22_X1_8T g948(.A1 (n_46), .A2 (n_31), .B1 (n_13), .B2 (n_35), .ZN
       (n_67));
  OAI22_X1_12T g949(.A1 (n_33), .A2 (n_46), .B1 (n_29), .B2 (n_8), .ZN
       (n_66));
  OAI22_X1_8T g950(.A1 (n_28), .A2 (n_26), .B1 (n_24), .B2 (n_47), .ZN
       (n_65));
  XNOR2_X1_12T g951(.A1 (n_28), .A2 (addr[3]), .ZN (n_71));
  OR3_X1_8T g952(.A1 (n_8), .A2 (n_24), .A3 (n_23), .Z (n_64));
  NOR2_X1_8T g953(.A1 (n_47), .A2 (n_5), .ZN (n_63));
  NOR2_X1_8T g954(.A1 (n_29), .A2 (n_47), .ZN (n_62));
  NAND3_X1_8T g955(.A1 (n_11), .A2 (n_25), .A3 (addr[1]), .ZN (n_61));
  AND3_X2_8T g956(.A1 (n_11), .A2 (n_3), .A3 (n_16), .Z (n_60));
  NAND3_X1_8T g957(.A1 (n_29), .A2 (n_15), .A3 (addr[1]), .ZN (n_59));
  OR2_X1_12T g958(.A1 (n_32), .A2 (n_1), .Z (n_58));
  OAI22_X1_12T g959(.A1 (n_5), .A2 (addr[4]), .B1 (n_13), .B2
       (addr[1]), .ZN (n_56));
  NAND3_X1_8T g960(.A1 (addr[1]), .A2 (n_6), .A3 (n_7), .ZN (n_55));
  NOR3_X1_8T g961(.A1 (n_12), .A2 (addr[1]), .A3 (n_33), .ZN (n_54));
  NAND3_X1_8T g962(.A1 (n_9), .A2 (n_20), .A3 (addr[5]), .ZN (n_53));
  NAND3_X1_8T g963(.A1 (n_1), .A2 (n_10), .A3 (n_11), .ZN (n_52));
  NAND3_X1_8T g964(.A1 (n_31), .A2 (n_15), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g965(.A1 (n_18), .A2 (n_2), .B (n_37), .ZN (n_57));
  INV_X1_8T g966(.I (n_48), .ZN (n_49));
  INV_X1_8T g967(.I (n_46), .ZN (n_45));
  NOR2_X1_8T g968(.A1 (addr[2]), .A2 (n_13), .ZN (n_44));
  NOR2_X1_8T g969(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g970(.A1 (n_23), .A2 (n_4), .ZN (n_42));
  NOR2_X1_8T g971(.A1 (n_21), .A2 (n_17), .ZN (n_41));
  NOR2_X1_8T g972(.A1 (addr[3]), .A2 (n_18), .ZN (n_40));
  NAND2_X1_8T g973(.A1 (n_16), .A2 (addr[2]), .ZN (n_50));
  NOR2_X1_8T g974(.A1 (addr[5]), .A2 (n_23), .ZN (n_48));
  NAND2_X1_8T g975(.A1 (n_15), .A2 (n_2), .ZN (n_47));
  NAND2_X1_8T g976(.A1 (n_20), .A2 (addr[3]), .ZN (n_46));
  INV_X1_8T g977(.I (n_38), .ZN (n_39));
  INV_X2_8T g978(.I (n_34), .ZN (n_35));
  INV_X1_8T g979(.I (n_31), .ZN (n_30));
  INV_X1_8T g980(.I (n_29), .ZN (n_28));
  NAND2_X1_8T g981(.A1 (n_16), .A2 (n_6), .ZN (n_27));
  NAND2_X1_8T g982(.A1 (n_22), .A2 (n_14), .ZN (n_26));
  NAND2_X1_8T g983(.A1 (n_9), .A2 (n_6), .ZN (n_38));
  NAND2_X1_8T g984(.A1 (n_16), .A2 (n_25), .ZN (n_37));
  XNOR2_X1_12T g985(.A1 (n_3), .A2 (n_0), .ZN (n_36));
  NOR2_X1_8T g986(.A1 (n_8), .A2 (n_17), .ZN (n_34));
  XNOR2_X1_12T g987(.A1 (n_3), .A2 (addr[4]), .ZN (n_33));
  NAND2_X1_8T g988(.A1 (n_15), .A2 (n_10), .ZN (n_32));
  NOR2_X1_12T g989(.A1 (n_9), .A2 (n_10), .ZN (n_31));
  NOR2_X1_12T g990(.A1 (n_19), .A2 (n_25), .ZN (n_29));
  INV_X1_8T g991(.I (n_25), .ZN (n_24));
  INV_X1_12T g992(.I (n_22), .ZN (n_23));
  INV_X1_12T g993(.I (n_21), .ZN (n_20));
  INV_X2_8T g994(.I (n_19), .ZN (n_18));
  INV_X1_12T g995(.I (n_17), .ZN (n_16));
  INV_X1_8T g996(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g997(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_25));
  NOR2_X1_12T g998(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_22));
  NAND2_X1_12T g999(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_21));
  NOR2_X1_12T g1000(.A1 (n_3), .A2 (n_1), .ZN (n_19));
  NAND2_X1_12T g1001(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1002(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_15));
  INV_X1_8T g1003(.I (n_8), .ZN (n_7));
  INV_X1_8T g1004(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1005(.A1 (n_3), .A2 (addr[6]), .ZN (n_13));
  NAND2_X1_12T g1006(.A1 (addr[2]), .A2 (n_1), .ZN (n_12));
  NOR2_X1_12T g1007(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1008(.A1 (addr[4]), .A2 (n_2), .ZN (n_10));
  AND2_X1_12T g1009(.A1 (addr[4]), .A2 (n_2), .Z (n_9));
  NAND2_X2_12T g1010(.A1 (addr[3]), .A2 (n_4), .ZN (n_8));
  NOR2_X1_12T g1011(.A1 (n_3), .A2 (addr[6]), .ZN (n_6));
  INV_X1_12T g1012(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1013(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1014(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1015(.I (addr[6]), .ZN (n_1));
  INV_X2_8T g1016(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_189(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106;
  NAND4_X1_12T g1180(.A1 (n_104), .A2 (n_101), .A3 (n_82), .A4 (n_88),
       .ZN (dout[1]));
  NAND4_X1_12T g1181(.A1 (n_102), .A2 (n_96), .A3 (n_99), .A4 (n_93),
       .ZN (dout[2]));
  NAND4_X1_12T g1182(.A1 (n_106), .A2 (n_94), .A3 (n_92), .A4 (n_71),
       .ZN (dout[4]));
  NAND4_X1_12T g1183(.A1 (n_105), .A2 (n_100), .A3 (n_74), .A4 (n_73),
       .ZN (dout[3]));
  AND4_X1_8T g1184(.A1 (n_103), .A2 (n_2), .A3 (n_61), .A4 (n_60), .Z
       (n_106));
  AOI21_X2_8T g1185(.A1 (n_69), .A2 (addr[4]), .B (n_97), .ZN (n_105));
  NOR3_X1_8T g1186(.A1 (n_85), .A2 (n_86), .A3 (n_95), .ZN (n_104));
  NOR4_X1_12T g1187(.A1 (n_83), .A2 (n_76), .A3 (n_66), .A4 (n_59), .ZN
       (n_103));
  AOI21_X1_8T g1188(.A1 (n_57), .A2 (n_14), .B (n_98), .ZN (n_102));
  NOR4_X1_8T g1189(.A1 (n_72), .A2 (n_62), .A3 (n_75), .A4 (n_84), .ZN
       (n_101));
  AOI21_X1_8T g1190(.A1 (n_77), .A2 (n_44), .B (n_91), .ZN (n_100));
  AOI21_X1_8T g1191(.A1 (n_70), .A2 (addr[3]), .B (n_87), .ZN (n_99));
  NAND3_X1_12T g1192(.A1 (n_2), .A2 (n_78), .A3 (n_67), .ZN (n_98));
  OAI21_X1_12T g1193(.A1 (n_58), .A2 (n_13), .B (n_89), .ZN (n_97));
  NOR4_X1_8T g1194(.A1 (n_81), .A2 (n_50), .A3 (n_65), .A4 (n_63), .ZN
       (n_96));
  OAI21_X1_12T g1195(.A1 (n_42), .A2 (addr[4]), .B (n_90), .ZN (n_95));
  AOI22_X1_8T g1196(.A1 (n_64), .A2 (n_10), .B1 (n_28), .B2 (n_36), .ZN
       (n_94));
  AOI22_X1_8T g1197(.A1 (n_0), .A2 (n_28), .B1 (n_16), .B2 (n_41), .ZN
       (n_93));
  NOR3_X1_8T g1198(.A1 (n_33), .A2 (n_34), .A3 (n_68), .ZN (n_92));
  NOR3_X1_8T g1199(.A1 (n_38), .A2 (n_32), .A3 (n_5), .ZN (n_91));
  AOI22_X1_12T g1200(.A1 (n_40), .A2 (n_35), .B1 (n_46), .B2 (n_28),
       .ZN (n_90));
  AOI21_X1_12T g1201(.A1 (n_45), .A2 (n_27), .B (n_79), .ZN (n_89));
  OAI21_X1_8T g1202(.A1 (n_56), .A2 (n_53), .B (n_28), .ZN (n_88));
  OAI22_X1_12T g1203(.A1 (n_38), .A2 (n_49), .B1 (n_20), .B2 (n_22),
       .ZN (n_87));
  OAI22_X1_12T g1204(.A1 (n_48), .A2 (n_23), .B1 (n_37), .B2 (n_26),
       .ZN (n_86));
  OAI22_X1_12T g1205(.A1 (n_47), .A2 (n_12), .B1 (n_43), .B2 (n_25),
       .ZN (n_85));
  OAI21_X1_12T g1206(.A1 (n_39), .A2 (n_49), .B (n_80), .ZN (n_84));
  INV_X1_8T g1207(.I (n_82), .ZN (n_83));
  NOR3_X1_8T g1208(.A1 (n_25), .A2 (n_11), .A3 (addr[6]), .ZN (n_81));
  NAND2_X1_12T g1209(.A1 (n_50), .A2 (n_16), .ZN (n_80));
  NOR2_X1_8T g1210(.A1 (addr[5]), .A2 (n_42), .ZN (n_79));
  NAND2_X1_8T g1211(.A1 (n_10), .A2 (n_55), .ZN (n_78));
  NAND2_X1_8T g1212(.A1 (n_40), .A2 (addr[1]), .ZN (n_77));
  NOR2_X1_8T g1213(.A1 (n_47), .A2 (n_20), .ZN (n_76));
  NOR2_X1_8T g1214(.A1 (n_38), .A2 (n_51), .ZN (n_75));
  NAND2_X1_8T g1215(.A1 (n_10), .A2 (n_56), .ZN (n_74));
  AOI22_X1_8T g1216(.A1 (n_16), .A2 (n_21), .B1 (n_9), .B2 (n_28), .ZN
       (n_73));
  NOR3_X1_8T g1217(.A1 (n_19), .A2 (n_20), .A3 (addr[4]), .ZN (n_72));
  NAND2_X1_8T g1218(.A1 (n_39), .A2 (n_41), .ZN (n_71));
  OAI21_X1_12T g1219(.A1 (n_17), .A2 (addr[5]), .B (n_48), .ZN (n_70));
  NAND2_X1_12T g1220(.A1 (n_41), .A2 (n_24), .ZN (n_82));
  OAI21_X1_8T g1223(.A1 (n_25), .A2 (n_30), .B (n_52), .ZN (n_69));
  NOR3_X1_8T g1224(.A1 (n_13), .A2 (n_12), .A3 (addr[3]), .ZN (n_68));
  NAND3_X1_8T g1225(.A1 (n_4), .A2 (n_31), .A3 (n_27), .ZN (n_67));
  NOR3_X1_8T g1226(.A1 (n_39), .A2 (n_13), .A3 (addr[1]), .ZN (n_66));
  NOR3_X1_12T g1227(.A1 (n_24), .A2 (n_29), .A3 (n_17), .ZN (n_65));
  OAI21_X1_8T g1228(.A1 (n_15), .A2 (n_18), .B (n_42), .ZN (n_64));
  NOR3_X1_8T g1229(.A1 (n_25), .A2 (n_26), .A3 (n_12), .ZN (n_63));
  NOR3_X1_8T g1230(.A1 (n_26), .A2 (n_15), .A3 (n_12), .ZN (n_62));
  NAND3_X1_8T g1231(.A1 (n_23), .A2 (n_27), .A3 (n_3), .ZN (n_61));
  OR3_X1_8T g1232(.A1 (n_40), .A2 (n_29), .A3 (n_5), .Z (n_60));
  AND4_X1_8T g1233(.A1 (n_40), .A2 (addr[2]), .A3 (addr[1]), .A4 (n_8),
       .Z (n_59));
  AOI22_X1_8T g1234(.A1 (addr[1]), .A2 (n_18), .B1 (addr[6]), .B2
       (n_16), .ZN (n_58));
  OAI21_X1_8T g1235(.A1 (n_19), .A2 (n_3), .B (n_54), .ZN (n_57));
  INV_X1_8T g1236(.I (n_54), .ZN (n_55));
  INV_X1_8T g1237(.I (n_52), .ZN (n_53));
  NOR2_X1_8T g1239(.A1 (n_31), .A2 (n_25), .ZN (n_46));
  NOR2_X1_8T g1240(.A1 (n_6), .A2 (n_19), .ZN (n_45));
  NOR2_X1_12T g1241(.A1 (n_17), .A2 (addr[3]), .ZN (n_56));
  NAND2_X1_12T g1242(.A1 (n_23), .A2 (addr[6]), .ZN (n_54));
  NAND2_X1_8T g1243(.A1 (addr[2]), .A2 (n_23), .ZN (n_52));
  NAND2_X1_12T g1244(.A1 (n_10), .A2 (n_5), .ZN (n_51));
  NOR2_X1_8T g1245(.A1 (n_20), .A2 (n_13), .ZN (n_50));
  NAND2_X1_8T g1246(.A1 (n_10), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1247(.A1 (n_31), .A2 (n_14), .ZN (n_48));
  NAND2_X1_8T g1248(.A1 (n_23), .A2 (addr[5]), .ZN (n_47));
  INV_X1_8T g1249(.I (n_43), .ZN (n_44));
  INV_X1_8T g1250(.I (n_39), .ZN (n_38));
  NAND2_X1_8T g1251(.A1 (n_12), .A2 (n_23), .ZN (n_37));
  NOR2_X1_8T g1252(.A1 (n_15), .A2 (addr[6]), .ZN (n_36));
  NOR2_X1_8T g1253(.A1 (addr[2]), .A2 (n_11), .ZN (n_35));
  NOR3_X1_8T g1254(.A1 (n_19), .A2 (addr[2]), .A3 (n_8), .ZN (n_34));
  NOR3_X1_8T g1255(.A1 (n_25), .A2 (n_3), .A3 (addr[4]), .ZN (n_33));
  AOI21_X1_8T g1256(.A1 (addr[6]), .A2 (addr[4]), .B (n_27), .ZN
       (n_32));
  NAND2_X1_8T g1257(.A1 (n_3), .A2 (n_14), .ZN (n_43));
  NAND2_X2_8T g1258(.A1 (n_23), .A2 (n_18), .ZN (n_42));
  NOR2_X1_12T g1259(.A1 (n_26), .A2 (addr[6]), .ZN (n_41));
  XOR2_X1_12T g1260(.A1 (addr[3]), .A2 (addr[6]), .Z (n_40));
  XNOR2_X1_12T g1261(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_39));
  INV_X1_8T g1262(.I (n_31), .ZN (n_30));
  INV_X1_8T g1263(.I (n_29), .ZN (n_28));
  INV_X1_12T g1264(.I (n_27), .ZN (n_26));
  INV_X1_8T g1265(.I (n_25), .ZN (n_24));
  NAND2_X1_8T g1267(.A1 (n_7), .A2 (n_4), .ZN (n_22));
  NOR2_X1_8T g1268(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_21));
  NOR2_X1_12T g1269(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_31));
  NAND2_X1_12T g1270(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_29));
  NOR2_X1_12T g1271(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_27));
  NAND2_X1_12T g1272(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X2_12T g1273(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_23));
  INV_X1_8T g1274(.I (n_18), .ZN (n_17));
  INV_X2_8T g1275(.I (n_16), .ZN (n_15));
  INV_X1_12T g1276(.I (n_14), .ZN (n_13));
  INV_X1_12T g1278(.I (n_11), .ZN (n_10));
  NOR2_X1_8T g1279(.A1 (n_3), .A2 (addr[1]), .ZN (n_9));
  NAND2_X1_12T g1280(.A1 (addr[2]), .A2 (addr[6]), .ZN (n_20));
  NAND2_X1_12T g1281(.A1 (n_4), .A2 (addr[1]), .ZN (n_19));
  NOR2_X1_12T g1282(.A1 (addr[6]), .A2 (n_3), .ZN (n_18));
  NOR2_X1_12T g1283(.A1 (n_4), .A2 (addr[1]), .ZN (n_16));
  NOR2_X1_12T g1284(.A1 (n_8), .A2 (addr[4]), .ZN (n_14));
  NAND2_X1_12T g1285(.A1 (n_3), .A2 (addr[6]), .ZN (n_12));
  NAND2_X1_12T g1286(.A1 (n_8), .A2 (addr[4]), .ZN (n_11));
  INV_X1_12T g1287(.I (addr[5]), .ZN (n_8));
  INV_X1_8T g1288(.I (addr[4]), .ZN (n_7));
  INV_X1_8T g1289(.I (addr[6]), .ZN (n_6));
  INV_X1_8T g1290(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1291(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1292(.I (addr[2]), .ZN (n_3));
  OR2_X1_8T g2(.A1 (n_51), .A2 (n_12), .Z (n_2));
  INV_X1_8T g3(.I (n_1), .ZN (n_0));
  MUX2_X1_8T g1293(.I0 (n_12), .I1 (addr[6]), .S (n_23), .Z (n_1));
endmodule

module crp_69(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED17, UNCONNECTED18, UNCONNECTED19, \X[43]_42 ,
       \X[44]_41 , \X[45]_40 , \X[46]_39 , \X[47]_38 ;
  wire \X[48]_37 , n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  wire n_7, n_8, n_9, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16, n_17, n_18, n_19, n_20, n_21, n_22;
  wire n_23, n_24, n_25, n_26, n_27, n_28, n_29, n_30;
  wire n_31, n_32, n_33, n_34, n_35, n_36, n_37, n_38;
  wire n_39, n_40, n_41, n_42, n_43, n_44, n_45, n_46;
  wire n_47, n_48, n_49, n_50, n_51, n_52, n_53, n_54;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_65, n_66, n_67, n_68;
  sbox1_84 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_99 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_114 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_129 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_144 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_159 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_174 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_189 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  XNOR2_X1_12T g203(.A1 (n_66), .A2 (K_sub[2]), .ZN (X[2]));
  OR2_X2_12T g204(.A1 (n_67), .A2 (n_68), .Z (\X[48]_37 ));
  NOR2_X1_12T g205(.A1 (n_66), .A2 (K_sub[48]), .ZN (n_68));
  AND2_X1_12T g206(.A1 (n_66), .A2 (K_sub[48]), .Z (n_67));
  INV_X2_8T g207(.I (R[1]), .ZN (n_66));
  OAI22_X1_12T g208(.A1 (n_64), .A2 (K_sub[1]), .B1 (R[32]), .B2
       (n_65), .ZN (X[1]));
  OAI22_X2_12T g209(.A1 (n_64), .A2 (n_62), .B1 (n_63), .B2 (R[32]),
       .ZN (\X[47]_38 ));
  INV_X1_8T g210(.I (K_sub[1]), .ZN (n_65));
  INV_X1_12T g211(.I (R[32]), .ZN (n_64));
  INV_X1_12T fopt(.I (n_62), .ZN (n_63));
  CLKBUF_X2_12T fopt208(.I (K_sub[47]), .Z (n_62));
  OR2_X2_12T g198(.A1 (n_60), .A2 (n_61), .Z (\X[46]_39 ));
  NOR2_X1_12T g199(.A1 (R[31]), .A2 (n_59), .ZN (n_61));
  AND2_X1_12T g200(.A1 (R[31]), .A2 (n_59), .Z (n_60));
  INV_X1_12T g201(.I (K_sub[46]), .ZN (n_59));
  XOR2_X1_12T g2(.A1 (R[30]), .A2 (K_sub[45]), .Z (\X[45]_40 ));
  HA_X1_12T g212(.A (K_sub[42]), .B (R[29]), .CO (UNCONNECTED17), .S
       (X[42]));
  XOR2_X1_12T g213(.A1 (R[29]), .A2 (K_sub[44]), .Z (\X[44]_41 ));
  OR2_X2_12T g214(.A1 (n_58), .A2 (n_57), .Z (\X[43]_42 ));
  NOR2_X1_12T g215(.A1 (R[28]), .A2 (n_56), .ZN (n_58));
  AND2_X1_12T g216(.A1 (R[28]), .A2 (n_56), .Z (n_57));
  INV_X1_12T g217(.I (K_sub[43]), .ZN (n_56));
  XOR2_X1_12T g218(.A1 (K_sub[41]), .A2 (R[28]), .Z (X[41]));
  HA_X1_12T g219(.A (R[27]), .B (K_sub[40]), .CO (UNCONNECTED18), .S
       (X[40]));
  OR2_X2_12T g220(.A1 (n_54), .A2 (n_55), .Z (X[39]));
  NOR2_X1_12T g221(.A1 (R[26]), .A2 (n_53), .ZN (n_55));
  AND2_X1_12T g222(.A1 (R[26]), .A2 (n_53), .Z (n_54));
  INV_X1_12T g223(.I (K_sub[39]), .ZN (n_53));
  NAND2_X2_12T g224(.A1 (n_52), .A2 (n_51), .ZN (X[38]));
  XNOR2_X1_12T g225(.A1 (R[25]), .A2 (n_50), .ZN (X[36]));
  NAND2_X1_12T g226(.A1 (n_49), .A2 (n_48), .ZN (n_52));
  OR2_X1_12T g227(.A1 (n_48), .A2 (n_49), .Z (n_51));
  INV_X1_12T g228(.I (K_sub[36]), .ZN (n_50));
  INV_X1_12T g229(.I (R[25]), .ZN (n_49));
  CLKBUF_X12_12T fopt230(.I (K_sub[38]), .Z (n_48));
  NAND2_X2_12T g231(.A1 (n_45), .A2 (n_47), .ZN (X[37]));
  OR2_X2_12T g232(.A1 (n_46), .A2 (n_44), .Z (X[35]));
  NAND2_X1_12T g233(.A1 (n_42), .A2 (n_43), .ZN (n_47));
  NOR2_X2_12T g234(.A1 (n_43), .A2 (n_41), .ZN (n_46));
  OR2_X2_12T g235(.A1 (n_42), .A2 (n_43), .Z (n_45));
  AND2_X1_12T g236(.A1 (n_41), .A2 (n_43), .Z (n_44));
  INV_X1_12T g237(.I (R[24]), .ZN (n_43));
  CLKBUF_X12_12T fopt238(.I (K_sub[37]), .Z (n_42));
  CLKBUF_X12_12T fopt210(.I (K_sub[35]), .Z (n_41));
  XNOR2_X1_12T g239(.A1 (n_40), .A2 (R[23]), .ZN (X[34]));
  INV_X1_12T g240(.I (K_sub[34]), .ZN (n_40));
  HA_X1_12T g241(.A (R[22]), .B (K_sub[33]), .CO (UNCONNECTED19), .S
       (X[33]));
  XOR2_X1_12T g242(.A1 (R[21]), .A2 (K_sub[30]), .Z (X[30]));
  NAND2_X2_12T g243(.A1 (n_37), .A2 (n_38), .ZN (n_39));
  INV_X1_12T g244(.I (R[21]), .ZN (n_38));
  CLKBUF_X12_12T fopt245(.I (K_sub[32]), .Z (n_37));
  OAI21_X2_12T g246(.A1 (n_37), .A2 (n_38), .B (n_39), .ZN (X[32]));
  OR2_X2_12T g247(.A1 (n_34), .A2 (n_36), .Z (X[31]));
  NAND2_X1_12T g248(.A1 (n_33), .A2 (n_35), .ZN (X[29]));
  NOR2_X1_12T g249(.A1 (R[20]), .A2 (n_31), .ZN (n_36));
  NAND2_X1_12T g250(.A1 (R[20]), .A2 (n_32), .ZN (n_35));
  AND2_X1_12T g251(.A1 (R[20]), .A2 (n_31), .Z (n_34));
  OR2_X1_12T g252(.A1 (R[20]), .A2 (n_32), .Z (n_33));
  INV_X1_12T g253(.I (K_sub[29]), .ZN (n_32));
  INV_X1_12T g254(.I (K_sub[31]), .ZN (n_31));
  XOR2_X1_12T g255(.A1 (R[19]), .A2 (K_sub[28]), .Z (X[28]));
  XOR2_X1_12T g256(.A1 (R[18]), .A2 (K_sub[27]), .Z (X[27]));
  NAND2_X2_12T g257(.A1 (n_30), .A2 (n_29), .ZN (X[26]));
  OAI22_X2_12T g258(.A1 (n_27), .A2 (K_sub[24]), .B1 (R[17]), .B2
       (n_28), .ZN (X[24]));
  NAND2_X1_12T g259(.A1 (n_27), .A2 (n_26), .ZN (n_30));
  OR2_X2_12T g260(.A1 (n_26), .A2 (n_27), .Z (n_29));
  INV_X1_8T g261(.I (K_sub[24]), .ZN (n_28));
  INV_X1_12T g262(.I (R[17]), .ZN (n_27));
  CLKBUF_X12_12T fopt263(.I (K_sub[26]), .Z (n_26));
  XOR2_X1_12T g264(.A1 (K_sub[25]), .A2 (R[16]), .Z (X[25]));
  XOR2_X1_12T g265(.A1 (R[16]), .A2 (K_sub[23]), .Z (X[23]));
  XOR2_X1_12T g266(.A1 (K_sub[22]), .A2 (R[15]), .Z (X[22]));
  XOR2_X1_12T g267(.A1 (K_sub[21]), .A2 (R[14]), .Z (X[21]));
  OAI22_X2_12T g268(.A1 (n_24), .A2 (K_sub[18]), .B1 (R[13]), .B2
       (n_25), .ZN (X[18]));
  INV_X1_8T g269(.I (K_sub[18]), .ZN (n_25));
  INV_X1_12T g270(.I (R[13]), .ZN (n_24));
  CLKBUF_X12_12T fopt271(.I (K_sub[20]), .Z (n_23));
  XNOR2_X1_12T g272(.A1 (n_23), .A2 (n_24), .ZN (X[20]));
  INV_X1_12T g273(.I (R[12]), .ZN (n_22));
  XNOR2_X1_12T g274(.A1 (K_sub[17]), .A2 (n_22), .ZN (X[17]));
  CLKBUF_X12_12T fopt213(.I (K_sub[19]), .Z (n_21));
  INV_X2_12T g3(.I (n_20), .ZN (X[19]));
  MUX2_X1_12T g275(.I0 (n_22), .I1 (R[12]), .S (n_21), .Z (n_20));
  OAI22_X2_12T g276(.A1 (n_19), .A2 (K_sub[16]), .B1 (R[11]), .B2
       (n_18), .ZN (X[16]));
  INV_X1_8T g277(.I (R[11]), .ZN (n_19));
  INV_X1_12T g278(.I (K_sub[16]), .ZN (n_18));
  OAI22_X2_12T g279(.A1 (n_17), .A2 (n_15), .B1 (R[10]), .B2 (n_16),
       .ZN (X[15]));
  INV_X1_8T g280(.I (R[10]), .ZN (n_17));
  INV_X1_12T fopt281(.I (n_15), .ZN (n_16));
  CLKBUF_X2_12T fopt201(.I (K_sub[15]), .Z (n_15));
  XNOR2_X1_12T g282(.A1 (n_14), .A2 (R[9]), .ZN (X[12]));
  INV_X1_12T g283(.I (K_sub[12]), .ZN (n_14));
  XOR2_X1_12T g284(.A1 (R[9]), .A2 (K_sub[14]), .Z (X[14]));
  OAI22_X2_12T g285(.A1 (n_12), .A2 (K_sub[13]), .B1 (R[8]), .B2
       (n_13), .ZN (X[13]));
  XNOR2_X1_12T g286(.A1 (n_12), .A2 (K_sub[11]), .ZN (X[11]));
  INV_X1_8T g287(.I (K_sub[13]), .ZN (n_13));
  INV_X1_12T g288(.I (R[8]), .ZN (n_12));
  XOR2_X1_12T g289(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  XOR2_X1_12T g290(.A1 (K_sub[9]), .A2 (R[6]), .Z (X[9]));
  XNOR2_X1_12T g291(.A1 (R[5]), .A2 (n_8), .ZN (X[6]));
  NAND2_X2_12T g292(.A1 (n_10), .A2 (n_11), .ZN (X[8]));
  NAND2_X1_12T g293(.A1 (R[5]), .A2 (n_9), .ZN (n_11));
  OR2_X1_12T g294(.A1 (R[5]), .A2 (n_9), .Z (n_10));
  INV_X1_12T g295(.I (K_sub[8]), .ZN (n_9));
  INV_X1_12T g296(.I (K_sub[6]), .ZN (n_8));
  OAI22_X2_12T g297(.A1 (n_4), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_5),
       .ZN (X[5]));
  OR2_X2_12T g298(.A1 (n_6), .A2 (n_7), .Z (X[7]));
  NOR2_X1_12T g299(.A1 (n_4), .A2 (n_3), .ZN (n_7));
  AND2_X1_12T g300(.A1 (n_3), .A2 (n_4), .Z (n_6));
  INV_X1_12T g301(.I (K_sub[5]), .ZN (n_5));
  INV_X1_12T g302(.I (R[4]), .ZN (n_4));
  CLKBUF_X12_12T fopt303(.I (K_sub[7]), .Z (n_3));
  XOR2_X1_12T g304(.A1 (R[3]), .A2 (K_sub[4]), .Z (X[4]));
  OR2_X1_12T g305(.A1 (n_1), .A2 (n_2), .Z (X[3]));
  NOR2_X1_12T g306(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g307(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g308(.I (K_sub[3]), .ZN (n_0));
endmodule

module sbox1_83(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102;
  NAND4_X1_12T g1015(.A1 (n_94), .A2 (n_102), .A3 (n_98), .A4 (n_91),
       .ZN (dout[4]));
  AND4_X1_12T g1016(.A1 (n_92), .A2 (n_95), .A3 (n_86), .A4 (n_62), .Z
       (dout[2]));
  NAND4_X1_12T g1017(.A1 (n_101), .A2 (n_100), .A3 (n_65), .A4 (n_66),
       .ZN (dout[3]));
  NOR4_X1_12T g1018(.A1 (n_97), .A2 (n_96), .A3 (n_88), .A4 (n_58), .ZN
       (dout[1]));
  AOI21_X1_12T g1019(.A1 (n_90), .A2 (n_4), .B (n_99), .ZN (n_102));
  NOR4_X1_12T g1020(.A1 (n_89), .A2 (n_59), .A3 (n_67), .A4 (n_84), .ZN
       (n_101));
  AOI22_X1_8T g1021(.A1 (n_34), .A2 (n_81), .B1 (n_23), .B2 (n_64), .ZN
       (n_100));
  OAI21_X1_12T g1022(.A1 (n_70), .A2 (n_17), .B (n_93), .ZN (n_99));
  AOI21_X1_12T g1023(.A1 (n_72), .A2 (n_38), .B (n_87), .ZN (n_98));
  OR4_X1_12T g1024(.A1 (n_57), .A2 (n_83), .A3 (n_80), .A4 (n_63), .Z
       (n_97));
  OAI22_X1_8T g1025(.A1 (n_74), .A2 (n_11), .B1 (n_70), .B2 (n_27), .ZN
       (n_96));
  AND4_X1_12T g1026(.A1 (n_85), .A2 (n_75), .A3 (n_78), .A4 (n_60), .Z
       (n_95));
  AOI22_X1_12T g1027(.A1 (n_77), .A2 (n_33), .B1 (n_16), .B2 (n_19),
       .ZN (n_94));
  AOI21_X1_12T g1028(.A1 (n_40), .A2 (n_18), .B (n_79), .ZN (n_93));
  AOI21_X1_12T g1029(.A1 (n_56), .A2 (n_52), .B (n_76), .ZN (n_92));
  NAND2_X1_8T g1030(.A1 (addr[3]), .A2 (n_82), .ZN (n_91));
  OAI22_X1_12T g1031(.A1 (n_53), .A2 (n_31), .B1 (n_71), .B2 (n_55),
       .ZN (n_90));
  OAI22_X1_12T g1032(.A1 (n_32), .A2 (n_39), .B1 (n_70), .B2 (addr[3]),
       .ZN (n_89));
  OAI21_X1_8T g1033(.A1 (n_2), .A2 (n_71), .B (n_48), .ZN (n_88));
  OAI22_X1_12T g1034(.A1 (n_37), .A2 (n_68), .B1 (n_35), .B2 (n_32),
       .ZN (n_87));
  AOI22_X1_8T g1035(.A1 (n_38), .A2 (n_40), .B1 (n_21), .B2 (n_69), .ZN
       (n_86));
  AOI22_X1_12T g1036(.A1 (n_29), .A2 (n_54), .B1 (n_40), .B2 (n_8), .ZN
       (n_85));
  OAI22_X1_12T g1037(.A1 (n_54), .A2 (n_28), .B1 (n_7), .B2 (n_55), .ZN
       (n_84));
  OAI21_X1_12T g1038(.A1 (n_47), .A2 (n_20), .B (n_61), .ZN (n_83));
  OAI21_X1_12T g1039(.A1 (n_46), .A2 (n_16), .B (n_70), .ZN (n_82));
  OAI21_X1_12T g1040(.A1 (n_17), .A2 (addr[2]), .B (n_71), .ZN (n_81));
  NOR3_X1_12T g1041(.A1 (n_73), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_80));
  NOR3_X1_8T g1042(.A1 (n_18), .A2 (n_25), .A3 (n_51), .ZN (n_79));
  AOI22_X1_12T g1043(.A1 (n_30), .A2 (n_21), .B1 (n_42), .B2 (n_26),
       .ZN (n_78));
  OAI22_X1_12T g1044(.A1 (n_50), .A2 (addr[5]), .B1 (n_32), .B2 (n_3),
       .ZN (n_77));
  OAI22_X1_8T g1045(.A1 (n_47), .A2 (n_55), .B1 (n_32), .B2 (n_13), .ZN
       (n_76));
  AOI22_X1_8T g1046(.A1 (n_45), .A2 (n_33), .B1 (n_38), .B2 (n_23), .ZN
       (n_75));
  AOI22_X1_12T g1047(.A1 (n_54), .A2 (n_24), .B1 (n_21), .B2 (n_0), .ZN
       (n_74));
  INV_X1_12T g1048(.I (n_72), .ZN (n_73));
  INV_X1_12T g1049(.I (n_70), .ZN (n_69));
  NOR2_X1_8T g1050(.A1 (n_21), .A2 (n_3), .ZN (n_68));
  AOI21_X1_12T g1051(.A1 (n_41), .A2 (n_15), .B (n_39), .ZN (n_67));
  AOI22_X1_8T g1052(.A1 (n_36), .A2 (n_38), .B1 (n_16), .B2 (n_42), .ZN
       (n_66));
  NAND2_X1_8T g1053(.A1 (n_54), .A2 (n_43), .ZN (n_65));
  NOR2_X1_12T g1054(.A1 (n_11), .A2 (n_51), .ZN (n_64));
  NOR2_X1_8T g1055(.A1 (n_33), .A2 (n_3), .ZN (n_72));
  NAND2_X1_12T g1056(.A1 (n_52), .A2 (addr[5]), .ZN (n_71));
  NAND2_X1_12T g1057(.A1 (n_18), .A2 (addr[2]), .ZN (n_70));
  NOR3_X1_8T g1058(.A1 (addr[1]), .A2 (n_22), .A3 (n_54), .ZN (n_63));
  AOI21_X1_8T g1059(.A1 (n_42), .A2 (addr[3]), .B (n_49), .ZN (n_62));
  NAND3_X1_8T g1060(.A1 (n_34), .A2 (n_16), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1061(.A1 (n_54), .A2 (n_14), .A3 (addr[5]), .ZN (n_60));
  OAI22_X1_12T g1062(.A1 (n_35), .A2 (n_20), .B1 (n_27), .B2 (n_6), .ZN
       (n_59));
  NOR3_X1_8T g1063(.A1 (n_13), .A2 (n_5), .A3 (n_54), .ZN (n_58));
  OAI22_X1_12T g1064(.A1 (n_32), .A2 (n_9), .B1 (n_44), .B2 (n_0), .ZN
       (n_57));
  OAI22_X1_8T g1065(.A1 (n_5), .A2 (n_44), .B1 (addr[1]), .B2 (n_25),
       .ZN (n_56));
  INV_X1_12T g1066(.I (n_18), .ZN (n_55));
  INV_X1_8T g1067(.I (n_54), .ZN (n_53));
  INV_X1_12T g1068(.I (n_52), .ZN (n_51));
  HA_X1_12T g1069(.A (addr[6]), .B (n_0), .CO (n_52), .S (n_54));
  NOR2_X1_8T g1070(.A1 (n_38), .A2 (n_10), .ZN (n_50));
  NOR3_X1_12T g1071(.A1 (n_11), .A2 (n_25), .A3 (n_1), .ZN (n_49));
  NAND3_X1_12T g1072(.A1 (n_38), .A2 (addr[5]), .A3 (n_1), .ZN (n_48));
  INV_X1_8T g1073(.I (n_45), .ZN (n_46));
  INV_X1_12T g1074(.I (n_43), .ZN (n_44));
  INV_X1_8T g1075(.I (n_42), .ZN (n_41));
  INV_X1_8T g1076(.I (n_40), .ZN (n_39));
  NAND2_X1_8T g1077(.A1 (n_0), .A2 (n_14), .ZN (n_37));
  NOR2_X1_12T g1078(.A1 (n_16), .A2 (addr[3]), .ZN (n_36));
  NAND2_X1_12T g1079(.A1 (n_23), .A2 (addr[6]), .ZN (n_47));
  NOR2_X1_12T g1080(.A1 (n_15), .A2 (n_2), .ZN (n_45));
  NOR2_X1_8T g1081(.A1 (n_13), .A2 (n_2), .ZN (n_43));
  NOR2_X1_12T g1082(.A1 (n_20), .A2 (addr[4]), .ZN (n_42));
  NOR2_X1_12T g1083(.A1 (n_25), .A2 (addr[6]), .ZN (n_40));
  NOR2_X1_12T g1084(.A1 (n_20), .A2 (n_2), .ZN (n_38));
  NAND2_X1_8T g1085(.A1 (addr[5]), .A2 (n_10), .ZN (n_31));
  NOR2_X1_8T g1086(.A1 (n_3), .A2 (n_15), .ZN (n_30));
  NOR2_X1_8T g1087(.A1 (addr[1]), .A2 (n_13), .ZN (n_29));
  NAND2_X1_8T g1088(.A1 (n_14), .A2 (n_23), .ZN (n_28));
  NAND2_X1_8T g1089(.A1 (n_12), .A2 (addr[6]), .ZN (n_35));
  OAI21_X1_12T g1090(.A1 (n_5), .A2 (n_2), .B (n_55), .ZN (n_34));
  AOI21_X1_12T g1091(.A1 (addr[3]), .A2 (addr[6]), .B (n_21), .ZN
       (n_33));
  NAND2_X1_12T g1092(.A1 (n_14), .A2 (addr[2]), .ZN (n_32));
  INV_X1_8T g1093(.I (n_27), .ZN (n_26));
  INV_X1_8T g1094(.I (n_25), .ZN (n_24));
  INV_X1_8T g1095(.I (n_23), .ZN (n_22));
  INV_X1_8T g1096(.I (n_20), .ZN (n_19));
  INV_X1_12T g1098(.I (n_17), .ZN (n_16));
  NAND2_X1_12T g1099(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_27));
  NAND2_X1_12T g1100(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_25));
  NOR2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_23));
  NOR2_X1_12T g1102(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_21));
  NAND2_X1_12T g1103(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_20));
  NOR2_X1_12T g1104(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_18));
  NAND2_X1_12T g1105(.A1 (n_3), .A2 (n_1), .ZN (n_17));
  INV_X1_8T g1106(.I (n_13), .ZN (n_12));
  INV_X1_12T g1107(.I (n_11), .ZN (n_10));
  NAND2_X1_8T g1108(.A1 (addr[3]), .A2 (n_1), .ZN (n_9));
  NOR2_X1_8T g1109(.A1 (addr[4]), .A2 (n_0), .ZN (n_8));
  NAND2_X1_8T g1110(.A1 (n_0), .A2 (addr[3]), .ZN (n_7));
  NAND2_X1_8T g1111(.A1 (addr[2]), .A2 (n_4), .ZN (n_6));
  NAND2_X1_12T g1112(.A1 (n_0), .A2 (addr[1]), .ZN (n_15));
  NOR2_X1_12T g1113(.A1 (n_2), .A2 (addr[1]), .ZN (n_14));
  NAND2_X1_12T g1114(.A1 (addr[3]), .A2 (n_3), .ZN (n_13));
  NAND2_X1_12T g1115(.A1 (addr[1]), .A2 (n_2), .ZN (n_11));
  INV_X1_12T g1116(.I (addr[1]), .ZN (n_5));
  INV_X1_8T g1117(.I (addr[3]), .ZN (n_4));
  INV_X1_12T g1118(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1119(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1120(.I (addr[6]), .ZN (n_1));
  INV_X2_12T g1121(.I (addr[2]), .ZN (n_0));
endmodule

module sbox2_98(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  AND4_X1_12T g931(.A1 (n_86), .A2 (n_82), .A3 (n_79), .A4 (n_85), .Z
       (dout[1]));
  NAND3_X1_12T g932(.A1 (n_87), .A2 (n_72), .A3 (n_65), .ZN (dout[3]));
  OAI21_X1_12T g933(.A1 (n_67), .A2 (n_42), .B (n_84), .ZN (dout[2]));
  NOR4_X1_12T g934(.A1 (n_83), .A2 (n_81), .A3 (n_54), .A4 (n_49), .ZN
       (dout[4]));
  NOR4_X1_12T g935(.A1 (n_80), .A2 (n_78), .A3 (n_71), .A4 (n_55), .ZN
       (n_87));
  AOI22_X1_12T g936(.A1 (n_76), .A2 (n_19), .B1 (n_32), .B2 (n_8), .ZN
       (n_86));
  AOI22_X1_8T g937(.A1 (n_9), .A2 (n_69), .B1 (n_31), .B2 (n_35), .ZN
       (n_85));
  NOR4_X1_12T g938(.A1 (n_77), .A2 (n_74), .A3 (n_59), .A4 (n_58), .ZN
       (n_84));
  OR4_X1_12T g939(.A1 (n_68), .A2 (n_73), .A3 (n_56), .A4 (n_60), .Z
       (n_83));
  AOI22_X1_8T g940(.A1 (n_21), .A2 (n_70), .B1 (n_26), .B2 (n_48), .ZN
       (n_82));
  OAI22_X2_8T g941(.A1 (n_62), .A2 (n_20), .B1 (n_18), .B2 (n_5), .ZN
       (n_81));
  OAI21_X1_8T g942(.A1 (n_50), .A2 (n_22), .B (n_63), .ZN (n_80));
  NOR3_X1_12T g943(.A1 (n_64), .A2 (n_51), .A3 (n_53), .ZN (n_79));
  OAI21_X1_12T g944(.A1 (n_43), .A2 (n_23), .B (n_75), .ZN (n_78));
  OAI22_X1_8T g945(.A1 (n_66), .A2 (n_7), .B1 (n_46), .B2 (n_45), .ZN
       (n_77));
  OAI21_X1_8T g946(.A1 (n_25), .A2 (n_17), .B (n_66), .ZN (n_76));
  AOI21_X1_8T g947(.A1 (n_30), .A2 (n_9), .B (n_52), .ZN (n_75));
  NOR2_X1_12T g948(.A1 (n_57), .A2 (n_7), .ZN (n_74));
  OAI22_X1_12T g949(.A1 (n_44), .A2 (n_10), .B1 (n_18), .B2 (n_33), .ZN
       (n_73));
  NAND3_X1_12T g950(.A1 (n_61), .A2 (n_28), .A3 (addr[1]), .ZN (n_72));
  OAI22_X1_8T g951(.A1 (n_46), .A2 (n_14), .B1 (n_45), .B2 (n_18), .ZN
       (n_71));
  OAI22_X1_12T g952(.A1 (n_37), .A2 (n_10), .B1 (n_15), .B2 (addr[2]),
       .ZN (n_70));
  OAI21_X1_12T g953(.A1 (n_38), .A2 (n_27), .B (n_44), .ZN (n_69));
  OAI22_X1_8T g954(.A1 (n_40), .A2 (n_24), .B1 (n_45), .B2 (n_27), .ZN
       (n_68));
  XNOR2_X1_8T g955(.A1 (n_35), .A2 (addr[1]), .ZN (n_67));
  OR3_X1_8T g956(.A1 (n_43), .A2 (n_22), .A3 (addr[1]), .Z (n_65));
  NOR2_X1_8T g957(.A1 (n_43), .A2 (n_35), .ZN (n_64));
  AOI21_X1_12T g958(.A1 (n_25), .A2 (n_6), .B (n_39), .ZN (n_63));
  AOI21_X1_8T g959(.A1 (n_12), .A2 (addr[4]), .B (n_24), .ZN (n_62));
  OAI21_X1_8T g960(.A1 (addr[3]), .A2 (n_20), .B (n_47), .ZN (n_61));
  NOR3_X1_8T g961(.A1 (n_34), .A2 (n_16), .A3 (addr[6]), .ZN (n_60));
  NOR3_X1_8T g962(.A1 (n_44), .A2 (addr[1]), .A3 (n_4), .ZN (n_59));
  NOR3_X1_8T g963(.A1 (n_38), .A2 (n_15), .A3 (n_29), .ZN (n_58));
  NAND2_X1_12T g964(.A1 (n_36), .A2 (n_1), .ZN (n_66));
  AOI22_X1_8T g965(.A1 (n_12), .A2 (addr[5]), .B1 (n_21), .B2
       (addr[1]), .ZN (n_57));
  AND3_X1_8T g966(.A1 (n_36), .A2 (n_8), .A3 (addr[5]), .Z (n_56));
  NOR3_X1_8T g967(.A1 (n_35), .A2 (n_11), .A3 (n_7), .ZN (n_55));
  NOR2_X1_8T g968(.A1 (n_41), .A2 (n_43), .ZN (n_54));
  AND4_X1_8T g969(.A1 (n_25), .A2 (n_3), .A3 (addr[5]), .A4 (n_4), .Z
       (n_53));
  NOR3_X1_12T g970(.A1 (n_16), .A2 (n_18), .A3 (n_20), .ZN (n_52));
  NOR4_X1_8T g971(.A1 (n_36), .A2 (addr[2]), .A3 (addr[5]), .A4 (n_4),
       .ZN (n_51));
  AOI22_X1_12T g972(.A1 (n_11), .A2 (n_8), .B1 (n_12), .B2 (n_0), .ZN
       (n_50));
  NOR3_X1_8T g973(.A1 (n_18), .A2 (addr[3]), .A3 (n_7), .ZN (n_49));
  INV_X1_8T g974(.I (n_47), .ZN (n_48));
  NOR2_X1_8T g975(.A1 (n_19), .A2 (n_9), .ZN (n_42));
  NOR2_X1_8T g976(.A1 (n_25), .A2 (n_21), .ZN (n_41));
  NAND2_X1_12T g977(.A1 (n_8), .A2 (addr[3]), .ZN (n_47));
  NAND2_X1_12T g978(.A1 (n_29), .A2 (n_0), .ZN (n_46));
  OR2_X1_12T g979(.A1 (n_15), .A2 (n_2), .Z (n_45));
  NAND2_X1_12T g980(.A1 (n_29), .A2 (addr[2]), .ZN (n_44));
  OR2_X1_12T g981(.A1 (n_15), .A2 (n_0), .Z (n_43));
  INV_X1_8T g982(.I (n_39), .ZN (n_40));
  INV_X2_8T g983(.I (n_37), .ZN (n_38));
  INV_X1_12T g984(.I (n_34), .ZN (n_35));
  NAND3_X1_8T g985(.A1 (addr[3]), .A2 (addr[2]), .A3 (addr[1]), .ZN
       (n_33));
  NOR2_X1_8T g986(.A1 (n_14), .A2 (n_18), .ZN (n_32));
  AND2_X1_12T g987(.A1 (n_8), .A2 (n_14), .Z (n_31));
  NOR3_X1_12T g988(.A1 (n_24), .A2 (n_0), .A3 (addr[5]), .ZN (n_30));
  NOR3_X1_12T g989(.A1 (n_10), .A2 (addr[2]), .A3 (n_1), .ZN (n_39));
  XOR2_X1_12T g990(.A1 (addr[1]), .A2 (n_0), .Z (n_37));
  NAND2_X1_12T g991(.A1 (n_16), .A2 (n_13), .ZN (n_36));
  NAND2_X1_12T g992(.A1 (n_18), .A2 (n_27), .ZN (n_34));
  INV_X1_8T g993(.I (n_29), .ZN (n_28));
  INV_X1_12T g994(.I (n_26), .ZN (n_27));
  INV_X1_8T g995(.I (n_24), .ZN (n_23));
  INV_X1_12T g996(.I (n_22), .ZN (n_21));
  INV_X1_8T g997(.I (n_20), .ZN (n_19));
  NAND2_X1_8T g998(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_17));
  NOR2_X1_12T g999(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_29));
  NOR2_X1_12T g1000(.A1 (addr[4]), .A2 (n_1), .ZN (n_26));
  NOR2_X1_12T g1001(.A1 (addr[1]), .A2 (addr[4]), .ZN (n_25));
  NOR2_X1_12T g1002(.A1 (n_2), .A2 (addr[4]), .ZN (n_24));
  NAND2_X1_12T g1003(.A1 (addr[5]), .A2 (addr[4]), .ZN (n_22));
  NAND2_X1_12T g1004(.A1 (n_0), .A2 (n_4), .ZN (n_20));
  NAND2_X1_12T g1005(.A1 (n_1), .A2 (addr[4]), .ZN (n_18));
  INV_X1_8T g1006(.I (n_14), .ZN (n_13));
  INV_X1_8T g1007(.I (n_12), .ZN (n_11));
  INV_X2_8T g1008(.I (n_10), .ZN (n_9));
  INV_X1_12T g1009(.I (n_8), .ZN (n_7));
  NOR2_X1_8T g1010(.A1 (addr[2]), .A2 (n_3), .ZN (n_6));
  NAND2_X1_8T g1011(.A1 (addr[6]), .A2 (n_0), .ZN (n_5));
  NAND2_X1_12T g1012(.A1 (n_2), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1013(.A1 (n_3), .A2 (addr[6]), .ZN (n_15));
  NOR2_X1_12T g1014(.A1 (n_2), .A2 (addr[3]), .ZN (n_14));
  NOR2_X1_12T g1015(.A1 (addr[3]), .A2 (addr[1]), .ZN (n_12));
  NAND2_X1_12T g1016(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_10));
  NOR2_X1_12T g1017(.A1 (n_0), .A2 (addr[6]), .ZN (n_8));
  INV_X1_12T g1018(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1019(.I (addr[3]), .ZN (n_3));
  INV_X1_12T g1020(.I (addr[1]), .ZN (n_2));
  INV_X2_12T g1021(.I (addr[5]), .ZN (n_1));
  INV_X1_12T g1022(.I (addr[2]), .ZN (n_0));
endmodule

module sbox3_113(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_95;
  OR4_X1_12T g1007(.A1 (n_90), .A2 (n_89), .A3 (n_93), .A4 (n_74), .Z
       (dout[4]));
  NAND4_X1_12T g1008(.A1 (n_91), .A2 (n_85), .A3 (n_86), .A4 (n_80),
       .ZN (dout[3]));
  NOR4_X1_12T g1009(.A1 (n_95), .A2 (n_83), .A3 (n_76), .A4 (n_61), .ZN
       (dout[1]));
  NAND2_X1_12T g1010(.A1 (n_88), .A2 (n_82), .ZN (n_95));
  OR4_X1_12T g1011(.A1 (n_92), .A2 (n_84), .A3 (n_70), .A4 (n_78), .Z
       (dout[2]));
  OAI21_X1_12T g1012(.A1 (n_75), .A2 (n_48), .B (n_87), .ZN (n_93));
  NAND4_X1_12T g1013(.A1 (n_81), .A2 (n_79), .A3 (n_59), .A4 (n_31),
       .ZN (n_92));
  AOI22_X1_12T g1014(.A1 (n_69), .A2 (addr[6]), .B1 (n_35), .B2 (n_44),
       .ZN (n_91));
  OAI22_X1_12T g1015(.A1 (n_72), .A2 (n_8), .B1 (n_45), .B2 (n_10), .ZN
       (n_90));
  OAI22_X1_8T g1016(.A1 (addr[1]), .A2 (n_77), .B1 (n_15), .B2 (n_41),
       .ZN (n_89));
  AOI22_X1_12T g1017(.A1 (n_68), .A2 (n_27), .B1 (n_42), .B2 (n_11),
       .ZN (n_88));
  AOI22_X1_8T g1018(.A1 (n_16), .A2 (n_65), .B1 (n_17), .B2 (n_46), .ZN
       (n_87));
  AOI22_X1_8T g1019(.A1 (n_20), .A2 (n_67), .B1 (n_38), .B2 (n_50), .ZN
       (n_86));
  AOI21_X1_12T g1020(.A1 (n_35), .A2 (n_32), .B (n_73), .ZN (n_85));
  OAI21_X1_12T g1021(.A1 (n_36), .A2 (addr[5]), .B (n_71), .ZN (n_84));
  OAI22_X1_12T g1022(.A1 (n_63), .A2 (n_10), .B1 (n_43), .B2 (n_23),
       .ZN (n_83));
  AOI22_X1_12T g1023(.A1 (n_60), .A2 (n_28), .B1 (n_51), .B2 (n_7), .ZN
       (n_82));
  AOI22_X1_12T g1024(.A1 (n_62), .A2 (n_9), .B1 (n_29), .B2 (n_17), .ZN
       (n_81));
  AOI22_X1_12T g1025(.A1 (n_64), .A2 (n_25), .B1 (n_56), .B2 (n_17),
       .ZN (n_80));
  NAND2_X1_8T g1026(.A1 (n_34), .A2 (n_57), .ZN (n_79));
  AOI21_X1_8T g1027(.A1 (n_52), .A2 (n_49), .B (n_8), .ZN (n_78));
  AOI22_X1_12T g1028(.A1 (n_37), .A2 (n_30), .B1 (n_38), .B2 (n_4), .ZN
       (n_77));
  OAI21_X1_8T g1029(.A1 (n_34), .A2 (n_40), .B (n_66), .ZN (n_76));
  AOI21_X1_8T g1030(.A1 (n_38), .A2 (addr[4]), .B (n_20), .ZN (n_75));
  NOR3_X1_12T g1031(.A1 (n_58), .A2 (n_22), .A3 (n_0), .ZN (n_74));
  OAI22_X1_12T g1032(.A1 (n_36), .A2 (n_28), .B1 (n_47), .B2 (n_8), .ZN
       (n_73));
  AOI21_X1_8T g1033(.A1 (n_34), .A2 (n_24), .B (n_42), .ZN (n_72));
  AOI22_X1_8T g1034(.A1 (n_25), .A2 (n_39), .B1 (n_53), .B2 (n_27), .ZN
       (n_71));
  OAI22_X1_8T g1035(.A1 (n_52), .A2 (n_22), .B1 (n_36), .B2 (addr[4]),
       .ZN (n_70));
  OAI22_X1_12T g1036(.A1 (n_35), .A2 (n_26), .B1 (n_23), .B2 (n_19),
       .ZN (n_69));
  XNOR2_X1_12T g1037(.A1 (n_35), .A2 (n_34), .ZN (n_68));
  OR2_X1_12T g1038(.A1 (n_51), .A2 (n_53), .Z (n_67));
  OR3_X2_12T g1039(.A1 (n_16), .A2 (n_19), .A3 (addr[1]), .Z (n_66));
  OAI21_X1_12T g1040(.A1 (n_10), .A2 (addr[2]), .B (n_43), .ZN (n_65));
  OAI21_X1_12T g1041(.A1 (n_23), .A2 (n_2), .B (n_55), .ZN (n_64));
  AOI21_X1_12T g1042(.A1 (n_7), .A2 (addr[5]), .B (n_54), .ZN (n_63));
  OAI21_X1_8T g1043(.A1 (n_6), .A2 (n_20), .B (n_41), .ZN (n_62));
  NOR3_X1_12T g1044(.A1 (n_33), .A2 (n_8), .A3 (addr[5]), .ZN (n_61));
  OAI21_X1_8T g1045(.A1 (n_22), .A2 (addr[1]), .B (n_36), .ZN (n_60));
  NAND3_X1_8T g1046(.A1 (n_3), .A2 (n_25), .A3 (n_17), .ZN (n_59));
  AOI21_X1_12T g1047(.A1 (n_2), .A2 (addr[1]), .B (n_33), .ZN (n_58));
  OAI22_X1_12T g1048(.A1 (n_17), .A2 (n_19), .B1 (n_18), .B2 (n_3), .ZN
       (n_57));
  OAI22_X1_8T g1049(.A1 (addr[4]), .A2 (n_10), .B1 (addr[6]), .B2
       (n_2), .ZN (n_56));
  INV_X1_12T g1050(.I (n_54), .ZN (n_55));
  NOR2_X1_12T g1051(.A1 (n_18), .A2 (addr[1]), .ZN (n_50));
  NAND2_X1_12T g1052(.A1 (n_16), .A2 (addr[1]), .ZN (n_49));
  NAND2_X1_8T g1053(.A1 (addr[1]), .A2 (n_5), .ZN (n_48));
  NAND2_X1_8T g1054(.A1 (addr[6]), .A2 (n_5), .ZN (n_47));
  NOR2_X1_12T g1055(.A1 (n_12), .A2 (addr[6]), .ZN (n_46));
  NAND2_X1_8T g1056(.A1 (addr[3]), .A2 (n_11), .ZN (n_45));
  NOR2_X1_8T g1057(.A1 (n_3), .A2 (n_14), .ZN (n_44));
  NOR2_X1_8T g1058(.A1 (n_19), .A2 (addr[5]), .ZN (n_54));
  NOR2_X1_12T g1059(.A1 (n_14), .A2 (n_0), .ZN (n_53));
  NAND2_X1_12T g1060(.A1 (n_25), .A2 (addr[5]), .ZN (n_52));
  NOR2_X1_12T g1061(.A1 (n_6), .A2 (addr[6]), .ZN (n_51));
  INV_X2_8T g1062(.I (n_39), .ZN (n_40));
  INV_X1_12T g1063(.I (n_37), .ZN (n_38));
  INV_X1_8T g1064(.I (n_34), .ZN (n_33));
  NOR2_X1_8T g1065(.A1 (n_15), .A2 (n_12), .ZN (n_32));
  OR3_X1_8T g1066(.A1 (n_22), .A2 (n_2), .A3 (addr[1]), .Z (n_31));
  OAI21_X1_12T g1067(.A1 (n_2), .A2 (addr[5]), .B (n_6), .ZN (n_30));
  NOR2_X1_8T g1068(.A1 (n_2), .A2 (n_15), .ZN (n_29));
  NAND2_X1_12T g1069(.A1 (n_13), .A2 (n_2), .ZN (n_43));
  NOR2_X1_12T g1070(.A1 (n_18), .A2 (n_14), .ZN (n_42));
  NAND2_X1_12T g1071(.A1 (n_17), .A2 (n_20), .ZN (n_41));
  NOR2_X1_12T g1072(.A1 (n_6), .A2 (n_12), .ZN (n_39));
  XOR2_X1_12T g1073(.A1 (addr[6]), .A2 (n_3), .Z (n_37));
  NAND2_X1_12T g1074(.A1 (n_9), .A2 (n_21), .ZN (n_36));
  NOR2_X1_12T g1075(.A1 (n_17), .A2 (n_24), .ZN (n_35));
  NAND2_X2_12T g1076(.A1 (n_15), .A2 (n_14), .ZN (n_34));
  INV_X1_8T g1077(.I (n_27), .ZN (n_26));
  INV_X1_8T g1078(.I (n_24), .ZN (n_23));
  INV_X1_12T g1079(.I (n_21), .ZN (n_22));
  INV_X1_12T g1080(.I (n_20), .ZN (n_19));
  INV_X2_12T g1081(.I (n_18), .ZN (n_17));
  NOR2_X1_8T g1082(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_28));
  NOR2_X1_12T g1083(.A1 (n_2), .A2 (n_3), .ZN (n_27));
  NOR2_X1_12T g1084(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_25));
  NOR2_X1_12T g1085(.A1 (addr[3]), .A2 (n_0), .ZN (n_24));
  NOR2_X1_12T g1086(.A1 (n_3), .A2 (addr[3]), .ZN (n_21));
  NOR2_X1_12T g1087(.A1 (addr[2]), .A2 (addr[4]), .ZN (n_20));
  NAND2_X1_12T g1088(.A1 (n_0), .A2 (addr[3]), .ZN (n_18));
  INV_X1_12T g1089(.I (n_13), .ZN (n_14));
  INV_X1_8T g1090(.I (n_12), .ZN (n_11));
  INV_X1_12T g1091(.I (n_10), .ZN (n_9));
  INV_X1_8T g1092(.I (n_8), .ZN (n_7));
  INV_X1_12T g1093(.I (n_6), .ZN (n_5));
  NOR2_X1_8T g1094(.A1 (addr[4]), .A2 (addr[3]), .ZN (n_4));
  NOR2_X1_12T g1095(.A1 (addr[5]), .A2 (addr[3]), .ZN (n_16));
  NAND2_X1_12T g1096(.A1 (addr[6]), .A2 (n_1), .ZN (n_15));
  NOR2_X1_12T g1097(.A1 (addr[6]), .A2 (n_1), .ZN (n_13));
  NAND2_X1_12T g1098(.A1 (n_2), .A2 (addr[2]), .ZN (n_12));
  NAND2_X1_12T g1099(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1100(.A1 (addr[4]), .A2 (n_3), .ZN (n_8));
  NAND2_X1_12T g1101(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_6));
  INV_X1_12T g1102(.I (addr[2]), .ZN (n_3));
  INV_X1_12T g1103(.I (addr[4]), .ZN (n_2));
  INV_X2_8T g1104(.I (addr[1]), .ZN (n_1));
  INV_X2_12T g1105(.I (addr[5]), .ZN (n_0));
endmodule

module sbox4_128(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_106;
  NAND3_X1_12T g1103(.A1 (n_106), .A2 (n_99), .A3 (n_68), .ZN
       (dout[3]));
  NOR4_X1_12T g1104(.A1 (n_90), .A2 (n_70), .A3 (n_102), .A4 (n_72),
       .ZN (n_106));
  OR4_X1_12T g1105(.A1 (n_101), .A2 (n_95), .A3 (n_69), .A4 (n_71), .Z
       (dout[4]));
  NAND4_X1_12T g1106(.A1 (n_100), .A2 (n_96), .A3 (n_93), .A4 (n_76),
       .ZN (dout[1]));
  NAND4_X1_12T g1107(.A1 (n_98), .A2 (n_92), .A3 (n_75), .A4 (n_81),
       .ZN (dout[2]));
  OAI22_X1_8T g1108(.A1 (n_15), .A2 (n_87), .B1 (n_23), .B2 (n_48), .ZN
       (n_102));
  NAND4_X1_12T g1109(.A1 (n_79), .A2 (n_86), .A3 (n_66), .A4 (n_74),
       .ZN (n_101));
  NOR4_X1_12T g1110(.A1 (n_78), .A2 (n_80), .A3 (n_77), .A4 (n_62), .ZN
       (n_100));
  AOI21_X1_12T g1111(.A1 (n_83), .A2 (n_22), .B (n_94), .ZN (n_99));
  NOR4_X1_12T g1112(.A1 (n_97), .A2 (n_91), .A3 (n_67), .A4 (n_63), .ZN
       (n_98));
  NOR2_X1_12T g1113(.A1 (n_88), .A2 (addr[6]), .ZN (n_97));
  NAND2_X1_12T g1114(.A1 (n_89), .A2 (addr[6]), .ZN (n_96));
  OAI21_X1_12T g1115(.A1 (n_81), .A2 (addr[1]), .B (n_82), .ZN (n_95));
  OAI21_X1_12T g1116(.A1 (n_40), .A2 (n_13), .B (n_85), .ZN (n_94));
  AOI22_X1_12T g1117(.A1 (n_83), .A2 (n_61), .B1 (n_54), .B2 (n_5), .ZN
       (n_93));
  NAND2_X1_8T g1118(.A1 (n_16), .A2 (n_84), .ZN (n_92));
  OAI21_X1_12T g1119(.A1 (n_38), .A2 (n_53), .B (n_73), .ZN (n_91));
  NOR2_X1_12T g1120(.A1 (n_82), .A2 (addr[6]), .ZN (n_90));
  INV_X1_12T g1121(.I (n_88), .ZN (n_89));
  AOI22_X1_12T g1122(.A1 (n_7), .A2 (addr[2]), .B1 (n_27), .B2
       (addr[1]), .ZN (n_87));
  OAI21_X1_12T g1123(.A1 (n_22), .A2 (n_21), .B (n_84), .ZN (n_86));
  AOI21_X1_12T g1124(.A1 (n_21), .A2 (n_6), .B (n_34), .ZN (n_85));
  AOI22_X1_12T g1125(.A1 (n_36), .A2 (n_22), .B1 (n_54), .B2 (n_3), .ZN
       (n_88));
  OAI22_X1_12T g1126(.A1 (n_44), .A2 (n_52), .B1 (n_31), .B2 (n_23),
       .ZN (n_80));
  OR2_X1_12T g1127(.A1 (n_64), .A2 (n_13), .Z (n_79));
  NOR2_X1_12T g1128(.A1 (n_64), .A2 (n_20), .ZN (n_78));
  OAI22_X1_8T g1129(.A1 (n_19), .A2 (n_49), .B1 (n_26), .B2 (n_28), .ZN
       (n_77));
  NOR2_X1_12T g1130(.A1 (n_36), .A2 (n_0), .ZN (n_84));
  NOR2_X1_8T g1131(.A1 (n_36), .A2 (addr[6]), .ZN (n_83));
  AOI21_X1_12T g1132(.A1 (n_55), .A2 (n_17), .B (n_67), .ZN (n_82));
  OAI21_X1_12T g1133(.A1 (n_50), .A2 (n_14), .B (n_29), .ZN (n_81));
  AOI22_X1_12T g1134(.A1 (n_37), .A2 (n_55), .B1 (n_39), .B2 (n_18),
       .ZN (n_76));
  OAI21_X1_8T g1135(.A1 (n_35), .A2 (n_45), .B (n_18), .ZN (n_75));
  NAND3_X1_8T g1136(.A1 (n_0), .A2 (n_30), .A3 (n_36), .ZN (n_74));
  AOI22_X1_12T g1137(.A1 (n_33), .A2 (n_41), .B1 (n_55), .B2 (n_8), .ZN
       (n_73));
  OAI22_X1_12T g1138(.A1 (n_47), .A2 (n_42), .B1 (n_32), .B2 (n_23),
       .ZN (n_72));
  NOR3_X1_12T g1139(.A1 (n_65), .A2 (n_3), .A3 (addr[6]), .ZN (n_71));
  OAI22_X1_12T g1140(.A1 (n_46), .A2 (addr[1]), .B1 (n_51), .B2 (n_9),
       .ZN (n_70));
  OAI22_X1_12T g1141(.A1 (n_40), .A2 (n_47), .B1 (n_38), .B2 (n_59),
       .ZN (n_69));
  OAI21_X1_8T g1142(.A1 (n_58), .A2 (n_54), .B (n_14), .ZN (n_68));
  NAND2_X1_8T g1143(.A1 (addr[2]), .A2 (n_41), .ZN (n_66));
  NOR2_X1_8T g1144(.A1 (n_54), .A2 (n_56), .ZN (n_65));
  NOR2_X1_12T g1145(.A1 (n_57), .A2 (n_9), .ZN (n_67));
  NOR3_X1_12T g1146(.A1 (n_60), .A2 (n_10), .A3 (addr[1]), .ZN (n_63));
  NOR3_X1_12T g1147(.A1 (n_57), .A2 (n_0), .A3 (addr[5]), .ZN (n_62));
  AOI21_X1_12T g1148(.A1 (n_11), .A2 (addr[5]), .B (n_43), .ZN (n_64));
  INV_X1_8T g1149(.I (n_60), .ZN (n_61));
  INV_X1_8T g1150(.I (n_58), .ZN (n_59));
  INV_X1_8T g1151(.I (n_56), .ZN (n_57));
  NAND2_X1_8T g1152(.A1 (addr[5]), .A2 (n_21), .ZN (n_53));
  NAND2_X1_8T g1153(.A1 (n_18), .A2 (addr[3]), .ZN (n_52));
  NAND2_X1_8T g1154(.A1 (addr[6]), .A2 (n_25), .ZN (n_51));
  NOR2_X1_12T g1155(.A1 (n_10), .A2 (addr[3]), .ZN (n_50));
  NAND2_X1_12T g1156(.A1 (n_16), .A2 (addr[4]), .ZN (n_49));
  NAND2_X1_12T g1157(.A1 (n_11), .A2 (addr[2]), .ZN (n_48));
  NOR2_X1_12T g1158(.A1 (n_30), .A2 (n_12), .ZN (n_60));
  NOR2_X1_12T g1159(.A1 (n_19), .A2 (addr[3]), .ZN (n_58));
  NOR2_X1_12T g1160(.A1 (n_13), .A2 (n_1), .ZN (n_56));
  NOR2_X1_12T g1161(.A1 (n_24), .A2 (addr[1]), .ZN (n_55));
  NOR2_X1_12T g1162(.A1 (n_20), .A2 (addr[1]), .ZN (n_54));
  INV_X2_8T g1163(.I (n_45), .ZN (n_46));
  INV_X1_12T g1164(.I (n_43), .ZN (n_44));
  INV_X1_8T g1165(.I (n_41), .ZN (n_42));
  INV_X1_8T g1166(.I (n_40), .ZN (n_39));
  INV_X1_12T g1167(.I (n_37), .ZN (n_38));
  NOR3_X1_12T g1168(.A1 (n_8), .A2 (n_2), .A3 (n_0), .ZN (n_35));
  NOR3_X1_8T g1169(.A1 (n_13), .A2 (addr[1]), .A3 (n_3), .ZN (n_34));
  NOR2_X1_8T g1170(.A1 (n_21), .A2 (n_1), .ZN (n_33));
  NAND2_X1_8T g1171(.A1 (addr[6]), .A2 (n_18), .ZN (n_32));
  NAND2_X1_8T g1172(.A1 (n_19), .A2 (n_14), .ZN (n_31));
  AOI21_X1_12T g1173(.A1 (n_2), .A2 (addr[1]), .B (n_21), .ZN (n_47));
  NOR3_X1_12T g1174(.A1 (n_9), .A2 (addr[3]), .A3 (n_0), .ZN (n_45));
  NOR2_X1_12T g1175(.A1 (n_9), .A2 (addr[6]), .ZN (n_43));
  NOR3_X1_12T g1176(.A1 (addr[5]), .A2 (addr[4]), .A3 (addr[6]), .ZN
       (n_41));
  NAND2_X1_12T g1177(.A1 (n_11), .A2 (n_3), .ZN (n_40));
  NOR2_X1_8T g1178(.A1 (n_11), .A2 (n_14), .ZN (n_37));
  XNOR2_X1_12T g1179(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_36));
  INV_X1_8T g1180(.I (n_28), .ZN (n_29));
  INV_X1_8T g1181(.I (n_26), .ZN (n_27));
  INV_X1_8T g1182(.I (n_24), .ZN (n_25));
  INV_X1_8T g1183(.I (n_23), .ZN (n_22));
  INV_X1_8T g1184(.I (n_21), .ZN (n_20));
  INV_X1_12T g1185(.I (n_19), .ZN (n_18));
  NOR2_X1_8T g1186(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_17));
  NOR2_X1_12T g1187(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_30));
  NAND2_X1_12T g1188(.A1 (addr[5]), .A2 (addr[2]), .ZN (n_28));
  NAND2_X1_12T g1189(.A1 (addr[4]), .A2 (addr[6]), .ZN (n_26));
  NAND2_X1_12T g1190(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_24));
  NAND2_X2_12T g1191(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_23));
  NOR2_X2_12T g1192(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_21));
  NAND2_X1_12T g1193(.A1 (addr[1]), .A2 (addr[2]), .ZN (n_19));
  INV_X1_12T g1194(.I (n_16), .ZN (n_15));
  INV_X1_12T g1195(.I (n_12), .ZN (n_13));
  INV_X1_8T g1196(.I (n_11), .ZN (n_10));
  INV_X1_12T g1197(.I (n_9), .ZN (n_8));
  NOR2_X1_12T g1198(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_7));
  NOR2_X1_8T g1199(.A1 (addr[4]), .A2 (n_1), .ZN (n_6));
  NOR2_X1_8T g1200(.A1 (addr[4]), .A2 (n_3), .ZN (n_5));
  NOR2_X1_12T g1201(.A1 (addr[3]), .A2 (n_3), .ZN (n_16));
  NOR2_X1_12T g1202(.A1 (n_4), .A2 (addr[6]), .ZN (n_14));
  NOR2_X1_12T g1203(.A1 (n_2), .A2 (addr[2]), .ZN (n_12));
  NOR2_X1_12T g1204(.A1 (addr[4]), .A2 (n_0), .ZN (n_11));
  NAND2_X1_12T g1205(.A1 (addr[4]), .A2 (n_3), .ZN (n_9));
  INV_X1_8T g1206(.I (addr[4]), .ZN (n_4));
  INV_X1_12T g1207(.I (addr[5]), .ZN (n_3));
  INV_X1_12T g1208(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1209(.I (addr[1]), .ZN (n_1));
  INV_X1_12T g1210(.I (addr[6]), .ZN (n_0));
endmodule

module sbox5_143(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  NOR4_X1_12T g1273(.A1 (n_91), .A2 (n_94), .A3 (n_82), .A4 (n_41), .ZN
       (dout[3]));
  OR4_X1_12T g1274(.A1 (n_89), .A2 (n_78), .A3 (n_88), .A4 (n_79), .Z
       (dout[2]));
  OR4_X1_12T g1275(.A1 (n_92), .A2 (n_87), .A3 (n_58), .A4 (n_42), .Z
       (dout[1]));
  AND4_X1_12T g1276(.A1 (n_93), .A2 (n_90), .A3 (n_70), .A4 (n_45), .Z
       (dout[4]));
  OAI21_X1_8T g1277(.A1 (n_32), .A2 (n_3), .B (n_86), .ZN (n_94));
  NOR4_X1_12T g1278(.A1 (n_84), .A2 (n_85), .A3 (n_63), .A4 (n_48), .ZN
       (n_93));
  NAND4_X1_12T g1279(.A1 (n_73), .A2 (n_55), .A3 (n_76), .A4 (n_25),
       .ZN (n_92));
  NAND4_X1_12T g1280(.A1 (n_83), .A2 (n_56), .A3 (n_61), .A4 (n_57),
       .ZN (n_91));
  AOI21_X1_12T g1281(.A1 (n_71), .A2 (addr[3]), .B (n_81), .ZN (n_90));
  OAI22_X1_12T g1282(.A1 (n_72), .A2 (addr[5]), .B1 (n_64), .B2 (n_34),
       .ZN (n_89));
  OAI21_X1_12T g1283(.A1 (n_50), .A2 (n_12), .B (n_80), .ZN (n_88));
  OAI22_X1_8T g1284(.A1 (n_28), .A2 (n_75), .B1 (n_10), .B2 (n_32), .ZN
       (n_87));
  AOI21_X1_12T g1285(.A1 (n_69), .A2 (n_17), .B (n_59), .ZN (n_86));
  OAI21_X1_8T g1286(.A1 (n_67), .A2 (n_14), .B (n_44), .ZN (n_85));
  OAI21_X1_12T g1287(.A1 (n_67), .A2 (addr[3]), .B (n_77), .ZN (n_84));
  OAI21_X1_12T g1288(.A1 (n_66), .A2 (n_36), .B (addr[1]), .ZN (n_83));
  OAI21_X1_8T g1289(.A1 (addr[2]), .A2 (n_67), .B (n_74), .ZN (n_82));
  OAI22_X1_8T g1290(.A1 (n_32), .A2 (n_62), .B1 (n_38), .B2 (addr[2]),
       .ZN (n_81));
  AOI22_X1_8T g1291(.A1 (n_39), .A2 (n_27), .B1 (n_65), .B2 (n_29), .ZN
       (n_80));
  NOR3_X1_8T g1292(.A1 (n_68), .A2 (n_2), .A3 (n_4), .ZN (n_79));
  NAND4_X1_12T g1293(.A1 (n_46), .A2 (n_43), .A3 (n_44), .A4 (n_40),
       .ZN (n_78));
  NAND3_X1_8T g1294(.A1 (n_27), .A2 (n_8), .A3 (addr[6]), .ZN (n_77));
  NAND3_X1_8T g1295(.A1 (n_54), .A2 (n_22), .A3 (n_52), .ZN (n_76));
  AOI21_X1_12T g1296(.A1 (n_7), .A2 (addr[6]), .B (n_35), .ZN (n_75));
  NAND3_X1_8T g1297(.A1 (n_18), .A2 (n_8), .A3 (n_1), .ZN (n_74));
  AOI21_X1_8T g1298(.A1 (n_37), .A2 (addr[3]), .B (n_60), .ZN (n_73));
  AOI22_X1_8T g1299(.A1 (n_15), .A2 (n_35), .B1 (n_20), .B2 (n_8), .ZN
       (n_72));
  OAI22_X1_8T g1300(.A1 (n_53), .A2 (n_23), .B1 (n_10), .B2 (n_16), .ZN
       (n_71));
  AOI22_X1_8T g1301(.A1 (n_28), .A2 (n_37), .B1 (n_15), .B2 (n_33), .ZN
       (n_70));
  OAI22_X1_8T g1302(.A1 (n_14), .A2 (n_51), .B1 (n_12), .B2 (addr[2]),
       .ZN (n_69));
  XNOR2_X1_12T g1303(.A1 (n_27), .A2 (n_29), .ZN (n_68));
  NOR2_X1_8T g1304(.A1 (n_28), .A2 (n_51), .ZN (n_66));
  NOR2_X1_12T g1305(.A1 (n_51), .A2 (addr[3]), .ZN (n_65));
  NOR2_X1_8T g1306(.A1 (n_8), .A2 (n_30), .ZN (n_64));
  NOR2_X1_8T g1307(.A1 (n_50), .A2 (n_13), .ZN (n_63));
  NAND2_X1_8T g1308(.A1 (n_0), .A2 (n_8), .ZN (n_62));
  NAND2_X1_12T g1309(.A1 (n_52), .A2 (n_20), .ZN (n_67));
  NAND3_X1_12T g1310(.A1 (n_47), .A2 (n_21), .A3 (addr[3]), .ZN (n_61));
  NOR3_X1_8T g1311(.A1 (n_53), .A2 (n_16), .A3 (n_3), .ZN (n_60));
  NOR3_X1_8T g1312(.A1 (n_28), .A2 (n_23), .A3 (n_0), .ZN (n_59));
  AND3_X1_8T g1313(.A1 (n_27), .A2 (n_18), .A3 (n_15), .Z (n_58));
  NAND3_X1_8T g1314(.A1 (n_3), .A2 (n_24), .A3 (n_27), .ZN (n_57));
  AOI22_X1_8T g1315(.A1 (n_26), .A2 (n_15), .B1 (n_30), .B2 (n_18), .ZN
       (n_56));
  NAND2_X1_8T g1316(.A1 (n_49), .A2 (n_36), .ZN (n_55));
  INV_X1_8T g1317(.I (n_8), .ZN (n_54));
  INV_X1_12T g1318(.I (n_52), .ZN (n_51));
  INV_X1_8T g1319(.I (n_50), .ZN (n_49));
  HA_X1_12T g1320(.A (addr[4]), .B (addr[5]), .CO (n_52), .S (n_53));
  NOR2_X1_8T g1321(.A1 (n_34), .A2 (n_10), .ZN (n_48));
  OR2_X1_8T g1322(.A1 (n_33), .A2 (n_20), .Z (n_47));
  NAND3_X1_8T g1323(.A1 (n_17), .A2 (n_11), .A3 (n_21), .ZN (n_46));
  NAND2_X1_8T g1324(.A1 (n_31), .A2 (n_30), .ZN (n_45));
  NAND2_X1_12T g1325(.A1 (n_29), .A2 (addr[1]), .ZN (n_50));
  NAND3_X1_8T g1326(.A1 (n_31), .A2 (addr[3]), .A3 (n_0), .ZN (n_43));
  NOR3_X1_8T g1327(.A1 (n_21), .A2 (n_19), .A3 (n_12), .ZN (n_42));
  NOR3_X1_8T g1328(.A1 (n_34), .A2 (n_10), .A3 (addr[3]), .ZN (n_41));
  NAND4_X1_8T g1329(.A1 (n_9), .A2 (n_16), .A3 (addr[3]), .A4 (n_4),
       .ZN (n_40));
  NAND3_X1_12T g1330(.A1 (n_21), .A2 (n_18), .A3 (n_1), .ZN (n_44));
  INV_X1_8T g1331(.I (n_38), .ZN (n_39));
  INV_X1_12T g1332(.I (n_34), .ZN (n_33));
  INV_X1_8T g1333(.I (n_32), .ZN (n_31));
  NAND2_X1_12T g1334(.A1 (n_24), .A2 (n_4), .ZN (n_38));
  NOR2_X1_8T g1335(.A1 (n_13), .A2 (addr[1]), .ZN (n_37));
  NOR2_X1_8T g1336(.A1 (n_12), .A2 (addr[5]), .ZN (n_36));
  NOR2_X1_12T g1337(.A1 (n_23), .A2 (addr[4]), .ZN (n_35));
  NAND2_X1_12T g1338(.A1 (n_18), .A2 (addr[1]), .ZN (n_34));
  NAND2_X1_12T g1339(.A1 (n_17), .A2 (n_4), .ZN (n_32));
  NOR2_X1_8T g1340(.A1 (n_13), .A2 (n_17), .ZN (n_26));
  NAND3_X1_8T g1341(.A1 (n_3), .A2 (n_2), .A3 (n_18), .ZN (n_25));
  NOR2_X1_12T g1342(.A1 (n_14), .A2 (n_0), .ZN (n_30));
  XNOR2_X1_12T g1343(.A1 (n_3), .A2 (addr[6]), .ZN (n_29));
  AOI21_X1_12T g1344(.A1 (n_3), .A2 (addr[3]), .B (n_8), .ZN (n_28));
  NAND2_X1_12T g1345(.A1 (n_5), .A2 (n_6), .ZN (n_27));
  INV_X1_12T g1346(.I (n_22), .ZN (n_23));
  INV_X2_8T g1347(.I (n_19), .ZN (n_20));
  INV_X1_12T g1348(.I (n_17), .ZN (n_16));
  INV_X1_12T g1349(.I (n_15), .ZN (n_14));
  NOR2_X1_12T g1350(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_24));
  NOR2_X1_12T g1351(.A1 (n_1), .A2 (addr[6]), .ZN (n_22));
  NOR2_X1_12T g1352(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_21));
  NAND2_X1_12T g1353(.A1 (addr[6]), .A2 (n_1), .ZN (n_19));
  AND2_X1_12T g1354(.A1 (n_4), .A2 (addr[6]), .Z (n_18));
  NOR2_X2_12T g1355(.A1 (addr[6]), .A2 (addr[1]), .ZN (n_17));
  NOR2_X2_12T g1356(.A1 (n_3), .A2 (n_2), .ZN (n_15));
  INV_X1_8T g1357(.I (n_12), .ZN (n_11));
  INV_X1_8T g1358(.I (n_10), .ZN (n_9));
  NOR2_X1_8T g1359(.A1 (n_1), .A2 (n_0), .ZN (n_7));
  NAND2_X1_12T g1360(.A1 (addr[5]), .A2 (n_1), .ZN (n_6));
  NAND2_X1_12T g1361(.A1 (n_0), .A2 (addr[1]), .ZN (n_5));
  NAND2_X1_12T g1362(.A1 (n_0), .A2 (addr[4]), .ZN (n_13));
  NAND2_X2_12T g1363(.A1 (addr[4]), .A2 (n_2), .ZN (n_12));
  OR2_X1_12T g1364(.A1 (addr[2]), .A2 (n_0), .Z (n_10));
  NOR2_X2_12T g1365(.A1 (n_3), .A2 (addr[3]), .ZN (n_8));
  INV_X1_12T g1366(.I (addr[4]), .ZN (n_4));
  INV_X2_12T g1367(.I (addr[2]), .ZN (n_3));
  INV_X2_12T g1368(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1369(.I (addr[1]), .ZN (n_1));
  INV_X2_12T g1370(.I (addr[5]), .ZN (n_0));
endmodule

module sbox6_158(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106, n_107;
  NOR4_X1_12T g969(.A1 (n_99), .A2 (n_103), .A3 (n_79), .A4 (n_104),
       .ZN (dout[3]));
  NAND4_X1_12T g970(.A1 (n_107), .A2 (n_106), .A3 (n_86), .A4 (n_81),
       .ZN (dout[2]));
  NAND4_X1_12T g971(.A1 (n_105), .A2 (n_98), .A3 (n_83), .A4 (n_95),
       .ZN (dout[4]));
  NAND4_X1_12T g972(.A1 (n_101), .A2 (n_100), .A3 (n_97), .A4 (n_85),
       .ZN (dout[1]));
  AOI21_X1_12T g973(.A1 (n_74), .A2 (n_18), .B (n_102), .ZN (n_107));
  NOR4_X1_12T g974(.A1 (n_84), .A2 (n_76), .A3 (n_78), .A4 (n_94), .ZN
       (n_106));
  AND4_X1_12T g975(.A1 (n_73), .A2 (n_92), .A3 (n_77), .A4 (n_66), .Z
       (n_105));
  AOI21_X1_8T g976(.A1 (n_91), .A2 (n_45), .B (n_21), .ZN (n_104));
  OAI22_X1_12T g977(.A1 (n_87), .A2 (n_54), .B1 (n_47), .B2 (n_38), .ZN
       (n_103));
  OAI22_X1_12T g978(.A1 (n_39), .A2 (n_53), .B1 (n_91), .B2 (n_59), .ZN
       (n_102));
  AOI22_X1_12T g979(.A1 (n_75), .A2 (n_17), .B1 (n_31), .B2 (n_48), .ZN
       (n_101));
  NOR4_X1_12T g980(.A1 (n_96), .A2 (n_65), .A3 (n_67), .A4 (n_71), .ZN
       (n_100));
  NAND4_X1_12T g981(.A1 (n_93), .A2 (n_72), .A3 (n_68), .A4 (n_49), .ZN
       (n_99));
  NAND2_X1_8T g982(.A1 (n_89), .A2 (n_18), .ZN (n_98));
  NAND2_X1_8T g983(.A1 (n_89), .A2 (n_23), .ZN (n_97));
  NOR2_X1_8T g984(.A1 (n_80), .A2 (addr[6]), .ZN (n_96));
  NAND3_X1_8T g985(.A1 (addr[2]), .A2 (addr[1]), .A3 (n_90), .ZN
       (n_95));
  AND3_X1_8T g986(.A1 (n_88), .A2 (n_27), .A3 (n_3), .Z (n_94));
  AOI21_X1_12T g987(.A1 (n_69), .A2 (n_56), .B (n_82), .ZN (n_93));
  AOI22_X1_12T g988(.A1 (n_63), .A2 (n_40), .B1 (n_28), .B2 (n_20), .ZN
       (n_92));
  INV_X2_8T g989(.I (n_90), .ZN (n_91));
  HA_X1_12T g990(.A (addr[6]), .B (n_9), .CO (n_90), .S (n_88));
  AOI22_X1_12T g991(.A1 (n_34), .A2 (addr[1]), .B1 (n_10), .B2 (n_28),
       .ZN (n_87));
  AOI22_X1_8T g992(.A1 (n_39), .A2 (n_52), .B1 (n_44), .B2 (addr[2]),
       .ZN (n_86));
  AOI22_X1_12T g993(.A1 (n_62), .A2 (n_50), .B1 (n_41), .B2 (addr[6]),
       .ZN (n_85));
  NOR2_X1_12T g994(.A1 (n_70), .A2 (n_11), .ZN (n_84));
  OAI21_X1_8T g995(.A1 (n_37), .A2 (n_57), .B (n_27), .ZN (n_83));
  OAI22_X1_12T g996(.A1 (n_36), .A2 (n_19), .B1 (n_43), .B2 (addr[4]),
       .ZN (n_82));
  NAND2_X1_8T g997(.A1 (n_23), .A2 (n_64), .ZN (n_81));
  OAI21_X1_12T g998(.A1 (n_55), .A2 (n_0), .B (n_59), .ZN (n_89));
  AOI22_X1_12T g999(.A1 (n_40), .A2 (n_7), .B1 (n_9), .B2 (n_3), .ZN
       (n_80));
  OAI22_X1_12T g1000(.A1 (n_35), .A2 (n_6), .B1 (n_42), .B2 (addr[3]),
       .ZN (n_79));
  OAI22_X1_12T g1001(.A1 (n_32), .A2 (n_19), .B1 (n_45), .B2 (n_2), .ZN
       (n_78));
  AOI22_X1_12T g1002(.A1 (n_46), .A2 (n_40), .B1 (n_33), .B2 (n_7), .ZN
       (n_77));
  OAI22_X1_8T g1003(.A1 (n_60), .A2 (n_16), .B1 (n_58), .B2 (n_21), .ZN
       (n_76));
  OAI22_X1_12T g1004(.A1 (n_54), .A2 (addr[1]), .B1 (n_15), .B2 (n_5),
       .ZN (n_75));
  OAI22_X1_12T g1005(.A1 (n_54), .A2 (n_25), .B1 (n_6), .B2 (n_12), .ZN
       (n_74));
  AOI22_X1_12T g1006(.A1 (n_44), .A2 (n_14), .B1 (n_41), .B2 (n_4), .ZN
       (n_73));
  OAI21_X1_8T g1007(.A1 (n_62), .A2 (n_61), .B (n_13), .ZN (n_72));
  NOR2_X1_8T g1008(.A1 (n_19), .A2 (n_51), .ZN (n_71));
  AOI21_X1_12T g1009(.A1 (n_28), .A2 (addr[4]), .B (n_56), .ZN (n_70));
  OAI21_X1_8T g1010(.A1 (n_19), .A2 (addr[5]), .B (n_58), .ZN (n_69));
  NAND3_X1_8T g1011(.A1 (addr[6]), .A2 (n_28), .A3 (n_7), .ZN (n_68));
  NOR3_X1_8T g1012(.A1 (n_39), .A2 (n_21), .A3 (n_1), .ZN (n_67));
  OR3_X2_12T g1013(.A1 (n_54), .A2 (n_25), .A3 (n_4), .Z (n_66));
  NOR3_X1_12T g1014(.A1 (n_40), .A2 (n_11), .A3 (addr[4]), .ZN (n_65));
  OAI22_X1_12T g1015(.A1 (n_6), .A2 (n_5), .B1 (n_25), .B2 (addr[2]),
       .ZN (n_64));
  OAI22_X1_8T g1016(.A1 (n_11), .A2 (n_21), .B1 (n_22), .B2 (addr[2]),
       .ZN (n_63));
  INV_X1_8T g1017(.I (n_60), .ZN (n_61));
  INV_X1_8T g1018(.I (n_58), .ZN (n_57));
  INV_X1_8T g1019(.I (n_55), .ZN (n_56));
  NAND2_X1_8T g1020(.A1 (addr[2]), .A2 (n_23), .ZN (n_53));
  AND2_X1_8T g1021(.A1 (n_17), .A2 (n_29), .Z (n_52));
  NAND2_X1_12T g1022(.A1 (n_27), .A2 (addr[5]), .ZN (n_51));
  NOR2_X1_8T g1023(.A1 (addr[5]), .A2 (n_27), .ZN (n_50));
  NAND2_X1_8T g1024(.A1 (n_27), .A2 (n_23), .ZN (n_49));
  NOR2_X1_8T g1025(.A1 (n_25), .A2 (n_21), .ZN (n_48));
  NOR2_X1_12T g1026(.A1 (n_19), .A2 (addr[2]), .ZN (n_62));
  NAND2_X1_12T g1027(.A1 (n_7), .A2 (addr[3]), .ZN (n_60));
  NAND2_X1_12T g1028(.A1 (n_30), .A2 (addr[1]), .ZN (n_59));
  NAND2_X1_12T g1029(.A1 (n_17), .A2 (addr[5]), .ZN (n_58));
  NAND2_X1_12T g1030(.A1 (n_27), .A2 (addr[2]), .ZN (n_55));
  NOR2_X1_12T g1031(.A1 (n_20), .A2 (n_30), .ZN (n_54));
  INV_X1_8T g1032(.I (n_46), .ZN (n_47));
  INV_X2_8T g1033(.I (n_44), .ZN (n_43));
  INV_X1_8T g1034(.I (n_41), .ZN (n_42));
  INV_X1_12T g1035(.I (n_40), .ZN (n_39));
  NAND2_X1_8T g1036(.A1 (addr[1]), .A2 (n_8), .ZN (n_38));
  NOR3_X1_12T g1037(.A1 (addr[2]), .A2 (addr[5]), .A3 (n_1), .ZN
       (n_37));
  NAND3_X1_8T g1038(.A1 (n_26), .A2 (addr[5]), .A3 (addr[2]), .ZN
       (n_36));
  OR2_X1_8T g1039(.A1 (n_11), .A2 (n_16), .Z (n_35));
  NAND2_X1_8T g1040(.A1 (n_19), .A2 (n_8), .ZN (n_34));
  NOR2_X1_12T g1041(.A1 (n_19), .A2 (n_24), .ZN (n_33));
  OR2_X1_8T g1042(.A1 (n_15), .A2 (n_16), .Z (n_32));
  NAND2_X1_8T g1043(.A1 (n_22), .A2 (n_19), .ZN (n_31));
  NOR2_X1_8T g1044(.A1 (n_15), .A2 (addr[6]), .ZN (n_46));
  NAND2_X1_12T g1045(.A1 (n_23), .A2 (n_13), .ZN (n_45));
  NOR2_X1_12T g1046(.A1 (n_11), .A2 (n_25), .ZN (n_44));
  NOR2_X1_12T g1047(.A1 (n_25), .A2 (n_6), .ZN (n_41));
  NAND2_X1_12T g1048(.A1 (n_12), .A2 (n_16), .ZN (n_40));
  INV_X1_8T g1049(.I (n_29), .ZN (n_30));
  INV_X1_12T g1050(.I (n_27), .ZN (n_26));
  INV_X1_8T g1051(.I (n_25), .ZN (n_24));
  INV_X2_8T g1052(.I (n_23), .ZN (n_22));
  INV_X1_8T g1053(.I (n_21), .ZN (n_20));
  INV_X1_8T g1054(.I (n_19), .ZN (n_18));
  NAND2_X1_12T g1055(.A1 (n_2), .A2 (n_3), .ZN (n_29));
  NOR2_X1_12T g1056(.A1 (addr[1]), .A2 (addr[5]), .ZN (n_28));
  NOR2_X1_12T g1057(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_27));
  OR2_X1_12T g1058(.A1 (n_0), .A2 (n_5), .Z (n_25));
  NOR2_X2_12T g1059(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_23));
  NAND2_X2_12T g1060(.A1 (addr[4]), .A2 (addr[2]), .ZN (n_21));
  NAND2_X1_12T g1061(.A1 (addr[3]), .A2 (addr[6]), .ZN (n_19));
  INV_X1_8T g1062(.I (n_15), .ZN (n_14));
  INV_X1_12T g1063(.I (n_13), .ZN (n_12));
  INV_X1_8T g1064(.I (n_11), .ZN (n_10));
  INV_X2_8T g1065(.I (n_9), .ZN (n_8));
  INV_X2_8T g1066(.I (n_7), .ZN (n_6));
  NOR2_X1_12T g1067(.A1 (addr[3]), .A2 (n_4), .ZN (n_17));
  NAND2_X1_12T g1068(.A1 (n_0), .A2 (addr[1]), .ZN (n_16));
  NAND2_X1_12T g1069(.A1 (addr[2]), .A2 (n_2), .ZN (n_15));
  NOR2_X1_12T g1070(.A1 (n_0), .A2 (addr[1]), .ZN (n_13));
  NAND2_X1_12T g1071(.A1 (addr[3]), .A2 (n_4), .ZN (n_11));
  NOR2_X1_12T g1072(.A1 (addr[3]), .A2 (addr[5]), .ZN (n_9));
  NOR2_X1_12T g1073(.A1 (n_2), .A2 (addr[2]), .ZN (n_7));
  INV_X1_12T g1074(.I (addr[1]), .ZN (n_5));
  INV_X1_12T g1075(.I (addr[6]), .ZN (n_4));
  INV_X1_12T g1076(.I (addr[2]), .ZN (n_3));
  INV_X2_12T g1077(.I (addr[4]), .ZN (n_2));
  INV_X1_12T g1078(.I (addr[3]), .ZN (n_1));
  INV_X2_12T g1079(.I (addr[5]), .ZN (n_0));
endmodule

module sbox7_173(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_93, n_94, n_95, n_96;
  AND4_X1_12T g920(.A1 (n_95), .A2 (n_88), .A3 (n_82), .A4 (n_74), .Z
       (dout[1]));
  NAND4_X1_12T g921(.A1 (n_96), .A2 (n_84), .A3 (n_36), .A4 (n_59), .ZN
       (dout[3]));
  OAI21_X1_12T g922(.A1 (n_86), .A2 (n_4), .B (n_93), .ZN (dout[2]));
  NOR4_X1_12T g923(.A1 (n_94), .A2 (n_64), .A3 (n_75), .A4 (n_62), .ZN
       (n_96));
  AOI21_X1_12T g924(.A1 (n_71), .A2 (addr[3]), .B (n_91), .ZN (n_95));
  NAND4_X1_12T g925(.A1 (n_89), .A2 (n_65), .A3 (n_56), .A4 (n_55), .ZN
       (n_94));
  AND4_X1_12T g926(.A1 (n_90), .A2 (n_81), .A3 (n_78), .A4 (n_60), .Z
       (n_93));
  NOR4_X1_12T g927(.A1 (n_87), .A2 (n_69), .A3 (n_67), .A4 (n_80), .ZN
       (dout[4]));
  OAI21_X1_12T g928(.A1 (n_47), .A2 (addr[6]), .B (n_83), .ZN (n_91));
  AOI22_X1_12T g929(.A1 (n_68), .A2 (addr[1]), .B1 (n_9), .B2 (n_40),
       .ZN (n_90));
  AOI21_X1_12T g930(.A1 (n_70), .A2 (n_9), .B (n_72), .ZN (n_89));
  AOI22_X1_12T g931(.A1 (n_79), .A2 (n_44), .B1 (n_34), .B2 (n_43), .ZN
       (n_88));
  NAND4_X1_12T g932(.A1 (n_85), .A2 (n_77), .A3 (n_51), .A4 (n_57), .ZN
       (n_87));
  AOI22_X1_8T g933(.A1 (n_73), .A2 (n_2), .B1 (n_5), .B2 (n_11), .ZN
       (n_86));
  AOI21_X1_12T g934(.A1 (n_41), .A2 (n_33), .B (n_76), .ZN (n_85));
  OR2_X1_12T g935(.A1 (n_73), .A2 (n_48), .Z (n_84));
  AOI22_X1_12T g936(.A1 (n_52), .A2 (n_8), .B1 (n_42), .B2 (n_11), .ZN
       (n_83));
  NOR3_X1_12T g937(.A1 (n_63), .A2 (n_61), .A3 (n_54), .ZN (n_82));
  AOI22_X1_8T g938(.A1 (n_58), .A2 (n_12), .B1 (n_35), .B2 (addr[5]),
       .ZN (n_81));
  OAI22_X1_8T g939(.A1 (n_30), .A2 (n_47), .B1 (n_16), .B2 (n_28), .ZN
       (n_80));
  OAI21_X1_12T g940(.A1 (n_32), .A2 (n_3), .B (n_50), .ZN (n_79));
  OAI21_X2_8T g941(.A1 (n_38), .A2 (n_49), .B (n_4), .ZN (n_78));
  NAND3_X1_12T g942(.A1 (n_31), .A2 (n_30), .A3 (addr[3]), .ZN (n_77));
  OAI21_X1_12T g943(.A1 (n_39), .A2 (n_15), .B (n_66), .ZN (n_76));
  OAI21_X1_8T g944(.A1 (n_15), .A2 (n_10), .B (n_53), .ZN (n_75));
  NAND2_X1_8T g945(.A1 (n_8), .A2 (n_58), .ZN (n_74));
  OAI22_X1_12T g946(.A1 (n_37), .A2 (addr[2]), .B1 (n_23), .B2 (n_21),
       .ZN (n_72));
  OAI22_X1_12T g947(.A1 (n_48), .A2 (n_30), .B1 (n_32), .B2 (n_13), .ZN
       (n_71));
  OAI22_X1_12T g948(.A1 (n_33), .A2 (n_13), .B1 (n_20), .B2 (n_0), .ZN
       (n_70));
  OAI22_X1_12T g949(.A1 (n_32), .A2 (n_45), .B1 (n_36), .B2 (n_14), .ZN
       (n_69));
  OAI22_X1_12T g950(.A1 (n_34), .A2 (n_45), .B1 (n_29), .B2 (n_7), .ZN
       (n_68));
  OAI22_X1_12T g951(.A1 (n_27), .A2 (n_30), .B1 (n_46), .B2 (n_26), .ZN
       (n_67));
  XNOR2_X1_12T g952(.A1 (n_30), .A2 (addr[3]), .ZN (n_73));
  NAND3_X2_8T g953(.A1 (n_12), .A2 (addr[1]), .A3 (n_25), .ZN (n_66));
  OR2_X1_8T g954(.A1 (n_47), .A2 (n_1), .Z (n_65));
  NOR2_X1_8T g955(.A1 (n_46), .A2 (n_6), .ZN (n_64));
  NOR2_X1_8T g956(.A1 (n_46), .A2 (n_29), .ZN (n_63));
  NOR2_X1_8T g957(.A1 (addr[4]), .A2 (n_45), .ZN (n_62));
  AND3_X1_8T g958(.A1 (n_12), .A2 (n_3), .A3 (n_17), .Z (n_61));
  NAND3_X1_8T g959(.A1 (n_29), .A2 (n_16), .A3 (addr[1]), .ZN (n_60));
  NAND3_X1_8T g960(.A1 (n_25), .A2 (n_24), .A3 (n_8), .ZN (n_59));
  NAND3_X1_8T g961(.A1 (addr[5]), .A2 (n_22), .A3 (n_9), .ZN (n_57));
  NAND3_X1_8T g962(.A1 (n_12), .A2 (n_11), .A3 (n_1), .ZN (n_56));
  NAND3_X1_8T g963(.A1 (n_8), .A2 (n_5), .A3 (addr[1]), .ZN (n_55));
  NOR3_X1_8T g964(.A1 (n_34), .A2 (n_13), .A3 (addr[1]), .ZN (n_54));
  NAND3_X1_12T g965(.A1 (n_33), .A2 (n_24), .A3 (addr[2]), .ZN (n_53));
  OAI22_X1_8T g966(.A1 (n_6), .A2 (addr[4]), .B1 (n_14), .B2 (addr[1]),
       .ZN (n_52));
  NAND3_X1_12T g967(.A1 (n_32), .A2 (n_16), .A3 (n_19), .ZN (n_51));
  OAI21_X1_12T g968(.A1 (n_20), .A2 (n_2), .B (n_37), .ZN (n_58));
  INV_X1_8T g969(.I (n_49), .ZN (n_50));
  INV_X1_8T g970(.I (n_45), .ZN (n_44));
  NOR2_X1_8T g971(.A1 (addr[3]), .A2 (n_21), .ZN (n_43));
  NOR2_X1_8T g972(.A1 (addr[2]), .A2 (n_14), .ZN (n_42));
  NOR2_X1_8T g973(.A1 (n_21), .A2 (n_18), .ZN (n_41));
  NOR2_X1_8T g974(.A1 (addr[3]), .A2 (n_20), .ZN (n_40));
  NOR2_X1_12T g975(.A1 (n_23), .A2 (addr[5]), .ZN (n_49));
  NAND2_X1_8T g976(.A1 (n_17), .A2 (addr[2]), .ZN (n_48));
  NAND2_X1_12T g977(.A1 (n_16), .A2 (n_11), .ZN (n_47));
  NAND2_X1_12T g978(.A1 (n_16), .A2 (n_2), .ZN (n_46));
  NAND2_X1_12T g979(.A1 (n_22), .A2 (addr[3]), .ZN (n_45));
  INV_X1_8T g980(.I (n_38), .ZN (n_39));
  INV_X1_8T g981(.I (n_35), .ZN (n_36));
  INV_X1_8T g982(.I (n_32), .ZN (n_31));
  INV_X1_12T g983(.I (n_30), .ZN (n_29));
  NAND2_X1_12T g984(.A1 (n_5), .A2 (n_17), .ZN (n_28));
  NAND2_X1_8T g985(.A1 (n_24), .A2 (n_15), .ZN (n_27));
  NOR2_X1_12T g986(.A1 (n_6), .A2 (n_10), .ZN (n_38));
  NAND2_X1_12T g987(.A1 (n_17), .A2 (n_25), .ZN (n_37));
  NOR2_X1_12T g988(.A1 (n_7), .A2 (n_18), .ZN (n_35));
  XNOR2_X1_12T g989(.A1 (n_3), .A2 (addr[4]), .ZN (n_34));
  XOR2_X1_12T g990(.A1 (n_3), .A2 (addr[3]), .Z (n_33));
  NOR2_X1_12T g991(.A1 (n_9), .A2 (n_11), .ZN (n_32));
  NAND2_X1_12T g992(.A1 (n_20), .A2 (n_26), .ZN (n_30));
  INV_X1_12T g993(.I (n_26), .ZN (n_25));
  INV_X2_8T g994(.I (n_24), .ZN (n_23));
  INV_X1_12T g995(.I (n_22), .ZN (n_21));
  INV_X1_8T g996(.I (n_20), .ZN (n_19));
  INV_X1_12T g997(.I (n_18), .ZN (n_17));
  INV_X1_8T g998(.I (n_16), .ZN (n_15));
  NAND2_X1_12T g999(.A1 (n_3), .A2 (n_1), .ZN (n_26));
  NOR2_X1_12T g1000(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_24));
  NOR2_X1_12T g1001(.A1 (n_4), .A2 (n_1), .ZN (n_22));
  NAND2_X1_12T g1002(.A1 (addr[5]), .A2 (addr[6]), .ZN (n_20));
  NAND2_X1_12T g1003(.A1 (addr[4]), .A2 (addr[1]), .ZN (n_18));
  NOR2_X2_12T g1004(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_16));
  INV_X1_12T g1005(.I (n_10), .ZN (n_9));
  INV_X1_8T g1006(.I (n_8), .ZN (n_7));
  INV_X1_12T g1007(.I (n_6), .ZN (n_5));
  NAND2_X1_12T g1008(.A1 (n_3), .A2 (addr[6]), .ZN (n_14));
  NAND2_X1_12T g1009(.A1 (addr[2]), .A2 (n_1), .ZN (n_13));
  NOR2_X1_12T g1010(.A1 (n_4), .A2 (addr[3]), .ZN (n_12));
  NOR2_X1_12T g1011(.A1 (addr[4]), .A2 (n_2), .ZN (n_11));
  NAND2_X1_12T g1012(.A1 (n_2), .A2 (addr[4]), .ZN (n_10));
  NOR2_X1_12T g1013(.A1 (addr[2]), .A2 (n_0), .ZN (n_8));
  NAND2_X1_12T g1014(.A1 (addr[5]), .A2 (n_1), .ZN (n_6));
  INV_X2_8T g1015(.I (addr[2]), .ZN (n_4));
  INV_X1_12T g1016(.I (addr[5]), .ZN (n_3));
  INV_X2_12T g1017(.I (addr[1]), .ZN (n_2));
  INV_X1_12T g1018(.I (addr[6]), .ZN (n_1));
  INV_X2_12T g1019(.I (addr[3]), .ZN (n_0));
endmodule

module sbox8_188(addr, dout);
  input [1:6] addr;
  output [1:4] dout;
  wire [1:6] addr;
  wire [1:4] dout;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101;
  NAND4_X1_12T g1147(.A1 (n_101), .A2 (n_91), .A3 (n_88), .A4 (n_69),
       .ZN (dout[4]));
  NAND4_X1_12T g1148(.A1 (n_100), .A2 (n_98), .A3 (n_82), .A4 (n_86),
       .ZN (dout[1]));
  NAND4_X1_12T g1149(.A1 (n_92), .A2 (n_99), .A3 (n_95), .A4 (n_90),
       .ZN (dout[2]));
  OR4_X1_12T g1150(.A1 (n_93), .A2 (n_94), .A3 (n_84), .A4 (n_87), .Z
       (dout[3]));
  NOR4_X1_12T g1151(.A1 (n_97), .A2 (n_81), .A3 (n_52), .A4 (n_54), .ZN
       (n_101));
  NOR4_X1_12T g1152(.A1 (n_96), .A2 (n_66), .A3 (n_80), .A4 (n_59), .ZN
       (n_100));
  NOR4_X1_12T g1153(.A1 (n_89), .A2 (n_81), .A3 (n_62), .A4 (n_77), .ZN
       (n_99));
  NOR4_X1_12T g1154(.A1 (n_83), .A2 (n_78), .A3 (n_55), .A4 (n_76), .ZN
       (n_98));
  NAND4_X1_12T g1155(.A1 (n_82), .A2 (n_60), .A3 (n_53), .A4 (n_51),
       .ZN (n_97));
  NAND4_X1_12T g1156(.A1 (n_79), .A2 (n_71), .A3 (n_70), .A4 (n_63),
       .ZN (n_96));
  AOI21_X1_12T g1157(.A1 (n_68), .A2 (addr[3]), .B (n_85), .ZN (n_95));
  OAI22_X1_8T g1158(.A1 (n_32), .A2 (n_74), .B1 (n_39), .B2 (n_75), .ZN
       (n_94));
  OAI22_X1_8T g1159(.A1 (n_5), .A2 (n_64), .B1 (n_14), .B2 (n_50), .ZN
       (n_93));
  NOR4_X1_12T g1160(.A1 (n_67), .A2 (n_57), .A3 (n_58), .A4 (n_46), .ZN
       (n_92));
  AOI22_X1_12T g1161(.A1 (n_56), .A2 (n_15), .B1 (n_40), .B2 (n_10),
       .ZN (n_91));
  AOI22_X1_8T g1162(.A1 (n_49), .A2 (n_26), .B1 (n_38), .B2 (n_10), .ZN
       (n_90));
  AOI21_X1_8T g1163(.A1 (n_31), .A2 (n_45), .B (n_14), .ZN (n_89));
  NOR3_X1_12T g1164(.A1 (n_61), .A2 (n_33), .A3 (n_30), .ZN (n_88));
  OAI21_X1_8T g1165(.A1 (addr[5]), .A2 (n_37), .B (n_65), .ZN (n_87));
  OAI21_X1_8T g1166(.A1 (n_44), .A2 (n_42), .B (n_26), .ZN (n_86));
  OAI22_X1_12T g1167(.A1 (n_34), .A2 (n_41), .B1 (n_28), .B2 (n_20),
       .ZN (n_85));
  NAND2_X1_8T g1168(.A1 (n_72), .A2 (n_73), .ZN (n_84));
  OAI22_X1_12T g1169(.A1 (n_35), .A2 (n_41), .B1 (n_34), .B2 (n_43),
       .ZN (n_83));
  NOR2_X1_8T g1170(.A1 (addr[4]), .A2 (n_37), .ZN (n_80));
  NAND2_X1_12T g1171(.A1 (n_48), .A2 (n_22), .ZN (n_79));
  AND2_X1_12T g1172(.A1 (n_46), .A2 (n_10), .Z (n_78));
  NOR2_X1_8T g1173(.A1 (n_16), .A2 (n_45), .ZN (n_77));
  NOR3_X1_8T g1174(.A1 (n_19), .A2 (n_28), .A3 (addr[4]), .ZN (n_76));
  NOR2_X1_12T g1175(.A1 (n_36), .A2 (n_3), .ZN (n_75));
  NAND2_X1_12T g1176(.A1 (n_35), .A2 (addr[1]), .ZN (n_74));
  NAND2_X1_12T g1177(.A1 (n_42), .A2 (n_15), .ZN (n_73));
  AOI22_X1_12T g1178(.A1 (n_10), .A2 (n_21), .B1 (n_26), .B2 (n_6), .ZN
       (n_72));
  OR2_X1_8T g1179(.A1 (n_39), .A2 (n_24), .Z (n_71));
  NAND3_X1_12T g1180(.A1 (n_11), .A2 (n_23), .A3 (addr[5]), .ZN (n_70));
  NAND2_X1_8T g1181(.A1 (n_35), .A2 (n_38), .ZN (n_69));
  OAI21_X1_12T g1182(.A1 (n_17), .A2 (addr[5]), .B (n_47), .ZN (n_68));
  NOR3_X1_8T g1183(.A1 (n_24), .A2 (n_16), .A3 (addr[6]), .ZN (n_67));
  NOR3_X1_8T g1184(.A1 (n_24), .A2 (n_29), .A3 (n_27), .ZN (n_66));
  NAND2_X1_12T g1185(.A1 (n_38), .A2 (n_25), .ZN (n_82));
  NOR2_X1_12T g1186(.A1 (n_43), .A2 (n_12), .ZN (n_81));
  OR3_X2_12T g1187(.A1 (n_19), .A2 (n_8), .A3 (n_1), .Z (n_65));
  AOI21_X1_12T g1188(.A1 (n_25), .A2 (n_29), .B (n_44), .ZN (n_64));
  NAND3_X1_8T g1189(.A1 (n_7), .A2 (n_12), .A3 (n_23), .ZN (n_63));
  AND3_X1_8T g1190(.A1 (n_7), .A2 (n_29), .A3 (n_2), .Z (n_62));
  NOR3_X1_8T g1191(.A1 (n_14), .A2 (n_12), .A3 (addr[3]), .ZN (n_61));
  NAND3_X1_8T g1192(.A1 (n_34), .A2 (n_13), .A3 (n_3), .ZN (n_60));
  NOR3_X1_8T g1193(.A1 (n_36), .A2 (n_16), .A3 (addr[2]), .ZN (n_59));
  NOR3_X1_8T g1194(.A1 (n_25), .A2 (n_17), .A3 (n_27), .ZN (n_58));
  NOR3_X1_8T g1195(.A1 (n_24), .A2 (n_8), .A3 (n_12), .ZN (n_57));
  OAI21_X1_12T g1196(.A1 (n_18), .A2 (n_9), .B (n_37), .ZN (n_56));
  NOR3_X1_12T g1197(.A1 (n_8), .A2 (n_9), .A3 (n_12), .ZN (n_55));
  NOR3_X1_12T g1198(.A1 (n_8), .A2 (n_22), .A3 (addr[2]), .ZN (n_54));
  OR3_X1_8T g1199(.A1 (n_28), .A2 (n_22), .A3 (n_4), .Z (n_53));
  AND3_X1_8T g1200(.A1 (n_36), .A2 (n_26), .A3 (addr[1]), .Z (n_52));
  OR4_X1_8T g1201(.A1 (n_36), .A2 (addr[5]), .A3 (n_3), .A4 (n_0), .Z
       (n_51));
  AOI22_X1_12T g1202(.A1 (n_18), .A2 (addr[1]), .B1 (n_10), .B2
       (addr[6]), .ZN (n_50));
  OAI22_X1_12T g1203(.A1 (n_23), .A2 (n_12), .B1 (n_22), .B2 (addr[6]),
       .ZN (n_49));
  INV_X1_12T g1204(.I (n_47), .ZN (n_48));
  NOR2_X1_8T g1205(.A1 (addr[6]), .A2 (n_27), .ZN (n_40));
  NAND2_X1_8T g1206(.A1 (n_13), .A2 (n_29), .ZN (n_47));
  NOR2_X1_8T g1207(.A1 (n_28), .A2 (n_14), .ZN (n_46));
  NAND2_X1_12T g1208(.A1 (n_23), .A2 (addr[6]), .ZN (n_45));
  NOR2_X1_12T g1209(.A1 (n_22), .A2 (n_0), .ZN (n_44));
  NAND2_X1_8T g1210(.A1 (n_15), .A2 (n_3), .ZN (n_43));
  NOR2_X1_12T g1211(.A1 (n_17), .A2 (addr[3]), .ZN (n_42));
  NAND2_X1_8T g1212(.A1 (n_15), .A2 (addr[1]), .ZN (n_41));
  INV_X1_12T g1213(.I (n_35), .ZN (n_34));
  NOR3_X1_8T g1214(.A1 (n_24), .A2 (n_0), .A3 (addr[4]), .ZN (n_33));
  AOI21_X1_12T g1215(.A1 (addr[6]), .A2 (addr[4]), .B (n_7), .ZN
       (n_32));
  OR2_X1_8T g1216(.A1 (n_19), .A2 (n_0), .Z (n_31));
  NOR3_X1_8T g1217(.A1 (n_19), .A2 (n_4), .A3 (addr[2]), .ZN (n_30));
  NAND2_X1_12T g1218(.A1 (n_13), .A2 (n_0), .ZN (n_39));
  NOR2_X1_12T g1219(.A1 (n_8), .A2 (addr[6]), .ZN (n_38));
  NAND2_X1_12T g1220(.A1 (n_18), .A2 (n_23), .ZN (n_37));
  XNOR2_X1_12T g1221(.A1 (n_1), .A2 (n_2), .ZN (n_36));
  XNOR2_X1_12T g1222(.A1 (addr[3]), .A2 (addr[2]), .ZN (n_35));
  INV_X1_12T g1223(.I (n_27), .ZN (n_26));
  INV_X1_12T g1224(.I (n_25), .ZN (n_24));
  INV_X1_12T g1225(.I (n_23), .ZN (n_22));
  NOR2_X1_8T g1226(.A1 (addr[2]), .A2 (addr[5]), .ZN (n_21));
  NAND2_X1_8T g1227(.A1 (n_5), .A2 (n_2), .ZN (n_20));
  NOR2_X1_12T g1228(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_29));
  NAND2_X1_12T g1229(.A1 (addr[6]), .A2 (addr[2]), .ZN (n_28));
  NAND2_X1_12T g1230(.A1 (addr[4]), .A2 (addr[5]), .ZN (n_27));
  NOR2_X1_12T g1231(.A1 (n_2), .A2 (n_3), .ZN (n_25));
  NOR2_X1_12T g1232(.A1 (addr[1]), .A2 (addr[3]), .ZN (n_23));
  INV_X1_12T g1233(.I (n_18), .ZN (n_17));
  INV_X1_12T g1234(.I (n_16), .ZN (n_15));
  INV_X1_12T g1235(.I (n_14), .ZN (n_13));
  INV_X1_8T g1236(.I (n_12), .ZN (n_11));
  INV_X1_8T g1237(.I (n_10), .ZN (n_9));
  INV_X1_12T g1238(.I (n_8), .ZN (n_7));
  NOR2_X1_8T g1239(.A1 (n_0), .A2 (addr[1]), .ZN (n_6));
  NAND2_X1_12T g1240(.A1 (addr[1]), .A2 (n_2), .ZN (n_19));
  NOR2_X1_12T g1241(.A1 (addr[6]), .A2 (n_0), .ZN (n_18));
  NAND2_X1_12T g1242(.A1 (addr[4]), .A2 (n_4), .ZN (n_16));
  NAND2_X2_12T g1243(.A1 (addr[5]), .A2 (n_5), .ZN (n_14));
  NAND2_X1_12T g1244(.A1 (addr[6]), .A2 (n_0), .ZN (n_12));
  NOR2_X1_12T g1245(.A1 (n_2), .A2 (addr[1]), .ZN (n_10));
  NAND2_X1_12T g1246(.A1 (n_5), .A2 (n_4), .ZN (n_8));
  INV_X1_12T g1247(.I (addr[4]), .ZN (n_5));
  INV_X1_12T g1248(.I (addr[5]), .ZN (n_4));
  INV_X1_12T g1249(.I (addr[1]), .ZN (n_3));
  INV_X1_12T g1250(.I (addr[3]), .ZN (n_2));
  INV_X1_12T g1251(.I (addr[6]), .ZN (n_1));
  INV_X2_12T g1252(.I (addr[2]), .ZN (n_0));
endmodule

module crp_68(P, R, K_sub);
  input [1:32] R;
  input [1:48] K_sub;
  output [1:32] P;
  wire [1:32] R;
  wire [1:48] K_sub;
  wire [1:32] P;
  wire [1:48] X;
  wire UNCONNECTED20, UNCONNECTED21, \X[43]_42 , \X[44]_41 , \X[45]_40
       , \X[46]_39 , \X[47]_38 , \X[48]_37 ;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65;
  sbox1_83 u0(.addr (X[1:6]), .dout ({P[9], P[17], P[23], P[31]}));
  sbox2_98 u1(.addr (X[7:12]), .dout ({P[13], P[28], P[2], P[18]}));
  sbox3_113 u2(.addr (X[13:18]), .dout ({P[24], P[16], P[30], P[6]}));
  sbox4_128 u3(.addr (X[19:24]), .dout ({P[26], P[20], P[10], P[1]}));
  sbox5_143 u4(.addr (X[25:30]), .dout ({P[8], P[14], P[25], P[3]}));
  sbox6_158 u5(.addr (X[31:36]), .dout ({P[4], P[29], P[11], P[19]}));
  sbox7_173 u6(.addr (X[37:42]), .dout ({P[32], P[12], P[22], P[7]}));
  sbox8_188 u7(.addr ({\X[43]_42 , \X[44]_41 , \X[45]_40 , \X[46]_39 ,
       \X[47]_38 , \X[48]_37 }), .dout ({P[5], P[27], P[15], P[21]}));
  OAI22_X2_12T g203(.A1 (n_63), .A2 (K_sub[2]), .B1 (R[1]), .B2 (n_64),
       .ZN (X[2]));
  OAI22_X2_12T g204(.A1 (n_63), .A2 (K_sub[48]), .B1 (R[1]), .B2
       (n_65), .ZN (\X[48]_37 ));
  INV_X2_12T g205(.I (K_sub[48]), .ZN (n_65));
  INV_X1_12T g206(.I (K_sub[2]), .ZN (n_64));
  INV_X1_8T g207(.I (R[1]), .ZN (n_63));
  OR2_X1_12T g208(.A1 (n_62), .A2 (n_61), .Z (X[1]));
  OAI22_X2_12T g209(.A1 (n_59), .A2 (K_sub[47]), .B1 (R[32]), .B2
       (n_60), .ZN (\X[47]_38 ));
  AND2_X1_12T g210(.A1 (n_59), .A2 (K_sub[1]), .Z (n_62));
  NOR2_X1_12T g211(.A1 (n_59), .A2 (K_sub[1]), .ZN (n_61));
  INV_X1_12T g212(.I (K_sub[47]), .ZN (n_60));
  INV_X2_8T g213(.I (R[32]), .ZN (n_59));
  XOR2_X1_12T g2(.A1 (R[31]), .A2 (K_sub[46]), .Z (\X[46]_39 ));
  XNOR2_X1_12T g198(.A1 (n_58), .A2 (R[30]), .ZN (\X[45]_40 ));
  INV_X1_12T g199(.I (K_sub[45]), .ZN (n_58));
  XOR2_X1_12T g214(.A1 (R[29]), .A2 (K_sub[42]), .Z (X[42]));
  XOR2_X1_12T g215(.A1 (R[29]), .A2 (K_sub[44]), .Z (\X[44]_41 ));
  OAI22_X2_12T g216(.A1 (n_56), .A2 (K_sub[41]), .B1 (R[28]), .B2
       (n_57), .ZN (X[41]));
  INV_X1_12T g217(.I (K_sub[41]), .ZN (n_57));
  INV_X1_8T g218(.I (R[28]), .ZN (n_56));
  XOR2_X1_12T g219(.A1 (R[28]), .A2 (K_sub[43]), .Z (\X[43]_42 ));
  XOR2_X1_12T g220(.A1 (R[27]), .A2 (K_sub[40]), .Z (X[40]));
  OR2_X2_12T g221(.A1 (n_54), .A2 (n_55), .Z (X[39]));
  NOR2_X1_12T g222(.A1 (R[26]), .A2 (n_53), .ZN (n_55));
  AND2_X1_12T g200(.A1 (R[26]), .A2 (n_53), .Z (n_54));
  INV_X1_12T g201(.I (K_sub[39]), .ZN (n_53));
  NAND2_X2_12T g223(.A1 (n_52), .A2 (n_50), .ZN (X[38]));
  NAND2_X2_12T g224(.A1 (n_49), .A2 (n_51), .ZN (X[36]));
  NAND2_X1_12T g225(.A1 (n_48), .A2 (n_47), .ZN (n_52));
  NAND2_X2_12T g226(.A1 (R[25]), .A2 (n_46), .ZN (n_51));
  OR2_X1_12T g227(.A1 (n_47), .A2 (n_48), .Z (n_50));
  NAND2_X1_12T g228(.A1 (n_48), .A2 (n_45), .ZN (n_49));
  INV_X1_12T g229(.I (R[25]), .ZN (n_48));
  CLKBUF_X12_12T fopt(.I (K_sub[38]), .Z (n_47));
  INV_X2_12T fopt211(.I (n_45), .ZN (n_46));
  CLKBUF_X12_12T fopt212(.I (K_sub[36]), .Z (n_45));
  XNOR2_X1_12T g230(.A1 (n_43), .A2 (K_sub[37]), .ZN (X[37]));
  OAI22_X2_12T g231(.A1 (n_43), .A2 (K_sub[35]), .B1 (R[24]), .B2
       (n_44), .ZN (X[35]));
  INV_X1_12T g232(.I (K_sub[35]), .ZN (n_44));
  INV_X1_8T g233(.I (R[24]), .ZN (n_43));
  HA_X1_12T g234(.A (K_sub[34]), .B (R[23]), .CO (UNCONNECTED20), .S
       (X[34]));
  CLKBUF_X4_12T fopt235(.I (n_42), .Z (X[33]));
  XOR2_X1_12T g236(.A1 (K_sub[33]), .A2 (R[22]), .Z (n_42));
  OAI22_X1_12T g237(.A1 (n_40), .A2 (K_sub[32]), .B1 (R[21]), .B2
       (n_41), .ZN (X[32]));
  XNOR2_X1_12T g238(.A1 (K_sub[30]), .A2 (n_40), .ZN (X[30]));
  INV_X1_8T g239(.I (K_sub[32]), .ZN (n_41));
  INV_X1_12T g240(.I (R[21]), .ZN (n_40));
  OAI22_X2_12T g241(.A1 (n_38), .A2 (K_sub[31]), .B1 (R[20]), .B2
       (n_39), .ZN (X[31]));
  XNOR2_X1_12T g242(.A1 (K_sub[29]), .A2 (n_38), .ZN (X[29]));
  INV_X1_12T g243(.I (K_sub[31]), .ZN (n_39));
  INV_X1_12T g244(.I (R[20]), .ZN (n_38));
  XOR2_X1_12T g245(.A1 (K_sub[28]), .A2 (R[19]), .Z (X[28]));
  NAND2_X2_12T g246(.A1 (n_36), .A2 (n_37), .ZN (X[27]));
  NAND2_X1_12T g247(.A1 (n_34), .A2 (n_35), .ZN (n_37));
  OR2_X1_12T g248(.A1 (n_35), .A2 (n_34), .Z (n_36));
  INV_X1_12T g249(.I (R[18]), .ZN (n_35));
  CLKBUF_X12_12T fopt250(.I (K_sub[27]), .Z (n_34));
  NAND2_X2_12T g251(.A1 (n_31), .A2 (n_32), .ZN (X[24]));
  NAND2_X2_12T g252(.A1 (n_28), .A2 (n_29), .ZN (n_33));
  NAND2_X1_12T g253(.A1 (R[17]), .A2 (n_30), .ZN (n_32));
  NAND2_X1_12T g254(.A1 (n_29), .A2 (K_sub[24]), .ZN (n_31));
  INV_X1_12T g255(.I (K_sub[24]), .ZN (n_30));
  INV_X1_12T g256(.I (R[17]), .ZN (n_29));
  CLKBUF_X12_12T fopt257(.I (K_sub[26]), .Z (n_28));
  OAI21_X2_12T g258(.A1 (n_29), .A2 (n_28), .B (n_33), .ZN (X[26]));
  XNOR2_X1_12T g259(.A1 (K_sub[25]), .A2 (n_26), .ZN (X[25]));
  OAI22_X2_12T g260(.A1 (n_26), .A2 (K_sub[23]), .B1 (R[16]), .B2
       (n_27), .ZN (X[23]));
  INV_X1_12T g261(.I (K_sub[23]), .ZN (n_27));
  INV_X1_12T g262(.I (R[16]), .ZN (n_26));
  OR2_X2_12T g263(.A1 (n_25), .A2 (n_24), .Z (X[22]));
  NOR2_X1_12T g264(.A1 (R[15]), .A2 (n_23), .ZN (n_25));
  AND2_X1_12T g265(.A1 (R[15]), .A2 (n_23), .Z (n_24));
  INV_X1_12T g266(.I (K_sub[22]), .ZN (n_23));
  BUF_X4_12T fopt267(.I (n_22), .Z (X[21]));
  XOR2_X1_12T g268(.A1 (K_sub[21]), .A2 (R[14]), .Z (n_22));
  XNOR2_X1_12T g269(.A1 (R[13]), .A2 (n_21), .ZN (X[20]));
  INV_X1_12T g270(.I (K_sub[20]), .ZN (n_21));
  OAI22_X2_12T g272(.A1 (n_19), .A2 (K_sub[19]), .B1 (R[12]), .B2
       (n_20), .ZN (X[19]));
  XNOR2_X1_12T g273(.A1 (n_19), .A2 (K_sub[17]), .ZN (X[17]));
  INV_X1_12T g274(.I (K_sub[19]), .ZN (n_20));
  INV_X1_8T g275(.I (R[12]), .ZN (n_19));
  XOR2_X1_12T g276(.A1 (K_sub[16]), .A2 (R[11]), .Z (X[16]));
  OAI22_X2_12T g277(.A1 (n_18), .A2 (K_sub[15]), .B1 (R[10]), .B2
       (n_17), .ZN (X[15]));
  INV_X1_8T g278(.I (R[10]), .ZN (n_18));
  INV_X1_12T g279(.I (K_sub[15]), .ZN (n_17));
  XOR2_X1_12T g280(.A1 (R[9]), .A2 (K_sub[14]), .Z (X[14]));
  XOR2_X1_12T g281(.A1 (R[9]), .A2 (K_sub[12]), .Z (X[12]));
  NAND2_X2_12T g282(.A1 (n_16), .A2 (n_15), .ZN (X[13]));
  OAI22_X2_12T g283(.A1 (n_13), .A2 (K_sub[11]), .B1 (R[8]), .B2
       (n_14), .ZN (X[11]));
  NAND2_X1_12T g284(.A1 (n_13), .A2 (K_sub[13]), .ZN (n_16));
  OR2_X1_12T g285(.A1 (n_13), .A2 (K_sub[13]), .Z (n_15));
  INV_X1_12T g286(.I (K_sub[11]), .ZN (n_14));
  INV_X2_8T g287(.I (R[8]), .ZN (n_13));
  XOR2_X1_12T g288(.A1 (R[7]), .A2 (K_sub[10]), .Z (X[10]));
  NAND2_X2_12T g289(.A1 (n_11), .A2 (n_10), .ZN (n_12));
  INV_X1_12T g290(.I (R[6]), .ZN (n_11));
  CLKBUF_X12_12T fopt291(.I (K_sub[9]), .Z (n_10));
  OAI21_X2_12T g292(.A1 (n_11), .A2 (n_10), .B (n_12), .ZN (X[9]));
  XNOR2_X1_12T g293(.A1 (n_8), .A2 (K_sub[6]), .ZN (X[6]));
  NAND2_X2_12T g294(.A1 (n_7), .A2 (n_8), .ZN (n_9));
  INV_X1_12T g295(.I (R[5]), .ZN (n_8));
  CLKBUF_X12_12T fopt296(.I (K_sub[8]), .Z (n_7));
  OAI21_X2_12T g297(.A1 (n_8), .A2 (n_7), .B (n_9), .ZN (X[8]));
  OAI22_X1_12T g298(.A1 (n_4), .A2 (K_sub[5]), .B1 (R[4]), .B2 (n_5),
       .ZN (X[5]));
  OAI22_X1_12T g299(.A1 (n_4), .A2 (K_sub[7]), .B1 (R[4]), .B2 (n_6),
       .ZN (X[7]));
  INV_X1_8T g300(.I (K_sub[7]), .ZN (n_6));
  INV_X1_8T g301(.I (K_sub[5]), .ZN (n_5));
  INV_X1_12T g302(.I (R[4]), .ZN (n_4));
  XNOR2_X1_12T g303(.A1 (R[3]), .A2 (n_3), .ZN (X[4]));
  INV_X1_12T g304(.I (K_sub[4]), .ZN (n_3));
  OR2_X2_12T g305(.A1 (n_2), .A2 (n_1), .Z (X[3]));
  NOR2_X1_12T g306(.A1 (R[2]), .A2 (n_0), .ZN (n_2));
  AND2_X1_12T g307(.A1 (R[2]), .A2 (n_0), .Z (n_1));
  INV_X1_12T g308(.I (K_sub[3]), .ZN (n_0));
  HA_X1_12T g310(.A (K_sub[18]), .B (R[13]), .CO (UNCONNECTED21), .S
       (X[18]));
endmodule

module key_sel(clk, K, decrypt, K1, K2, K3, K4, K5, K6, K7, K8, K9,
     K10, K11, K12, K13, K14, K15, K16);
  input clk, decrypt;
  input [55:0] K;
  output [1:48] K1, K2, K3, K4, K5, K6, K7, K8, K9, K10, K11, K12, K13,
       K14, K15, K16;
  wire clk, decrypt;
  wire [55:0] K;
  wire [1:48] K1, K2, K3, K4, K5, K6, K7, K8, K9, K10, K11, K12, K13,
       K14, K15, K16;
  wire [55:0] K_r0;
  wire [55:0] K_r1;
  wire [55:0] K_r2;
  wire [55:0] K_r3;
  wire [55:0] K_r4;
  wire [55:0] K_r5;
  wire [55:0] K_r6;
  wire [55:0] K_r7;
  wire [55:0] K_r8;
  wire [55:0] K_r9;
  wire [55:0] K_r10;
  wire [55:0] K_r11;
  wire [55:0] K_r12;
  wire [55:0] K_r13;
  wire [55:0] K_r14;
  wire n_827, n_843, n_859, n_860, n_876, n_893, n_909, n_926;
  wire n_942, n_959, n_975, n_991, n_992, n_1008, n_1025, n_1041;
  wire n_1058, n_1074, n_1091, n_1107, n_1123, n_1124, n_1140, n_1157;
  wire n_1173, n_1190, n_1206;
  DFFSNQ_X1_12T \K_r0_reg[0] (.SN (1'b1), .CLK (clk), .D (K[0]), .Q
       (K_r0[0]));
  DFFRNQ_X1_8T \K_r0_reg[1] (.RN (1'b1), .CLK (clk), .D (K[1]), .Q
       (K_r0[1]));
  DFFSNQ_X1_12T \K_r0_reg[2] (.SN (1'b1), .CLK (clk), .D (K[2]), .Q
       (K_r0[2]));
  DFFSNQ_X1_12T \K_r0_reg[3] (.SN (1'b1), .CLK (clk), .D (K[3]), .Q
       (K_r0[3]));
  DFFRNQ_X1_12T \K_r0_reg[4] (.RN (1'b1), .CLK (clk), .D (K[4]), .Q
       (K_r0[4]));
  DFFSNQ_X1_12T \K_r0_reg[5] (.SN (1'b1), .CLK (clk), .D (K[5]), .Q
       (K_r0[5]));
  DFFSNQ_X1_12T \K_r0_reg[6] (.SN (1'b1), .CLK (clk), .D (K[6]), .Q
       (K_r0[6]));
  DFFSNQ_X1_12T \K_r0_reg[7] (.SN (1'b1), .CLK (clk), .D (K[7]), .Q
       (K_r0[7]));
  DFFSNQ_X1_12T \K_r0_reg[8] (.SN (1'b1), .CLK (clk), .D (K[8]), .Q
       (K_r0[8]));
  DFFSNQ_X1_12T \K_r0_reg[9] (.SN (1'b1), .CLK (clk), .D (K[9]), .Q
       (K_r0[9]));
  DFFSNQ_X1_12T \K_r0_reg[10] (.SN (1'b1), .CLK (clk), .D (K[10]), .Q
       (K_r0[10]));
  DFFSNQ_X1_12T \K_r0_reg[11] (.SN (1'b1), .CLK (clk), .D (K[11]), .Q
       (K_r0[11]));
  DFFSNQ_X1_12T \K_r0_reg[12] (.SN (1'b1), .CLK (clk), .D (K[12]), .Q
       (K_r0[12]));
  DFFSNQ_X1_12T \K_r0_reg[13] (.SN (1'b1), .CLK (clk), .D (K[13]), .Q
       (K_r0[13]));
  DFFSNQ_X1_12T \K_r0_reg[14] (.SN (1'b1), .CLK (clk), .D (K[14]), .Q
       (K_r0[14]));
  DFFSNQ_X1_12T \K_r0_reg[15] (.SN (1'b1), .CLK (clk), .D (K[15]), .Q
       (K_r0[15]));
  DFFSNQ_X1_12T \K_r0_reg[16] (.SN (1'b1), .CLK (clk), .D (K[16]), .Q
       (K_r0[16]));
  DFFRNQ_X1_12T \K_r0_reg[17] (.RN (1'b1), .CLK (clk), .D (K[17]), .Q
       (K_r0[17]));
  DFFSNQ_X1_12T \K_r0_reg[18] (.SN (1'b1), .CLK (clk), .D (K[18]), .Q
       (K_r0[18]));
  DFFSNQ_X1_12T \K_r0_reg[19] (.SN (1'b1), .CLK (clk), .D (K[19]), .Q
       (K_r0[19]));
  DFFSNQ_X1_8T \K_r0_reg[20] (.SN (1'b1), .CLK (clk), .D (K[20]), .Q
       (K_r0[20]));
  DFFSNQ_X1_12T \K_r0_reg[21] (.SN (1'b1), .CLK (clk), .D (K[21]), .Q
       (K_r0[21]));
  DFFRNQ_X1_12T \K_r0_reg[22] (.RN (1'b1), .CLK (clk), .D (K[22]), .Q
       (K_r0[22]));
  DFFSNQ_X1_12T \K_r0_reg[23] (.SN (1'b1), .CLK (clk), .D (K[23]), .Q
       (K_r0[23]));
  DFFSNQ_X1_12T \K_r0_reg[24] (.SN (1'b1), .CLK (clk), .D (K[24]), .Q
       (K_r0[24]));
  DFFRNQ_X1_12T \K_r0_reg[25] (.RN (1'b1), .CLK (clk), .D (K[25]), .Q
       (K_r0[25]));
  DFFSNQ_X1_12T \K_r0_reg[26] (.SN (1'b1), .CLK (clk), .D (K[26]), .Q
       (K_r0[26]));
  DFFRNQ_X1_12T \K_r0_reg[27] (.RN (1'b1), .CLK (clk), .D (K[27]), .Q
       (K_r0[27]));
  DFFRNQ_X1_12T \K_r0_reg[28] (.RN (1'b1), .CLK (clk), .D (K[28]), .Q
       (K_r0[28]));
  DFFSNQ_X1_12T \K_r0_reg[29] (.SN (1'b1), .CLK (clk), .D (K[29]), .Q
       (K_r0[29]));
  DFFSNQ_X1_12T \K_r0_reg[30] (.SN (1'b1), .CLK (clk), .D (K[30]), .Q
       (K_r0[30]));
  DFFRNQ_X1_12T \K_r0_reg[31] (.RN (1'b1), .CLK (clk), .D (K[31]), .Q
       (K_r0[31]));
  DFFRNQ_X1_12T \K_r0_reg[32] (.RN (1'b1), .CLK (clk), .D (K[32]), .Q
       (K_r0[32]));
  DFFSNQ_X1_12T \K_r0_reg[33] (.SN (1'b1), .CLK (clk), .D (K[33]), .Q
       (K_r0[33]));
  DFFSNQ_X1_12T \K_r0_reg[34] (.SN (1'b1), .CLK (clk), .D (K[34]), .Q
       (K_r0[34]));
  DFFSNQ_X1_12T \K_r0_reg[35] (.SN (1'b1), .CLK (clk), .D (K[35]), .Q
       (K_r0[35]));
  DFFSNQ_X1_12T \K_r0_reg[36] (.SN (1'b1), .CLK (clk), .D (K[36]), .Q
       (K_r0[36]));
  DFFSNQ_X1_12T \K_r0_reg[37] (.SN (1'b1), .CLK (clk), .D (K[37]), .Q
       (K_r0[37]));
  DFFSNQ_X1_12T \K_r0_reg[38] (.SN (1'b1), .CLK (clk), .D (K[38]), .Q
       (K_r0[38]));
  DFFSNQ_X1_12T \K_r0_reg[39] (.SN (1'b1), .CLK (clk), .D (K[39]), .Q
       (K_r0[39]));
  DFFSNQ_X1_12T \K_r0_reg[40] (.SN (1'b1), .CLK (clk), .D (K[40]), .Q
       (K_r0[40]));
  DFFSNQ_X1_12T \K_r0_reg[41] (.SN (1'b1), .CLK (clk), .D (K[41]), .Q
       (K_r0[41]));
  DFFSNQ_X1_12T \K_r0_reg[42] (.SN (1'b1), .CLK (clk), .D (K[42]), .Q
       (K_r0[42]));
  DFFSNQ_X1_12T \K_r0_reg[43] (.SN (1'b1), .CLK (clk), .D (K[43]), .Q
       (K_r0[43]));
  DFFSNQ_X1_12T \K_r0_reg[44] (.SN (1'b1), .CLK (clk), .D (K[44]), .Q
       (K_r0[44]));
  DFFSNQ_X1_12T \K_r0_reg[45] (.SN (1'b1), .CLK (clk), .D (K[45]), .Q
       (K_r0[45]));
  DFFRNQ_X1_12T \K_r0_reg[46] (.RN (1'b1), .CLK (clk), .D (K[46]), .Q
       (K_r0[46]));
  DFFSNQ_X1_12T \K_r0_reg[47] (.SN (1'b1), .CLK (clk), .D (K[47]), .Q
       (K_r0[47]));
  DFFSNQ_X1_12T \K_r0_reg[48] (.SN (1'b1), .CLK (clk), .D (K[48]), .Q
       (K_r0[48]));
  DFFSNQ_X1_12T \K_r0_reg[49] (.SN (1'b1), .CLK (clk), .D (K[49]), .Q
       (K_r0[49]));
  DFFSNQ_X1_12T \K_r0_reg[50] (.SN (1'b1), .CLK (clk), .D (K[50]), .Q
       (K_r0[50]));
  DFFRNQ_X1_12T \K_r0_reg[51] (.RN (1'b1), .CLK (clk), .D (K[51]), .Q
       (K_r0[51]));
  DFFRNQ_X1_12T \K_r0_reg[52] (.RN (1'b1), .CLK (clk), .D (K[52]), .Q
       (K_r0[52]));
  DFFRNQ_X1_8T \K_r0_reg[53] (.RN (1'b1), .CLK (clk), .D (K[53]), .Q
       (K_r0[53]));
  DFFSNQ_X1_12T \K_r0_reg[54] (.SN (1'b1), .CLK (clk), .D (K[54]), .Q
       (K_r0[54]));
  DFFSNQ_X1_12T \K_r0_reg[55] (.SN (1'b1), .CLK (clk), .D (K[55]), .Q
       (K_r0[55]));
  DFFSNQ_X1_12T \K_r1_reg[0] (.SN (1'b1), .CLK (clk), .D (K_r0[0]), .Q
       (K_r1[0]));
  DFFSNQ_X1_12T \K_r1_reg[1] (.SN (1'b1), .CLK (clk), .D (K_r0[1]), .Q
       (K_r1[1]));
  DFFSNQ_X1_12T \K_r1_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r0[2]), .Q
       (K_r1[2]));
  DFFSNQ_X1_12T \K_r1_reg[3] (.SN (1'b1), .CLK (clk), .D (K_r0[3]), .Q
       (K_r1[3]));
  DFFSNQ_X1_12T \K_r1_reg[4] (.SN (1'b1), .CLK (clk), .D (K_r0[4]), .Q
       (K_r1[4]));
  DFFSNQ_X1_12T \K_r1_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r0[5]), .Q
       (K_r1[5]));
  DFFSNQ_X1_8T \K_r1_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r0[6]), .Q
       (K_r1[6]));
  DFFSNQ_X1_12T \K_r1_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r0[7]), .Q
       (K_r1[7]));
  DFFSNQ_X1_12T \K_r1_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r0[8]), .Q
       (K_r1[8]));
  DFFSNQ_X1_12T \K_r1_reg[9] (.SN (1'b1), .CLK (clk), .D (K_r0[9]), .Q
       (K_r1[9]));
  DFFRNQ_X1_8T \K_r1_reg[10] (.RN (1'b1), .CLK (clk), .D (K_r0[10]), .Q
       (K_r1[10]));
  DFFSNQ_X1_12T \K_r1_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r0[11]),
       .Q (K_r1[11]));
  DFFSNQ_X1_12T \K_r1_reg[12] (.SN (1'b1), .CLK (clk), .D (K_r0[12]),
       .Q (K_r1[12]));
  DFFSNQ_X1_12T \K_r1_reg[13] (.SN (1'b1), .CLK (clk), .D (K_r0[13]),
       .Q (K_r1[13]));
  DFFRNQ_X1_12T \K_r1_reg[14] (.RN (1'b1), .CLK (clk), .D (K_r0[14]),
       .Q (K_r1[14]));
  DFFSNQ_X1_8T \K_r1_reg[15] (.SN (1'b1), .CLK (clk), .D (K_r0[15]), .Q
       (K_r1[15]));
  DFFSNQ_X1_8T \K_r1_reg[16] (.SN (1'b1), .CLK (clk), .D (K_r0[16]), .Q
       (K_r1[16]));
  DFFSNQ_X1_8T \K_r1_reg[17] (.SN (1'b1), .CLK (clk), .D (K_r0[17]), .Q
       (K_r1[17]));
  DFFRNQ_X1_12T \K_r1_reg[18] (.RN (1'b1), .CLK (clk), .D (K_r0[18]),
       .Q (K_r1[18]));
  DFFSNQ_X1_12T \K_r1_reg[19] (.SN (1'b1), .CLK (clk), .D (K_r0[19]),
       .Q (K_r1[19]));
  DFFSNQ_X1_12T \K_r1_reg[20] (.SN (1'b1), .CLK (clk), .D (K_r0[20]),
       .Q (K_r1[20]));
  DFFSNQ_X1_12T \K_r1_reg[21] (.SN (1'b1), .CLK (clk), .D (K_r0[21]),
       .Q (K_r1[21]));
  DFFRNQ_X1_12T \K_r1_reg[22] (.RN (1'b1), .CLK (clk), .D (K_r0[22]),
       .Q (K_r1[22]));
  DFFSNQ_X1_12T \K_r1_reg[23] (.SN (1'b1), .CLK (clk), .D (K_r0[23]),
       .Q (K_r1[23]));
  DFFSNQ_X1_12T \K_r1_reg[24] (.SN (1'b1), .CLK (clk), .D (K_r0[24]),
       .Q (K_r1[24]));
  DFFSNQ_X1_12T \K_r1_reg[25] (.SN (1'b1), .CLK (clk), .D (K_r0[25]),
       .Q (K_r1[25]));
  DFFRNQ_X1_12T \K_r1_reg[26] (.RN (1'b1), .CLK (clk), .D (K_r0[26]),
       .Q (K_r1[26]));
  DFFSNQ_X1_12T \K_r1_reg[27] (.SN (1'b1), .CLK (clk), .D (K_r0[27]),
       .Q (K_r1[27]));
  DFFSNQ_X1_12T \K_r1_reg[28] (.SN (1'b1), .CLK (clk), .D (K_r0[28]),
       .Q (K_r1[28]));
  DFFSNQ_X1_12T \K_r1_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r0[29]),
       .Q (K_r1[29]));
  DFFSNQ_X1_12T \K_r1_reg[30] (.SN (1'b1), .CLK (clk), .D (K_r0[30]),
       .Q (K_r1[30]));
  DFFSNQ_X1_12T \K_r1_reg[31] (.SN (1'b1), .CLK (clk), .D (K_r0[31]),
       .Q (K_r1[31]));
  DFFRNQ_X1_12T \K_r1_reg[32] (.RN (1'b1), .CLK (clk), .D (K_r0[32]),
       .Q (K_r1[32]));
  DFFSNQ_X1_12T \K_r1_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r0[33]),
       .Q (K_r1[33]));
  DFFSNQ_X1_8T \K_r1_reg[34] (.SN (1'b1), .CLK (clk), .D (K_r0[34]), .Q
       (K_r1[34]));
  DFFSNQ_X1_12T \K_r1_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r0[35]),
       .Q (K_r1[35]));
  DFFSNQ_X1_12T \K_r1_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r0[36]),
       .Q (K_r1[36]));
  DFFRNQ_X1_12T \K_r1_reg[37] (.RN (1'b1), .CLK (clk), .D (K_r0[37]),
       .Q (K_r1[37]));
  DFFSNQ_X1_8T \K_r1_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r0[38]), .Q
       (K_r1[38]));
  DFFSNQ_X1_8T \K_r1_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r0[39]), .Q
       (K_r1[39]));
  DFFSNQ_X1_12T \K_r1_reg[40] (.SN (1'b1), .CLK (clk), .D (K_r0[40]),
       .Q (K_r1[40]));
  DFFRNQ_X1_8T \K_r1_reg[41] (.RN (1'b1), .CLK (clk), .D (K_r0[41]), .Q
       (K_r1[41]));
  DFFSNQ_X1_8T \K_r1_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r0[42]), .Q
       (K_r1[42]));
  DFFSNQ_X1_12T \K_r1_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r0[43]),
       .Q (K_r1[43]));
  DFFSNQ_X1_12T \K_r1_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r0[44]),
       .Q (K_r1[44]));
  DFFRNQ_X1_12T \K_r1_reg[45] (.RN (1'b1), .CLK (clk), .D (K_r0[45]),
       .Q (K_r1[45]));
  DFFSNQ_X1_12T \K_r1_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r0[46]),
       .Q (K_r1[46]));
  DFFSNQ_X1_12T \K_r1_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r0[47]),
       .Q (K_r1[47]));
  DFFSNQ_X1_12T \K_r1_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r0[48]),
       .Q (K_r1[48]));
  DFFSNQ_X1_12T \K_r1_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r0[49]),
       .Q (K_r1[49]));
  DFFSNQ_X1_12T \K_r1_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r0[50]),
       .Q (K_r1[50]));
  DFFSNQ_X1_12T \K_r1_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r0[51]),
       .Q (K_r1[51]));
  DFFSNQ_X1_12T \K_r1_reg[52] (.SN (1'b1), .CLK (clk), .D (K_r0[52]),
       .Q (K_r1[52]));
  DFFSNQ_X1_12T \K_r1_reg[53] (.SN (1'b1), .CLK (clk), .D (K_r0[53]),
       .Q (K_r1[53]));
  DFFSNQ_X1_12T \K_r1_reg[54] (.SN (1'b1), .CLK (clk), .D (K_r0[54]),
       .Q (K_r1[54]));
  DFFSNQ_X1_12T \K_r1_reg[55] (.SN (1'b1), .CLK (clk), .D (K_r0[55]),
       .Q (K_r1[55]));
  DFFRNQ_X1_12T \K_r2_reg[0] (.RN (1'b1), .CLK (clk), .D (K_r1[0]), .Q
       (K_r2[0]));
  DFFSNQ_X1_12T \K_r2_reg[1] (.SN (1'b1), .CLK (clk), .D (K_r1[1]), .Q
       (K_r2[1]));
  DFFSNQ_X1_12T \K_r2_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r1[2]), .Q
       (K_r2[2]));
  DFFRNQ_X1_12T \K_r2_reg[3] (.RN (1'b1), .CLK (clk), .D (K_r1[3]), .Q
       (K_r2[3]));
  DFFSNQ_X1_12T \K_r2_reg[4] (.SN (1'b1), .CLK (clk), .D (K_r1[4]), .Q
       (K_r2[4]));
  DFFSNQ_X1_12T \K_r2_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r1[5]), .Q
       (K_r2[5]));
  DFFSNQ_X1_12T \K_r2_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r1[6]), .Q
       (K_r2[6]));
  DFFSNQ_X1_12T \K_r2_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r1[7]), .Q
       (K_r2[7]));
  DFFSNQ_X1_12T \K_r2_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r1[8]), .Q
       (K_r2[8]));
  DFFSNQ_X1_12T \K_r2_reg[9] (.SN (1'b1), .CLK (clk), .D (K_r1[9]), .Q
       (K_r2[9]));
  DFFSNQ_X1_12T \K_r2_reg[10] (.SN (1'b1), .CLK (clk), .D (K_r1[10]),
       .Q (K_r2[10]));
  DFFSNQ_X1_12T \K_r2_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r1[11]),
       .Q (K_r2[11]));
  DFFRNQ_X1_12T \K_r2_reg[12] (.RN (1'b1), .CLK (clk), .D (K_r1[12]),
       .Q (K_r2[12]));
  DFFRNQ_X1_12T \K_r2_reg[13] (.RN (1'b1), .CLK (clk), .D (K_r1[13]),
       .Q (K_r2[13]));
  DFFSNQ_X1_12T \K_r2_reg[14] (.SN (1'b1), .CLK (clk), .D (K_r1[14]),
       .Q (K_r2[14]));
  DFFSNQ_X1_12T \K_r2_reg[15] (.SN (1'b1), .CLK (clk), .D (K_r1[15]),
       .Q (K_r2[15]));
  DFFRNQ_X1_12T \K_r2_reg[16] (.RN (1'b1), .CLK (clk), .D (K_r1[16]),
       .Q (K_r2[16]));
  DFFSNQ_X1_12T \K_r2_reg[17] (.SN (1'b1), .CLK (clk), .D (K_r1[17]),
       .Q (K_r2[17]));
  DFFSNQ_X1_12T \K_r2_reg[18] (.SN (1'b1), .CLK (clk), .D (K_r1[18]),
       .Q (K_r2[18]));
  DFFSNQ_X1_12T \K_r2_reg[19] (.SN (1'b1), .CLK (clk), .D (K_r1[19]),
       .Q (K_r2[19]));
  DFFSNQ_X1_8T \K_r2_reg[20] (.SN (1'b1), .CLK (clk), .D (K_r1[20]), .Q
       (K_r2[20]));
  DFFSNQ_X1_12T \K_r2_reg[21] (.SN (1'b1), .CLK (clk), .D (K_r1[21]),
       .Q (K_r2[21]));
  DFFSNQ_X1_12T \K_r2_reg[22] (.SN (1'b1), .CLK (clk), .D (K_r1[22]),
       .Q (K_r2[22]));
  DFFRNQ_X1_12T \K_r2_reg[23] (.RN (1'b1), .CLK (clk), .D (K_r1[23]),
       .Q (K_r2[23]));
  DFFRNQ_X1_12T \K_r2_reg[24] (.RN (1'b1), .CLK (clk), .D (K_r1[24]),
       .Q (K_r2[24]));
  DFFRNQ_X1_8T \K_r2_reg[25] (.RN (1'b1), .CLK (clk), .D (K_r1[25]), .Q
       (K_r2[25]));
  DFFSNQ_X1_12T \K_r2_reg[26] (.SN (1'b1), .CLK (clk), .D (K_r1[26]),
       .Q (K_r2[26]));
  DFFRNQ_X1_12T \K_r2_reg[27] (.RN (1'b1), .CLK (clk), .D (K_r1[27]),
       .Q (K_r2[27]));
  DFFSNQ_X1_12T \K_r2_reg[28] (.SN (1'b1), .CLK (clk), .D (K_r1[28]),
       .Q (K_r2[28]));
  DFFSNQ_X1_12T \K_r2_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r1[29]),
       .Q (K_r2[29]));
  DFFSNQ_X1_8T \K_r2_reg[30] (.SN (1'b1), .CLK (clk), .D (K_r1[30]), .Q
       (K_r2[30]));
  DFFSNQ_X1_12T \K_r2_reg[31] (.SN (1'b1), .CLK (clk), .D (K_r1[31]),
       .Q (K_r2[31]));
  DFFSNQ_X1_12T \K_r2_reg[32] (.SN (1'b1), .CLK (clk), .D (K_r1[32]),
       .Q (K_r2[32]));
  DFFSNQ_X1_12T \K_r2_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r1[33]),
       .Q (K_r2[33]));
  DFFSNQ_X1_12T \K_r2_reg[34] (.SN (1'b1), .CLK (clk), .D (K_r1[34]),
       .Q (K_r2[34]));
  DFFSNQ_X1_12T \K_r2_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r1[35]),
       .Q (K_r2[35]));
  DFFSNQ_X1_12T \K_r2_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r1[36]),
       .Q (K_r2[36]));
  DFFSNQ_X1_12T \K_r2_reg[37] (.SN (1'b1), .CLK (clk), .D (K_r1[37]),
       .Q (K_r2[37]));
  DFFRNQ_X1_12T \K_r2_reg[38] (.RN (1'b1), .CLK (clk), .D (K_r1[38]),
       .Q (K_r2[38]));
  DFFSNQ_X1_12T \K_r2_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r1[39]),
       .Q (K_r2[39]));
  DFFRNQ_X1_12T \K_r2_reg[40] (.RN (1'b1), .CLK (clk), .D (K_r1[40]),
       .Q (K_r2[40]));
  DFFSNQ_X1_12T \K_r2_reg[41] (.SN (1'b1), .CLK (clk), .D (K_r1[41]),
       .Q (K_r2[41]));
  DFFSNQ_X1_12T \K_r2_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r1[42]),
       .Q (K_r2[42]));
  DFFSNQ_X1_12T \K_r2_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r1[43]),
       .Q (K_r2[43]));
  DFFSNQ_X1_12T \K_r2_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r1[44]),
       .Q (K_r2[44]));
  DFFSNQ_X1_12T \K_r2_reg[45] (.SN (1'b1), .CLK (clk), .D (K_r1[45]),
       .Q (K_r2[45]));
  DFFRNQ_X1_12T \K_r2_reg[46] (.RN (1'b1), .CLK (clk), .D (K_r1[46]),
       .Q (K_r2[46]));
  DFFSNQ_X1_12T \K_r2_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r1[47]),
       .Q (K_r2[47]));
  DFFSNQ_X1_12T \K_r2_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r1[48]),
       .Q (K_r2[48]));
  DFFSNQ_X1_12T \K_r2_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r1[49]),
       .Q (K_r2[49]));
  DFFSNQ_X1_12T \K_r2_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r1[50]),
       .Q (K_r2[50]));
  DFFSNQ_X1_12T \K_r2_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r1[51]),
       .Q (K_r2[51]));
  DFFSNQ_X1_12T \K_r2_reg[52] (.SN (1'b1), .CLK (clk), .D (K_r1[52]),
       .Q (K_r2[52]));
  DFFRNQ_X1_8T \K_r2_reg[53] (.RN (1'b1), .CLK (clk), .D (K_r1[53]), .Q
       (K_r2[53]));
  DFFRNQ_X1_12T \K_r2_reg[54] (.RN (1'b1), .CLK (clk), .D (K_r1[54]),
       .Q (K_r2[54]));
  DFFSNQ_X1_12T \K_r2_reg[55] (.SN (1'b1), .CLK (clk), .D (K_r1[55]),
       .Q (K_r2[55]));
  DFFSNQ_X1_12T \K_r3_reg[0] (.SN (1'b1), .CLK (clk), .D (K_r2[0]), .Q
       (K_r3[0]));
  DFFSNQ_X1_12T \K_r3_reg[1] (.SN (1'b1), .CLK (clk), .D (K_r2[1]), .Q
       (K_r3[1]));
  DFFSNQ_X1_12T \K_r3_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r2[2]), .Q
       (K_r3[2]));
  DFFRNQ_X1_12T \K_r3_reg[3] (.RN (1'b1), .CLK (clk), .D (K_r2[3]), .Q
       (K_r3[3]));
  DFFRNQ_X1_12T \K_r3_reg[4] (.RN (1'b1), .CLK (clk), .D (K_r2[4]), .Q
       (K_r3[4]));
  DFFSNQ_X1_12T \K_r3_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r2[5]), .Q
       (K_r3[5]));
  DFFSNQ_X1_12T \K_r3_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r2[6]), .Q
       (K_r3[6]));
  DFFSNQ_X1_12T \K_r3_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r2[7]), .Q
       (K_r3[7]));
  DFFSNQ_X1_12T \K_r3_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r2[8]), .Q
       (K_r3[8]));
  DFFRNQ_X1_12T \K_r3_reg[9] (.RN (1'b1), .CLK (clk), .D (K_r2[9]), .Q
       (K_r3[9]));
  DFFRNQ_X1_12T \K_r3_reg[10] (.RN (1'b1), .CLK (clk), .D (K_r2[10]),
       .Q (K_r3[10]));
  DFFRNQ_X1_12T \K_r3_reg[11] (.RN (1'b1), .CLK (clk), .D (K_r2[11]),
       .Q (K_r3[11]));
  DFFSNQ_X1_12T \K_r3_reg[12] (.SN (1'b1), .CLK (clk), .D (K_r2[12]),
       .Q (K_r3[12]));
  DFFSNQ_X1_8T \K_r3_reg[13] (.SN (1'b1), .CLK (clk), .D (K_r2[13]), .Q
       (K_r3[13]));
  DFFSNQ_X1_12T \K_r3_reg[14] (.SN (1'b1), .CLK (clk), .D (K_r2[14]),
       .Q (K_r3[14]));
  DFFSNQ_X1_12T \K_r3_reg[15] (.SN (1'b1), .CLK (clk), .D (K_r2[15]),
       .Q (K_r3[15]));
  DFFSNQ_X1_12T \K_r3_reg[16] (.SN (1'b1), .CLK (clk), .D (K_r2[16]),
       .Q (K_r3[16]));
  DFFRNQ_X1_12T \K_r3_reg[17] (.RN (1'b1), .CLK (clk), .D (K_r2[17]),
       .Q (K_r3[17]));
  DFFSNQ_X1_12T \K_r3_reg[18] (.SN (1'b1), .CLK (clk), .D (K_r2[18]),
       .Q (K_r3[18]));
  DFFSNQ_X1_12T \K_r3_reg[19] (.SN (1'b1), .CLK (clk), .D (K_r2[19]),
       .Q (K_r3[19]));
  DFFRNQ_X1_12T \K_r3_reg[20] (.RN (1'b1), .CLK (clk), .D (K_r2[20]),
       .Q (K_r3[20]));
  DFFSNQ_X1_12T \K_r3_reg[21] (.SN (1'b1), .CLK (clk), .D (K_r2[21]),
       .Q (K_r3[21]));
  DFFSNQ_X1_12T \K_r3_reg[22] (.SN (1'b1), .CLK (clk), .D (K_r2[22]),
       .Q (K_r3[22]));
  DFFSNQ_X1_12T \K_r3_reg[23] (.SN (1'b1), .CLK (clk), .D (K_r2[23]),
       .Q (K_r3[23]));
  DFFSNQ_X1_12T \K_r3_reg[24] (.SN (1'b1), .CLK (clk), .D (K_r2[24]),
       .Q (K_r3[24]));
  DFFSNQ_X1_12T \K_r3_reg[25] (.SN (1'b1), .CLK (clk), .D (K_r2[25]),
       .Q (K_r3[25]));
  DFFSNQ_X1_12T \K_r3_reg[26] (.SN (1'b1), .CLK (clk), .D (K_r2[26]),
       .Q (K_r3[26]));
  DFFSNQ_X1_12T \K_r3_reg[27] (.SN (1'b1), .CLK (clk), .D (K_r2[27]),
       .Q (K_r3[27]));
  DFFSNQ_X1_12T \K_r3_reg[28] (.SN (1'b1), .CLK (clk), .D (K_r2[28]),
       .Q (K_r3[28]));
  DFFSNQ_X1_12T \K_r3_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r2[29]),
       .Q (K_r3[29]));
  DFFSNQ_X1_12T \K_r3_reg[30] (.SN (1'b1), .CLK (clk), .D (K_r2[30]),
       .Q (K_r3[30]));
  DFFSNQ_X1_12T \K_r3_reg[31] (.SN (1'b1), .CLK (clk), .D (K_r2[31]),
       .Q (K_r3[31]));
  DFFSNQ_X1_12T \K_r3_reg[32] (.SN (1'b1), .CLK (clk), .D (K_r2[32]),
       .Q (K_r3[32]));
  DFFSNQ_X1_12T \K_r3_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r2[33]),
       .Q (K_r3[33]));
  DFFSNQ_X1_12T \K_r3_reg[34] (.SN (1'b1), .CLK (clk), .D (K_r2[34]),
       .Q (K_r3[34]));
  DFFRNQ_X1_12T \K_r3_reg[35] (.RN (1'b1), .CLK (clk), .D (K_r2[35]),
       .Q (K_r3[35]));
  DFFSNQ_X1_12T \K_r3_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r2[36]),
       .Q (K_r3[36]));
  DFFSNQ_X1_12T \K_r3_reg[37] (.SN (1'b1), .CLK (clk), .D (K_r2[37]),
       .Q (K_r3[37]));
  DFFSNQ_X1_12T \K_r3_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r2[38]),
       .Q (K_r3[38]));
  DFFSNQ_X1_12T \K_r3_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r2[39]),
       .Q (K_r3[39]));
  DFFSNQ_X1_12T \K_r3_reg[40] (.SN (1'b1), .CLK (clk), .D (K_r2[40]),
       .Q (K_r3[40]));
  DFFSNQ_X1_12T \K_r3_reg[41] (.SN (1'b1), .CLK (clk), .D (K_r2[41]),
       .Q (K_r3[41]));
  DFFSNQ_X1_12T \K_r3_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r2[42]),
       .Q (K_r3[42]));
  DFFSNQ_X1_8T \K_r3_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r2[43]), .Q
       (K_r3[43]));
  DFFSNQ_X1_8T \K_r3_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r2[44]), .Q
       (K_r3[44]));
  DFFRNQ_X1_12T \K_r3_reg[45] (.RN (1'b1), .CLK (clk), .D (K_r2[45]),
       .Q (K_r3[45]));
  DFFSNQ_X1_12T \K_r3_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r2[46]),
       .Q (K_r3[46]));
  DFFSNQ_X1_12T \K_r3_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r2[47]),
       .Q (K_r3[47]));
  DFFSNQ_X1_12T \K_r3_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r2[48]),
       .Q (K_r3[48]));
  DFFSNQ_X1_12T \K_r3_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r2[49]),
       .Q (K_r3[49]));
  DFFSNQ_X1_12T \K_r3_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r2[50]),
       .Q (K_r3[50]));
  DFFSNQ_X1_12T \K_r3_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r2[51]),
       .Q (K_r3[51]));
  DFFRNQ_X1_12T \K_r3_reg[52] (.RN (1'b1), .CLK (clk), .D (K_r2[52]),
       .Q (K_r3[52]));
  DFFSNQ_X1_12T \K_r3_reg[53] (.SN (1'b1), .CLK (clk), .D (K_r2[53]),
       .Q (K_r3[53]));
  DFFSNQ_X1_8T \K_r3_reg[54] (.SN (1'b1), .CLK (clk), .D (K_r2[54]), .Q
       (K_r3[54]));
  DFFRNQ_X1_12T \K_r3_reg[55] (.RN (1'b1), .CLK (clk), .D (K_r2[55]),
       .Q (K_r3[55]));
  DFFSNQ_X1_12T \K_r4_reg[0] (.SN (1'b1), .CLK (clk), .D (K_r3[0]), .Q
       (K_r4[0]));
  DFFSNQ_X1_12T \K_r4_reg[1] (.SN (1'b1), .CLK (clk), .D (K_r3[1]), .Q
       (K_r4[1]));
  DFFSNQ_X1_8T \K_r4_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r3[2]), .Q
       (K_r4[2]));
  DFFSNQ_X1_12T \K_r4_reg[3] (.SN (1'b1), .CLK (clk), .D (K_r3[3]), .Q
       (K_r4[3]));
  DFFSNQ_X1_12T \K_r4_reg[4] (.SN (1'b1), .CLK (clk), .D (K_r3[4]), .Q
       (K_r4[4]));
  DFFSNQ_X1_12T \K_r4_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r3[5]), .Q
       (K_r4[5]));
  DFFSNQ_X1_12T \K_r4_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r3[6]), .Q
       (K_r4[6]));
  DFFSNQ_X1_12T \K_r4_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r3[7]), .Q
       (K_r4[7]));
  DFFSNQ_X1_12T \K_r4_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r3[8]), .Q
       (K_r4[8]));
  DFFSNQ_X1_12T \K_r4_reg[9] (.SN (1'b1), .CLK (clk), .D (K_r3[9]), .Q
       (K_r4[9]));
  DFFSNQ_X1_12T \K_r4_reg[10] (.SN (1'b1), .CLK (clk), .D (K_r3[10]),
       .Q (K_r4[10]));
  DFFSNQ_X1_12T \K_r4_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r3[11]),
       .Q (K_r4[11]));
  DFFRNQ_X1_12T \K_r4_reg[12] (.RN (1'b1), .CLK (clk), .D (K_r3[12]),
       .Q (K_r4[12]));
  DFFSNQ_X1_12T \K_r4_reg[13] (.SN (1'b1), .CLK (clk), .D (K_r3[13]),
       .Q (K_r4[13]));
  DFFSNQ_X1_12T \K_r4_reg[14] (.SN (1'b1), .CLK (clk), .D (K_r3[14]),
       .Q (K_r4[14]));
  DFFRNQ_X1_12T \K_r4_reg[15] (.RN (1'b1), .CLK (clk), .D (K_r3[15]),
       .Q (K_r4[15]));
  DFFSNQ_X1_12T \K_r4_reg[16] (.SN (1'b1), .CLK (clk), .D (K_r3[16]),
       .Q (K_r4[16]));
  DFFRNQ_X1_12T \K_r4_reg[17] (.RN (1'b1), .CLK (clk), .D (K_r3[17]),
       .Q (K_r4[17]));
  DFFRNQ_X1_12T \K_r4_reg[18] (.RN (1'b1), .CLK (clk), .D (K_r3[18]),
       .Q (K_r4[18]));
  DFFSNQ_X1_12T \K_r4_reg[19] (.SN (1'b1), .CLK (clk), .D (K_r3[19]),
       .Q (K_r4[19]));
  DFFSNQ_X1_12T \K_r4_reg[20] (.SN (1'b1), .CLK (clk), .D (K_r3[20]),
       .Q (K_r4[20]));
  DFFRNQ_X1_12T \K_r4_reg[21] (.RN (1'b1), .CLK (clk), .D (K_r3[21]),
       .Q (K_r4[21]));
  DFFSNQ_X1_12T \K_r4_reg[22] (.SN (1'b1), .CLK (clk), .D (K_r3[22]),
       .Q (K_r4[22]));
  DFFSNQ_X1_8T \K_r4_reg[23] (.SN (1'b1), .CLK (clk), .D (K_r3[23]), .Q
       (K_r4[23]));
  DFFSNQ_X1_8T \K_r4_reg[24] (.SN (1'b1), .CLK (clk), .D (K_r3[24]), .Q
       (K_r4[24]));
  DFFRNQ_X1_12T \K_r4_reg[25] (.RN (1'b1), .CLK (clk), .D (K_r3[25]),
       .Q (K_r4[25]));
  DFFSNQ_X1_12T \K_r4_reg[26] (.SN (1'b1), .CLK (clk), .D (K_r3[26]),
       .Q (K_r4[26]));
  DFFSNQ_X1_12T \K_r4_reg[27] (.SN (1'b1), .CLK (clk), .D (K_r3[27]),
       .Q (K_r4[27]));
  DFFRNQ_X1_12T \K_r4_reg[28] (.RN (1'b1), .CLK (clk), .D (K_r3[28]),
       .Q (K_r4[28]));
  DFFSNQ_X1_12T \K_r4_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r3[29]),
       .Q (K_r4[29]));
  DFFSNQ_X1_12T \K_r4_reg[30] (.SN (1'b1), .CLK (clk), .D (K_r3[30]),
       .Q (K_r4[30]));
  DFFRNQ_X1_12T \K_r4_reg[31] (.RN (1'b1), .CLK (clk), .D (K_r3[31]),
       .Q (K_r4[31]));
  DFFSNQ_X1_12T \K_r4_reg[32] (.SN (1'b1), .CLK (clk), .D (K_r3[32]),
       .Q (K_r4[32]));
  DFFSNQ_X1_12T \K_r4_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r3[33]),
       .Q (K_r4[33]));
  DFFSNQ_X1_8T \K_r4_reg[34] (.SN (1'b1), .CLK (clk), .D (K_r3[34]), .Q
       (K_r4[34]));
  DFFSNQ_X1_12T \K_r4_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r3[35]),
       .Q (K_r4[35]));
  DFFSNQ_X1_12T \K_r4_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r3[36]),
       .Q (K_r4[36]));
  DFFSNQ_X1_12T \K_r4_reg[37] (.SN (1'b1), .CLK (clk), .D (K_r3[37]),
       .Q (K_r4[37]));
  DFFSNQ_X1_12T \K_r4_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r3[38]),
       .Q (K_r4[38]));
  DFFSNQ_X1_12T \K_r4_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r3[39]),
       .Q (K_r4[39]));
  DFFSNQ_X1_8T \K_r4_reg[40] (.SN (1'b1), .CLK (clk), .D (K_r3[40]), .Q
       (K_r4[40]));
  DFFRNQ_X1_12T \K_r4_reg[41] (.RN (1'b1), .CLK (clk), .D (K_r3[41]),
       .Q (K_r4[41]));
  DFFSNQ_X1_12T \K_r4_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r3[42]),
       .Q (K_r4[42]));
  DFFSNQ_X1_12T \K_r4_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r3[43]),
       .Q (K_r4[43]));
  DFFSNQ_X1_12T \K_r4_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r3[44]),
       .Q (K_r4[44]));
  DFFRNQ_X1_12T \K_r4_reg[45] (.RN (1'b1), .CLK (clk), .D (K_r3[45]),
       .Q (K_r4[45]));
  DFFSNQ_X1_12T \K_r4_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r3[46]),
       .Q (K_r4[46]));
  DFFSNQ_X1_12T \K_r4_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r3[47]),
       .Q (K_r4[47]));
  DFFSNQ_X1_12T \K_r4_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r3[48]),
       .Q (K_r4[48]));
  DFFSNQ_X1_12T \K_r4_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r3[49]),
       .Q (K_r4[49]));
  DFFSNQ_X1_12T \K_r4_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r3[50]),
       .Q (K_r4[50]));
  DFFSNQ_X1_12T \K_r4_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r3[51]),
       .Q (K_r4[51]));
  DFFSNQ_X1_12T \K_r4_reg[52] (.SN (1'b1), .CLK (clk), .D (K_r3[52]),
       .Q (K_r4[52]));
  DFFRNQ_X1_12T \K_r4_reg[53] (.RN (1'b1), .CLK (clk), .D (K_r3[53]),
       .Q (K_r4[53]));
  DFFSNQ_X1_12T \K_r4_reg[54] (.SN (1'b1), .CLK (clk), .D (K_r3[54]),
       .Q (K_r4[54]));
  DFFSNQ_X1_12T \K_r4_reg[55] (.SN (1'b1), .CLK (clk), .D (K_r3[55]),
       .Q (K_r4[55]));
  DFFSNQ_X1_12T \K_r5_reg[0] (.SN (1'b1), .CLK (clk), .D (K_r4[0]), .Q
       (K_r5[0]));
  DFFRNQ_X1_12T \K_r5_reg[1] (.RN (1'b1), .CLK (clk), .D (K_r4[1]), .Q
       (K_r5[1]));
  DFFSNQ_X1_12T \K_r5_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r4[2]), .Q
       (K_r5[2]));
  DFFSNQ_X1_12T \K_r5_reg[3] (.SN (1'b1), .CLK (clk), .D (K_r4[3]), .Q
       (K_r5[3]));
  DFFSNQ_X1_12T \K_r5_reg[4] (.SN (1'b1), .CLK (clk), .D (K_r4[4]), .Q
       (K_r5[4]));
  DFFSNQ_X1_12T \K_r5_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r4[5]), .Q
       (K_r5[5]));
  DFFSNQ_X1_12T \K_r5_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r4[6]), .Q
       (K_r5[6]));
  DFFRNQ_X1_12T \K_r5_reg[7] (.RN (1'b1), .CLK (clk), .D (K_r4[7]), .Q
       (K_r5[7]));
  DFFSNQ_X1_12T \K_r5_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r4[8]), .Q
       (K_r5[8]));
  DFFSNQ_X1_12T \K_r5_reg[9] (.SN (1'b1), .CLK (clk), .D (K_r4[9]), .Q
       (K_r5[9]));
  DFFRNQ_X1_8T \K_r5_reg[10] (.RN (1'b1), .CLK (clk), .D (K_r4[10]), .Q
       (K_r5[10]));
  DFFSNQ_X1_12T \K_r5_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r4[11]),
       .Q (K_r5[11]));
  DFFSNQ_X1_12T \K_r5_reg[12] (.SN (1'b1), .CLK (clk), .D (K_r4[12]),
       .Q (K_r5[12]));
  DFFSNQ_X1_12T \K_r5_reg[13] (.SN (1'b1), .CLK (clk), .D (K_r4[13]),
       .Q (K_r5[13]));
  DFFSNQ_X1_12T \K_r5_reg[14] (.SN (1'b1), .CLK (clk), .D (K_r4[14]),
       .Q (K_r5[14]));
  DFFSNQ_X1_12T \K_r5_reg[15] (.SN (1'b1), .CLK (clk), .D (K_r4[15]),
       .Q (K_r5[15]));
  DFFSNQ_X1_8T \K_r5_reg[16] (.SN (1'b1), .CLK (clk), .D (K_r4[16]), .Q
       (K_r5[16]));
  DFFSNQ_X1_12T \K_r5_reg[17] (.SN (1'b1), .CLK (clk), .D (K_r4[17]),
       .Q (K_r5[17]));
  DFFSNQ_X1_12T \K_r5_reg[18] (.SN (1'b1), .CLK (clk), .D (K_r4[18]),
       .Q (K_r5[18]));
  DFFSNQ_X1_12T \K_r5_reg[19] (.SN (1'b1), .CLK (clk), .D (K_r4[19]),
       .Q (K_r5[19]));
  DFFRNQ_X1_12T \K_r5_reg[20] (.RN (1'b1), .CLK (clk), .D (K_r4[20]),
       .Q (K_r5[20]));
  DFFRNQ_X1_12T \K_r5_reg[21] (.RN (1'b1), .CLK (clk), .D (K_r4[21]),
       .Q (K_r5[21]));
  DFFSNQ_X1_12T \K_r5_reg[22] (.SN (1'b1), .CLK (clk), .D (K_r4[22]),
       .Q (K_r5[22]));
  DFFSNQ_X1_12T \K_r5_reg[23] (.SN (1'b1), .CLK (clk), .D (K_r4[23]),
       .Q (K_r5[23]));
  DFFSNQ_X1_12T \K_r5_reg[24] (.SN (1'b1), .CLK (clk), .D (K_r4[24]),
       .Q (K_r5[24]));
  DFFSNQ_X1_12T \K_r5_reg[25] (.SN (1'b1), .CLK (clk), .D (K_r4[25]),
       .Q (K_r5[25]));
  DFFSNQ_X1_12T \K_r5_reg[26] (.SN (1'b1), .CLK (clk), .D (K_r4[26]),
       .Q (K_r5[26]));
  DFFSNQ_X1_12T \K_r5_reg[27] (.SN (1'b1), .CLK (clk), .D (K_r4[27]),
       .Q (K_r5[27]));
  DFFSNQ_X1_12T \K_r5_reg[28] (.SN (1'b1), .CLK (clk), .D (K_r4[28]),
       .Q (K_r5[28]));
  DFFSNQ_X1_12T \K_r5_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r4[29]),
       .Q (K_r5[29]));
  DFFSNQ_X1_12T \K_r5_reg[30] (.SN (1'b1), .CLK (clk), .D (K_r4[30]),
       .Q (K_r5[30]));
  DFFSNQ_X1_12T \K_r5_reg[31] (.SN (1'b1), .CLK (clk), .D (K_r4[31]),
       .Q (K_r5[31]));
  DFFSNQ_X1_8T \K_r5_reg[32] (.SN (1'b1), .CLK (clk), .D (K_r4[32]), .Q
       (K_r5[32]));
  DFFSNQ_X1_12T \K_r5_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r4[33]),
       .Q (K_r5[33]));
  DFFSNQ_X1_12T \K_r5_reg[34] (.SN (1'b1), .CLK (clk), .D (K_r4[34]),
       .Q (K_r5[34]));
  DFFSNQ_X1_12T \K_r5_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r4[35]),
       .Q (K_r5[35]));
  DFFSNQ_X1_12T \K_r5_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r4[36]),
       .Q (K_r5[36]));
  DFFSNQ_X1_12T \K_r5_reg[37] (.SN (1'b1), .CLK (clk), .D (K_r4[37]),
       .Q (K_r5[37]));
  DFFSNQ_X1_12T \K_r5_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r4[38]),
       .Q (K_r5[38]));
  DFFRNQ_X1_12T \K_r5_reg[39] (.RN (1'b1), .CLK (clk), .D (K_r4[39]),
       .Q (K_r5[39]));
  DFFRNQ_X1_8T \K_r5_reg[40] (.RN (1'b1), .CLK (clk), .D (K_r4[40]), .Q
       (K_r5[40]));
  DFFRNQ_X1_12T \K_r5_reg[41] (.RN (1'b1), .CLK (clk), .D (K_r4[41]),
       .Q (K_r5[41]));
  DFFSNQ_X1_12T \K_r5_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r4[42]),
       .Q (K_r5[42]));
  DFFSNQ_X1_8T \K_r5_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r4[43]), .Q
       (K_r5[43]));
  DFFRNQ_X1_12T \K_r5_reg[44] (.RN (1'b1), .CLK (clk), .D (K_r4[44]),
       .Q (K_r5[44]));
  DFFSNQ_X1_8T \K_r5_reg[45] (.SN (1'b1), .CLK (clk), .D (K_r4[45]), .Q
       (K_r5[45]));
  DFFSNQ_X1_12T \K_r5_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r4[46]),
       .Q (K_r5[46]));
  DFFSNQ_X1_12T \K_r5_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r4[47]),
       .Q (K_r5[47]));
  DFFSNQ_X1_8T \K_r5_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r4[48]), .Q
       (K_r5[48]));
  DFFSNQ_X1_12T \K_r5_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r4[49]),
       .Q (K_r5[49]));
  DFFSNQ_X1_12T \K_r5_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r4[50]),
       .Q (K_r5[50]));
  DFFSNQ_X1_12T \K_r5_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r4[51]),
       .Q (K_r5[51]));
  DFFSNQ_X1_12T \K_r5_reg[52] (.SN (1'b1), .CLK (clk), .D (K_r4[52]),
       .Q (K_r5[52]));
  DFFSNQ_X1_12T \K_r5_reg[53] (.SN (1'b1), .CLK (clk), .D (K_r4[53]),
       .Q (K_r5[53]));
  DFFSNQ_X1_12T \K_r5_reg[54] (.SN (1'b1), .CLK (clk), .D (K_r4[54]),
       .Q (K_r5[54]));
  DFFRNQ_X1_12T \K_r5_reg[55] (.RN (1'b1), .CLK (clk), .D (K_r4[55]),
       .Q (K_r5[55]));
  DFFRNQ_X1_8T \K_r6_reg[0] (.RN (1'b1), .CLK (clk), .D (K_r5[0]), .Q
       (K_r6[0]));
  DFFSNQ_X1_12T \K_r6_reg[1] (.SN (1'b1), .CLK (clk), .D (K_r5[1]), .Q
       (K_r6[1]));
  DFFSNQ_X1_12T \K_r6_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r5[2]), .Q
       (K_r6[2]));
  DFFSNQ_X1_12T \K_r6_reg[3] (.SN (1'b1), .CLK (clk), .D (K_r5[3]), .Q
       (K_r6[3]));
  DFFSNQ_X1_12T \K_r6_reg[4] (.SN (1'b1), .CLK (clk), .D (K_r5[4]), .Q
       (K_r6[4]));
  DFFSNQ_X1_8T \K_r6_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r5[5]), .Q
       (K_r6[5]));
  DFFSNQ_X1_12T \K_r6_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r5[6]), .Q
       (K_r6[6]));
  DFFSNQ_X1_12T \K_r6_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r5[7]), .Q
       (K_r6[7]));
  DFFSNQ_X1_12T \K_r6_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r5[8]), .Q
       (K_r6[8]));
  DFFSNQ_X1_12T \K_r6_reg[9] (.SN (1'b1), .CLK (clk), .D (K_r5[9]), .Q
       (K_r6[9]));
  DFFSNQ_X1_12T \K_r6_reg[10] (.SN (1'b1), .CLK (clk), .D (K_r5[10]),
       .Q (K_r6[10]));
  DFFSNQ_X1_12T \K_r6_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r5[11]),
       .Q (K_r6[11]));
  DFFRNQ_X1_12T \K_r6_reg[12] (.RN (1'b1), .CLK (clk), .D (K_r5[12]),
       .Q (K_r6[12]));
  DFFSNQ_X1_12T \K_r6_reg[13] (.SN (1'b1), .CLK (clk), .D (K_r5[13]),
       .Q (K_r6[13]));
  DFFSNQ_X1_12T \K_r6_reg[14] (.SN (1'b1), .CLK (clk), .D (K_r5[14]),
       .Q (K_r6[14]));
  DFFSNQ_X1_12T \K_r6_reg[15] (.SN (1'b1), .CLK (clk), .D (K_r5[15]),
       .Q (K_r6[15]));
  DFFSNQ_X1_12T \K_r6_reg[16] (.SN (1'b1), .CLK (clk), .D (K_r5[16]),
       .Q (K_r6[16]));
  DFFSNQ_X1_12T \K_r6_reg[17] (.SN (1'b1), .CLK (clk), .D (K_r5[17]),
       .Q (K_r6[17]));
  DFFSNQ_X1_12T \K_r6_reg[18] (.SN (1'b1), .CLK (clk), .D (K_r5[18]),
       .Q (K_r6[18]));
  DFFRNQ_X1_12T \K_r6_reg[19] (.RN (1'b1), .CLK (clk), .D (K_r5[19]),
       .Q (K_r6[19]));
  DFFRNQ_X1_12T \K_r6_reg[20] (.RN (1'b1), .CLK (clk), .D (K_r5[20]),
       .Q (K_r6[20]));
  DFFSNQ_X1_12T \K_r6_reg[21] (.SN (1'b1), .CLK (clk), .D (K_r5[21]),
       .Q (K_r6[21]));
  DFFRNQ_X1_12T \K_r6_reg[22] (.RN (1'b1), .CLK (clk), .D (K_r5[22]),
       .Q (K_r6[22]));
  DFFSNQ_X1_12T \K_r6_reg[23] (.SN (1'b1), .CLK (clk), .D (K_r5[23]),
       .Q (K_r6[23]));
  DFFSNQ_X1_12T \K_r6_reg[24] (.SN (1'b1), .CLK (clk), .D (K_r5[24]),
       .Q (K_r6[24]));
  DFFRNQ_X1_12T \K_r6_reg[25] (.RN (1'b1), .CLK (clk), .D (K_r5[25]),
       .Q (K_r6[25]));
  DFFSNQ_X1_12T \K_r6_reg[26] (.SN (1'b1), .CLK (clk), .D (K_r5[26]),
       .Q (K_r6[26]));
  DFFRNQ_X1_12T \K_r6_reg[27] (.RN (1'b1), .CLK (clk), .D (K_r5[27]),
       .Q (K_r6[27]));
  DFFSNQ_X1_12T \K_r6_reg[28] (.SN (1'b1), .CLK (clk), .D (K_r5[28]),
       .Q (K_r6[28]));
  DFFSNQ_X1_12T \K_r6_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r5[29]),
       .Q (K_r6[29]));
  DFFRNQ_X1_12T \K_r6_reg[30] (.RN (1'b1), .CLK (clk), .D (K_r5[30]),
       .Q (K_r6[30]));
  DFFRNQ_X1_12T \K_r6_reg[31] (.RN (1'b1), .CLK (clk), .D (K_r5[31]),
       .Q (K_r6[31]));
  DFFSNQ_X1_12T \K_r6_reg[32] (.SN (1'b1), .CLK (clk), .D (K_r5[32]),
       .Q (K_r6[32]));
  DFFSNQ_X1_12T \K_r6_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r5[33]),
       .Q (K_r6[33]));
  DFFRNQ_X1_12T \K_r6_reg[34] (.RN (1'b1), .CLK (clk), .D (K_r5[34]),
       .Q (K_r6[34]));
  DFFSNQ_X1_12T \K_r6_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r5[35]),
       .Q (K_r6[35]));
  DFFSNQ_X1_12T \K_r6_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r5[36]),
       .Q (K_r6[36]));
  DFFSNQ_X1_12T \K_r6_reg[37] (.SN (1'b1), .CLK (clk), .D (K_r5[37]),
       .Q (K_r6[37]));
  DFFSNQ_X1_12T \K_r6_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r5[38]),
       .Q (K_r6[38]));
  DFFSNQ_X1_12T \K_r6_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r5[39]),
       .Q (K_r6[39]));
  DFFSNQ_X1_12T \K_r6_reg[40] (.SN (1'b1), .CLK (clk), .D (K_r5[40]),
       .Q (K_r6[40]));
  DFFSNQ_X1_12T \K_r6_reg[41] (.SN (1'b1), .CLK (clk), .D (K_r5[41]),
       .Q (K_r6[41]));
  DFFSNQ_X1_12T \K_r6_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r5[42]),
       .Q (K_r6[42]));
  DFFSNQ_X1_12T \K_r6_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r5[43]),
       .Q (K_r6[43]));
  DFFSNQ_X1_12T \K_r6_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r5[44]),
       .Q (K_r6[44]));
  DFFSNQ_X1_12T \K_r6_reg[45] (.SN (1'b1), .CLK (clk), .D (K_r5[45]),
       .Q (K_r6[45]));
  DFFSNQ_X1_8T \K_r6_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r5[46]), .Q
       (K_r6[46]));
  DFFSNQ_X1_12T \K_r6_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r5[47]),
       .Q (K_r6[47]));
  DFFSNQ_X1_12T \K_r6_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r5[48]),
       .Q (K_r6[48]));
  DFFSNQ_X1_12T \K_r6_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r5[49]),
       .Q (K_r6[49]));
  DFFSNQ_X1_12T \K_r6_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r5[50]),
       .Q (K_r6[50]));
  DFFSNQ_X1_12T \K_r6_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r5[51]),
       .Q (K_r6[51]));
  DFFRNQ_X1_12T \K_r6_reg[52] (.RN (1'b1), .CLK (clk), .D (K_r5[52]),
       .Q (K_r6[52]));
  DFFRNQ_X1_12T \K_r6_reg[53] (.RN (1'b1), .CLK (clk), .D (K_r5[53]),
       .Q (K_r6[53]));
  DFFSNQ_X1_8T \K_r6_reg[54] (.SN (1'b1), .CLK (clk), .D (K_r5[54]), .Q
       (K_r6[54]));
  DFFRNQ_X1_12T \K_r6_reg[55] (.RN (1'b1), .CLK (clk), .D (K_r5[55]),
       .Q (K_r6[55]));
  DFFSNQ_X1_8T \K_r7_reg[0] (.SN (1'b1), .CLK (clk), .D (K_r6[0]), .Q
       (K_r7[0]));
  DFFRNQ_X1_12T \K_r7_reg[1] (.RN (1'b1), .CLK (clk), .D (K_r6[1]), .Q
       (K_r7[1]));
  DFFSNQ_X1_12T \K_r7_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r6[2]), .Q
       (K_r7[2]));
  DFFSNQ_X1_12T \K_r7_reg[3] (.SN (1'b1), .CLK (clk), .D (K_r6[3]), .Q
       (K_r7[3]));
  DFFSNQ_X1_12T \K_r7_reg[4] (.SN (1'b1), .CLK (clk), .D (K_r6[4]), .Q
       (K_r7[4]));
  DFFSNQ_X1_8T \K_r7_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r6[5]), .Q
       (K_r7[5]));
  DFFRNQ_X1_12T \K_r7_reg[6] (.RN (1'b1), .CLK (clk), .D (K_r6[6]), .Q
       (K_r7[6]));
  DFFSNQ_X1_12T \K_r7_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r6[7]), .Q
       (K_r7[7]));
  DFFSNQ_X1_12T \K_r7_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r6[8]), .Q
       (K_r7[8]));
  DFFSNQ_X1_12T \K_r7_reg[9] (.SN (1'b1), .CLK (clk), .D (K_r6[9]), .Q
       (K_r7[9]));
  DFFSNQ_X1_12T \K_r7_reg[10] (.SN (1'b1), .CLK (clk), .D (K_r6[10]),
       .Q (K_r7[10]));
  DFFSNQ_X1_12T \K_r7_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r6[11]),
       .Q (K_r7[11]));
  DFFRNQ_X1_12T \K_r7_reg[12] (.RN (1'b1), .CLK (clk), .D (K_r6[12]),
       .Q (K_r7[12]));
  DFFSNQ_X1_12T \K_r7_reg[13] (.SN (1'b1), .CLK (clk), .D (K_r6[13]),
       .Q (K_r7[13]));
  DFFSNQ_X1_12T \K_r7_reg[14] (.SN (1'b1), .CLK (clk), .D (K_r6[14]),
       .Q (K_r7[14]));
  DFFRNQ_X1_12T \K_r7_reg[15] (.RN (1'b1), .CLK (clk), .D (K_r6[15]),
       .Q (K_r7[15]));
  DFFSNQ_X1_12T \K_r7_reg[16] (.SN (1'b1), .CLK (clk), .D (K_r6[16]),
       .Q (K_r7[16]));
  DFFSNQ_X1_12T \K_r7_reg[17] (.SN (1'b1), .CLK (clk), .D (K_r6[17]),
       .Q (K_r7[17]));
  DFFSNQ_X1_12T \K_r7_reg[18] (.SN (1'b1), .CLK (clk), .D (K_r6[18]),
       .Q (K_r7[18]));
  DFFRNQ_X1_12T \K_r7_reg[19] (.RN (1'b1), .CLK (clk), .D (K_r6[19]),
       .Q (K_r7[19]));
  DFFSNQ_X1_12T \K_r7_reg[20] (.SN (1'b1), .CLK (clk), .D (K_r6[20]),
       .Q (K_r7[20]));
  DFFSNQ_X1_12T \K_r7_reg[21] (.SN (1'b1), .CLK (clk), .D (K_r6[21]),
       .Q (K_r7[21]));
  DFFRNQ_X1_12T \K_r7_reg[22] (.RN (1'b1), .CLK (clk), .D (K_r6[22]),
       .Q (K_r7[22]));
  DFFRNQ_X1_12T \K_r7_reg[23] (.RN (1'b1), .CLK (clk), .D (K_r6[23]),
       .Q (K_r7[23]));
  DFFSNQ_X1_12T \K_r7_reg[24] (.SN (1'b1), .CLK (clk), .D (K_r6[24]),
       .Q (K_r7[24]));
  DFFRNQ_X1_12T \K_r7_reg[25] (.RN (1'b1), .CLK (clk), .D (K_r6[25]),
       .Q (K_r7[25]));
  DFFRNQ_X1_12T \K_r7_reg[26] (.RN (1'b1), .CLK (clk), .D (K_r6[26]),
       .Q (K_r7[26]));
  DFFRNQ_X1_12T \K_r7_reg[27] (.RN (1'b1), .CLK (clk), .D (K_r6[27]),
       .Q (K_r7[27]));
  DFFSNQ_X1_12T \K_r7_reg[28] (.SN (1'b1), .CLK (clk), .D (K_r6[28]),
       .Q (K_r7[28]));
  DFFSNQ_X1_12T \K_r7_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r6[29]),
       .Q (K_r7[29]));
  DFFRNQ_X1_12T \K_r7_reg[30] (.RN (1'b1), .CLK (clk), .D (K_r6[30]),
       .Q (K_r7[30]));
  DFFRNQ_X1_12T \K_r7_reg[31] (.RN (1'b1), .CLK (clk), .D (K_r6[31]),
       .Q (K_r7[31]));
  DFFSNQ_X1_12T \K_r7_reg[32] (.SN (1'b1), .CLK (clk), .D (K_r6[32]),
       .Q (K_r7[32]));
  DFFSNQ_X1_12T \K_r7_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r6[33]),
       .Q (K_r7[33]));
  DFFRNQ_X1_12T \K_r7_reg[34] (.RN (1'b1), .CLK (clk), .D (K_r6[34]),
       .Q (K_r7[34]));
  DFFSNQ_X1_12T \K_r7_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r6[35]),
       .Q (K_r7[35]));
  DFFSNQ_X1_12T \K_r7_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r6[36]),
       .Q (K_r7[36]));
  DFFRNQ_X1_12T \K_r7_reg[37] (.RN (1'b1), .CLK (clk), .D (K_r6[37]),
       .Q (K_r7[37]));
  DFFSNQ_X1_12T \K_r7_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r6[38]),
       .Q (K_r7[38]));
  DFFSNQ_X1_12T \K_r7_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r6[39]),
       .Q (K_r7[39]));
  DFFSNQ_X1_12T \K_r7_reg[40] (.SN (1'b1), .CLK (clk), .D (K_r6[40]),
       .Q (K_r7[40]));
  DFFSNQ_X1_12T \K_r7_reg[41] (.SN (1'b1), .CLK (clk), .D (K_r6[41]),
       .Q (K_r7[41]));
  DFFSNQ_X1_12T \K_r7_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r6[42]),
       .Q (K_r7[42]));
  DFFSNQ_X1_12T \K_r7_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r6[43]),
       .Q (K_r7[43]));
  DFFSNQ_X1_12T \K_r7_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r6[44]),
       .Q (K_r7[44]));
  DFFRNQ_X1_12T \K_r7_reg[45] (.RN (1'b1), .CLK (clk), .D (K_r6[45]),
       .Q (K_r7[45]));
  DFFSNQ_X1_8T \K_r7_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r6[46]), .Q
       (K_r7[46]));
  DFFSNQ_X1_12T \K_r7_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r6[47]),
       .Q (K_r7[47]));
  DFFSNQ_X1_12T \K_r7_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r6[48]),
       .Q (K_r7[48]));
  DFFSNQ_X1_12T \K_r7_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r6[49]),
       .Q (K_r7[49]));
  DFFSNQ_X1_12T \K_r7_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r6[50]),
       .Q (K_r7[50]));
  DFFSNQ_X1_12T \K_r7_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r6[51]),
       .Q (K_r7[51]));
  DFFRNQ_X1_12T \K_r7_reg[52] (.RN (1'b1), .CLK (clk), .D (K_r6[52]),
       .Q (K_r7[52]));
  DFFRNQ_X1_12T \K_r7_reg[53] (.RN (1'b1), .CLK (clk), .D (K_r6[53]),
       .Q (K_r7[53]));
  DFFSNQ_X1_8T \K_r7_reg[54] (.SN (1'b1), .CLK (clk), .D (K_r6[54]), .Q
       (K_r7[54]));
  DFFSNQ_X1_12T \K_r7_reg[55] (.SN (1'b1), .CLK (clk), .D (K_r6[55]),
       .Q (K_r7[55]));
  DFFSNQ_X1_12T \K_r8_reg[0] (.SN (1'b1), .CLK (clk), .D (K_r7[0]), .Q
       (K_r8[0]));
  DFFRNQ_X1_12T \K_r8_reg[1] (.RN (1'b1), .CLK (clk), .D (K_r7[1]), .Q
       (K_r8[1]));
  DFFSNQ_X1_12T \K_r8_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r7[2]), .Q
       (K_r8[2]));
  DFFSNQ_X1_12T \K_r8_reg[3] (.SN (1'b1), .CLK (clk), .D (K_r7[3]), .Q
       (K_r8[3]));
  DFFRNQ_X1_12T \K_r8_reg[4] (.RN (1'b1), .CLK (clk), .D (K_r7[4]), .Q
       (K_r8[4]));
  DFFSNQ_X1_12T \K_r8_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r7[5]), .Q
       (K_r8[5]));
  DFFSNQ_X1_12T \K_r8_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r7[6]), .Q
       (K_r8[6]));
  DFFSNQ_X1_12T \K_r8_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r7[7]), .Q
       (K_r8[7]));
  DFFSNQ_X1_12T \K_r8_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r7[8]), .Q
       (K_r8[8]));
  DFFRNQ_X1_12T \K_r8_reg[9] (.RN (1'b1), .CLK (clk), .D (K_r7[9]), .Q
       (K_r8[9]));
  DFFRNQ_X1_8T \K_r8_reg[10] (.RN (1'b1), .CLK (clk), .D (K_r7[10]), .Q
       (K_r8[10]));
  DFFSNQ_X1_12T \K_r8_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r7[11]),
       .Q (K_r8[11]));
  DFFSNQ_X1_12T \K_r8_reg[12] (.SN (1'b1), .CLK (clk), .D (K_r7[12]),
       .Q (K_r8[12]));
  DFFSNQ_X1_12T \K_r8_reg[13] (.SN (1'b1), .CLK (clk), .D (K_r7[13]),
       .Q (K_r8[13]));
  DFFSNQ_X1_12T \K_r8_reg[14] (.SN (1'b1), .CLK (clk), .D (K_r7[14]),
       .Q (K_r8[14]));
  DFFSNQ_X1_12T \K_r8_reg[15] (.SN (1'b1), .CLK (clk), .D (K_r7[15]),
       .Q (K_r8[15]));
  DFFSNQ_X1_12T \K_r8_reg[16] (.SN (1'b1), .CLK (clk), .D (K_r7[16]),
       .Q (K_r8[16]));
  DFFRNQ_X1_12T \K_r8_reg[17] (.RN (1'b1), .CLK (clk), .D (K_r7[17]),
       .Q (K_r8[17]));
  DFFSNQ_X1_12T \K_r8_reg[18] (.SN (1'b1), .CLK (clk), .D (K_r7[18]),
       .Q (K_r8[18]));
  DFFSNQ_X1_12T \K_r8_reg[19] (.SN (1'b1), .CLK (clk), .D (K_r7[19]),
       .Q (K_r8[19]));
  DFFRNQ_X1_12T \K_r8_reg[20] (.RN (1'b1), .CLK (clk), .D (K_r7[20]),
       .Q (K_r8[20]));
  DFFRNQ_X1_12T \K_r8_reg[21] (.RN (1'b1), .CLK (clk), .D (K_r7[21]),
       .Q (K_r8[21]));
  DFFSNQ_X1_12T \K_r8_reg[22] (.SN (1'b1), .CLK (clk), .D (K_r7[22]),
       .Q (K_r8[22]));
  DFFRNQ_X1_12T \K_r8_reg[23] (.RN (1'b1), .CLK (clk), .D (K_r7[23]),
       .Q (K_r8[23]));
  DFFSNQ_X1_12T \K_r8_reg[24] (.SN (1'b1), .CLK (clk), .D (K_r7[24]),
       .Q (K_r8[24]));
  DFFSNQ_X1_12T \K_r8_reg[25] (.SN (1'b1), .CLK (clk), .D (K_r7[25]),
       .Q (K_r8[25]));
  DFFSNQ_X1_12T \K_r8_reg[26] (.SN (1'b1), .CLK (clk), .D (K_r7[26]),
       .Q (K_r8[26]));
  DFFSNQ_X1_12T \K_r8_reg[27] (.SN (1'b1), .CLK (clk), .D (K_r7[27]),
       .Q (K_r8[27]));
  DFFSNQ_X1_12T \K_r8_reg[28] (.SN (1'b1), .CLK (clk), .D (K_r7[28]),
       .Q (K_r8[28]));
  DFFSNQ_X1_12T \K_r8_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r7[29]),
       .Q (K_r8[29]));
  DFFSNQ_X1_12T \K_r8_reg[30] (.SN (1'b1), .CLK (clk), .D (K_r7[30]),
       .Q (K_r8[30]));
  DFFRNQ_X1_12T \K_r8_reg[31] (.RN (1'b1), .CLK (clk), .D (K_r7[31]),
       .Q (K_r8[31]));
  DFFSNQ_X1_8T \K_r8_reg[32] (.SN (1'b1), .CLK (clk), .D (K_r7[32]), .Q
       (K_r8[32]));
  DFFSNQ_X1_12T \K_r8_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r7[33]),
       .Q (K_r8[33]));
  DFFSNQ_X1_12T \K_r8_reg[34] (.SN (1'b1), .CLK (clk), .D (K_r7[34]),
       .Q (K_r8[34]));
  DFFSNQ_X1_12T \K_r8_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r7[35]),
       .Q (K_r8[35]));
  DFFSNQ_X1_12T \K_r8_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r7[36]),
       .Q (K_r8[36]));
  DFFSNQ_X1_12T \K_r8_reg[37] (.SN (1'b1), .CLK (clk), .D (K_r7[37]),
       .Q (K_r8[37]));
  DFFSNQ_X1_12T \K_r8_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r7[38]),
       .Q (K_r8[38]));
  DFFSNQ_X1_12T \K_r8_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r7[39]),
       .Q (K_r8[39]));
  DFFRNQ_X1_8T \K_r8_reg[40] (.RN (1'b1), .CLK (clk), .D (K_r7[40]), .Q
       (K_r8[40]));
  DFFRNQ_X1_12T \K_r8_reg[41] (.RN (1'b1), .CLK (clk), .D (K_r7[41]),
       .Q (K_r8[41]));
  DFFSNQ_X1_12T \K_r8_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r7[42]),
       .Q (K_r8[42]));
  DFFSNQ_X1_8T \K_r8_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r7[43]), .Q
       (K_r8[43]));
  DFFSNQ_X1_12T \K_r8_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r7[44]),
       .Q (K_r8[44]));
  DFFSNQ_X1_8T \K_r8_reg[45] (.SN (1'b1), .CLK (clk), .D (K_r7[45]), .Q
       (K_r8[45]));
  DFFSNQ_X1_12T \K_r8_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r7[46]),
       .Q (K_r8[46]));
  DFFSNQ_X1_12T \K_r8_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r7[47]),
       .Q (K_r8[47]));
  DFFSNQ_X1_8T \K_r8_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r7[48]), .Q
       (K_r8[48]));
  DFFSNQ_X1_12T \K_r8_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r7[49]),
       .Q (K_r8[49]));
  DFFSNQ_X1_12T \K_r8_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r7[50]),
       .Q (K_r8[50]));
  DFFSNQ_X1_12T \K_r8_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r7[51]),
       .Q (K_r8[51]));
  DFFSNQ_X1_12T \K_r8_reg[52] (.SN (1'b1), .CLK (clk), .D (K_r7[52]),
       .Q (K_r8[52]));
  DFFSNQ_X1_12T \K_r8_reg[53] (.SN (1'b1), .CLK (clk), .D (K_r7[53]),
       .Q (K_r8[53]));
  DFFSNQ_X1_12T \K_r8_reg[54] (.SN (1'b1), .CLK (clk), .D (K_r7[54]),
       .Q (K_r8[54]));
  DFFRNQ_X1_12T \K_r8_reg[55] (.RN (1'b1), .CLK (clk), .D (K_r7[55]),
       .Q (K_r8[55]));
  DFFSNQ_X1_12T \K_r9_reg[0] (.SN (1'b1), .CLK (clk), .D (K_r8[0]), .Q
       (K_r9[0]));
  DFFSNQ_X1_12T \K_r9_reg[1] (.SN (1'b1), .CLK (clk), .D (K_r8[1]), .Q
       (K_r9[1]));
  DFFSNQ_X1_8T \K_r9_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r8[2]), .Q
       (K_r9[2]));
  DFFRNQ_X1_12T \K_r9_reg[3] (.RN (1'b1), .CLK (clk), .D (K_r8[3]), .Q
       (K_r9[3]));
  DFFSNQ_X1_12T \K_r9_reg[4] (.SN (1'b1), .CLK (clk), .D (K_r8[4]), .Q
       (K_r9[4]));
  DFFSNQ_X1_12T \K_r9_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r8[5]), .Q
       (K_r9[5]));
  DFFRNQ_X1_12T \K_r9_reg[6] (.RN (1'b1), .CLK (clk), .D (K_r8[6]), .Q
       (K_r9[6]));
  DFFSNQ_X1_12T \K_r9_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r8[7]), .Q
       (K_r9[7]));
  DFFSNQ_X1_12T \K_r9_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r8[8]), .Q
       (K_r9[8]));
  DFFSNQ_X1_12T \K_r9_reg[9] (.SN (1'b1), .CLK (clk), .D (K_r8[9]), .Q
       (K_r9[9]));
  DFFSNQ_X1_12T \K_r9_reg[10] (.SN (1'b1), .CLK (clk), .D (K_r8[10]),
       .Q (K_r9[10]));
  DFFSNQ_X1_12T \K_r9_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r8[11]),
       .Q (K_r9[11]));
  DFFSNQ_X1_12T \K_r9_reg[12] (.SN (1'b1), .CLK (clk), .D (K_r8[12]),
       .Q (K_r9[12]));
  DFFSNQ_X1_12T \K_r9_reg[13] (.SN (1'b1), .CLK (clk), .D (K_r8[13]),
       .Q (K_r9[13]));
  DFFSNQ_X1_12T \K_r9_reg[14] (.SN (1'b1), .CLK (clk), .D (K_r8[14]),
       .Q (K_r9[14]));
  DFFSNQ_X1_12T \K_r9_reg[15] (.SN (1'b1), .CLK (clk), .D (K_r8[15]),
       .Q (K_r9[15]));
  DFFSNQ_X1_12T \K_r9_reg[16] (.SN (1'b1), .CLK (clk), .D (K_r8[16]),
       .Q (K_r9[16]));
  DFFSNQ_X1_12T \K_r9_reg[17] (.SN (1'b1), .CLK (clk), .D (K_r8[17]),
       .Q (K_r9[17]));
  DFFSNQ_X1_12T \K_r9_reg[18] (.SN (1'b1), .CLK (clk), .D (K_r8[18]),
       .Q (K_r9[18]));
  DFFSNQ_X1_12T \K_r9_reg[19] (.SN (1'b1), .CLK (clk), .D (K_r8[19]),
       .Q (K_r9[19]));
  DFFSNQ_X1_12T \K_r9_reg[20] (.SN (1'b1), .CLK (clk), .D (K_r8[20]),
       .Q (K_r9[20]));
  DFFRNQ_X1_12T \K_r9_reg[21] (.RN (1'b1), .CLK (clk), .D (K_r8[21]),
       .Q (K_r9[21]));
  DFFSNQ_X1_12T \K_r9_reg[22] (.SN (1'b1), .CLK (clk), .D (K_r8[22]),
       .Q (K_r9[22]));
  DFFSNQ_X1_8T \K_r9_reg[23] (.SN (1'b1), .CLK (clk), .D (K_r8[23]), .Q
       (K_r9[23]));
  DFFSNQ_X1_8T \K_r9_reg[24] (.SN (1'b1), .CLK (clk), .D (K_r8[24]), .Q
       (K_r9[24]));
  DFFRNQ_X1_12T \K_r9_reg[25] (.RN (1'b1), .CLK (clk), .D (K_r8[25]),
       .Q (K_r9[25]));
  DFFSNQ_X1_12T \K_r9_reg[26] (.SN (1'b1), .CLK (clk), .D (K_r8[26]),
       .Q (K_r9[26]));
  DFFSNQ_X1_12T \K_r9_reg[27] (.SN (1'b1), .CLK (clk), .D (K_r8[27]),
       .Q (K_r9[27]));
  DFFRNQ_X1_12T \K_r9_reg[28] (.RN (1'b1), .CLK (clk), .D (K_r8[28]),
       .Q (K_r9[28]));
  DFFSNQ_X1_12T \K_r9_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r8[29]),
       .Q (K_r9[29]));
  DFFSNQ_X1_12T \K_r9_reg[30] (.SN (1'b1), .CLK (clk), .D (K_r8[30]),
       .Q (K_r9[30]));
  DFFRNQ_X1_12T \K_r9_reg[31] (.RN (1'b1), .CLK (clk), .D (K_r8[31]),
       .Q (K_r9[31]));
  DFFSNQ_X1_12T \K_r9_reg[32] (.SN (1'b1), .CLK (clk), .D (K_r8[32]),
       .Q (K_r9[32]));
  DFFSNQ_X1_12T \K_r9_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r8[33]),
       .Q (K_r9[33]));
  DFFSNQ_X1_8T \K_r9_reg[34] (.SN (1'b1), .CLK (clk), .D (K_r8[34]), .Q
       (K_r9[34]));
  DFFSNQ_X1_12T \K_r9_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r8[35]),
       .Q (K_r9[35]));
  DFFSNQ_X1_12T \K_r9_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r8[36]),
       .Q (K_r9[36]));
  DFFSNQ_X1_12T \K_r9_reg[37] (.SN (1'b1), .CLK (clk), .D (K_r8[37]),
       .Q (K_r9[37]));
  DFFSNQ_X1_12T \K_r9_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r8[38]),
       .Q (K_r9[38]));
  DFFSNQ_X1_12T \K_r9_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r8[39]),
       .Q (K_r9[39]));
  DFFSNQ_X1_8T \K_r9_reg[40] (.SN (1'b1), .CLK (clk), .D (K_r8[40]), .Q
       (K_r9[40]));
  DFFRNQ_X1_12T \K_r9_reg[41] (.RN (1'b1), .CLK (clk), .D (K_r8[41]),
       .Q (K_r9[41]));
  DFFRNQ_X1_12T \K_r9_reg[42] (.RN (1'b1), .CLK (clk), .D (K_r8[42]),
       .Q (K_r9[42]));
  DFFSNQ_X1_12T \K_r9_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r8[43]),
       .Q (K_r9[43]));
  DFFRNQ_X1_12T \K_r9_reg[44] (.RN (1'b1), .CLK (clk), .D (K_r8[44]),
       .Q (K_r9[44]));
  DFFSNQ_X1_12T \K_r9_reg[45] (.SN (1'b1), .CLK (clk), .D (K_r8[45]),
       .Q (K_r9[45]));
  DFFSNQ_X1_12T \K_r9_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r8[46]),
       .Q (K_r9[46]));
  DFFRNQ_X1_12T \K_r9_reg[47] (.RN (1'b1), .CLK (clk), .D (K_r8[47]),
       .Q (K_r9[47]));
  DFFSNQ_X1_12T \K_r9_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r8[48]),
       .Q (K_r9[48]));
  DFFSNQ_X1_12T \K_r9_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r8[49]),
       .Q (K_r9[49]));
  DFFRNQ_X1_12T \K_r9_reg[50] (.RN (1'b1), .CLK (clk), .D (K_r8[50]),
       .Q (K_r9[50]));
  DFFSNQ_X1_12T \K_r9_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r8[51]),
       .Q (K_r9[51]));
  DFFSNQ_X1_12T \K_r9_reg[52] (.SN (1'b1), .CLK (clk), .D (K_r8[52]),
       .Q (K_r9[52]));
  DFFSNQ_X1_12T \K_r9_reg[53] (.SN (1'b1), .CLK (clk), .D (K_r8[53]),
       .Q (K_r9[53]));
  DFFSNQ_X1_12T \K_r9_reg[54] (.SN (1'b1), .CLK (clk), .D (K_r8[54]),
       .Q (K_r9[54]));
  DFFSNQ_X1_12T \K_r9_reg[55] (.SN (1'b1), .CLK (clk), .D (K_r8[55]),
       .Q (K_r9[55]));
  DFFSNQ_X1_12T \K_r10_reg[0] (.SN (1'b1), .CLK (clk), .D (K_r9[0]), .Q
       (K_r10[0]));
  DFFSNQ_X1_12T \K_r10_reg[1] (.SN (1'b1), .CLK (clk), .D (K_r9[1]), .Q
       (K_r10[1]));
  DFFSNQ_X1_12T \K_r10_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r9[2]), .Q
       (K_r10[2]));
  DFFSNQ_X1_12T \K_r10_reg[3] (.SN (1'b1), .CLK (clk), .D (K_r9[3]), .Q
       (K_r10[3]));
  DFFRNQ_X1_12T \K_r10_reg[4] (.RN (1'b1), .CLK (clk), .D (K_r9[4]), .Q
       (K_r10[4]));
  DFFSNQ_X1_12T \K_r10_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r9[5]), .Q
       (K_r10[5]));
  DFFSNQ_X1_12T \K_r10_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r9[6]), .Q
       (K_r10[6]));
  DFFSNQ_X1_12T \K_r10_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r9[7]), .Q
       (K_r10[7]));
  DFFSNQ_X1_12T \K_r10_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r9[8]), .Q
       (K_r10[8]));
  DFFRNQ_X1_12T \K_r10_reg[9] (.RN (1'b1), .CLK (clk), .D (K_r9[9]), .Q
       (K_r10[9]));
  DFFRNQ_X1_12T \K_r10_reg[10] (.RN (1'b1), .CLK (clk), .D (K_r9[10]),
       .Q (K_r10[10]));
  DFFRNQ_X1_12T \K_r10_reg[11] (.RN (1'b1), .CLK (clk), .D (K_r9[11]),
       .Q (K_r10[11]));
  DFFRNQ_X1_12T \K_r10_reg[12] (.RN (1'b1), .CLK (clk), .D (K_r9[12]),
       .Q (K_r10[12]));
  DFFSNQ_X1_8T \K_r10_reg[13] (.SN (1'b1), .CLK (clk), .D (K_r9[13]),
       .Q (K_r10[13]));
  DFFRNQ_X1_12T \K_r10_reg[14] (.RN (1'b1), .CLK (clk), .D (K_r9[14]),
       .Q (K_r10[14]));
  DFFSNQ_X1_12T \K_r10_reg[15] (.SN (1'b1), .CLK (clk), .D (K_r9[15]),
       .Q (K_r10[15]));
  DFFRNQ_X1_12T \K_r10_reg[16] (.RN (1'b1), .CLK (clk), .D (K_r9[16]),
       .Q (K_r10[16]));
  DFFRNQ_X1_12T \K_r10_reg[17] (.RN (1'b1), .CLK (clk), .D (K_r9[17]),
       .Q (K_r10[17]));
  DFFSNQ_X1_12T \K_r10_reg[18] (.SN (1'b1), .CLK (clk), .D (K_r9[18]),
       .Q (K_r10[18]));
  DFFSNQ_X1_12T \K_r10_reg[19] (.SN (1'b1), .CLK (clk), .D (K_r9[19]),
       .Q (K_r10[19]));
  DFFRNQ_X1_12T \K_r10_reg[20] (.RN (1'b1), .CLK (clk), .D (K_r9[20]),
       .Q (K_r10[20]));
  DFFSNQ_X1_12T \K_r10_reg[21] (.SN (1'b1), .CLK (clk), .D (K_r9[21]),
       .Q (K_r10[21]));
  DFFSNQ_X1_12T \K_r10_reg[22] (.SN (1'b1), .CLK (clk), .D (K_r9[22]),
       .Q (K_r10[22]));
  DFFSNQ_X1_12T \K_r10_reg[23] (.SN (1'b1), .CLK (clk), .D (K_r9[23]),
       .Q (K_r10[23]));
  DFFSNQ_X1_12T \K_r10_reg[24] (.SN (1'b1), .CLK (clk), .D (K_r9[24]),
       .Q (K_r10[24]));
  DFFSNQ_X1_12T \K_r10_reg[25] (.SN (1'b1), .CLK (clk), .D (K_r9[25]),
       .Q (K_r10[25]));
  DFFSNQ_X1_12T \K_r10_reg[26] (.SN (1'b1), .CLK (clk), .D (K_r9[26]),
       .Q (K_r10[26]));
  DFFSNQ_X1_12T \K_r10_reg[27] (.SN (1'b1), .CLK (clk), .D (K_r9[27]),
       .Q (K_r10[27]));
  DFFRNQ_X1_12T \K_r10_reg[28] (.RN (1'b1), .CLK (clk), .D (K_r9[28]),
       .Q (K_r10[28]));
  DFFSNQ_X1_12T \K_r10_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r9[29]),
       .Q (K_r10[29]));
  DFFRNQ_X1_12T \K_r10_reg[30] (.RN (1'b1), .CLK (clk), .D (K_r9[30]),
       .Q (K_r10[30]));
  DFFSNQ_X1_12T \K_r10_reg[31] (.SN (1'b1), .CLK (clk), .D (K_r9[31]),
       .Q (K_r10[31]));
  DFFSNQ_X1_12T \K_r10_reg[32] (.SN (1'b1), .CLK (clk), .D (K_r9[32]),
       .Q (K_r10[32]));
  DFFSNQ_X1_12T \K_r10_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r9[33]),
       .Q (K_r10[33]));
  DFFSNQ_X1_12T \K_r10_reg[34] (.SN (1'b1), .CLK (clk), .D (K_r9[34]),
       .Q (K_r10[34]));
  DFFRNQ_X1_12T \K_r10_reg[35] (.RN (1'b1), .CLK (clk), .D (K_r9[35]),
       .Q (K_r10[35]));
  DFFRNQ_X1_12T \K_r10_reg[36] (.RN (1'b1), .CLK (clk), .D (K_r9[36]),
       .Q (K_r10[36]));
  DFFSNQ_X1_12T \K_r10_reg[37] (.SN (1'b1), .CLK (clk), .D (K_r9[37]),
       .Q (K_r10[37]));
  DFFSNQ_X1_12T \K_r10_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r9[38]),
       .Q (K_r10[38]));
  DFFSNQ_X1_12T \K_r10_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r9[39]),
       .Q (K_r10[39]));
  DFFSNQ_X1_12T \K_r10_reg[40] (.SN (1'b1), .CLK (clk), .D (K_r9[40]),
       .Q (K_r10[40]));
  DFFSNQ_X1_12T \K_r10_reg[41] (.SN (1'b1), .CLK (clk), .D (K_r9[41]),
       .Q (K_r10[41]));
  DFFSNQ_X1_12T \K_r10_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r9[42]),
       .Q (K_r10[42]));
  DFFSNQ_X1_8T \K_r10_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r9[43]),
       .Q (K_r10[43]));
  DFFSNQ_X1_12T \K_r10_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r9[44]),
       .Q (K_r10[44]));
  DFFSNQ_X1_12T \K_r10_reg[45] (.SN (1'b1), .CLK (clk), .D (K_r9[45]),
       .Q (K_r10[45]));
  DFFRNQ_X1_12T \K_r10_reg[46] (.RN (1'b1), .CLK (clk), .D (K_r9[46]),
       .Q (K_r10[46]));
  DFFSNQ_X1_12T \K_r10_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r9[47]),
       .Q (K_r10[47]));
  DFFSNQ_X1_12T \K_r10_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r9[48]),
       .Q (K_r10[48]));
  DFFRNQ_X1_12T \K_r10_reg[49] (.RN (1'b1), .CLK (clk), .D (K_r9[49]),
       .Q (K_r10[49]));
  DFFSNQ_X1_12T \K_r10_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r9[50]),
       .Q (K_r10[50]));
  DFFSNQ_X1_12T \K_r10_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r9[51]),
       .Q (K_r10[51]));
  DFFRNQ_X1_12T \K_r10_reg[52] (.RN (1'b1), .CLK (clk), .D (K_r9[52]),
       .Q (K_r10[52]));
  DFFSNQ_X1_12T \K_r10_reg[53] (.SN (1'b1), .CLK (clk), .D (K_r9[53]),
       .Q (K_r10[53]));
  DFFSNQ_X1_8T \K_r10_reg[54] (.SN (1'b1), .CLK (clk), .D (K_r9[54]),
       .Q (K_r10[54]));
  DFFSNQ_X1_12T \K_r10_reg[55] (.SN (1'b1), .CLK (clk), .D (K_r9[55]),
       .Q (K_r10[55]));
  DFFSNQ_X1_12T \K_r11_reg[0] (.SN (1'b1), .CLK (clk), .D (K_r10[0]),
       .Q (K_r11[0]));
  DFFSNQ_X1_12T \K_r11_reg[1] (.SN (1'b1), .CLK (clk), .D (K_r10[1]),
       .Q (K_r11[1]));
  DFFSNQ_X1_12T \K_r11_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r10[2]),
       .Q (K_r11[2]));
  DFFRNQ_X1_12T \K_r11_reg[3] (.RN (1'b1), .CLK (clk), .D (K_r10[3]),
       .Q (K_r11[3]));
  DFFSNQ_X1_12T \K_r11_reg[4] (.SN (1'b1), .CLK (clk), .D (K_r10[4]),
       .Q (K_r11[4]));
  DFFSNQ_X1_12T \K_r11_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r10[5]),
       .Q (K_r11[5]));
  DFFSNQ_X1_12T \K_r11_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r10[6]),
       .Q (K_r11[6]));
  DFFSNQ_X1_12T \K_r11_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r10[7]),
       .Q (K_r11[7]));
  DFFSNQ_X1_12T \K_r11_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r10[8]),
       .Q (K_r11[8]));
  DFFSNQ_X1_12T \K_r11_reg[9] (.SN (1'b1), .CLK (clk), .D (K_r10[9]),
       .Q (K_r11[9]));
  DFFSNQ_X1_12T \K_r11_reg[10] (.SN (1'b1), .CLK (clk), .D (K_r10[10]),
       .Q (K_r11[10]));
  DFFSNQ_X1_12T \K_r11_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r10[11]),
       .Q (K_r11[11]));
  DFFRNQ_X1_12T \K_r11_reg[12] (.RN (1'b1), .CLK (clk), .D (K_r10[12]),
       .Q (K_r11[12]));
  DFFRNQ_X1_12T \K_r11_reg[13] (.RN (1'b1), .CLK (clk), .D (K_r10[13]),
       .Q (K_r11[13]));
  DFFRNQ_X1_12T \K_r11_reg[14] (.RN (1'b1), .CLK (clk), .D (K_r10[14]),
       .Q (K_r11[14]));
  DFFSNQ_X1_12T \K_r11_reg[15] (.SN (1'b1), .CLK (clk), .D (K_r10[15]),
       .Q (K_r11[15]));
  DFFRNQ_X1_12T \K_r11_reg[16] (.RN (1'b1), .CLK (clk), .D (K_r10[16]),
       .Q (K_r11[16]));
  DFFRNQ_X1_12T \K_r11_reg[17] (.RN (1'b1), .CLK (clk), .D (K_r10[17]),
       .Q (K_r11[17]));
  DFFSNQ_X1_12T \K_r11_reg[18] (.SN (1'b1), .CLK (clk), .D (K_r10[18]),
       .Q (K_r11[18]));
  DFFRNQ_X1_12T \K_r11_reg[19] (.RN (1'b1), .CLK (clk), .D (K_r10[19]),
       .Q (K_r11[19]));
  DFFSNQ_X1_8T \K_r11_reg[20] (.SN (1'b1), .CLK (clk), .D (K_r10[20]),
       .Q (K_r11[20]));
  DFFSNQ_X1_12T \K_r11_reg[21] (.SN (1'b1), .CLK (clk), .D (K_r10[21]),
       .Q (K_r11[21]));
  DFFRNQ_X1_12T \K_r11_reg[22] (.RN (1'b1), .CLK (clk), .D (K_r10[22]),
       .Q (K_r11[22]));
  DFFRNQ_X1_12T \K_r11_reg[23] (.RN (1'b1), .CLK (clk), .D (K_r10[23]),
       .Q (K_r11[23]));
  DFFRNQ_X1_12T \K_r11_reg[24] (.RN (1'b1), .CLK (clk), .D (K_r10[24]),
       .Q (K_r11[24]));
  DFFRNQ_X1_8T \K_r11_reg[25] (.RN (1'b1), .CLK (clk), .D (K_r10[25]),
       .Q (K_r11[25]));
  DFFRNQ_X1_12T \K_r11_reg[26] (.RN (1'b1), .CLK (clk), .D (K_r10[26]),
       .Q (K_r11[26]));
  DFFRNQ_X1_12T \K_r11_reg[27] (.RN (1'b1), .CLK (clk), .D (K_r10[27]),
       .Q (K_r11[27]));
  DFFSNQ_X1_12T \K_r11_reg[28] (.SN (1'b1), .CLK (clk), .D (K_r10[28]),
       .Q (K_r11[28]));
  DFFSNQ_X1_12T \K_r11_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r10[29]),
       .Q (K_r11[29]));
  DFFSNQ_X1_8T \K_r11_reg[30] (.SN (1'b1), .CLK (clk), .D (K_r10[30]),
       .Q (K_r11[30]));
  DFFSNQ_X1_12T \K_r11_reg[31] (.SN (1'b1), .CLK (clk), .D (K_r10[31]),
       .Q (K_r11[31]));
  DFFSNQ_X1_12T \K_r11_reg[32] (.SN (1'b1), .CLK (clk), .D (K_r10[32]),
       .Q (K_r11[32]));
  DFFSNQ_X1_12T \K_r11_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r10[33]),
       .Q (K_r11[33]));
  DFFSNQ_X1_12T \K_r11_reg[34] (.SN (1'b1), .CLK (clk), .D (K_r10[34]),
       .Q (K_r11[34]));
  DFFSNQ_X1_12T \K_r11_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r10[35]),
       .Q (K_r11[35]));
  DFFSNQ_X1_12T \K_r11_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r10[36]),
       .Q (K_r11[36]));
  DFFSNQ_X1_12T \K_r11_reg[37] (.SN (1'b1), .CLK (clk), .D (K_r10[37]),
       .Q (K_r11[37]));
  DFFRNQ_X1_12T \K_r11_reg[38] (.RN (1'b1), .CLK (clk), .D (K_r10[38]),
       .Q (K_r11[38]));
  DFFSNQ_X1_12T \K_r11_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r10[39]),
       .Q (K_r11[39]));
  DFFRNQ_X1_12T \K_r11_reg[40] (.RN (1'b1), .CLK (clk), .D (K_r10[40]),
       .Q (K_r11[40]));
  DFFSNQ_X1_12T \K_r11_reg[41] (.SN (1'b1), .CLK (clk), .D (K_r10[41]),
       .Q (K_r11[41]));
  DFFSNQ_X1_12T \K_r11_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r10[42]),
       .Q (K_r11[42]));
  DFFSNQ_X1_12T \K_r11_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r10[43]),
       .Q (K_r11[43]));
  DFFSNQ_X1_12T \K_r11_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r10[44]),
       .Q (K_r11[44]));
  DFFSNQ_X1_12T \K_r11_reg[45] (.SN (1'b1), .CLK (clk), .D (K_r10[45]),
       .Q (K_r11[45]));
  DFFSNQ_X1_12T \K_r11_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r10[46]),
       .Q (K_r11[46]));
  DFFSNQ_X1_12T \K_r11_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r10[47]),
       .Q (K_r11[47]));
  DFFSNQ_X1_12T \K_r11_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r10[48]),
       .Q (K_r11[48]));
  DFFSNQ_X1_12T \K_r11_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r10[49]),
       .Q (K_r11[49]));
  DFFSNQ_X1_12T \K_r11_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r10[50]),
       .Q (K_r11[50]));
  DFFSNQ_X1_12T \K_r11_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r10[51]),
       .Q (K_r11[51]));
  DFFSNQ_X1_12T \K_r11_reg[52] (.SN (1'b1), .CLK (clk), .D (K_r10[52]),
       .Q (K_r11[52]));
  DFFRNQ_X1_8T \K_r11_reg[53] (.RN (1'b1), .CLK (clk), .D (K_r10[53]),
       .Q (K_r11[53]));
  DFFRNQ_X1_12T \K_r11_reg[54] (.RN (1'b1), .CLK (clk), .D (K_r10[54]),
       .Q (K_r11[54]));
  DFFSNQ_X1_12T \K_r11_reg[55] (.SN (1'b1), .CLK (clk), .D (K_r10[55]),
       .Q (K_r11[55]));
  DFFRNQ_X1_12T \K_r12_reg[0] (.RN (1'b1), .CLK (clk), .D (K_r11[0]),
       .Q (K_r12[0]));
  DFFSNQ_X1_12T \K_r12_reg[1] (.SN (1'b1), .CLK (clk), .D (K_r11[1]),
       .Q (K_r12[1]));
  DFFRNQ_X1_12T \K_r12_reg[2] (.RN (1'b1), .CLK (clk), .D (K_r11[2]),
       .Q (K_r12[2]));
  DFFSNQ_X1_12T \K_r12_reg[3] (.SN (1'b1), .CLK (clk), .D (K_r11[3]),
       .Q (K_r12[3]));
  DFFSNQ_X1_12T \K_r12_reg[4] (.SN (1'b1), .CLK (clk), .D (K_r11[4]),
       .Q (K_r12[4]));
  DFFSNQ_X1_12T \K_r12_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r11[5]),
       .Q (K_r12[5]));
  DFFSNQ_X1_8T \K_r12_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r11[6]), .Q
       (K_r12[6]));
  DFFSNQ_X1_12T \K_r12_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r11[7]),
       .Q (K_r12[7]));
  DFFRNQ_X1_12T \K_r12_reg[8] (.RN (1'b1), .CLK (clk), .D (K_r11[8]),
       .Q (K_r12[8]));
  DFFSNQ_X1_12T \K_r12_reg[9] (.SN (1'b1), .CLK (clk), .D (K_r11[9]),
       .Q (K_r12[9]));
  DFFRNQ_X1_8T \K_r12_reg[10] (.RN (1'b1), .CLK (clk), .D (K_r11[10]),
       .Q (K_r12[10]));
  DFFSNQ_X1_12T \K_r12_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r11[11]),
       .Q (K_r12[11]));
  DFFSNQ_X1_12T \K_r12_reg[12] (.SN (1'b1), .CLK (clk), .D (K_r11[12]),
       .Q (K_r12[12]));
  DFFSNQ_X1_12T \K_r12_reg[13] (.SN (1'b1), .CLK (clk), .D (K_r11[13]),
       .Q (K_r12[13]));
  DFFSNQ_X1_12T \K_r12_reg[14] (.SN (1'b1), .CLK (clk), .D (K_r11[14]),
       .Q (K_r12[14]));
  DFFSNQ_X1_8T \K_r12_reg[15] (.SN (1'b1), .CLK (clk), .D (K_r11[15]),
       .Q (K_r12[15]));
  DFFSNQ_X1_8T \K_r12_reg[16] (.SN (1'b1), .CLK (clk), .D (K_r11[16]),
       .Q (K_r12[16]));
  DFFSNQ_X1_8T \K_r12_reg[17] (.SN (1'b1), .CLK (clk), .D (K_r11[17]),
       .Q (K_r12[17]));
  DFFRNQ_X1_12T \K_r12_reg[18] (.RN (1'b1), .CLK (clk), .D (K_r11[18]),
       .Q (K_r12[18]));
  DFFSNQ_X1_12T \K_r12_reg[19] (.SN (1'b1), .CLK (clk), .D (K_r11[19]),
       .Q (K_r12[19]));
  DFFSNQ_X1_12T \K_r12_reg[20] (.SN (1'b1), .CLK (clk), .D (K_r11[20]),
       .Q (K_r12[20]));
  DFFRNQ_X1_12T \K_r12_reg[21] (.RN (1'b1), .CLK (clk), .D (K_r11[21]),
       .Q (K_r12[21]));
  DFFRNQ_X1_12T \K_r12_reg[22] (.RN (1'b1), .CLK (clk), .D (K_r11[22]),
       .Q (K_r12[22]));
  DFFSNQ_X1_12T \K_r12_reg[23] (.SN (1'b1), .CLK (clk), .D (K_r11[23]),
       .Q (K_r12[23]));
  DFFRNQ_X1_12T \K_r12_reg[24] (.RN (1'b1), .CLK (clk), .D (K_r11[24]),
       .Q (K_r12[24]));
  DFFSNQ_X1_12T \K_r12_reg[25] (.SN (1'b1), .CLK (clk), .D (K_r11[25]),
       .Q (K_r12[25]));
  DFFSNQ_X1_12T \K_r12_reg[26] (.SN (1'b1), .CLK (clk), .D (K_r11[26]),
       .Q (K_r12[26]));
  DFFSNQ_X1_12T \K_r12_reg[27] (.SN (1'b1), .CLK (clk), .D (K_r11[27]),
       .Q (K_r12[27]));
  DFFSNQ_X1_12T \K_r12_reg[28] (.SN (1'b1), .CLK (clk), .D (K_r11[28]),
       .Q (K_r12[28]));
  DFFSNQ_X1_12T \K_r12_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r11[29]),
       .Q (K_r12[29]));
  DFFSNQ_X1_12T \K_r12_reg[30] (.SN (1'b1), .CLK (clk), .D (K_r11[30]),
       .Q (K_r12[30]));
  DFFSNQ_X1_12T \K_r12_reg[31] (.SN (1'b1), .CLK (clk), .D (K_r11[31]),
       .Q (K_r12[31]));
  DFFSNQ_X1_12T \K_r12_reg[32] (.SN (1'b1), .CLK (clk), .D (K_r11[32]),
       .Q (K_r12[32]));
  DFFSNQ_X1_12T \K_r12_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r11[33]),
       .Q (K_r12[33]));
  DFFSNQ_X1_8T \K_r12_reg[34] (.SN (1'b1), .CLK (clk), .D (K_r11[34]),
       .Q (K_r12[34]));
  DFFSNQ_X1_12T \K_r12_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r11[35]),
       .Q (K_r12[35]));
  DFFSNQ_X1_12T \K_r12_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r11[36]),
       .Q (K_r12[36]));
  DFFSNQ_X1_12T \K_r12_reg[37] (.SN (1'b1), .CLK (clk), .D (K_r11[37]),
       .Q (K_r12[37]));
  DFFSNQ_X1_8T \K_r12_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r11[38]),
       .Q (K_r12[38]));
  DFFSNQ_X1_8T \K_r12_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r11[39]),
       .Q (K_r12[39]));
  DFFRNQ_X1_12T \K_r12_reg[40] (.RN (1'b1), .CLK (clk), .D (K_r11[40]),
       .Q (K_r12[40]));
  DFFRNQ_X1_8T \K_r12_reg[41] (.RN (1'b1), .CLK (clk), .D (K_r11[41]),
       .Q (K_r12[41]));
  DFFSNQ_X1_8T \K_r12_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r11[42]),
       .Q (K_r12[42]));
  DFFSNQ_X1_12T \K_r12_reg[43] (.SN (1'b1), .CLK (clk), .D (K_r11[43]),
       .Q (K_r12[43]));
  DFFSNQ_X1_12T \K_r12_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r11[44]),
       .Q (K_r12[44]));
  DFFRNQ_X1_12T \K_r12_reg[45] (.RN (1'b1), .CLK (clk), .D (K_r11[45]),
       .Q (K_r12[45]));
  DFFSNQ_X1_12T \K_r12_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r11[46]),
       .Q (K_r12[46]));
  DFFSNQ_X1_12T \K_r12_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r11[47]),
       .Q (K_r12[47]));
  DFFSNQ_X1_12T \K_r12_reg[48] (.SN (1'b1), .CLK (clk), .D (K_r11[48]),
       .Q (K_r12[48]));
  DFFSNQ_X1_12T \K_r12_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r11[49]),
       .Q (K_r12[49]));
  DFFSNQ_X1_12T \K_r12_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r11[50]),
       .Q (K_r12[50]));
  DFFSNQ_X1_12T \K_r12_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r11[51]),
       .Q (K_r12[51]));
  DFFSNQ_X1_12T \K_r12_reg[52] (.SN (1'b1), .CLK (clk), .D (K_r11[52]),
       .Q (K_r12[52]));
  DFFSNQ_X1_12T \K_r12_reg[53] (.SN (1'b1), .CLK (clk), .D (K_r11[53]),
       .Q (K_r12[53]));
  DFFSNQ_X1_12T \K_r12_reg[54] (.SN (1'b1), .CLK (clk), .D (K_r11[54]),
       .Q (K_r12[54]));
  DFFSNQ_X1_12T \K_r12_reg[55] (.SN (1'b1), .CLK (clk), .D (K_r11[55]),
       .Q (K_r12[55]));
  DFFSNQ_X1_12T \K_r13_reg[0] (.SN (1'b1), .CLK (clk), .D (K_r12[0]),
       .Q (K_r13[0]));
  DFFSNQ_X1_8T \K_r13_reg[1] (.SN (1'b1), .CLK (clk), .D (K_r12[1]), .Q
       (K_r13[1]));
  DFFSNQ_X1_12T \K_r13_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r12[2]),
       .Q (K_r13[2]));
  DFFSNQ_X1_12T \K_r13_reg[3] (.SN (1'b1), .CLK (clk), .D (K_r12[3]),
       .Q (K_r13[3]));
  DFFRNQ_X1_12T \K_r13_reg[4] (.RN (1'b1), .CLK (clk), .D (K_r12[4]),
       .Q (K_r13[4]));
  DFFSNQ_X1_12T \K_r13_reg[5] (.SN (1'b1), .CLK (clk), .D (K_r12[5]),
       .Q (K_r13[5]));
  DFFSNQ_X1_12T \K_r13_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r12[6]),
       .Q (K_r13[6]));
  DFFSNQ_X1_12T \K_r13_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r12[7]),
       .Q (K_r13[7]));
  DFFSNQ_X1_12T \K_r13_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r12[8]),
       .Q (K_r13[8]));
  DFFSNQ_X1_12T \K_r13_reg[9] (.SN (1'b1), .CLK (clk), .D (K_r12[9]),
       .Q (K_r13[9]));
  DFFSNQ_X1_12T \K_r13_reg[10] (.SN (1'b1), .CLK (clk), .D (K_r12[10]),
       .Q (K_r13[10]));
  DFFSNQ_X1_12T \K_r13_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r12[11]),
       .Q (K_r13[11]));
  DFFSNQ_X1_12T \K_r13_reg[12] (.SN (1'b1), .CLK (clk), .D (K_r12[12]),
       .Q (K_r13[12]));
  DFFSNQ_X1_12T \K_r13_reg[13] (.SN (1'b1), .CLK (clk), .D (K_r12[13]),
       .Q (K_r13[13]));
  DFFSNQ_X1_12T \K_r13_reg[14] (.SN (1'b1), .CLK (clk), .D (K_r12[14]),
       .Q (K_r13[14]));
  DFFSNQ_X1_12T \K_r13_reg[15] (.SN (1'b1), .CLK (clk), .D (K_r12[15]),
       .Q (K_r13[15]));
  DFFSNQ_X1_12T \K_r13_reg[16] (.SN (1'b1), .CLK (clk), .D (K_r12[16]),
       .Q (K_r13[16]));
  DFFRNQ_X1_12T \K_r13_reg[17] (.RN (1'b1), .CLK (clk), .D (K_r12[17]),
       .Q (K_r13[17]));
  DFFSNQ_X1_12T \K_r13_reg[18] (.SN (1'b1), .CLK (clk), .D (K_r12[18]),
       .Q (K_r13[18]));
  DFFSNQ_X1_12T \K_r13_reg[19] (.SN (1'b1), .CLK (clk), .D (K_r12[19]),
       .Q (K_r13[19]));
  DFFSNQ_X1_8T \K_r13_reg[20] (.SN (1'b1), .CLK (clk), .D (K_r12[20]),
       .Q (K_r13[20]));
  DFFSNQ_X1_12T \K_r13_reg[21] (.SN (1'b1), .CLK (clk), .D (K_r12[21]),
       .Q (K_r13[21]));
  DFFRNQ_X1_12T \K_r13_reg[22] (.RN (1'b1), .CLK (clk), .D (K_r12[22]),
       .Q (K_r13[22]));
  DFFSNQ_X1_12T \K_r13_reg[23] (.SN (1'b1), .CLK (clk), .D (K_r12[23]),
       .Q (K_r13[23]));
  DFFSNQ_X1_12T \K_r13_reg[24] (.SN (1'b1), .CLK (clk), .D (K_r12[24]),
       .Q (K_r13[24]));
  DFFSNQ_X1_12T \K_r13_reg[25] (.SN (1'b1), .CLK (clk), .D (K_r12[25]),
       .Q (K_r13[25]));
  DFFSNQ_X1_12T \K_r13_reg[26] (.SN (1'b1), .CLK (clk), .D (K_r12[26]),
       .Q (K_r13[26]));
  DFFSNQ_X1_12T \K_r13_reg[27] (.SN (1'b1), .CLK (clk), .D (K_r12[27]),
       .Q (K_r13[27]));
  DFFRNQ_X1_12T \K_r13_reg[28] (.RN (1'b1), .CLK (clk), .D (K_r12[28]),
       .Q (K_r13[28]));
  DFFSNQ_X1_12T \K_r13_reg[29] (.SN (1'b1), .CLK (clk), .D (K_r12[29]),
       .Q (K_r13[29]));
  DFFSNQ_X1_12T \K_r13_reg[30] (.SN (1'b1), .CLK (clk), .D (K_r12[30]),
       .Q (K_r13[30]));
  DFFRNQ_X1_12T \K_r13_reg[31] (.RN (1'b1), .CLK (clk), .D (K_r12[31]),
       .Q (K_r13[31]));
  DFFRNQ_X1_12T \K_r13_reg[32] (.RN (1'b1), .CLK (clk), .D (K_r12[32]),
       .Q (K_r13[32]));
  DFFSNQ_X1_12T \K_r13_reg[33] (.SN (1'b1), .CLK (clk), .D (K_r12[33]),
       .Q (K_r13[33]));
  DFFSNQ_X1_12T \K_r13_reg[34] (.SN (1'b1), .CLK (clk), .D (K_r12[34]),
       .Q (K_r13[34]));
  DFFSNQ_X1_12T \K_r13_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r12[35]),
       .Q (K_r13[35]));
  DFFSNQ_X1_12T \K_r13_reg[36] (.SN (1'b1), .CLK (clk), .D (K_r12[36]),
       .Q (K_r13[36]));
  DFFRNQ_X1_12T \K_r13_reg[37] (.RN (1'b1), .CLK (clk), .D (K_r12[37]),
       .Q (K_r13[37]));
  DFFSNQ_X1_12T \K_r13_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r12[38]),
       .Q (K_r13[38]));
  DFFSNQ_X1_12T \K_r13_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r12[39]),
       .Q (K_r13[39]));
  DFFSNQ_X1_12T \K_r13_reg[40] (.SN (1'b1), .CLK (clk), .D (K_r12[40]),
       .Q (K_r13[40]));
  DFFSNQ_X1_12T \K_r13_reg[41] (.SN (1'b1), .CLK (clk), .D (K_r12[41]),
       .Q (K_r13[41]));
  DFFSNQ_X1_12T \K_r13_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r12[42]),
       .Q (K_r13[42]));
  DFFRNQ_X1_12T \K_r13_reg[43] (.RN (1'b1), .CLK (clk), .D (K_r12[43]),
       .Q (K_r13[43]));
  DFFSNQ_X1_12T \K_r13_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r12[44]),
       .Q (K_r13[44]));
  DFFRNQ_X1_12T \K_r13_reg[45] (.RN (1'b1), .CLK (clk), .D (K_r12[45]),
       .Q (K_r13[45]));
  DFFSNQ_X1_12T \K_r13_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r12[46]),
       .Q (K_r13[46]));
  DFFSNQ_X1_12T \K_r13_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r12[47]),
       .Q (K_r13[47]));
  DFFRNQ_X1_12T \K_r13_reg[48] (.RN (1'b1), .CLK (clk), .D (K_r12[48]),
       .Q (K_r13[48]));
  DFFRNQ_X1_12T \K_r13_reg[49] (.RN (1'b1), .CLK (clk), .D (K_r12[49]),
       .Q (K_r13[49]));
  DFFSNQ_X1_12T \K_r13_reg[50] (.SN (1'b1), .CLK (clk), .D (K_r12[50]),
       .Q (K_r13[50]));
  DFFRNQ_X1_12T \K_r13_reg[51] (.RN (1'b1), .CLK (clk), .D (K_r12[51]),
       .Q (K_r13[51]));
  DFFSNQ_X1_12T \K_r13_reg[52] (.SN (1'b1), .CLK (clk), .D (K_r12[52]),
       .Q (K_r13[52]));
  DFFSNQ_X1_8T \K_r13_reg[53] (.SN (1'b1), .CLK (clk), .D (K_r12[53]),
       .Q (K_r13[53]));
  DFFRNQ_X1_12T \K_r13_reg[54] (.RN (1'b1), .CLK (clk), .D (K_r12[54]),
       .Q (K_r13[54]));
  DFFSNQ_X1_12T \K_r13_reg[55] (.SN (1'b1), .CLK (clk), .D (K_r12[55]),
       .Q (K_r13[55]));
  DFFSNQ_X1_8T \K_r14_reg[0] (.SN (1'b1), .CLK (clk), .D (K_r13[0]), .Q
       (K_r14[0]));
  DFFSNQ_X1_12T \K_r14_reg[1] (.SN (1'b1), .CLK (clk), .D (K_r13[1]),
       .Q (K_r14[1]));
  DFFSNQ_X1_12T \K_r14_reg[2] (.SN (1'b1), .CLK (clk), .D (K_r13[2]),
       .Q (K_r14[2]));
  DFFSNQ_X1_12T \K_r14_reg[3] (.SN (1'b1), .CLK (clk), .D (K_r13[3]),
       .Q (K_r14[3]));
  DFFSNQ_X1_8T \K_r14_reg[4] (.SN (1'b1), .CLK (clk), .D (K_r13[4]), .Q
       (K_r14[4]));
  DFFRNQ_X1_8T \K_r14_reg[5] (.RN (1'b1), .CLK (clk), .D (K_r13[5]), .Q
       (K_r14[5]));
  DFFSNQ_X1_12T \K_r14_reg[6] (.SN (1'b1), .CLK (clk), .D (K_r13[6]),
       .Q (K_r14[6]));
  DFFSNQ_X1_8T \K_r14_reg[7] (.SN (1'b1), .CLK (clk), .D (K_r13[7]), .Q
       (K_r14[7]));
  DFFSNQ_X1_12T \K_r14_reg[8] (.SN (1'b1), .CLK (clk), .D (K_r13[8]),
       .Q (K_r14[8]));
  DFFSNQ_X1_12T \K_r14_reg[9] (.SN (1'b1), .CLK (clk), .D (K_r13[9]),
       .Q (K_r14[9]));
  DFFSNQ_X1_12T \K_r14_reg[10] (.SN (1'b1), .CLK (clk), .D (K_r13[10]),
       .Q (K_r14[10]));
  DFFSNQ_X1_8T \K_r14_reg[11] (.SN (1'b1), .CLK (clk), .D (K_r13[11]),
       .Q (K_r14[11]));
  DFFRNQ_X1_12T \K_r14_reg[12] (.RN (1'b1), .CLK (clk), .D (K_r13[12]),
       .Q (K_r14[12]));
  DFFRNQ_X1_12T \K_r14_reg[13] (.RN (1'b1), .CLK (clk), .D (K_r13[13]),
       .Q (K_r14[13]));
  DFFSNQ_X1_12T \K_r14_reg[14] (.SN (1'b1), .CLK (clk), .D (K_r13[14]),
       .Q (K_r14[14]));
  DFFRNQ_X1_12T \K_r14_reg[15] (.RN (1'b1), .CLK (clk), .D (K_r13[15]),
       .Q (K_r14[15]));
  DFFRNQ_X1_12T \K_r14_reg[16] (.RN (1'b1), .CLK (clk), .D (K_r13[16]),
       .Q (K_r14[16]));
  DFFRNQ_X1_12T \K_r14_reg[17] (.RN (1'b1), .CLK (clk), .D (K_r13[17]),
       .Q (K_r14[17]));
  DFFRNQ_X1_12T \K_r14_reg[18] (.RN (1'b1), .CLK (clk), .D (K_r13[18]),
       .Q (K_r14[18]));
  DFFSNQ_X1_12T \K_r14_reg[19] (.SN (1'b1), .CLK (clk), .D (K_r13[19]),
       .Q (K_r14[19]));
  DFFRNQ_X1_12T \K_r14_reg[20] (.RN (1'b1), .CLK (clk), .D (K_r13[20]),
       .Q (K_r14[20]));
  DFFSNQ_X1_12T \K_r14_reg[21] (.SN (1'b1), .CLK (clk), .D (K_r13[21]),
       .Q (K_r14[21]));
  DFFSNQ_X1_12T \K_r14_reg[22] (.SN (1'b1), .CLK (clk), .D (K_r13[22]),
       .Q (K_r14[22]));
  DFFSNQ_X1_12T \K_r14_reg[23] (.SN (1'b1), .CLK (clk), .D (K_r13[23]),
       .Q (K_r14[23]));
  DFFRNQ_X1_12T \K_r14_reg[24] (.RN (1'b1), .CLK (clk), .D (K_r13[24]),
       .Q (K_r14[24]));
  DFFSNQ_X1_12T \K_r14_reg[25] (.SN (1'b1), .CLK (clk), .D (K_r13[25]),
       .Q (K_r14[25]));
  DFFRNQ_X1_12T \K_r14_reg[26] (.RN (1'b1), .CLK (clk), .D (K_r13[26]),
       .Q (K_r14[26]));
  DFFSNQ_X1_12T \K_r14_reg[27] (.SN (1'b1), .CLK (clk), .D (K_r13[27]),
       .Q (K_r14[27]));
  DFFSNQ_X1_8T \K_r14_reg[28] (.SN (1'b1), .CLK (clk), .D (K_r13[28]),
       .Q (K_r14[28]));
  DFFRNQ_X1_12T \K_r14_reg[29] (.RN (1'b1), .CLK (clk), .D (K_r13[29]),
       .Q (K_r14[29]));
  DFFSNQ_X1_12T \K_r14_reg[30] (.SN (1'b1), .CLK (clk), .D (K_r13[30]),
       .Q (K_r14[30]));
  DFFSNQ_X1_12T \K_r14_reg[31] (.SN (1'b1), .CLK (clk), .D (K_r13[31]),
       .Q (K_r14[31]));
  DFFRNQ_X1_12T \K_r14_reg[32] (.RN (1'b1), .CLK (clk), .D (K_r13[32]),
       .Q (K_r14[32]));
  DFFRNQ_X1_8T \K_r14_reg[33] (.RN (1'b1), .CLK (clk), .D (K_r13[33]),
       .Q (K_r14[33]));
  DFFRNQ_X1_12T \K_r14_reg[34] (.RN (1'b1), .CLK (clk), .D (K_r13[34]),
       .Q (K_r14[34]));
  DFFSNQ_X1_8T \K_r14_reg[35] (.SN (1'b1), .CLK (clk), .D (K_r13[35]),
       .Q (K_r14[35]));
  DFFRNQ_X1_12T \K_r14_reg[36] (.RN (1'b1), .CLK (clk), .D (K_r13[36]),
       .Q (K_r14[36]));
  DFFSNQ_X1_12T \K_r14_reg[37] (.SN (1'b1), .CLK (clk), .D (K_r13[37]),
       .Q (K_r14[37]));
  DFFSNQ_X1_12T \K_r14_reg[38] (.SN (1'b1), .CLK (clk), .D (K_r13[38]),
       .Q (K_r14[38]));
  DFFSNQ_X1_8T \K_r14_reg[39] (.SN (1'b1), .CLK (clk), .D (K_r13[39]),
       .Q (K_r14[39]));
  DFFSNQ_X1_12T \K_r14_reg[40] (.SN (1'b1), .CLK (clk), .D (K_r13[40]),
       .Q (K_r14[40]));
  DFFSNQ_X1_12T \K_r14_reg[41] (.SN (1'b1), .CLK (clk), .D (K_r13[41]),
       .Q (K_r14[41]));
  DFFSNQ_X1_8T \K_r14_reg[42] (.SN (1'b1), .CLK (clk), .D (K_r13[42]),
       .Q (K_r14[42]));
  DFFRNQ_X1_12T \K_r14_reg[43] (.RN (1'b1), .CLK (clk), .D (K_r13[43]),
       .Q (K_r14[43]));
  DFFSNQ_X1_12T \K_r14_reg[44] (.SN (1'b1), .CLK (clk), .D (K_r13[44]),
       .Q (K_r14[44]));
  DFFRNQ_X1_12T \K_r14_reg[45] (.RN (1'b1), .CLK (clk), .D (K_r13[45]),
       .Q (K_r14[45]));
  DFFSNQ_X1_12T \K_r14_reg[46] (.SN (1'b1), .CLK (clk), .D (K_r13[46]),
       .Q (K_r14[46]));
  DFFSNQ_X1_12T \K_r14_reg[47] (.SN (1'b1), .CLK (clk), .D (K_r13[47]),
       .Q (K_r14[47]));
  DFFRNQ_X1_12T \K_r14_reg[48] (.RN (1'b1), .CLK (clk), .D (K_r13[48]),
       .Q (K_r14[48]));
  DFFSNQ_X1_8T \K_r14_reg[49] (.SN (1'b1), .CLK (clk), .D (K_r13[49]),
       .Q (K_r14[49]));
  DFFRNQ_X1_12T \K_r14_reg[50] (.RN (1'b1), .CLK (clk), .D (K_r13[50]),
       .Q (K_r14[50]));
  DFFSNQ_X1_12T \K_r14_reg[51] (.SN (1'b1), .CLK (clk), .D (K_r13[51]),
       .Q (K_r14[51]));
  DFFSNQ_X1_12T \K_r14_reg[52] (.SN (1'b1), .CLK (clk), .D (K_r13[52]),
       .Q (K_r14[52]));
  DFFSNQ_X1_12T \K_r14_reg[53] (.SN (1'b1), .CLK (clk), .D (K_r13[53]),
       .Q (K_r14[53]));
  DFFSNQ_X1_12T \K_r14_reg[54] (.SN (1'b1), .CLK (clk), .D (K_r13[54]),
       .Q (K_r14[54]));
  DFFRNQ_X1_12T \K_r14_reg[55] (.RN (1'b1), .CLK (clk), .D (K_r13[55]),
       .Q (K_r14[55]));
  MUX2_X1_12T g13842(.I0 (K_r14[4]), .I1 (K_r14[11]), .S (n_1206), .Z
       (K16[2]));
  MUX2_X1_12T g13843(.I0 (K_r14[19]), .I1 (K_r14[26]), .S (n_893), .Z
       (K16[3]));
  MUX2_X1_8T g13844(.I0 (K_r14[53]), .I1 (K_r14[3]), .S (n_959), .Z
       (K16[4]));
  MUX2_X1_12T g13845(.I0 (K_r14[6]), .I1 (K_r14[13]), .S (n_909), .Z
       (K16[5]));
  MUX2_X1_12T g13847(.I0 (K_r14[20]), .I1 (K_r14[27]), .S (n_860), .Z
       (K16[7]));
  MUX2_X1_8T g13848(.I0 (K_r14[24]), .I1 (K_r14[6]), .S (n_959), .Z
       (K16[8]));
  MUX2_X1_8T g13849(.I0 (K_r14[47]), .I1 (K_r14[54]), .S (n_959), .Z
       (K16[9]));
  MUX2_X1_12T g13850(.I0 (K_r14[41]), .I1 (K_r14[48]), .S (n_909), .Z
       (K16[10]));
  MUX2_X1_12T g13851(.I0 (K_r14[32]), .I1 (K_r14[39]), .S (n_942), .Z
       (K16[11]));
  MUX2_X1_8T g13852(.I0 (K_r14[12]), .I1 (K_r14[19]), .S (n_1124), .Z
       (K16[12]));
  MUX2_X1_12T g13855(.I0 (K_r14[26]), .I1 (K_r14[33]), .S (n_860), .Z
       (K16[15]));
  MUX2_X1_8T g13856(.I0 (K_r14[27]), .I1 (K_r14[34]), .S (n_1124), .Z
       (K16[16]));
  MUX2_X1_12T g13858(.I0 (K_r14[55]), .I1 (K_r14[5]), .S (n_893), .Z
       (K16[18]));
  MUX2_X1_12T g13859(.I0 (K_r14[54]), .I1 (K_r14[4]), .S (n_860), .Z
       (K16[19]));
  MUX2_X1_8T g13860(.I0 (K_r14[48]), .I1 (K_r14[55]), .S (n_1058), .Z
       (K16[20]));
  MUX2_X1_8T g13861(.I0 (K_r14[17]), .I1 (K_r14[24]), .S (n_1058), .Z
       (K16[21]));
  MUX2_X1_12T g13862(.I0 (K_r14[25]), .I1 (K_r14[32]), .S (n_860), .Z
       (K16[22]));
  MUX2_X1_12T g13863(.I0 (K_r14[33]), .I1 (K_r14[40]), .S (n_1206), .Z
       (K16[23]));
  MUX2_X1_8T g13864(.I0 (K_r14[13]), .I1 (K_r14[20]), .S (n_992), .Z
       (K16[24]));
  MUX2_X1_8T g13865(.I0 (K_r14[29]), .I1 (K_r14[36]), .S (n_992), .Z
       (K16[25]));
  MUX2_X1_8T g13866(.I0 (K_r14[51]), .I1 (K_r14[31]), .S (n_959), .Z
       (K16[26]));
  MUX2_X1_8T g13867(.I0 (K_r14[14]), .I1 (K_r14[21]), .S (n_959), .Z
       (K16[27]));
  MUX2_X1_8T g13868(.I0 (K_r14[1]), .I1 (K_r14[8]), .S (n_992), .Z
       (K16[28]));
  MUX2_X1_8T g13869(.I0 (K_r14[16]), .I1 (K_r14[23]), .S (n_992), .Z
       (K16[29]));
  MUX2_X1_12T g13871(.I0 (K_r14[7]), .I1 (K_r14[14]), .S (n_843), .Z
       (K16[31]));
  MUX2_X1_12T g13872(.I0 (K_r14[22]), .I1 (K_r14[29]), .S (n_860), .Z
       (K16[32]));
  MUX2_X1_8T g13873(.I0 (K_r14[44]), .I1 (K_r14[51]), .S (n_992), .Z
       (K16[33]));
  MUX2_X1_8T g13874(.I0 (K_r14[2]), .I1 (K_r14[9]), .S (n_992), .Z
       (K16[34]));
  MUX2_X1_12T g13875(.I0 (K_r14[28]), .I1 (K_r14[35]), .S (n_843), .Z
       (K16[35]));
  MUX2_X1_8T g13876(.I0 (K_r14[23]), .I1 (K_r14[30]), .S (n_1157), .Z
       (K16[36]));
  MUX2_X1_8T g13878(.I0 (K_r14[30]), .I1 (K_r14[37]), .S (n_1124), .Z
       (K16[38]));
  MUX2_X1_12T g13880(.I0 (K_r14[52]), .I1 (K_r14[0]), .S (n_942), .Z
       (K16[40]));
  MUX2_X1_12T g13881(.I0 (K_r14[35]), .I1 (K_r14[42]), .S (n_843), .Z
       (K16[41]));
  MUX2_X1_8T g13883(.I0 (K_r14[9]), .I1 (K_r14[16]), .S (n_1173), .Z
       (K16[43]));
  MUX2_X1_8T g13885(.I0 (K_r14[37]), .I1 (K_r14[44]), .S (n_1140), .Z
       (K16[45]));
  MUX2_X1_12T g13886(.I0 (K_r14[49]), .I1 (K_r14[1]), .S (n_942), .Z
       (K16[46]));
  MUX2_X1_12T g13887(.I0 (K_r14[0]), .I1 (K_r14[7]), .S (n_942), .Z
       (K16[47]));
  MUX2_X1_12T g13888(.I0 (K_r14[21]), .I1 (K_r14[28]), .S (n_942), .Z
       (K16[48]));
  MUX2_X1_8T g13889(.I0 (K_r13[46]), .I1 (K_r13[10]), .S (n_1157), .Z
       (K15[4]));
  MUX2_X1_12T g13890(.I0 (K_r13[24]), .I1 (K_r13[20]), .S (n_942), .Z
       (K15[5]));
  MUX2_X1_8T g13891(.I0 (K_r13[27]), .I1 (K_r13[48]), .S (n_1107), .Z
       (K15[6]));
  MUX2_X1_8T g13893(.I0 (K_r13[40]), .I1 (K_r13[4]), .S (n_1091), .Z
       (K15[9]));
  MUX2_X1_8T g13894(.I0 (K_r13[34]), .I1 (K_r13[55]), .S (n_1124), .Z
       (K15[10]));
  MUX2_X1_8T g13895(.I0 (K_r13[25]), .I1 (K_r13[46]), .S (n_1124), .Z
       (K15[11]));
  MUX2_X1_12T g13897(.I0 (K_r13[39]), .I1 (K_r13[3]), .S (n_942), .Z
       (K15[13]));
  MUX2_X1_8T g13898(.I0 (K_r13[11]), .I1 (K_r13[32]), .S (n_1091), .Z
       (K15[14]));
  MUX2_X1_8T g13899(.I0 (K_r13[19]), .I1 (K_r13[40]), .S (n_959), .Z
       (K15[15]));
  MUX2_X1_12T g13900(.I0 (K_r13[20]), .I1 (K_r13[41]), .S (n_942), .Z
       (K15[16]));
  MUX2_X1_12T g13902(.I0 (K_r13[48]), .I1 (K_r13[12]), .S (n_893), .Z
       (K15[18]));
  MUX2_X1_8T g13903(.I0 (K_r13[47]), .I1 (K_r13[11]), .S (n_1124), .Z
       (K15[19]));
  MUX2_X1_8T g13904(.I0 (K_r13[41]), .I1 (K_r13[5]), .S (n_975), .Z
       (K15[20]));
  MUX2_X1_8T g13905(.I0 (K_r13[10]), .I1 (K_r13[6]), .S (n_1041), .Z
       (K15[21]));
  MUX2_X1_8T g13907(.I0 (K_r13[26]), .I1 (K_r13[47]), .S (n_1074), .Z
       (K15[23]));
  MUX2_X1_12T g13908(.I0 (K_r13[6]), .I1 (K_r13[27]), .S (n_1206), .Z
       (K15[24]));
  MUX2_X1_8T g13909(.I0 (K_r13[22]), .I1 (K_r13[43]), .S (n_1074), .Z
       (K15[25]));
  MUX2_X1_8T g13910(.I0 (K_r13[44]), .I1 (K_r13[38]), .S (n_1157), .Z
       (K15[26]));
  MUX2_X1_12T g13911(.I0 (K_r13[7]), .I1 (K_r13[28]), .S (n_827), .Z
       (K15[27]));
  MUX2_X1_8T g13912(.I0 (K_r13[49]), .I1 (K_r13[15]), .S (n_1074), .Z
       (K15[28]));
  MUX2_X1_8T g13913(.I0 (K_r13[9]), .I1 (K_r13[30]), .S (n_1058), .Z
       (K15[29]));
  MUX2_X1_8T g13914(.I0 (K_r13[38]), .I1 (K_r13[0]), .S (n_1041), .Z
       (K15[30]));
  MUX2_X1_8T g13915(.I0 (K_r13[0]), .I1 (K_r13[21]), .S (n_975), .Z
       (K15[31]));
  MUX2_X1_8T g13916(.I0 (K_r13[15]), .I1 (K_r13[36]), .S (n_1173), .Z
       (K15[32]));
  MUX2_X1_8T g13917(.I0 (K_r13[37]), .I1 (K_r13[31]), .S (n_1008), .Z
       (K15[33]));
  MUX2_X1_8T g13920(.I0 (K_r13[16]), .I1 (K_r13[37]), .S (n_1140), .Z
       (K15[36]));
  MUX2_X1_8T g13923(.I0 (K_r13[28]), .I1 (K_r13[49]), .S (n_1157), .Z
       (K15[41]));
  MUX2_X1_8T g13924(.I0 (K_r13[51]), .I1 (K_r13[45]), .S (n_1157), .Z
       (K15[42]));
  MUX2_X1_8T g13925(.I0 (K_r13[2]), .I1 (K_r13[23]), .S (n_1074), .Z
       (K15[43]));
  MUX2_X1_12T g13926(.I0 (K_r13[29]), .I1 (K_r13[50]), .S (n_942), .Z
       (K15[44]));
  MUX2_X1_12T g13927(.I0 (K_r13[30]), .I1 (K_r13[51]), .S (n_1206), .Z
       (K15[45]));
  MUX2_X1_8T g13928(.I0 (K_r13[42]), .I1 (K_r13[8]), .S (n_992), .Z
       (K15[46]));
  MUX2_X1_12T g13929(.I0 (K_r13[13]), .I1 (K_r13[34]), .S (n_909), .Z
       (K15[7]));
  MUX2_X1_8T g13931(.I0 (K_r13[14]), .I1 (K_r13[35]), .S (n_1190), .Z
       (K15[48]));
  MUX2_X1_8T g13932(.I0 (K_r13[8]), .I1 (K_r13[29]), .S (n_1107), .Z
       (K15[39]));
  MUX2_X1_8T g13933(.I0 (K_r13[52]), .I1 (K_r13[14]), .S (n_1074), .Z
       (K15[47]));
  MUX2_X1_12T g13934(.I0 (K_r13[33]), .I1 (K_r13[54]), .S (n_827), .Z
       (K15[1]));
  MUX2_X1_8T g13935(.I0 (K_r13[12]), .I1 (K_r13[33]), .S (n_1041), .Z
       (K15[3]));
  MUX2_X1_8T g14003(.I0 (K_r12[55]), .I1 (K_r12[47]), .S (n_1058), .Z
       (K14[3]));
  MUX2_X1_12T g14006(.I0 (K_r12[10]), .I1 (K_r12[34]), .S (n_909), .Z
       (K14[5]));
  MUX2_X1_8T g14007(.I0 (K_r12[13]), .I1 (K_r12[5]), .S (n_1025), .Z
       (K14[6]));
  MUX2_X1_12T g14009(.I0 (K_r12[3]), .I1 (K_r12[27]), .S (n_876), .Z
       (K14[8]));
  MUX2_X1_8T g14010(.I0 (K_r12[26]), .I1 (K_r12[18]), .S (n_1058), .Z
       (K14[9]));
  MUX2_X1_8T g14011(.I0 (K_r12[20]), .I1 (K_r12[12]), .S (n_1058), .Z
       (K14[10]));
  MUX2_X1_8T g14012(.I0 (K_r12[11]), .I1 (K_r12[3]), .S (n_1008), .Z
       (K14[11]));
  MUX2_X1_8T g14013(.I0 (K_r12[48]), .I1 (K_r12[40]), .S (n_975), .Z
       (K14[12]));
  MUX2_X1_12T g14014(.I0 (K_r12[25]), .I1 (K_r12[17]), .S (n_926), .Z
       (K14[13]));
  MUX2_X1_8T g14016(.I0 (K_r12[5]), .I1 (K_r12[54]), .S (n_959), .Z
       (K14[15]));
  MUX2_X1_12T g14017(.I0 (K_r12[6]), .I1 (K_r12[55]), .S (n_860), .Z
       (K14[16]));
  MUX2_X1_8T g14018(.I0 (K_r12[46]), .I1 (K_r12[13]), .S (n_975), .Z
       (K14[17]));
  MUX2_X1_12T g14019(.I0 (K_r12[34]), .I1 (K_r12[26]), .S (n_926), .Z
       (K14[18]));
  MUX2_X1_8T g14020(.I0 (K_r12[33]), .I1 (K_r12[25]), .S (n_1124), .Z
       (K14[19]));
  MUX2_X1_8T g14021(.I0 (K_r12[27]), .I1 (K_r12[19]), .S (n_1124), .Z
       (K14[20]));
  MUX2_X1_12T g14022(.I0 (K_r12[53]), .I1 (K_r12[20]), .S (n_876), .Z
       (K14[21]));
  MUX2_X1_8T g14024(.I0 (K_r12[12]), .I1 (K_r12[4]), .S (n_975), .Z
       (K14[23]));
  MUX2_X1_12T g14025(.I0 (K_r12[17]), .I1 (K_r12[41]), .S (n_909), .Z
       (K14[24]));
  MUX2_X1_8T g14026(.I0 (K_r12[30]), .I1 (K_r12[52]), .S (n_975), .Z
       (K14[26]));
  MUX2_X1_12T g14027(.I0 (K_r12[52]), .I1 (K_r12[42]), .S (n_876), .Z
       (K14[27]));
  MUX2_X1_8T g14028(.I0 (K_r12[35]), .I1 (K_r12[29]), .S (n_1206), .Z
       (K14[28]));
  MUX2_X1_8T g14029(.I0 (K_r12[50]), .I1 (K_r12[44]), .S (n_1190), .Z
       (K14[29]));
  MUX2_X1_8T g14030(.I0 (K_r12[51]), .I1 (K_r12[14]), .S (n_1190), .Z
       (K14[30]));
  MUX2_X1_12T g14031(.I0 (K_r12[45]), .I1 (K_r12[35]), .S (n_843), .Z
       (K14[31]));
  MUX2_X1_8T g14032(.I0 (K_r12[1]), .I1 (K_r12[50]), .S (n_1025), .Z
       (K14[32]));
  MUX2_X1_8T g14033(.I0 (K_r12[23]), .I1 (K_r12[45]), .S (n_1041), .Z
       (K14[33]));
  MUX2_X1_8T g14034(.I0 (K_r12[36]), .I1 (K_r12[30]), .S (n_1173), .Z
       (K14[34]));
  MUX2_X1_8T g14036(.I0 (K_r12[2]), .I1 (K_r12[51]), .S (n_1140), .Z
       (K14[36]));
  MUX2_X1_8T g14037(.I0 (K_r12[29]), .I1 (K_r12[23]), .S (n_1190), .Z
       (K14[37]));
  MUX2_X1_8T g14038(.I0 (K_r12[9]), .I1 (K_r12[31]), .S (n_1091), .Z
       (K14[38]));
  MUX2_X1_8T g14040(.I0 (K_r12[14]), .I1 (K_r12[8]), .S (n_992), .Z
       (K14[41]));
  MUX2_X1_8T g14041(.I0 (K_r12[37]), .I1 (K_r12[0]), .S (n_992), .Z
       (K14[42]));
  MUX2_X1_8T g14042(.I0 (K_r12[43]), .I1 (K_r12[37]), .S (n_1091), .Z
       (K14[43]));
  MUX2_X1_12T g14043(.I0 (K_r12[15]), .I1 (K_r12[9]), .S (n_926), .Z
       (K14[44]));
  MUX2_X1_12T g14044(.I0 (K_r12[16]), .I1 (K_r12[38]), .S (n_926), .Z
       (K14[45]));
  MUX2_X1_8T g14045(.I0 (K_r12[28]), .I1 (K_r12[22]), .S (n_1190), .Z
       (K14[46]));
  MUX2_X1_12T g14046(.I0 (K_r12[38]), .I1 (K_r12[28]), .S (n_827), .Z
       (K14[47]));
  MUX2_X1_8T g14047(.I0 (K_r12[31]), .I1 (K_r12[21]), .S (n_1107), .Z
       (K14[40]));
  MUX2_X1_8T g14048(.I0 (K_r12[0]), .I1 (K_r12[49]), .S (n_1107), .Z
       (K14[48]));
  MUX2_X1_8T g14049(.I0 (K_r12[8]), .I1 (K_r12[2]), .S (n_1058), .Z
       (K14[25]));
  MUX2_X1_12T g14050(.I0 (K_r12[19]), .I1 (K_r12[11]), .S (n_909), .Z
       (K14[1]));
  MUX2_X1_8T g14051(.I0 (K_r12[32]), .I1 (K_r12[24]), .S (n_1058), .Z
       (K14[4]));
  MUX2_X1_8T g14109(.I0 (K_r11[16]), .I1 (K_r11[7]), .S (n_1008), .Z
       (K13[26]));
  MUX2_X1_8T g14111(.I0 (K_r11[41]), .I1 (K_r11[4]), .S (n_1025), .Z
       (K13[3]));
  MUX2_X1_8T g14112(.I0 (K_r11[18]), .I1 (K_r11[13]), .S (n_1190), .Z
       (K13[4]));
  MUX2_X1_12T g14113(.I0 (K_r11[53]), .I1 (K_r11[48]), .S (n_876), .Z
       (K13[5]));
  MUX2_X1_8T g14114(.I0 (K_r11[24]), .I1 (K_r11[19]), .S (n_1190), .Z
       (K13[6]));
  MUX2_X1_8T g14115(.I0 (K_r11[10]), .I1 (K_r11[5]), .S (n_1140), .Z
       (K13[7]));
  MUX2_X1_12T g14116(.I0 (K_r11[46]), .I1 (K_r11[41]), .S (n_876), .Z
       (K13[8]));
  MUX2_X1_8T g14118(.I0 (K_r11[6]), .I1 (K_r11[26]), .S (n_1008), .Z
       (K13[10]));
  MUX2_X1_8T g14119(.I0 (K_r11[54]), .I1 (K_r11[17]), .S (n_1008), .Z
       (K13[11]));
  MUX2_X1_8T g14120(.I0 (K_r11[34]), .I1 (K_r11[54]), .S (n_1091), .Z
       (K13[12]));
  MUX2_X1_12T g14121(.I0 (K_r11[11]), .I1 (K_r11[6]), .S (n_843), .Z
       (K13[13]));
  MUX2_X1_8T g14122(.I0 (K_r11[40]), .I1 (K_r11[3]), .S (n_893), .Z
       (K13[14]));
  MUX2_X1_8T g14123(.I0 (K_r11[48]), .I1 (K_r11[11]), .S (n_893), .Z
       (K13[15]));
  MUX2_X1_12T g14124(.I0 (K_r11[17]), .I1 (K_r11[12]), .S (n_893), .Z
       (K13[16]));
  MUX2_X1_12T g14125(.I0 (K_r11[32]), .I1 (K_r11[27]), .S (n_827), .Z
       (K13[17]));
  MUX2_X1_12T g14126(.I0 (K_r11[20]), .I1 (K_r11[40]), .S (n_827), .Z
       (K13[18]));
  MUX2_X1_12T g14127(.I0 (K_r11[19]), .I1 (K_r11[39]), .S (n_893), .Z
       (K13[19]));
  MUX2_X1_8T g14128(.I0 (K_r11[13]), .I1 (K_r11[33]), .S (n_1124), .Z
       (K13[20]));
  MUX2_X1_8T g14129(.I0 (K_r11[39]), .I1 (K_r11[34]), .S (n_1124), .Z
       (K13[21]));
  MUX2_X1_8T g14130(.I0 (K_r11[47]), .I1 (K_r11[10]), .S (n_1058), .Z
       (K13[22]));
  MUX2_X1_8T g14131(.I0 (K_r11[55]), .I1 (K_r11[18]), .S (n_1041), .Z
       (K13[23]));
  MUX2_X1_12T g14132(.I0 (K_r11[3]), .I1 (K_r11[55]), .S (n_843), .Z
       (K13[24]));
  MUX2_X1_8T g14133(.I0 (K_r11[49]), .I1 (K_r11[16]), .S (n_1041), .Z
       (K13[25]));
  MUX2_X1_12T g14135(.I0 (K_r11[38]), .I1 (K_r11[1]), .S (n_843), .Z
       (K13[27]));
  MUX2_X1_8T g14136(.I0 (K_r11[21]), .I1 (K_r11[43]), .S (n_1091), .Z
       (K13[28]));
  MUX2_X1_8T g14137(.I0 (K_r11[36]), .I1 (K_r11[31]), .S (n_975), .Z
       (K13[29]));
  MUX2_X1_8T g14138(.I0 (K_r11[37]), .I1 (K_r11[28]), .S (n_1074), .Z
       (K13[30]));
  MUX2_X1_12T g14139(.I0 (K_r11[31]), .I1 (K_r11[49]), .S (n_827), .Z
       (K13[31]));
  MUX2_X1_8T g14140(.I0 (K_r11[42]), .I1 (K_r11[9]), .S (n_1058), .Z
       (K13[32]));
  MUX2_X1_8T g14141(.I0 (K_r11[9]), .I1 (K_r11[0]), .S (n_1058), .Z
       (K13[33]));
  MUX2_X1_8T g14142(.I0 (K_r11[22]), .I1 (K_r11[44]), .S (n_959), .Z
       (K13[34]));
  MUX2_X1_8T g14143(.I0 (K_r11[52]), .I1 (K_r11[15]), .S (n_959), .Z
       (K13[35]));
  MUX2_X1_8T g14144(.I0 (K_r11[43]), .I1 (K_r11[38]), .S (n_959), .Z
       (K13[36]));
  MUX2_X1_8T g14145(.I0 (K_r11[15]), .I1 (K_r11[37]), .S (n_1157), .Z
       (K13[37]));
  MUX2_X1_8T g14148(.I0 (K_r11[44]), .I1 (K_r11[35]), .S (n_1041), .Z
       (K13[40]));
  MUX2_X1_12T g14150(.I0 (K_r11[1]), .I1 (K_r11[23]), .S (n_843), .Z
       (K13[44]));
  MUX2_X1_12T g14151(.I0 (K_r11[51]), .I1 (K_r11[42]), .S (n_893), .Z
       (K13[47]));
  MUX2_X1_12T g14152(.I0 (K_r11[2]), .I1 (K_r11[52]), .S (n_843), .Z
       (K13[45]));
  MUX2_X1_12T g14153(.I0 (K_r11[14]), .I1 (K_r11[36]), .S (n_843), .Z
       (K13[46]));
  MUX2_X1_8T g14154(.I0 (K_r11[45]), .I1 (K_r11[8]), .S (n_1190), .Z
       (K13[48]));
  MUX2_X1_8T g14156(.I0 (K_r11[0]), .I1 (K_r11[22]), .S (n_1074), .Z
       (K13[41]));
  MUX2_X1_8T g14157(.I0 (K_r11[23]), .I1 (K_r11[14]), .S (n_1074), .Z
       (K13[42]));
  MUX2_X1_12T g14158(.I0 (K_r11[5]), .I1 (K_r11[25]), .S (n_843), .Z
       (K13[1]));
  MUX2_X1_8T g14215(.I0 (K_r10[7]), .I1 (K_r10[2]), .S (n_1091), .Z
       (K12[28]));
  MUX2_X1_12T g14218(.I0 (K_r10[39]), .I1 (K_r10[5]), .S (n_876), .Z
       (K12[5]));
  MUX2_X1_8T g14220(.I0 (K_r10[53]), .I1 (K_r10[19]), .S (n_1140), .Z
       (K12[7]));
  MUX2_X1_12T g14221(.I0 (K_r10[32]), .I1 (K_r10[55]), .S (n_942), .Z
       (K12[8]));
  MUX2_X1_8T g14222(.I0 (K_r10[55]), .I1 (K_r10[46]), .S (n_1058), .Z
       (K12[9]));
  MUX2_X1_8T g14223(.I0 (K_r10[17]), .I1 (K_r10[40]), .S (n_1124), .Z
       (K12[10]));
  MUX2_X1_8T g14224(.I0 (K_r10[40]), .I1 (K_r10[6]), .S (n_1008), .Z
       (K12[11]));
  MUX2_X1_8T g14225(.I0 (K_r10[20]), .I1 (K_r10[11]), .S (n_1140), .Z
       (K12[12]));
  MUX2_X1_12T g14226(.I0 (K_r10[54]), .I1 (K_r10[20]), .S (n_843), .Z
       (K12[13]));
  MUX2_X1_12T g14227(.I0 (K_r10[26]), .I1 (K_r10[17]), .S (n_926), .Z
       (K12[14]));
  MUX2_X1_8T g14228(.I0 (K_r10[34]), .I1 (K_r10[25]), .S (n_1173), .Z
       (K12[15]));
  MUX2_X1_12T g14229(.I0 (K_r10[3]), .I1 (K_r10[26]), .S (n_876), .Z
       (K12[16]));
  MUX2_X1_8T g14230(.I0 (K_r10[18]), .I1 (K_r10[41]), .S (n_1157), .Z
       (K12[17]));
  MUX2_X1_12T g14231(.I0 (K_r10[6]), .I1 (K_r10[54]), .S (n_860), .Z
       (K12[18]));
  MUX2_X1_8T g14233(.I0 (K_r10[24]), .I1 (K_r10[47]), .S (n_1091), .Z
       (K12[20]));
  MUX2_X1_8T g14234(.I0 (K_r10[25]), .I1 (K_r10[48]), .S (n_1107), .Z
       (K12[21]));
  MUX2_X1_8T g14235(.I0 (K_r10[33]), .I1 (K_r10[24]), .S (n_1140), .Z
       (K12[22]));
  MUX2_X1_8T g14236(.I0 (K_r10[41]), .I1 (K_r10[32]), .S (n_1157), .Z
       (K12[23]));
  MUX2_X1_12T g14237(.I0 (K_r10[46]), .I1 (K_r10[12]), .S (n_827), .Z
       (K12[24]));
  MUX2_X1_8T g14238(.I0 (K_r10[35]), .I1 (K_r10[30]), .S (n_1124), .Z
       (K12[25]));
  MUX2_X1_8T g14239(.I0 (K_r10[2]), .I1 (K_r10[21]), .S (n_1140), .Z
       (K12[26]));
  MUX2_X1_12T g14240(.I0 (K_r10[51]), .I1 (K_r10[15]), .S (n_827), .Z
       (K12[27]));
  MUX2_X1_8T g14241(.I0 (K_r10[23]), .I1 (K_r10[42]), .S (n_1140), .Z
       (K12[30]));
  MUX2_X1_12T g14242(.I0 (K_r10[44]), .I1 (K_r10[8]), .S (n_1206), .Z
       (K12[31]));
  MUX2_X1_12T g14243(.I0 (K_r10[28]), .I1 (K_r10[23]), .S (n_893), .Z
       (K12[32]));
  MUX2_X1_8T g14244(.I0 (K_r10[50]), .I1 (K_r10[14]), .S (n_1008), .Z
       (K12[33]));
  MUX2_X1_12T g14245(.I0 (K_r10[8]), .I1 (K_r10[31]), .S (n_926), .Z
       (K12[34]));
  MUX2_X1_8T g14246(.I0 (K_r10[38]), .I1 (K_r10[29]), .S (n_959), .Z
       (K12[35]));
  MUX2_X1_8T g14247(.I0 (K_r10[29]), .I1 (K_r10[52]), .S (n_1190), .Z
       (K12[36]));
  MUX2_X1_8T g14248(.I0 (K_r10[1]), .I1 (K_r10[51]), .S (n_975), .Z
       (K12[37]));
  MUX2_X1_8T g14249(.I0 (K_r10[36]), .I1 (K_r10[0]), .S (n_975), .Z
       (K12[38]));
  MUX2_X1_8T g14250(.I0 (K_r10[21]), .I1 (K_r10[16]), .S (n_975), .Z
       (K12[39]));
  MUX2_X1_8T g14251(.I0 (K_r10[30]), .I1 (K_r10[49]), .S (n_1124), .Z
       (K12[40]));
  MUX2_X1_8T g14252(.I0 (K_r10[45]), .I1 (K_r10[36]), .S (n_1140), .Z
       (K12[41]));
  MUX2_X1_8T g14253(.I0 (K_r10[9]), .I1 (K_r10[28]), .S (n_1140), .Z
       (K12[42]));
  MUX2_X1_12T g14254(.I0 (K_r10[48]), .I1 (K_r10[39]), .S (n_909), .Z
       (K12[1]));
  MUX2_X1_12T g14255(.I0 (K_r10[43]), .I1 (K_r10[7]), .S (n_827), .Z
       (K12[45]));
  MUX2_X1_8T g14256(.I0 (K_r10[0]), .I1 (K_r10[50]), .S (n_1157), .Z
       (K12[46]));
  MUX2_X1_12T g14258(.I0 (K_r10[42]), .I1 (K_r10[37]), .S (n_843), .Z
       (K12[44]));
  MUX2_X1_12T g14259(.I0 (K_r10[37]), .I1 (K_r10[1]), .S (n_1206), .Z
       (K12[47]));
  MUX2_X1_8T g14261(.I0 (K_r10[27]), .I1 (K_r10[18]), .S (n_1173), .Z
       (K12[3]));
  MUX2_X1_8T g14263(.I0 (K_r10[22]), .I1 (K_r10[45]), .S (n_959), .Z
       (K12[29]));
  MUX2_X1_8T g14321(.I0 (K_r9[6]), .I1 (K_r9[25]), .S (n_1074), .Z
       (K11[12]));
  MUX2_X1_8T g14322(.I0 (K_r9[26]), .I1 (K_r9[20]), .S (n_1140), .Z
       (K11[11]));
  MUX2_X1_12T g14324(.I0 (K_r9[46]), .I1 (K_r9[40]), .S (n_909), .Z
       (K11[16]));
  MUX2_X1_8T g14325(.I0 (K_r9[4]), .I1 (K_r9[55]), .S (n_1140), .Z
       (K11[17]));
  MUX2_X1_12T g14326(.I0 (K_r9[17]), .I1 (K_r9[11]), .S (n_876), .Z
       (K11[18]));
  MUX2_X1_8T g14328(.I0 (K_r9[10]), .I1 (K_r9[4]), .S (n_1058), .Z
       (K11[20]));
  MUX2_X1_8T g14329(.I0 (K_r9[11]), .I1 (K_r9[5]), .S (n_1058), .Z
       (K11[21]));
  MUX2_X1_8T g14331(.I0 (K_r9[27]), .I1 (K_r9[46]), .S (n_1025), .Z
       (K11[23]));
  MUX2_X1_12T g14332(.I0 (K_r9[32]), .I1 (K_r9[26]), .S (n_909), .Z
       (K11[24]));
  MUX2_X1_8T g14333(.I0 (K_r9[21]), .I1 (K_r9[44]), .S (n_1058), .Z
       (K11[25]));
  MUX2_X1_8T g14334(.I0 (K_r9[43]), .I1 (K_r9[35]), .S (n_1058), .Z
       (K11[26]));
  MUX2_X1_12T g14335(.I0 (K_r9[37]), .I1 (K_r9[29]), .S (n_926), .Z
       (K11[27]));
  MUX2_X1_8T g14336(.I0 (K_r9[52]), .I1 (K_r9[16]), .S (n_992), .Z
       (K11[28]));
  MUX2_X1_8T g14337(.I0 (K_r9[8]), .I1 (K_r9[0]), .S (n_1025), .Z
       (K11[29]));
  MUX2_X1_12T g14339(.I0 (K_r9[30]), .I1 (K_r9[22]), .S (n_926), .Z
       (K11[31]));
  MUX2_X1_12T g14340(.I0 (K_r9[14]), .I1 (K_r9[37]), .S (n_876), .Z
       (K11[32]));
  MUX2_X1_8T g14341(.I0 (K_r9[36]), .I1 (K_r9[28]), .S (n_1157), .Z
       (K11[33]));
  MUX2_X1_8T g14343(.I0 (K_r9[51]), .I1 (K_r9[43]), .S (n_1206), .Z
       (K11[35]));
  MUX2_X1_8T g14344(.I0 (K_r9[15]), .I1 (K_r9[7]), .S (n_1206), .Z
       (K11[36]));
  MUX2_X1_8T g14345(.I0 (K_r9[42]), .I1 (K_r9[38]), .S (n_992), .Z
       (K11[37]));
  MUX2_X1_8T g14346(.I0 (K_r9[22]), .I1 (K_r9[14]), .S (n_992), .Z
       (K11[38]));
  MUX2_X1_8T g14347(.I0 (K_r9[7]), .I1 (K_r9[30]), .S (n_1008), .Z
       (K11[39]));
  MUX2_X1_8T g14348(.I0 (K_r9[16]), .I1 (K_r9[8]), .S (n_1008), .Z
       (K11[40]));
  MUX2_X1_8T g14349(.I0 (K_r9[31]), .I1 (K_r9[50]), .S (n_1091), .Z
       (K11[41]));
  MUX2_X1_8T g14350(.I0 (K_r9[50]), .I1 (K_r9[42]), .S (n_1091), .Z
       (K11[42]));
  MUX2_X1_12T g14352(.I0 (K_r9[28]), .I1 (K_r9[51]), .S (n_909), .Z
       (K11[44]));
  MUX2_X1_12T g14353(.I0 (K_r9[23]), .I1 (K_r9[15]), .S (n_926), .Z
       (K11[47]));
  MUX2_X1_8T g14355(.I0 (K_r9[12]), .I1 (K_r9[6]), .S (n_1140), .Z
       (K11[14]));
  MUX2_X1_8T g14356(.I0 (K_r9[20]), .I1 (K_r9[39]), .S (n_1140), .Z
       (K11[15]));
  MUX2_X1_8T g14357(.I0 (K_r9[45]), .I1 (K_r9[9]), .S (n_1140), .Z
       (K11[46]));
  MUX2_X1_12T g14358(.I0 (K_r9[29]), .I1 (K_r9[21]), .S (n_860), .Z
       (K11[45]));
  MUX2_X1_12T g14359(.I0 (K_r9[40]), .I1 (K_r9[34]), .S (n_827), .Z
       (K11[13]));
  MUX2_X1_12T g14360(.I0 (K_r9[34]), .I1 (K_r9[53]), .S (n_843), .Z
       (K11[1]));
  MUX2_X1_8T g14362(.I0 (K_r9[13]), .I1 (K_r9[32]), .S (n_1140), .Z
       (K11[3]));
  MUX2_X1_8T g14363(.I0 (K_r9[47]), .I1 (K_r9[41]), .S (n_1041), .Z
       (K11[4]));
  MUX2_X1_12T g14364(.I0 (K_r9[25]), .I1 (K_r9[19]), .S (n_843), .Z
       (K11[5]));
  MUX2_X1_8T g14365(.I0 (K_r9[53]), .I1 (K_r9[47]), .S (n_1041), .Z
       (K11[6]));
  MUX2_X1_8T g14366(.I0 (K_r9[39]), .I1 (K_r9[33]), .S (n_1091), .Z
       (K11[7]));
  MUX2_X1_12T g14367(.I0 (K_r9[18]), .I1 (K_r9[12]), .S (n_926), .Z
       (K11[8]));
  MUX2_X1_8T g14368(.I0 (K_r9[41]), .I1 (K_r9[3]), .S (n_1091), .Z
       (K11[9]));
  MUX2_X1_8T g14369(.I0 (K_r9[3]), .I1 (K_r9[54]), .S (n_1190), .Z
       (K11[10]));
  MUX2_X1_8T g14427(.I0 (K_r8[9]), .I1 (K_r8[29]), .S (n_1074), .Z
       (K10[47]));
  MUX2_X1_8T g14429(.I0 (K_r8[33]), .I1 (K_r8[55]), .S (n_1074), .Z
       (K10[4]));
  MUX2_X1_12T g14430(.I0 (K_r8[11]), .I1 (K_r8[33]), .S (n_876), .Z
       (K10[5]));
  MUX2_X1_8T g14431(.I0 (K_r8[39]), .I1 (K_r8[4]), .S (n_1124), .Z
       (K10[6]));
  MUX2_X1_12T g14432(.I0 (K_r8[25]), .I1 (K_r8[47]), .S (n_827), .Z
       (K10[7]));
  MUX2_X1_12T g14433(.I0 (K_r8[4]), .I1 (K_r8[26]), .S (n_909), .Z
       (K10[8]));
  MUX2_X1_8T g14434(.I0 (K_r8[27]), .I1 (K_r8[17]), .S (n_975), .Z
       (K10[9]));
  MUX2_X1_8T g14435(.I0 (K_r8[46]), .I1 (K_r8[11]), .S (n_959), .Z
       (K10[10]));
  MUX2_X1_8T g14437(.I0 (K_r8[17]), .I1 (K_r8[39]), .S (n_1041), .Z
       (K10[12]));
  MUX2_X1_12T g14438(.I0 (K_r8[26]), .I1 (K_r8[48]), .S (n_909), .Z
       (K10[13]));
  MUX2_X1_8T g14439(.I0 (K_r8[55]), .I1 (K_r8[20]), .S (n_1041), .Z
       (K10[14]));
  MUX2_X1_8T g14440(.I0 (K_r8[6]), .I1 (K_r8[53]), .S (n_1206), .Z
       (K10[15]));
  MUX2_X1_12T g14441(.I0 (K_r8[32]), .I1 (K_r8[54]), .S (n_876), .Z
       (K10[16]));
  MUX2_X1_8T g14442(.I0 (K_r8[47]), .I1 (K_r8[12]), .S (n_1008), .Z
       (K10[17]));
  MUX2_X1_12T g14443(.I0 (K_r8[3]), .I1 (K_r8[25]), .S (n_876), .Z
       (K10[18]));
  MUX2_X1_8T g14444(.I0 (K_r8[34]), .I1 (K_r8[24]), .S (n_992), .Z
       (K10[19]));
  MUX2_X1_8T g14445(.I0 (K_r8[53]), .I1 (K_r8[18]), .S (n_1058), .Z
       (K10[20]));
  MUX2_X1_12T g14446(.I0 (K_r8[54]), .I1 (K_r8[19]), .S (n_926), .Z
       (K10[21]));
  MUX2_X1_8T g14447(.I0 (K_r8[5]), .I1 (K_r8[27]), .S (n_1025), .Z
       (K10[22]));
  MUX2_X1_8T g14448(.I0 (K_r8[13]), .I1 (K_r8[3]), .S (n_1025), .Z
       (K10[23]));
  MUX2_X1_12T g14449(.I0 (K_r8[18]), .I1 (K_r8[40]), .S (n_827), .Z
       (K10[24]));
  MUX2_X1_8T g14450(.I0 (K_r8[7]), .I1 (K_r8[31]), .S (n_992), .Z
       (K10[25]));
  MUX2_X1_8T g14451(.I0 (K_r8[29]), .I1 (K_r8[49]), .S (n_992), .Z
       (K10[26]));
  MUX2_X1_12T g14452(.I0 (K_r8[23]), .I1 (K_r8[43]), .S (n_942), .Z
       (K10[27]));
  MUX2_X1_8T g14453(.I0 (K_r8[38]), .I1 (K_r8[30]), .S (n_975), .Z
       (K10[28]));
  MUX2_X1_8T g14454(.I0 (K_r8[49]), .I1 (K_r8[14]), .S (n_1074), .Z
       (K10[29]));
  MUX2_X1_8T g14455(.I0 (K_r8[50]), .I1 (K_r8[15]), .S (n_1074), .Z
       (K10[30]));
  MUX2_X1_8T g14456(.I0 (K_r8[0]), .I1 (K_r8[51]), .S (n_975), .Z
       (K10[32]));
  MUX2_X1_12T g14458(.I0 (K_r8[35]), .I1 (K_r8[0]), .S (n_909), .Z
       (K10[34]));
  MUX2_X1_8T g14460(.I0 (K_r8[1]), .I1 (K_r8[21]), .S (n_959), .Z
       (K10[36]));
  MUX2_X1_8T g14461(.I0 (K_r8[28]), .I1 (K_r8[52]), .S (n_1074), .Z
       (K10[37]));
  MUX2_X1_8T g14463(.I0 (K_r8[52]), .I1 (K_r8[44]), .S (n_1173), .Z
       (K10[39]));
  MUX2_X1_8T g14464(.I0 (K_r8[2]), .I1 (K_r8[22]), .S (n_1157), .Z
       (K10[40]));
  MUX2_X1_8T g14465(.I0 (K_r8[44]), .I1 (K_r8[9]), .S (n_1041), .Z
       (K10[41]));
  MUX2_X1_8T g14466(.I0 (K_r8[36]), .I1 (K_r8[1]), .S (n_1025), .Z
       (K10[42]));
  MUX2_X1_8T g14467(.I0 (K_r8[42]), .I1 (K_r8[7]), .S (n_1025), .Z
       (K10[43]));
  MUX2_X1_12T g14468(.I0 (K_r8[14]), .I1 (K_r8[38]), .S (n_926), .Z
       (K10[44]));
  MUX2_X1_12T g14469(.I0 (K_r8[15]), .I1 (K_r8[35]), .S (n_876), .Z
       (K10[45]));
  MUX2_X1_8T g14471(.I0 (K_r8[24]), .I1 (K_r8[46]), .S (n_1140), .Z
       (K10[3]));
  MUX2_X1_8T g14472(.I0 (K_r8[30]), .I1 (K_r8[50]), .S (n_1140), .Z
       (K10[48]));
  MUX2_X1_8T g14474(.I0 (K_r8[31]), .I1 (K_r8[23]), .S (n_1074), .Z
       (K10[46]));
  MUX2_X1_12T g14475(.I0 (K_r8[20]), .I1 (K_r8[10]), .S (n_843), .Z
       (K10[1]));
  MUX2_X1_12T g14533(.I0 (K_r7[6]), .I1 (K_r7[24]), .S (n_893), .Z
       (K9[1]));
  MUX2_X1_8T g14535(.I0 (K_r7[16]), .I1 (K_r7[9]), .S (n_1074), .Z
       (K9[48]));
  MUX2_X1_8T g14536(.I0 (K_r7[10]), .I1 (K_r7[3]), .S (n_1025), .Z
       (K9[3]));
  MUX2_X1_8T g14537(.I0 (K_r7[19]), .I1 (K_r7[12]), .S (n_1190), .Z
       (K9[4]));
  MUX2_X1_12T g14538(.I0 (K_r7[54]), .I1 (K_r7[47]), .S (n_843), .Z
       (K9[5]));
  MUX2_X1_12T g14540(.I0 (K_r7[11]), .I1 (K_r7[4]), .S (n_942), .Z
       (K9[7]));
  MUX2_X1_12T g14541(.I0 (K_r7[47]), .I1 (K_r7[40]), .S (n_926), .Z
       (K9[8]));
  MUX2_X1_8T g14542(.I0 (K_r7[13]), .I1 (K_r7[6]), .S (n_992), .Z
       (K9[9]));
  MUX2_X1_8T g14543(.I0 (K_r7[32]), .I1 (K_r7[25]), .S (n_1190), .Z
       (K9[10]));
  MUX2_X1_8T g14544(.I0 (K_r7[55]), .I1 (K_r7[48]), .S (n_1173), .Z
       (K9[11]));
  MUX2_X1_8T g14545(.I0 (K_r7[3]), .I1 (K_r7[53]), .S (n_1173), .Z
       (K9[12]));
  MUX2_X1_12T g14546(.I0 (K_r7[12]), .I1 (K_r7[5]), .S (n_876), .Z
       (K9[13]));
  MUX2_X1_12T g14547(.I0 (K_r7[41]), .I1 (K_r7[34]), .S (n_827), .Z
       (K9[14]));
  MUX2_X1_8T g14548(.I0 (K_r7[17]), .I1 (K_r7[10]), .S (n_1206), .Z
       (K9[15]));
  MUX2_X1_12T g14549(.I0 (K_r7[18]), .I1 (K_r7[11]), .S (n_909), .Z
       (K9[16]));
  MUX2_X1_8T g14550(.I0 (K_r7[33]), .I1 (K_r7[26]), .S (n_1157), .Z
       (K9[17]));
  MUX2_X1_12T g14551(.I0 (K_r7[46]), .I1 (K_r7[39]), .S (n_827), .Z
       (K9[18]));
  MUX2_X1_8T g14552(.I0 (K_r7[20]), .I1 (K_r7[13]), .S (n_1107), .Z
       (K9[19]));
  MUX2_X1_8T g14553(.I0 (K_r7[39]), .I1 (K_r7[32]), .S (n_1107), .Z
       (K9[20]));
  MUX2_X1_12T g14554(.I0 (K_r7[40]), .I1 (K_r7[33]), .S (n_893), .Z
       (K9[21]));
  MUX2_X1_8T g14555(.I0 (K_r7[48]), .I1 (K_r7[41]), .S (n_1025), .Z
       (K9[22]));
  MUX2_X1_8T g14556(.I0 (K_r7[24]), .I1 (K_r7[17]), .S (n_1140), .Z
       (K9[23]));
  MUX2_X1_12T g14557(.I0 (K_r7[4]), .I1 (K_r7[54]), .S (n_909), .Z
       (K9[24]));
  MUX2_X1_8T g14558(.I0 (K_r7[52]), .I1 (K_r7[45]), .S (n_1025), .Z
       (K9[25]));
  MUX2_X1_8T g14559(.I0 (K_r7[15]), .I1 (K_r7[8]), .S (n_1107), .Z
       (K9[26]));
  MUX2_X1_12T g14560(.I0 (K_r7[9]), .I1 (K_r7[2]), .S (n_827), .Z
       (K9[27]));
  MUX2_X1_8T g14561(.I0 (K_r7[51]), .I1 (K_r7[44]), .S (n_1107), .Z
       (K9[28]));
  MUX2_X1_8T g14562(.I0 (K_r7[35]), .I1 (K_r7[28]), .S (n_1107), .Z
       (K9[29]));
  MUX2_X1_12T g14564(.I0 (K_r7[2]), .I1 (K_r7[50]), .S (n_942), .Z
       (K9[31]));
  MUX2_X1_8T g14566(.I0 (K_r7[8]), .I1 (K_r7[1]), .S (n_1091), .Z
       (K9[33]));
  MUX2_X1_12T g14567(.I0 (K_r7[21]), .I1 (K_r7[14]), .S (n_1206), .Z
       (K9[34]));
  MUX2_X1_8T g14568(.I0 (K_r7[23]), .I1 (K_r7[16]), .S (n_1190), .Z
       (K9[35]));
  MUX2_X1_8T g14569(.I0 (K_r7[42]), .I1 (K_r7[35]), .S (n_1157), .Z
       (K9[36]));
  MUX2_X1_8T g14570(.I0 (K_r7[14]), .I1 (K_r7[7]), .S (n_1008), .Z
       (K9[37]));
  MUX2_X1_8T g14572(.I0 (K_r7[38]), .I1 (K_r7[31]), .S (n_1041), .Z
       (K9[39]));
  MUX2_X1_8T g14573(.I0 (K_r7[43]), .I1 (K_r7[36]), .S (n_1091), .Z
       (K9[40]));
  MUX2_X1_8T g14574(.I0 (K_r7[30]), .I1 (K_r7[23]), .S (n_1091), .Z
       (K9[41]));
  MUX2_X1_8T g14575(.I0 (K_r7[22]), .I1 (K_r7[15]), .S (n_1041), .Z
       (K9[42]));
  MUX2_X1_12T g14577(.I0 (K_r7[0]), .I1 (K_r7[52]), .S (n_926), .Z
       (K9[44]));
  MUX2_X1_12T g14578(.I0 (K_r7[1]), .I1 (K_r7[49]), .S (n_860), .Z
       (K9[45]));
  MUX2_X1_8T g14579(.I0 (K_r7[44]), .I1 (K_r7[37]), .S (n_1173), .Z
       (K9[46]));
  MUX2_X1_12T g14580(.I0 (K_r7[50]), .I1 (K_r7[43]), .S (n_827), .Z
       (K9[47]));
  MUX2_X1_8T g14641(.I0 (K_r6[3]), .I1 (K_r6[10]), .S (n_959), .Z
       (K8[3]));
  MUX2_X1_8T g14642(.I0 (K_r6[18]), .I1 (K_r6[25]), .S (n_1173), .Z
       (K8[6]));
  MUX2_X1_12T g14643(.I0 (K_r6[47]), .I1 (K_r6[54]), .S (n_860), .Z
       (K8[5]));
  MUX2_X1_8T g14644(.I0 (K_r6[12]), .I1 (K_r6[19]), .S (n_1107), .Z
       (K8[4]));
  MUX2_X1_12T g14645(.I0 (K_r6[4]), .I1 (K_r6[11]), .S (n_942), .Z
       (K8[7]));
  MUX2_X1_12T g14646(.I0 (K_r6[40]), .I1 (K_r6[47]), .S (n_1206), .Z
       (K8[8]));
  MUX2_X1_12T g14647(.I0 (K_r6[5]), .I1 (K_r6[12]), .S (n_1206), .Z
       (K8[13]));
  MUX2_X1_8T g14648(.I0 (K_r6[6]), .I1 (K_r6[13]), .S (n_1173), .Z
       (K8[9]));
  MUX2_X1_8T g14649(.I0 (K_r6[25]), .I1 (K_r6[32]), .S (n_1190), .Z
       (K8[10]));
  MUX2_X1_8T g14650(.I0 (K_r6[48]), .I1 (K_r6[55]), .S (n_1025), .Z
       (K8[11]));
  MUX2_X1_8T g14651(.I0 (K_r6[53]), .I1 (K_r6[3]), .S (n_1107), .Z
       (K8[12]));
  MUX2_X1_12T g14652(.I0 (K_r6[34]), .I1 (K_r6[41]), .S (n_860), .Z
       (K8[14]));
  MUX2_X1_8T g14653(.I0 (K_r6[10]), .I1 (K_r6[17]), .S (n_1157), .Z
       (K8[15]));
  MUX2_X1_12T g14654(.I0 (K_r6[11]), .I1 (K_r6[18]), .S (n_942), .Z
       (K8[16]));
  MUX2_X1_8T g14655(.I0 (K_r6[26]), .I1 (K_r6[33]), .S (n_959), .Z
       (K8[17]));
  MUX2_X1_12T g14656(.I0 (K_r6[39]), .I1 (K_r6[46]), .S (n_942), .Z
       (K8[18]));
  MUX2_X1_8T g14657(.I0 (K_r6[32]), .I1 (K_r6[39]), .S (n_1190), .Z
       (K8[20]));
  MUX2_X1_12T g14658(.I0 (K_r6[33]), .I1 (K_r6[40]), .S (n_827), .Z
       (K8[21]));
  MUX2_X1_8T g14659(.I0 (K_r6[13]), .I1 (K_r6[20]), .S (n_1190), .Z
       (K8[19]));
  MUX2_X1_8T g14660(.I0 (K_r6[17]), .I1 (K_r6[24]), .S (n_1157), .Z
       (K8[23]));
  MUX2_X1_8T g14661(.I0 (K_r6[45]), .I1 (K_r6[52]), .S (n_1091), .Z
       (K8[25]));
  MUX2_X1_8T g14662(.I0 (K_r6[8]), .I1 (K_r6[15]), .S (n_1190), .Z
       (K8[26]));
  MUX2_X1_12T g14663(.I0 (K_r6[2]), .I1 (K_r6[9]), .S (n_942), .Z
       (K8[27]));
  MUX2_X1_8T g14664(.I0 (K_r6[44]), .I1 (K_r6[51]), .S (n_959), .Z
       (K8[28]));
  MUX2_X1_12T g14665(.I0 (K_r6[52]), .I1 (K_r6[0]), .S (n_893), .Z
       (K8[44]));
  MUX2_X1_8T g14666(.I0 (K_r6[28]), .I1 (K_r6[35]), .S (n_1041), .Z
       (K8[29]));
  MUX2_X1_8T g14667(.I0 (K_r6[29]), .I1 (K_r6[36]), .S (n_1157), .Z
       (K8[30]));
  MUX2_X1_12T g14668(.I0 (K_r6[50]), .I1 (K_r6[2]), .S (n_1206), .Z
       (K8[31]));
  MUX2_X1_8T g14669(.I0 (K_r6[15]), .I1 (K_r6[22]), .S (n_1074), .Z
       (K8[42]));
  MUX2_X1_8T g14670(.I0 (K_r6[38]), .I1 (K_r6[45]), .S (n_1041), .Z
       (K8[32]));
  MUX2_X1_8T g14671(.I0 (K_r6[1]), .I1 (K_r6[8]), .S (n_1173), .Z
       (K8[33]));
  MUX2_X1_8T g14672(.I0 (K_r6[42]), .I1 (K_r6[49]), .S (n_1091), .Z
       (K8[38]));
  MUX2_X1_12T g14673(.I0 (K_r6[24]), .I1 (K_r6[6]), .S (n_876), .Z
       (K8[1]));
  MUX2_X1_12T g14675(.I0 (K_r6[54]), .I1 (K_r6[4]), .S (n_1206), .Z
       (K8[24]));
  MUX2_X1_8T g14676(.I0 (K_r6[36]), .I1 (K_r6[43]), .S (n_1190), .Z
       (K8[40]));
  MUX2_X1_8T g14677(.I0 (K_r6[23]), .I1 (K_r6[30]), .S (n_1041), .Z
       (K8[41]));
  MUX2_X1_8T g14678(.I0 (K_r6[41]), .I1 (K_r6[48]), .S (n_1041), .Z
       (K8[22]));
  MUX2_X1_12T g14679(.I0 (K_r6[14]), .I1 (K_r6[21]), .S (n_843), .Z
       (K8[34]));
  MUX2_X1_8T g14680(.I0 (K_r6[21]), .I1 (K_r6[28]), .S (n_1025), .Z
       (K8[43]));
  MUX2_X1_12T g14681(.I0 (K_r6[43]), .I1 (K_r6[50]), .S (n_876), .Z
       (K8[47]));
  MUX2_X1_12T g14682(.I0 (K_r6[49]), .I1 (K_r6[1]), .S (n_926), .Z
       (K8[45]));
  MUX2_X1_8T g14683(.I0 (K_r6[16]), .I1 (K_r6[23]), .S (n_975), .Z
       (K8[35]));
  MUX2_X1_8T g14684(.I0 (K_r6[9]), .I1 (K_r6[16]), .S (n_1107), .Z
       (K8[48]));
  MUX2_X1_8T g14685(.I0 (K_r6[35]), .I1 (K_r6[42]), .S (n_1058), .Z
       (K8[36]));
  MUX2_X1_12T g14686(.I0 (K_r6[37]), .I1 (K_r6[44]), .S (n_909), .Z
       (K8[46]));
  MUX2_X1_8T g14745(.I0 (K_r5[46]), .I1 (K_r5[24]), .S (n_1140), .Z
       (K7[3]));
  MUX2_X1_12T g14746(.I0 (K_r5[33]), .I1 (K_r5[11]), .S (n_909), .Z
       (K7[5]));
  MUX2_X1_8T g14748(.I0 (K_r5[47]), .I1 (K_r5[25]), .S (n_975), .Z
       (K7[7]));
  MUX2_X1_12T g14749(.I0 (K_r5[26]), .I1 (K_r5[4]), .S (n_843), .Z
       (K7[8]));
  MUX2_X1_8T g14750(.I0 (K_r5[4]), .I1 (K_r5[39]), .S (n_1025), .Z
       (K7[6]));
  MUX2_X1_8T g14751(.I0 (K_r5[17]), .I1 (K_r5[27]), .S (n_1041), .Z
       (K7[9]));
  MUX2_X1_8T g14752(.I0 (K_r5[11]), .I1 (K_r5[46]), .S (n_975), .Z
       (K7[10]));
  MUX2_X1_8T g14753(.I0 (K_r5[34]), .I1 (K_r5[12]), .S (n_1091), .Z
       (K7[11]));
  MUX2_X1_8T g14754(.I0 (K_r5[39]), .I1 (K_r5[17]), .S (n_1091), .Z
       (K7[12]));
  MUX2_X1_12T g14755(.I0 (K_r5[48]), .I1 (K_r5[26]), .S (n_827), .Z
       (K7[13]));
  MUX2_X1_8T g14756(.I0 (K_r5[20]), .I1 (K_r5[55]), .S (n_992), .Z
       (K7[14]));
  MUX2_X1_12T g14757(.I0 (K_r5[25]), .I1 (K_r5[3]), .S (n_942), .Z
       (K7[18]));
  MUX2_X1_8T g14758(.I0 (K_r5[53]), .I1 (K_r5[6]), .S (n_1058), .Z
       (K7[15]));
  MUX2_X1_12T g14759(.I0 (K_r5[54]), .I1 (K_r5[32]), .S (n_860), .Z
       (K7[16]));
  MUX2_X1_8T g14760(.I0 (K_r5[12]), .I1 (K_r5[47]), .S (n_1025), .Z
       (K7[17]));
  MUX2_X1_12T g14763(.I0 (K_r5[19]), .I1 (K_r5[54]), .S (n_942), .Z
       (K7[21]));
  MUX2_X1_8T g14764(.I0 (K_r5[31]), .I1 (K_r5[7]), .S (n_1140), .Z
       (K7[25]));
  MUX2_X1_12T g14765(.I0 (K_r5[40]), .I1 (K_r5[18]), .S (n_843), .Z
       (K7[24]));
  MUX2_X1_8T g14766(.I0 (K_r5[49]), .I1 (K_r5[29]), .S (n_893), .Z
       (K7[26]));
  MUX2_X1_12T g14767(.I0 (K_r5[35]), .I1 (K_r5[15]), .S (n_893), .Z
       (K7[45]));
  MUX2_X1_12T g14768(.I0 (K_r5[43]), .I1 (K_r5[23]), .S (n_876), .Z
       (K7[27]));
  MUX2_X1_8T g14769(.I0 (K_r5[30]), .I1 (K_r5[38]), .S (n_1206), .Z
       (K7[28]));
  MUX2_X1_12T g14772(.I0 (K_r5[36]), .I1 (K_r5[16]), .S (n_893), .Z
       (K7[31]));
  MUX2_X1_8T g14774(.I0 (K_r5[42]), .I1 (K_r5[22]), .S (n_1041), .Z
       (K7[33]));
  MUX2_X1_12T g14775(.I0 (K_r5[0]), .I1 (K_r5[35]), .S (n_843), .Z
       (K7[34]));
  MUX2_X1_8T g14776(.I0 (K_r5[9]), .I1 (K_r5[44]), .S (n_1074), .Z
       (K7[41]));
  MUX2_X1_8T g14777(.I0 (K_r5[2]), .I1 (K_r5[37]), .S (n_1124), .Z
       (K7[35]));
  MUX2_X1_8T g14778(.I0 (K_r5[52]), .I1 (K_r5[28]), .S (n_1074), .Z
       (K7[37]));
  MUX2_X1_8T g14779(.I0 (K_r5[28]), .I1 (K_r5[8]), .S (n_959), .Z
       (K7[38]));
  MUX2_X1_12T g14783(.I0 (K_r5[38]), .I1 (K_r5[14]), .S (n_926), .Z
       (K7[44]));
  MUX2_X1_8T g14784(.I0 (K_r5[29]), .I1 (K_r5[9]), .S (n_1157), .Z
       (K7[47]));
  MUX2_X1_8T g14785(.I0 (K_r5[3]), .I1 (K_r5[13]), .S (n_1091), .Z
       (K7[23]));
  MUX2_X1_8T g14786(.I0 (K_r5[21]), .I1 (K_r5[1]), .S (n_1091), .Z
       (K7[36]));
  MUX2_X1_8T g14788(.I0 (K_r5[27]), .I1 (K_r5[5]), .S (n_1107), .Z
       (K7[22]));
  MUX2_X1_12T g14790(.I0 (K_r5[10]), .I1 (K_r5[20]), .S (n_893), .Z
       (K7[1]));
  MUX2_X1_8T g14792(.I0 (K_r5[23]), .I1 (K_r5[31]), .S (n_1140), .Z
       (K7[46]));
  MUX2_X1_12T g14851(.I0 (K_r4[40]), .I1 (K_r4[46]), .S (n_876), .Z
       (K6[16]));
  MUX2_X1_8T g14852(.I0 (K_r4[20]), .I1 (K_r4[26]), .S (n_1124), .Z
       (K6[11]));
  MUX2_X1_8T g14853(.I0 (K_r4[54]), .I1 (K_r4[3]), .S (n_1008), .Z
       (K6[10]));
  MUX2_X1_8T g14854(.I0 (K_r4[3]), .I1 (K_r4[41]), .S (n_1173), .Z
       (K6[9]));
  MUX2_X1_8T g14855(.I0 (K_r4[25]), .I1 (K_r4[6]), .S (n_1157), .Z
       (K6[12]));
  MUX2_X1_12T g14856(.I0 (K_r4[34]), .I1 (K_r4[40]), .S (n_876), .Z
       (K6[13]));
  MUX2_X1_8T g14858(.I0 (K_r4[6]), .I1 (K_r4[12]), .S (n_1091), .Z
       (K6[14]));
  MUX2_X1_8T g14859(.I0 (K_r4[39]), .I1 (K_r4[20]), .S (n_1140), .Z
       (K6[15]));
  MUX2_X1_8T g14860(.I0 (K_r4[55]), .I1 (K_r4[4]), .S (n_1157), .Z
       (K6[17]));
  MUX2_X1_12T g14861(.I0 (K_r4[11]), .I1 (K_r4[17]), .S (n_827), .Z
       (K6[18]));
  MUX2_X1_8T g14862(.I0 (K_r4[10]), .I1 (K_r4[48]), .S (n_1206), .Z
       (K6[19]));
  MUX2_X1_8T g14864(.I0 (K_r4[13]), .I1 (K_r4[19]), .S (n_1008), .Z
       (K6[22]));
  MUX2_X1_12T g14865(.I0 (K_r4[26]), .I1 (K_r4[32]), .S (n_926), .Z
       (K6[24]));
  MUX2_X1_8T g14866(.I0 (K_r4[44]), .I1 (K_r4[21]), .S (n_1190), .Z
       (K6[25]));
  MUX2_X1_8T g14867(.I0 (K_r4[46]), .I1 (K_r4[27]), .S (n_959), .Z
       (K6[23]));
  MUX2_X1_8T g14868(.I0 (K_r4[35]), .I1 (K_r4[43]), .S (n_1124), .Z
       (K6[26]));
  MUX2_X1_12T g14869(.I0 (K_r4[29]), .I1 (K_r4[37]), .S (n_827), .Z
       (K6[27]));
  MUX2_X1_8T g14870(.I0 (K_r4[16]), .I1 (K_r4[52]), .S (n_1173), .Z
       (K6[28]));
  MUX2_X1_8T g14871(.I0 (K_r4[0]), .I1 (K_r4[8]), .S (n_1157), .Z
       (K6[29]));
  MUX2_X1_8T g14872(.I0 (K_r4[52]), .I1 (K_r4[1]), .S (n_959), .Z
       (K6[43]));
  MUX2_X1_8T g14873(.I0 (K_r4[1]), .I1 (K_r4[9]), .S (n_1074), .Z
       (K6[30]));
  MUX2_X1_12T g14874(.I0 (K_r4[22]), .I1 (K_r4[30]), .S (n_909), .Z
       (K6[31]));
  MUX2_X1_8T g14875(.I0 (K_r4[37]), .I1 (K_r4[14]), .S (n_1173), .Z
       (K6[32]));
  MUX2_X1_8T g14877(.I0 (K_r4[45]), .I1 (K_r4[49]), .S (n_1025), .Z
       (K6[34]));
  MUX2_X1_8T g14878(.I0 (K_r4[42]), .I1 (K_r4[50]), .S (n_1173), .Z
       (K6[42]));
  MUX2_X1_8T g14880(.I0 (K_r4[7]), .I1 (K_r4[15]), .S (n_992), .Z
       (K6[36]));
  MUX2_X1_8T g14882(.I0 (K_r4[8]), .I1 (K_r4[16]), .S (n_992), .Z
       (K6[40]));
  MUX2_X1_8T g14883(.I0 (K_r4[50]), .I1 (K_r4[31]), .S (n_1025), .Z
       (K6[41]));
  MUX2_X1_12T g14884(.I0 (K_r4[51]), .I1 (K_r4[28]), .S (n_876), .Z
       (K6[44]));
  MUX2_X1_12T g14885(.I0 (K_r4[21]), .I1 (K_r4[29]), .S (n_926), .Z
       (K6[45]));
  MUX2_X1_8T g14886(.I0 (K_r4[38]), .I1 (K_r4[42]), .S (n_975), .Z
       (K6[37]));
  MUX2_X1_8T g14887(.I0 (K_r4[36]), .I1 (K_r4[44]), .S (n_1008), .Z
       (K6[48]));
  MUX2_X1_8T g14888(.I0 (K_r4[14]), .I1 (K_r4[22]), .S (n_1008), .Z
       (K6[38]));
  MUX2_X1_8T g14889(.I0 (K_r4[9]), .I1 (K_r4[45]), .S (n_1008), .Z
       (K6[46]));
  MUX2_X1_12T g14890(.I0 (K_r4[15]), .I1 (K_r4[23]), .S (n_926), .Z
       (K6[47]));
  MUX2_X1_12T g14891(.I0 (K_r4[12]), .I1 (K_r4[18]), .S (n_860), .Z
       (K6[8]));
  MUX2_X1_12T g14892(.I0 (K_r4[53]), .I1 (K_r4[34]), .S (n_843), .Z
       (K6[1]));
  MUX2_X1_8T g14895(.I0 (K_r4[32]), .I1 (K_r4[13]), .S (n_1173), .Z
       (K6[3]));
  MUX2_X1_12T g14897(.I0 (K_r4[19]), .I1 (K_r4[25]), .S (n_860), .Z
       (K6[5]));
  MUX2_X1_8T g14898(.I0 (K_r4[47]), .I1 (K_r4[53]), .S (n_1091), .Z
       (K6[6]));
  MUX2_X1_8T g14957(.I0 (K_r3[21]), .I1 (K_r3[2]), .S (n_1190), .Z
       (K5[26]));
  MUX2_X1_8T g14959(.I0 (K_r3[22]), .I1 (K_r3[31]), .S (n_1124), .Z
       (K5[48]));
  MUX2_X1_8T g14960(.I0 (K_r3[18]), .I1 (K_r3[27]), .S (n_975), .Z
       (K5[3]));
  MUX2_X1_12T g14961(.I0 (K_r3[5]), .I1 (K_r3[39]), .S (n_860), .Z
       (K5[5]));
  MUX2_X1_8T g14962(.I0 (K_r3[33]), .I1 (K_r3[10]), .S (n_959), .Z
       (K5[6]));
  MUX2_X1_12T g14964(.I0 (K_r3[54]), .I1 (K_r3[6]), .S (n_909), .Z
       (K5[18]));
  MUX2_X1_8T g14966(.I0 (K_r3[40]), .I1 (K_r3[17]), .S (n_1206), .Z
       (K5[10]));
  MUX2_X1_8T g14968(.I0 (K_r3[46]), .I1 (K_r3[55]), .S (n_992), .Z
       (K5[9]));
  MUX2_X1_12T g14969(.I0 (K_r3[11]), .I1 (K_r3[20]), .S (n_909), .Z
       (K5[12]));
  MUX2_X1_12T g14970(.I0 (K_r3[20]), .I1 (K_r3[54]), .S (n_909), .Z
       (K5[13]));
  MUX2_X1_8T g14972(.I0 (K_r3[25]), .I1 (K_r3[34]), .S (n_1124), .Z
       (K5[15]));
  MUX2_X1_12T g14973(.I0 (K_r3[26]), .I1 (K_r3[3]), .S (n_843), .Z
       (K5[16]));
  MUX2_X1_8T g14974(.I0 (K_r3[41]), .I1 (K_r3[18]), .S (n_975), .Z
       (K5[17]));
  MUX2_X1_8T g14975(.I0 (K_r3[53]), .I1 (K_r3[5]), .S (n_1058), .Z
       (K5[19]));
  MUX2_X1_8T g14976(.I0 (K_r3[47]), .I1 (K_r3[24]), .S (n_1058), .Z
       (K5[20]));
  MUX2_X1_8T g14977(.I0 (K_r3[27]), .I1 (K_r3[4]), .S (n_1074), .Z
       (K5[4]));
  MUX2_X1_8T g14978(.I0 (K_r3[32]), .I1 (K_r3[41]), .S (n_1157), .Z
       (K5[23]));
  MUX2_X1_12T g14980(.I0 (K_r3[12]), .I1 (K_r3[46]), .S (n_909), .Z
       (K5[24]));
  MUX2_X1_12T g14981(.I0 (K_r3[15]), .I1 (K_r3[51]), .S (n_926), .Z
       (K5[27]));
  MUX2_X1_12T g14983(.I0 (K_r3[37]), .I1 (K_r3[42]), .S (n_860), .Z
       (K5[44]));
  MUX2_X1_8T g14984(.I0 (K_r3[2]), .I1 (K_r3[7]), .S (n_1074), .Z
       (K5[28]));
  MUX2_X1_12T g14987(.I0 (K_r3[8]), .I1 (K_r3[44]), .S (n_926), .Z
       (K5[31]));
  MUX2_X1_12T g14988(.I0 (K_r3[23]), .I1 (K_r3[28]), .S (n_860), .Z
       (K5[32]));
  MUX2_X1_8T g14989(.I0 (K_r3[14]), .I1 (K_r3[50]), .S (n_1190), .Z
       (K5[33]));
  MUX2_X1_8T g14990(.I0 (K_r3[28]), .I1 (K_r3[9]), .S (n_1124), .Z
       (K5[42]));
  MUX2_X1_12T g14991(.I0 (K_r3[31]), .I1 (K_r3[8]), .S (n_926), .Z
       (K5[34]));
  MUX2_X1_8T g14993(.I0 (K_r3[52]), .I1 (K_r3[29]), .S (n_1173), .Z
       (K5[36]));
  MUX2_X1_8T g14995(.I0 (K_r3[0]), .I1 (K_r3[36]), .S (n_1107), .Z
       (K5[38]));
  MUX2_X1_8T g14996(.I0 (K_r3[49]), .I1 (K_r3[30]), .S (n_1157), .Z
       (K5[40]));
  MUX2_X1_8T g14997(.I0 (K_r3[36]), .I1 (K_r3[45]), .S (n_1107), .Z
       (K5[41]));
  MUX2_X1_8T g14998(.I0 (K_r3[38]), .I1 (K_r3[15]), .S (n_1008), .Z
       (K5[43]));
  MUX2_X1_8T g14999(.I0 (K_r3[48]), .I1 (K_r3[25]), .S (n_1025), .Z
       (K5[21]));
  MUX2_X1_8T g15000(.I0 (K_r3[50]), .I1 (K_r3[0]), .S (n_1140), .Z
       (K5[46]));
  MUX2_X1_12T g15001(.I0 (K_r3[1]), .I1 (K_r3[37]), .S (n_860), .Z
       (K5[47]));
  MUX2_X1_12T g15002(.I0 (K_r3[7]), .I1 (K_r3[43]), .S (n_942), .Z
       (K5[45]));
  MUX2_X1_8T g15003(.I0 (K_r3[30]), .I1 (K_r3[35]), .S (n_959), .Z
       (K5[25]));
  MUX2_X1_8T g15004(.I0 (K_r3[16]), .I1 (K_r3[21]), .S (n_1190), .Z
       (K5[39]));
  MUX2_X1_12T g15005(.I0 (K_r3[39]), .I1 (K_r3[48]), .S (n_1206), .Z
       (K5[1]));
  MUX2_X1_8T g15064(.I0 (K_r2[4]), .I1 (K_r2[41]), .S (n_1008), .Z
       (K4[3]));
  MUX2_X1_8T g15065(.I0 (K_r2[32]), .I1 (K_r2[12]), .S (n_959), .Z
       (K4[9]));
  MUX2_X1_8T g15066(.I0 (K_r2[13]), .I1 (K_r2[18]), .S (n_1173), .Z
       (K4[4]));
  MUX2_X1_12T g15067(.I0 (K_r2[48]), .I1 (K_r2[53]), .S (n_860), .Z
       (K4[5]));
  MUX2_X1_12T g15068(.I0 (K_r2[5]), .I1 (K_r2[10]), .S (n_909), .Z
       (K4[7]));
  MUX2_X1_8T g15069(.I0 (K_r2[34]), .I1 (K_r2[39]), .S (n_1173), .Z
       (K4[21]));
  MUX2_X1_8T g15070(.I0 (K_r2[54]), .I1 (K_r2[34]), .S (n_1107), .Z
       (K4[12]));
  MUX2_X1_12T g15071(.I0 (K_r2[41]), .I1 (K_r2[46]), .S (n_1206), .Z
       (K4[8]));
  MUX2_X1_8T g15072(.I0 (K_r2[44]), .I1 (K_r2[22]), .S (n_1173), .Z
       (K4[34]));
  MUX2_X1_8T g15073(.I0 (K_r2[3]), .I1 (K_r2[40]), .S (n_1025), .Z
       (K4[14]));
  MUX2_X1_8T g15074(.I0 (K_r2[11]), .I1 (K_r2[48]), .S (n_1041), .Z
       (K4[15]));
  MUX2_X1_12T g15075(.I0 (K_r2[12]), .I1 (K_r2[17]), .S (n_942), .Z
       (K4[16]));
  MUX2_X1_8T g15076(.I0 (K_r2[31]), .I1 (K_r2[36]), .S (n_1074), .Z
       (K4[29]));
  MUX2_X1_12T g15077(.I0 (K_r2[40]), .I1 (K_r2[20]), .S (n_843), .Z
       (K4[18]));
  MUX2_X1_8T g15078(.I0 (K_r2[35]), .I1 (K_r2[44]), .S (n_1107), .Z
       (K4[40]));
  MUX2_X1_8T g15079(.I0 (K_r2[33]), .I1 (K_r2[13]), .S (n_1190), .Z
       (K4[20]));
  MUX2_X1_8T g15080(.I0 (K_r2[26]), .I1 (K_r2[6]), .S (n_1157), .Z
       (K4[10]));
  MUX2_X1_8T g15081(.I0 (K_r2[17]), .I1 (K_r2[54]), .S (n_1206), .Z
       (K4[11]));
  MUX2_X1_12T g15083(.I0 (K_r2[55]), .I1 (K_r2[3]), .S (n_893), .Z
       (K4[24]));
  MUX2_X1_12T g15084(.I0 (K_r2[1]), .I1 (K_r2[38]), .S (n_909), .Z
       (K4[27]));
  MUX2_X1_8T g15085(.I0 (K_r2[43]), .I1 (K_r2[21]), .S (n_1041), .Z
       (K4[28]));
  MUX2_X1_8T g15086(.I0 (K_r2[7]), .I1 (K_r2[16]), .S (n_1107), .Z
       (K4[26]));
  MUX2_X1_12T g15087(.I0 (K_r2[23]), .I1 (K_r2[1]), .S (n_860), .Z
       (K4[44]));
  MUX2_X1_8T g15088(.I0 (K_r2[37]), .I1 (K_r2[15]), .S (n_1190), .Z
       (K4[37]));
  MUX2_X1_8T g15089(.I0 (K_r2[28]), .I1 (K_r2[37]), .S (n_1206), .Z
       (K4[30]));
  MUX2_X1_12T g15091(.I0 (K_r2[49]), .I1 (K_r2[31]), .S (n_827), .Z
       (K4[31]));
  MUX2_X1_8T g15093(.I0 (K_r2[9]), .I1 (K_r2[42]), .S (n_1058), .Z
       (K4[32]));
  MUX2_X1_12T g15094(.I0 (K_r2[6]), .I1 (K_r2[11]), .S (n_876), .Z
       (K4[13]));
  MUX2_X1_8T g15095(.I0 (K_r2[2]), .I1 (K_r2[35]), .S (n_1107), .Z
       (K4[39]));
  MUX2_X1_8T g15097(.I0 (K_r2[45]), .I1 (K_r2[50]), .S (n_992), .Z
       (K4[38]));
  MUX2_X1_12T g15098(.I0 (K_r2[52]), .I1 (K_r2[2]), .S (n_843), .Z
       (K4[45]));
  MUX2_X1_12T g15099(.I0 (K_r2[36]), .I1 (K_r2[14]), .S (n_893), .Z
       (K4[46]));
  MUX2_X1_8T g15100(.I0 (K_r2[51]), .I1 (K_r2[29]), .S (n_992), .Z
       (K4[43]));
  MUX2_X1_12T g15101(.I0 (K_r2[42]), .I1 (K_r2[51]), .S (n_860), .Z
       (K4[47]));
  MUX2_X1_8T g15102(.I0 (K_r2[14]), .I1 (K_r2[23]), .S (n_992), .Z
       (K4[42]));
  MUX2_X1_8T g15105(.I0 (K_r2[39]), .I1 (K_r2[19]), .S (n_893), .Z
       (K4[19]));
  MUX2_X1_8T g15106(.I0 (K_r2[10]), .I1 (K_r2[47]), .S (n_992), .Z
       (K4[22]));
  MUX2_X1_12T g15107(.I0 (K_r2[25]), .I1 (K_r2[5]), .S (n_843), .Z
       (K4[1]));
  MUX2_X1_8T g15108(.I0 (K_r2[18]), .I1 (K_r2[55]), .S (n_1206), .Z
       (K4[23]));
  MUX2_X1_8T g15109(.I0 (K_r2[22]), .I1 (K_r2[0]), .S (n_1074), .Z
       (K4[41]));
  MUX2_X1_8T g15110(.I0 (K_r2[19]), .I1 (K_r2[24]), .S (n_1025), .Z
       (K4[6]));
  MUX2_X1_12T g15169(.I0 (K_r1[41]), .I1 (K_r1[17]), .S (n_926), .Z
       (K3[24]));
  MUX2_X1_12T g15170(.I0 (K_r1[35]), .I1 (K_r1[45]), .S (n_827), .Z
       (K3[31]));
  MUX2_X1_8T g15171(.I0 (K_r1[14]), .I1 (K_r1[51]), .S (n_1190), .Z
       (K3[30]));
  MUX2_X1_8T g15172(.I0 (K_r1[51]), .I1 (K_r1[2]), .S (n_1107), .Z
       (K3[36]));
  MUX2_X1_8T g15173(.I0 (K_r1[31]), .I1 (K_r1[9]), .S (n_1058), .Z
       (K3[38]));
  MUX2_X1_8T g15175(.I0 (K_r1[52]), .I1 (K_r1[30]), .S (n_1140), .Z
       (K3[26]));
  MUX2_X1_8T g15176(.I0 (K_r1[1]), .I1 (K_r1[7]), .S (n_1107), .Z
       (K3[35]));
  MUX2_X1_8T g15177(.I0 (K_r1[43]), .I1 (K_r1[49]), .S (n_1107), .Z
       (K3[39]));
  MUX2_X1_8T g15178(.I0 (K_r1[2]), .I1 (K_r1[8]), .S (n_1124), .Z
       (K3[25]));
  MUX2_X1_8T g15179(.I0 (K_r1[30]), .I1 (K_r1[36]), .S (n_1206), .Z
       (K3[34]));
  MUX2_X1_8T g15180(.I0 (K_r1[23]), .I1 (K_r1[29]), .S (n_959), .Z
       (K3[37]));
  MUX2_X1_8T g15181(.I0 (K_r1[8]), .I1 (K_r1[14]), .S (n_959), .Z
       (K3[41]));
  MUX2_X1_8T g15182(.I0 (K_r1[21]), .I1 (K_r1[31]), .S (n_1173), .Z
       (K3[40]));
  MUX2_X1_8T g15183(.I0 (K_r1[29]), .I1 (K_r1[35]), .S (n_1173), .Z
       (K3[28]));
  MUX2_X1_12T g15184(.I0 (K_r1[9]), .I1 (K_r1[15]), .S (n_893), .Z
       (K3[44]));
  MUX2_X1_8T g15186(.I0 (K_r1[44]), .I1 (K_r1[50]), .S (n_1173), .Z
       (K3[29]));
  MUX2_X1_8T g15187(.I0 (K_r1[49]), .I1 (K_r1[0]), .S (n_1173), .Z
       (K3[48]));
  MUX2_X1_12T g15188(.I0 (K_r1[28]), .I1 (K_r1[38]), .S (n_926), .Z
       (K3[47]));
  MUX2_X1_8T g15190(.I0 (K_r1[0]), .I1 (K_r1[37]), .S (n_1157), .Z
       (K3[42]));
  MUX2_X1_8T g15191(.I0 (K_r1[47]), .I1 (K_r1[55]), .S (n_975), .Z
       (K3[3]));
  MUX2_X1_8T g15192(.I0 (K_r1[5]), .I1 (K_r1[13]), .S (n_1008), .Z
       (K3[6]));
  MUX2_X1_8T g15194(.I0 (K_r1[24]), .I1 (K_r1[32]), .S (n_1008), .Z
       (K3[4]));
  MUX2_X1_8T g15195(.I0 (K_r1[46]), .I1 (K_r1[54]), .S (n_1173), .Z
       (K3[14]));
  MUX2_X1_12T g15196(.I0 (K_r1[48]), .I1 (K_r1[24]), .S (n_893), .Z
       (K3[7]));
  MUX2_X1_12T g15197(.I0 (K_r1[34]), .I1 (K_r1[10]), .S (n_926), .Z
       (K3[5]));
  MUX2_X1_12T g15198(.I0 (K_r1[26]), .I1 (K_r1[34]), .S (n_827), .Z
       (K3[18]));
  MUX2_X1_8T g15199(.I0 (K_r1[25]), .I1 (K_r1[33]), .S (n_1008), .Z
       (K3[19]));
  MUX2_X1_12T g15201(.I0 (K_r1[27]), .I1 (K_r1[3]), .S (n_827), .Z
       (K3[8]));
  MUX2_X1_8T g15202(.I0 (K_r1[12]), .I1 (K_r1[20]), .S (n_1058), .Z
       (K3[10]));
  MUX2_X1_8T g15203(.I0 (K_r1[18]), .I1 (K_r1[26]), .S (n_1124), .Z
       (K3[9]));
  MUX2_X1_12T g15206(.I0 (K_r1[17]), .I1 (K_r1[25]), .S (n_843), .Z
       (K3[13]));
  MUX2_X1_8T g15207(.I0 (K_r1[3]), .I1 (K_r1[11]), .S (n_1025), .Z
       (K3[11]));
  MUX2_X1_8T g15208(.I0 (K_r1[54]), .I1 (K_r1[5]), .S (n_1140), .Z
       (K3[15]));
  MUX2_X1_12T g15209(.I0 (K_r1[55]), .I1 (K_r1[6]), .S (n_876), .Z
       (K3[16]));
  MUX2_X1_8T g15210(.I0 (K_r1[53]), .I1 (K_r1[4]), .S (n_1025), .Z
       (K3[22]));
  MUX2_X1_12T g15211(.I0 (K_r1[38]), .I1 (K_r1[16]), .S (n_860), .Z
       (K3[45]));
  MUX2_X1_8T g15212(.I0 (K_r1[19]), .I1 (K_r1[27]), .S (n_1008), .Z
       (K3[20]));
  MUX2_X1_12T g15214(.I0 (K_r1[42]), .I1 (K_r1[52]), .S (n_827), .Z
       (K3[27]));
  MUX2_X1_8T g15215(.I0 (K_r1[4]), .I1 (K_r1[12]), .S (n_1107), .Z
       (K3[23]));
  MUX2_X1_12T g15216(.I0 (K_r1[11]), .I1 (K_r1[19]), .S (n_860), .Z
       (K3[1]));
  MUX2_X1_12T g15275(.I0 (K_r0[50]), .I1 (K_r0[29]), .S (n_909), .Z
       (K2[44]));
  MUX2_X1_8T g15276(.I0 (K_r0[43]), .I1 (K_r0[22]), .S (n_1107), .Z
       (K2[25]));
  MUX2_X1_8T g15277(.I0 (K_r0[40]), .I1 (K_r0[19]), .S (n_975), .Z
       (K2[15]));
  MUX2_X1_8T g15278(.I0 (K_r0[44]), .I1 (K_r0[23]), .S (n_975), .Z
       (K2[38]));
  MUX2_X1_12T g15279(.I0 (K_r0[41]), .I1 (K_r0[20]), .S (n_1206), .Z
       (K2[16]));
  MUX2_X1_8T g15280(.I0 (K_r0[32]), .I1 (K_r0[11]), .S (n_992), .Z
       (K2[14]));
  MUX2_X1_8T g15281(.I0 (K_r0[42]), .I1 (K_r0[21]), .S (n_992), .Z
       (K2[35]));
  MUX2_X1_8T g15282(.I0 (K_r0[46]), .I1 (K_r0[25]), .S (n_1190), .Z
       (K2[11]));
  MUX2_X1_12T g15283(.I0 (K_r0[12]), .I1 (K_r0[48]), .S (n_893), .Z
       (K2[18]));
  MUX2_X1_8T g15284(.I0 (K_r0[6]), .I1 (K_r0[10]), .S (n_1074), .Z
       (K2[21]));
  MUX2_X1_8T g15285(.I0 (K_r0[29]), .I1 (K_r0[8]), .S (n_959), .Z
       (K2[39]));
  MUX2_X1_8T g15287(.I0 (K_r0[24]), .I1 (K_r0[3]), .S (n_1058), .Z
       (K2[17]));
  MUX2_X1_8T g15288(.I0 (K_r0[15]), .I1 (K_r0[49]), .S (n_1041), .Z
       (K2[28]));
  MUX2_X1_8T g15289(.I0 (K_r0[0]), .I1 (K_r0[38]), .S (n_1206), .Z
       (K2[30]));
  MUX2_X1_8T g15290(.I0 (K_r0[47]), .I1 (K_r0[26]), .S (n_1008), .Z
       (K2[23]));
  MUX2_X1_12T g15292(.I0 (K_r0[28]), .I1 (K_r0[7]), .S (n_893), .Z
       (K2[27]));
  MUX2_X1_8T g15293(.I0 (K_r0[49]), .I1 (K_r0[28]), .S (n_1008), .Z
       (K2[41]));
  MUX2_X1_8T g15294(.I0 (K_r0[16]), .I1 (K_r0[50]), .S (n_1107), .Z
       (K2[34]));
  MUX2_X1_12T g15295(.I0 (K_r0[27]), .I1 (K_r0[6]), .S (n_893), .Z
       (K2[24]));
  MUX2_X1_8T g15297(.I0 (K_r0[30]), .I1 (K_r0[9]), .S (n_1157), .Z
       (K2[29]));
  MUX2_X1_8T g15298(.I0 (K_r0[39]), .I1 (K_r0[18]), .S (n_1025), .Z
       (K2[22]));
  MUX2_X1_8T g15300(.I0 (K_r0[26]), .I1 (K_r0[5]), .S (n_1025), .Z
       (K2[12]));
  MUX2_X1_12T g15301(.I0 (K_r0[20]), .I1 (K_r0[24]), .S (n_843), .Z
       (K2[5]));
  MUX2_X1_8T g15302(.I0 (K_r0[35]), .I1 (K_r0[14]), .S (n_1025), .Z
       (K2[48]));
  MUX2_X1_8T g15303(.I0 (K_r0[5]), .I1 (K_r0[41]), .S (n_1041), .Z
       (K2[20]));
  MUX2_X1_8T g15304(.I0 (K_r0[37]), .I1 (K_r0[16]), .S (n_1091), .Z
       (K2[36]));
  MUX2_X1_8T g15305(.I0 (K_r0[7]), .I1 (K_r0[45]), .S (n_1107), .Z
       (K2[40]));
  MUX2_X1_12T g15306(.I0 (K_r0[21]), .I1 (K_r0[0]), .S (n_860), .Z
       (K2[31]));
  MUX2_X1_8T g15307(.I0 (K_r0[45]), .I1 (K_r0[51]), .S (n_975), .Z
       (K2[42]));
  MUX2_X1_12T g15308(.I0 (K_r0[54]), .I1 (K_r0[33]), .S (n_827), .Z
       (K2[1]));
  MUX2_X1_8T g15309(.I0 (K_r0[14]), .I1 (K_r0[52]), .S (n_1074), .Z
       (K2[47]));
  MUX2_X1_8T g15310(.I0 (K_r0[33]), .I1 (K_r0[12]), .S (n_1074), .Z
       (K2[3]));
  MUX2_X1_8T g15311(.I0 (K_r0[23]), .I1 (K_r0[2]), .S (n_992), .Z
       (K2[43]));
  MUX2_X1_8T g15313(.I0 (K_r0[55]), .I1 (K_r0[34]), .S (n_1008), .Z
       (K2[10]));
  MUX2_X1_12T g15314(.I0 (K_r0[3]), .I1 (K_r0[39]), .S (n_926), .Z
       (K2[13]));
  MUX2_X1_8T g15315(.I0 (K_r0[9]), .I1 (K_r0[43]), .S (n_1091), .Z
       (K2[37]));
  MUX2_X1_12T g15316(.I0 (K_r0[51]), .I1 (K_r0[30]), .S (n_876), .Z
       (K2[45]));
  MUX2_X1_8T g15317(.I0 (K_r0[10]), .I1 (K_r0[46]), .S (n_1025), .Z
       (K2[4]));
  MUX2_X1_8T g15318(.I0 (K_r0[8]), .I1 (K_r0[42]), .S (n_893), .Z
       (K2[46]));
  MUX2_X1_8T g15319(.I0 (K_r0[48]), .I1 (K_r0[27]), .S (n_893), .Z
       (K2[6]));
  MUX2_X1_8T g15320(.I0 (K_r0[13]), .I1 (K_r0[17]), .S (n_1091), .Z
       (K2[8]));
  MUX2_X1_8T g15321(.I0 (K_r0[4]), .I1 (K_r0[40]), .S (n_1091), .Z
       (K2[9]));
  MUX2_X1_12T g15382(.I0 (K[30]), .I1 (K[23]), .S (n_843), .Z (K1[36]));
  MUX2_X1_12T g15383(.I0 (K[2]), .I1 (K[50]), .S (n_827), .Z (K1[37]));
  MUX2_X1_12T g15384(.I0 (K[1]), .I1 (K[49]), .S (n_860), .Z (K1[46]));
  MUX2_X1_12T g15385(.I0 (K[52]), .I1 (K[45]), .S (n_876), .Z (K1[30]));
  MUX2_X1_12T g15386(.I0 (K[40]), .I1 (K[33]), .S (n_893), .Z (K1[23]));
  MUX2_X1_12T g15387(.I0 (K[20]), .I1 (K[13]), .S (n_860), .Z (K1[24]));
  MUX2_X1_12T g15388(.I0 (K[32]), .I1 (K[25]), .S (n_876), .Z (K1[22]));
  MUX2_X1_12T g15389(.I0 (K[53]), .I1 (K[46]), .S (n_942), .Z (K1[13]));
  MUX2_X1_12T g15390(.I0 (K[27]), .I1 (K[20]), .S (n_876), .Z (K1[7]));
  MUX2_X1_12T g15391(.I0 (K[23]), .I1 (K[16]), .S (n_942), .Z (K1[29]));
  MUX2_X1_12T g15392(.I0 (K[17]), .I1 (K[10]), .S (n_942), .Z (K1[17]));
  MUX2_X1_12T g15393(.I0 (K[26]), .I1 (K[19]), .S (n_893), .Z (K1[3]));
  MUX2_X1_12T g15394(.I0 (K[44]), .I1 (K[37]), .S (n_876), .Z (K1[45]));
  MUX2_X1_12T g15395(.I0 (K[6]), .I1 (K[24]), .S (n_909), .Z (K1[8]));
  MUX2_X1_12T g15396(.I0 (K[14]), .I1 (K[7]), .S (n_893), .Z (K1[31]));
  MUX2_X1_12T g15397(.I0 (K[22]), .I1 (K[15]), .S (n_942), .Z (K1[39]));
  MUX2_X1_12T g15398(.I0 (K[4]), .I1 (K[54]), .S (n_893), .Z (K1[19]));
  MUX2_X1_12T g15399(.I0 (K[48]), .I1 (K[41]), .S (n_876), .Z (K1[10]));
  MUX2_X1_12T g15400(.I0 (K[36]), .I1 (K[29]), .S (n_926), .Z (K1[25]));
  MUX2_X1_12T g15401(.I0 (K[33]), .I1 (K[26]), .S (n_827), .Z (K1[15]));
  MUX2_X1_12T g15402(.I0 (K[24]), .I1 (K[17]), .S (n_860), .Z (K1[21]));
  MUX2_X1_12T g15403(.I0 (K[0]), .I1 (K[52]), .S (n_909), .Z (K1[40]));
  MUX2_X1_12T g15404(.I0 (K[13]), .I1 (K[6]), .S (n_926), .Z (K1[5]));
  MUX2_X1_12T g15405(.I0 (K[35]), .I1 (K[28]), .S (n_909), .Z (K1[35]));
  MUX2_X1_12T g15406(.I0 (K[11]), .I1 (K[4]), .S (n_942), .Z (K1[2]));
  MUX2_X1_12T g15407(.I0 (K[29]), .I1 (K[22]), .S (n_909), .Z (K1[32]));
  MUX2_X1_12T g15408(.I0 (K[7]), .I1 (K[0]), .S (n_893), .Z (K1[47]));
  MUX2_X1_12T g15409(.I0 (K[5]), .I1 (K[55]), .S (n_827), .Z (K1[18]));
  MUX2_X1_12T g15410(.I0 (K[25]), .I1 (K[18]), .S (n_926), .Z (K1[14]));
  MUX2_X1_12T g15413(.I0 (K[51]), .I1 (K[44]), .S (n_876), .Z (K1[33]));
  MUX2_X1_12T g15414(.I0 (K[42]), .I1 (K[35]), .S (n_926), .Z (K1[41]));
  MUX2_X1_12T g15415(.I0 (K[38]), .I1 (K[31]), .S (n_843), .Z (K1[42]));
  MUX2_X1_12T g15416(.I0 (K[41]), .I1 (K[34]), .S (n_860), .Z (K1[6]));
  MUX2_X1_12T g15417(.I0 (K[54]), .I1 (K[47]), .S (n_926), .Z (K1[9]));
  MUX2_X1_12T g15418(.I0 (K[19]), .I1 (K[12]), .S (n_876), .Z (K1[12]));
  MUX2_X1_12T g15419(.I0 (K[55]), .I1 (K[48]), .S (n_860), .Z (K1[20]));
  MUX2_X1_12T g15420(.I0 (K[39]), .I1 (K[32]), .S (n_942), .Z (K1[11]));
  MUX2_X1_12T g15421(.I0 (K[8]), .I1 (K[1]), .S (n_860), .Z (K1[28]));
  MUX2_X1_12T g15422(.I0 (K[43]), .I1 (K[36]), .S (n_909), .Z (K1[44]));
  MUX2_X1_12T g15423(.I0 (K[3]), .I1 (K[53]), .S (n_942), .Z (K1[4]));
  MUX2_X1_12T g15424(.I0 (K[9]), .I1 (K[2]), .S (n_843), .Z (K1[34]));
  MUX2_X1_12T g15425(.I0 (K[28]), .I1 (K[21]), .S (n_926), .Z (K1[48]));
  MUX2_X1_12T g15426(.I0 (K[16]), .I1 (K[9]), .S (n_827), .Z (K1[43]));
  MUX2_X1_12T g15427(.I0 (K[31]), .I1 (K[51]), .S (n_860), .Z (K1[26]));
  MUX2_X1_12T g15428(.I0 (K[21]), .I1 (K[14]), .S (n_876), .Z (K1[27]));
  MUX2_X1_12T g2(.I0 (K_r14[18]), .I1 (K_r14[25]), .S (n_827), .Z
       (K16[14]));
  MUX2_X1_8T g15604(.I0 (K_r14[10]), .I1 (K_r14[17]), .S (n_1190), .Z
       (K16[17]));
  MUX2_X1_8T g15605(.I0 (K_r14[50]), .I1 (K_r14[2]), .S (n_1190), .Z
       (K16[37]));
  MUX2_X1_12T g15606(.I0 (K_r14[40]), .I1 (K_r14[47]), .S (n_909), .Z
       (K16[1]));
  MUX2_X1_12T g15607(.I0 (K_r14[36]), .I1 (K_r14[43]), .S (n_1206), .Z
       (K16[44]));
  MUX2_X1_12T g15608(.I0 (K_r14[31]), .I1 (K_r14[38]), .S (n_909), .Z
       (K16[42]));
  MUX2_X1_8T g15609(.I0 (K_r14[34]), .I1 (K_r14[41]), .S (n_959), .Z
       (K16[6]));
  MUX2_X1_12T g15610(.I0 (K_r13[54]), .I1 (K_r13[18]), .S (n_942), .Z
       (K15[2]));
  MUX2_X1_12T g15611(.I0 (K_r12[40]), .I1 (K_r12[32]), .S (n_876), .Z
       (K14[2]));
  MUX2_X1_8T g15612(.I0 (K_r11[26]), .I1 (K_r11[46]), .S (n_1041), .Z
       (K13[2]));
  MUX2_X1_8T g15613(.I0 (K_r10[12]), .I1 (K_r10[3]), .S (n_1107), .Z
       (K12[2]));
  MUX2_X1_8T g15614(.I0 (K_r9[55]), .I1 (K_r9[17]), .S (n_1041), .Z
       (K11[2]));
  MUX2_X1_8T g15615(.I0 (K_r8[41]), .I1 (K_r8[6]), .S (n_1041), .Z
       (K10[2]));
  MUX2_X1_12T g15616(.I0 (K_r7[27]), .I1 (K_r7[20]), .S (n_860), .Z
       (K9[2]));
  MUX2_X1_8T g15617(.I0 (K_r6[20]), .I1 (K_r6[27]), .S (n_1124), .Z
       (K8[2]));
  MUX2_X1_8T g15618(.I0 (K_r5[6]), .I1 (K_r5[41]), .S (n_959), .Z
       (K7[2]));
  MUX2_X1_8T g15619(.I0 (K_r4[17]), .I1 (K_r4[55]), .S (n_1157), .Z
       (K6[2]));
  MUX2_X1_8T g15620(.I0 (K_r3[3]), .I1 (K_r3[12]), .S (n_1173), .Z
       (K5[2]));
  MUX2_X1_8T g15621(.I0 (K_r2[46]), .I1 (K_r2[26]), .S (n_1140), .Z
       (K4[2]));
  MUX2_X1_12T g15622(.I0 (K_r1[32]), .I1 (K_r1[40]), .S (n_942), .Z
       (K3[2]));
  MUX2_X1_12T g15623(.I0 (K_r0[18]), .I1 (K_r0[54]), .S (n_1206), .Z
       (K2[2]));
  MUX2_X1_12T g15624(.I0 (K[37]), .I1 (K[30]), .S (n_827), .Z (K1[38]));
  MUX2_X1_12T g15625(.I0 (K[47]), .I1 (K[40]), .S (n_942), .Z (K1[1]));
  MUX2_X1_12T g15626(.I0 (K[34]), .I1 (K[27]), .S (n_942), .Z (K1[16]));
  MUX2_X1_8T g15627(.I0 (K_r0[34]), .I1 (K_r0[13]), .S (n_1091), .Z
       (K2[7]));
  MUX2_X1_8T g15628(.I0 (K_r0[31]), .I1 (K_r0[37]), .S (n_1091), .Z
       (K2[33]));
  MUX2_X1_8T g15629(.I0 (K_r0[36]), .I1 (K_r0[15]), .S (n_959), .Z
       (K2[32]));
  MUX2_X1_8T g15630(.I0 (K_r0[38]), .I1 (K_r0[44]), .S (n_1157), .Z
       (K2[26]));
  MUX2_X1_8T g15631(.I0 (K_r0[11]), .I1 (K_r0[47]), .S (n_959), .Z
       (K2[19]));
  MUX2_X1_8T g15632(.I0 (K_r1[20]), .I1 (K_r1[53]), .S (n_1058), .Z
       (K3[21]));
  MUX2_X1_8T g15633(.I0 (K_r1[40]), .I1 (K_r1[48]), .S (n_1124), .Z
       (K3[12]));
  MUX2_X1_8T g15634(.I0 (K_r1[13]), .I1 (K_r1[46]), .S (n_975), .Z
       (K3[17]));
  MUX2_X1_8T g15635(.I0 (K_r1[45]), .I1 (K_r1[23]), .S (n_1124), .Z
       (K3[33]));
  MUX2_X1_8T g15636(.I0 (K_r1[22]), .I1 (K_r1[28]), .S (n_1124), .Z
       (K3[46]));
  MUX2_X1_8T g15637(.I0 (K_r1[37]), .I1 (K_r1[43]), .S (n_1025), .Z
       (K3[43]));
  MUX2_X1_8T g15638(.I0 (K_r1[50]), .I1 (K_r1[1]), .S (n_1206), .Z
       (K3[32]));
  MUX2_X1_8T g15639(.I0 (K_r2[15]), .I1 (K_r2[52]), .S (n_1124), .Z
       (K4[35]));
  MUX2_X1_8T g15640(.I0 (K_r2[8]), .I1 (K_r2[45]), .S (n_1058), .Z
       (K4[48]));
  MUX2_X1_8T g15641(.I0 (K_r2[38]), .I1 (K_r2[43]), .S (n_1124), .Z
       (K4[36]));
  MUX2_X1_8T g15642(.I0 (K_r2[0]), .I1 (K_r2[9]), .S (n_975), .Z
       (K4[33]));
  MUX2_X1_8T g15643(.I0 (K_r2[16]), .I1 (K_r2[49]), .S (n_1025), .Z
       (K4[25]));
  MUX2_X1_8T g15644(.I0 (K_r2[27]), .I1 (K_r2[32]), .S (n_1008), .Z
       (K4[17]));
  MUX2_X1_8T g15645(.I0 (K_r3[51]), .I1 (K_r3[1]), .S (n_1140), .Z
       (K5[37]));
  MUX2_X1_8T g15646(.I0 (K_r3[29]), .I1 (K_r3[38]), .S (n_1091), .Z
       (K5[35]));
  MUX2_X1_12T g15647(.I0 (K_r3[42]), .I1 (K_r3[23]), .S (n_893), .Z
       (K5[30]));
  MUX2_X1_8T g15648(.I0 (K_r3[45]), .I1 (K_r3[22]), .S (n_1025), .Z
       (K5[29]));
  MUX2_X1_8T g15649(.I0 (K_r3[24]), .I1 (K_r3[33]), .S (n_1074), .Z
       (K5[22]));
  MUX2_X1_8T g15650(.I0 (K_r3[17]), .I1 (K_r3[26]), .S (n_992), .Z
       (K5[14]));
  MUX2_X1_8T g15651(.I0 (K_r3[6]), .I1 (K_r3[40]), .S (n_1058), .Z
       (K5[11]));
  MUX2_X1_8T g15652(.I0 (K_r3[55]), .I1 (K_r3[32]), .S (n_1041), .Z
       (K5[8]));
  MUX2_X1_8T g15653(.I0 (K_r3[19]), .I1 (K_r3[53]), .S (n_1058), .Z
       (K5[7]));
  MUX2_X1_8T g15654(.I0 (K_r4[41]), .I1 (K_r4[47]), .S (n_1074), .Z
       (K6[4]));
  MUX2_X1_8T g15655(.I0 (K_r4[33]), .I1 (K_r4[39]), .S (n_1157), .Z
       (K6[7]));
  MUX2_X1_8T g15656(.I0 (K_r4[30]), .I1 (K_r4[7]), .S (n_1058), .Z
       (K6[39]));
  MUX2_X1_8T g15657(.I0 (K_r4[43]), .I1 (K_r4[51]), .S (n_1157), .Z
       (K6[35]));
  MUX2_X1_8T g15658(.I0 (K_r4[28]), .I1 (K_r4[36]), .S (n_1190), .Z
       (K6[33]));
  MUX2_X1_8T g15659(.I0 (K_r4[5]), .I1 (K_r4[11]), .S (n_1206), .Z
       (K6[21]));
  MUX2_X1_8T g15660(.I0 (K_r4[4]), .I1 (K_r4[10]), .S (n_1008), .Z
       (K6[20]));
  MUX2_X1_8T g15661(.I0 (K_r5[50]), .I1 (K_r5[30]), .S (n_1107), .Z
       (K7[48]));
  MUX2_X1_8T g15662(.I0 (K_r5[7]), .I1 (K_r5[42]), .S (n_1008), .Z
       (K7[43]));
  MUX2_X1_8T g15663(.I0 (K_r5[1]), .I1 (K_r5[36]), .S (n_1173), .Z
       (K7[42]));
  MUX2_X1_8T g15664(.I0 (K_r5[44]), .I1 (K_r5[52]), .S (n_959), .Z
       (K7[39]));
  MUX2_X1_8T g15665(.I0 (K_r5[22]), .I1 (K_r5[2]), .S (n_1107), .Z
       (K7[40]));
  MUX2_X1_8T g15666(.I0 (K_r5[51]), .I1 (K_r5[0]), .S (n_975), .Z
       (K7[32]));
  MUX2_X1_8T g15667(.I0 (K_r5[15]), .I1 (K_r5[50]), .S (n_1190), .Z
       (K7[30]));
  MUX2_X1_8T g15668(.I0 (K_r5[14]), .I1 (K_r5[49]), .S (n_1008), .Z
       (K7[29]));
  MUX2_X1_8T g15669(.I0 (K_r5[24]), .I1 (K_r5[34]), .S (n_992), .Z
       (K7[19]));
  MUX2_X1_8T g15670(.I0 (K_r5[18]), .I1 (K_r5[53]), .S (n_1140), .Z
       (K7[20]));
  MUX2_X1_8T g15671(.I0 (K_r5[55]), .I1 (K_r5[33]), .S (n_1173), .Z
       (K7[4]));
  MUX2_X1_8T g15672(.I0 (K_r6[31]), .I1 (K_r6[38]), .S (n_975), .Z
       (K8[39]));
  MUX2_X1_8T g15673(.I0 (K_r6[7]), .I1 (K_r6[14]), .S (n_1173), .Z
       (K8[37]));
  MUX2_X1_8T g15674(.I0 (K_r7[28]), .I1 (K_r7[21]), .S (n_1206), .Z
       (K9[43]));
  MUX2_X1_8T g15675(.I0 (K_r7[49]), .I1 (K_r7[42]), .S (n_1124), .Z
       (K9[38]));
  MUX2_X1_8T g15676(.I0 (K_r7[45]), .I1 (K_r7[38]), .S (n_1041), .Z
       (K9[32]));
  MUX2_X1_8T g15677(.I0 (K_r7[36]), .I1 (K_r7[29]), .S (n_1041), .Z
       (K9[30]));
  MUX2_X1_8T g15678(.I0 (K_r7[25]), .I1 (K_r7[18]), .S (n_1173), .Z
       (K9[6]));
  MUX2_X1_8T g15679(.I0 (K_r8[16]), .I1 (K_r8[36]), .S (n_1140), .Z
       (K10[31]));
  MUX2_X1_8T g15680(.I0 (K_r8[8]), .I1 (K_r8[28]), .S (n_975), .Z
       (K10[38]));
  MUX2_X1_8T g15681(.I0 (K_r8[37]), .I1 (K_r8[2]), .S (n_992), .Z
       (K10[35]));
  MUX2_X1_8T g15682(.I0 (K_r8[22]), .I1 (K_r8[42]), .S (n_1190), .Z
       (K10[33]));
  MUX2_X1_8T g15683(.I0 (K_r8[12]), .I1 (K_r8[34]), .S (n_1107), .Z
       (K10[11]));
  MUX2_X1_8T g15684(.I0 (K_r9[44]), .I1 (K_r9[36]), .S (n_1107), .Z
       (K11[48]));
  MUX2_X1_8T g15685(.I0 (K_r9[1]), .I1 (K_r9[52]), .S (n_1074), .Z
       (K11[43]));
  MUX2_X1_8T g15686(.I0 (K_r9[49]), .I1 (K_r9[45]), .S (n_1190), .Z
       (K11[34]));
  MUX2_X1_8T g15687(.I0 (K_r9[9]), .I1 (K_r9[1]), .S (n_1025), .Z
       (K11[30]));
  MUX2_X1_8T g15688(.I0 (K_r9[19]), .I1 (K_r9[13]), .S (n_1157), .Z
       (K11[22]));
  MUX2_X1_8T g15689(.I0 (K_r9[48]), .I1 (K_r9[10]), .S (n_1025), .Z
       (K11[19]));
  MUX2_X1_8T g15690(.I0 (K_r10[15]), .I1 (K_r10[38]), .S (n_1058), .Z
       (K12[43]));
  MUX2_X1_8T g15691(.I0 (K_r10[31]), .I1 (K_r10[22]), .S (n_1157), .Z
       (K12[48]));
  MUX2_X1_8T g15692(.I0 (K_r10[5]), .I1 (K_r10[53]), .S (n_1008), .Z
       (K12[19]));
  MUX2_X1_8T g15693(.I0 (K_r10[10]), .I1 (K_r10[33]), .S (n_1157), .Z
       (K12[6]));
  MUX2_X1_8T g15694(.I0 (K_r10[4]), .I1 (K_r10[27]), .S (n_992), .Z
       (K12[4]));
  MUX2_X1_8T g15695(.I0 (K_r11[29]), .I1 (K_r11[51]), .S (n_975), .Z
       (K13[43]));
  MUX2_X1_8T g15696(.I0 (K_r11[35]), .I1 (K_r11[2]), .S (n_975), .Z
       (K13[39]));
  MUX2_X1_8T g15697(.I0 (K_r11[50]), .I1 (K_r11[45]), .S (n_1140), .Z
       (K13[38]));
  MUX2_X1_8T g15698(.I0 (K_r11[12]), .I1 (K_r11[32]), .S (n_1091), .Z
       (K13[9]));
  MUX2_X1_8T g15699(.I0 (K_r12[49]), .I1 (K_r12[43]), .S (n_1008), .Z
       (K14[39]));
  MUX2_X1_8T g15700(.I0 (K_r12[7]), .I1 (K_r12[1]), .S (n_992), .Z
       (K14[35]));
  MUX2_X1_8T g15701(.I0 (K_r12[4]), .I1 (K_r12[53]), .S (n_1008), .Z
       (K14[22]));
  MUX2_X1_8T g15702(.I0 (K_r12[54]), .I1 (K_r12[46]), .S (n_1124), .Z
       (K14[14]));
  MUX2_X1_8T g15703(.I0 (K_r12[24]), .I1 (K_r12[48]), .S (n_1041), .Z
       (K14[7]));
  MUX2_X1_8T g15704(.I0 (K_r13[23]), .I1 (K_r13[44]), .S (n_1124), .Z
       (K15[38]));
  MUX2_X1_8T g15705(.I0 (K_r13[45]), .I1 (K_r13[7]), .S (n_1058), .Z
       (K15[40]));
  MUX2_X1_8T g15706(.I0 (K_r13[43]), .I1 (K_r13[9]), .S (n_1041), .Z
       (K15[37]));
  MUX2_X1_8T g15707(.I0 (K_r13[21]), .I1 (K_r13[42]), .S (n_1173), .Z
       (K15[35]));
  MUX2_X1_8T g15708(.I0 (K_r13[50]), .I1 (K_r13[16]), .S (n_1074), .Z
       (K15[34]));
  MUX2_X1_8T g15709(.I0 (K_r13[18]), .I1 (K_r13[39]), .S (n_1091), .Z
       (K15[22]));
  MUX2_X1_8T g15710(.I0 (K_r13[3]), .I1 (K_r13[24]), .S (n_975), .Z
       (K15[17]));
  MUX2_X1_8T g15711(.I0 (K_r13[5]), .I1 (K_r13[26]), .S (n_1124), .Z
       (K15[12]));
  MUX2_X1_8T g15712(.I0 (K_r13[17]), .I1 (K_r13[13]), .S (n_1074), .Z
       (K15[8]));
  MUX2_X1_12T g15713(.I0 (K_r14[15]), .I1 (K_r14[22]), .S (n_843), .Z
       (K16[39]));
  MUX2_X1_8T g15714(.I0 (K_r14[45]), .I1 (K_r14[52]), .S (n_959), .Z
       (K16[30]));
  MUX2_X1_8T g15715(.I0 (K_r14[46]), .I1 (K_r14[53]), .S (n_975), .Z
       (K16[13]));
  CLKBUF_X16_12T hi_fo_buf(.I (n_859), .Z (n_827));
  CLKBUF_X16_12T hi_fo_buf15716(.I (n_859), .Z (n_843));
  CLKBUF_X16_12T hi_fo_buf15717(.I (n_859), .Z (n_860));
  CLKBUF_X16_12T hi_fo_buf15718(.I (n_859), .Z (n_876));
  CLKBUF_X16_12T hi_fo_buf15719(.I (n_859), .Z (n_893));
  CLKBUF_X16_12T hi_fo_buf15720(.I (n_859), .Z (n_909));
  CLKBUF_X16_12T hi_fo_buf15721(.I (n_859), .Z (n_926));
  CLKBUF_X16_12T hi_fo_buf15722(.I (n_859), .Z (n_942));
  CLKBUF_X16_12T hi_fo_buf15723(.I (decrypt), .Z (n_859));
  CLKBUF_X16_12T hi_fo_buf15724(.I (n_991), .Z (n_959));
  CLKBUF_X16_12T hi_fo_buf15725(.I (n_991), .Z (n_975));
  CLKBUF_X16_12T hi_fo_buf15726(.I (n_991), .Z (n_992));
  CLKBUF_X16_12T hi_fo_buf15727(.I (n_991), .Z (n_1008));
  CLKBUF_X16_12T hi_fo_buf15728(.I (n_991), .Z (n_1025));
  CLKBUF_X16_12T hi_fo_buf15729(.I (n_991), .Z (n_1041));
  CLKBUF_X16_12T hi_fo_buf15730(.I (n_991), .Z (n_1058));
  CLKBUF_X16_12T hi_fo_buf15731(.I (n_991), .Z (n_1074));
  CLKBUF_X16_12T hi_fo_buf15732(.I (decrypt), .Z (n_991));
  CLKBUF_X16_12T hi_fo_buf15733(.I (n_1123), .Z (n_1091));
  CLKBUF_X16_12T hi_fo_buf15734(.I (n_1123), .Z (n_1107));
  CLKBUF_X16_12T hi_fo_buf15735(.I (n_1123), .Z (n_1124));
  CLKBUF_X16_12T hi_fo_buf15736(.I (n_1123), .Z (n_1140));
  CLKBUF_X16_12T hi_fo_buf15737(.I (n_1123), .Z (n_1157));
  CLKBUF_X16_12T hi_fo_buf15738(.I (n_1123), .Z (n_1173));
  CLKBUF_X16_12T hi_fo_buf15739(.I (n_1123), .Z (n_1190));
  CLKBUF_X16_12T hi_fo_buf15740(.I (n_1123), .Z (n_1206));
  CLKBUF_X16_12T hi_fo_buf15741(.I (decrypt), .Z (n_1123));
endmodule

module des(desOut, desIn, key, decrypt, clk);
  input [63:0] desIn;
  input [55:0] key;
  input decrypt, clk;
  output [63:0] desOut;
  wire [63:0] desIn;
  wire [55:0] key;
  wire decrypt, clk;
  wire [63:0] desOut;
  wire [63:0] desIn_r;
  wire [1:48] K1;
  wire [1:32] out0;
  wire [1:32] R0;
  wire [1:48] K2;
  wire [1:32] out1;
  wire [1:32] R1;
  wire [1:48] K3;
  wire [1:32] out2;
  wire [1:32] R2;
  wire [1:48] K4;
  wire [1:32] out3;
  wire [1:32] R3;
  wire [1:48] K5;
  wire [1:32] out4;
  wire [1:32] R4;
  wire [1:48] K6;
  wire [1:32] out5;
  wire [1:32] R5;
  wire [1:48] K7;
  wire [1:32] out6;
  wire [1:32] R6;
  wire [1:48] K8;
  wire [1:32] out7;
  wire [1:32] R7;
  wire [1:48] K9;
  wire [1:32] out8;
  wire [1:32] R8;
  wire [1:48] K10;
  wire [1:32] out9;
  wire [1:32] R9;
  wire [1:48] K11;
  wire [1:32] out10;
  wire [1:32] R10;
  wire [1:48] K12;
  wire [1:32] out11;
  wire [1:32] R11;
  wire [1:48] K13;
  wire [1:32] out12;
  wire [1:32] R12;
  wire [1:48] K14;
  wire [1:32] out13;
  wire [1:32] R13;
  wire [1:48] K15;
  wire [1:32] out14;
  wire [1:32] R14;
  wire [1:48] K16;
  wire [1:32] out15;
  wire [55:0] key_r;
  wire [1:32] L0;
  wire [1:32] L1;
  wire [1:32] L2;
  wire [1:32] L3;
  wire [1:32] L4;
  wire [1:32] L5;
  wire [1:32] L6;
  wire [1:32] L7;
  wire [1:32] L8;
  wire [1:32] L9;
  wire [1:32] L10;
  wire [1:32] L11;
  wire [1:32] L12;
  wire [1:32] L13;
  wire [1:32] L14;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65, n_66, n_67, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74, n_75, n_76, n_77, n_78, n_79, n_80;
  wire n_81, n_82, n_83, n_84, n_85, n_86, n_87, n_88;
  wire n_89, n_90, n_91, n_92, n_93, n_94, n_95, n_96;
  wire n_97, n_98, n_99, n_100, n_101, n_102, n_103, n_104;
  wire n_105, n_106, n_107, n_108, n_109, n_110, n_111, n_112;
  wire n_113, n_114, n_115, n_116, n_117, n_118, n_119, n_120;
  wire n_121, n_122, n_123, n_124, n_125, n_126, n_127, n_128;
  wire n_129, n_130, n_131, n_132, n_133, n_134, n_135, n_136;
  wire n_137, n_138, n_139, n_140, n_141, n_142, n_143, n_144;
  wire n_145, n_146, n_147, n_148, n_149, n_150, n_151, n_152;
  wire n_153, n_154, n_155, n_156, n_157, n_158, n_159, n_160;
  wire n_161, n_162, n_163, n_164, n_165, n_166, n_167, n_168;
  wire n_169, n_170, n_171, n_172, n_173, n_174, n_175, n_176;
  wire n_177, n_178, n_179, n_180, n_181, n_182, n_183, n_184;
  wire n_185, n_186, n_187, n_188, n_189, n_190, n_191, n_192;
  wire n_193, n_194, n_195, n_196, n_197, n_198, n_199, n_200;
  wire n_201, n_202, n_203, n_204, n_205, n_206, n_207, n_208;
  wire n_209, n_210, n_211, n_212, n_213, n_214, n_215, n_216;
  wire n_217, n_218, n_219, n_220, n_221, n_222, n_223, n_224;
  wire n_225, n_226, n_227, n_228, n_229, n_230, n_231, n_232;
  wire n_233, n_234, n_235, n_236, n_237, n_238, n_239, n_240;
  wire n_241, n_242, n_243, n_244, n_245, n_246, n_247, n_248;
  wire n_249, n_250, n_251, n_252, n_253, n_254, n_255, n_256;
  wire n_257, n_258, n_259, n_260, n_261, n_262, n_263, n_264;
  wire n_265, n_266, n_267, n_268, n_269, n_270, n_271, n_272;
  wire n_273, n_274, n_275, n_276, n_277, n_278, n_279, n_280;
  wire n_281, n_282, n_283, n_284, n_285, n_286, n_287, n_288;
  wire n_289, n_290, n_291, n_292, n_293, n_294, n_295, n_296;
  wire n_297, n_298, n_299, n_300, n_301, n_302, n_303, n_304;
  wire n_305, n_306, n_307, n_308, n_309, n_310, n_311, n_312;
  wire n_313, n_314, n_315, n_316, n_317, n_318, n_319, n_320;
  wire n_321, n_322, n_323, n_324, n_325, n_326, n_327, n_328;
  wire n_329, n_330, n_331, n_332, n_333, n_334, n_335, n_336;
  wire n_337, n_338, n_339, n_340, n_341, n_342, n_343, n_344;
  wire n_345, n_346, n_347, n_348, n_349, n_350, n_351, n_352;
  wire n_353, n_354, n_355, n_356, n_357, n_358, n_359, n_360;
  wire n_361, n_362, n_363, n_364, n_365, n_366, n_367, n_368;
  wire n_369, n_370, n_371, n_372, n_373, n_374, n_375, n_376;
  wire n_377, n_378, n_379, n_380, n_381, n_382, n_383, n_384;
  wire n_385, n_386, n_387, n_388, n_389, n_390, n_391, n_392;
  wire n_393, n_394, n_395, n_396, n_397, n_398, n_399, n_400;
  wire n_401, n_402, n_403, n_404, n_405, n_406, n_407, n_408;
  wire n_409, n_410, n_411, n_412, n_413, n_414, n_415, n_416;
  wire n_417, n_418, n_419, n_420, n_421, n_422, n_423, n_424;
  wire n_425, n_426, n_427, n_428, n_429, n_430, n_431, n_432;
  wire n_433, n_434, n_435, n_436, n_437, n_438, n_439, n_440;
  wire n_441, n_442, n_443, n_444, n_445, n_446, n_447, n_448;
  wire n_449, n_450, n_451, n_452, n_453, n_454, n_455, n_456;
  wire n_457, n_458, n_459, n_460, n_461, n_462, n_463, n_464;
  wire n_465, n_466, n_467, n_468, n_469, n_470, n_471, n_472;
  wire n_473, n_474, n_475, n_476, n_477, n_478, n_479, n_480;
  wire n_481, n_482, n_483, n_484, n_485, n_486, n_487, n_488;
  wire n_489, n_490, n_491, n_492, n_493, n_494, n_495, n_496;
  wire n_497, n_498, n_499, n_500, n_501, n_502, n_503, n_504;
  wire n_505, n_506, n_507, n_508, n_509, n_510, n_511, n_512;
  wire n_513;
  crp u0(.P (out0), .R ({desIn_r[7], desIn_r[15], desIn_r[23],
       desIn_r[31], desIn_r[39], desIn_r[47], desIn_r[55], desIn_r[63],
       desIn_r[5], desIn_r[13], desIn_r[21], desIn_r[29], desIn_r[37],
       desIn_r[45], desIn_r[53], desIn_r[61], desIn_r[3], desIn_r[11],
       desIn_r[19], desIn_r[27], desIn_r[35], desIn_r[43], desIn_r[51],
       desIn_r[59], desIn_r[1], desIn_r[9], desIn_r[17], desIn_r[25],
       desIn_r[33], desIn_r[41], desIn_r[49], desIn_r[57]}), .K_sub
       (K1));
  crp_82 u1(.P (out1), .R (R0), .K_sub (K2));
  crp_81 u2(.P (out2), .R (R1), .K_sub (K3));
  crp_80 u3(.P (out3), .R (R2), .K_sub (K4));
  crp_79 u4(.P (out4), .R (R3), .K_sub (K5));
  crp_78 u5(.P (out5), .R (R4), .K_sub (K6));
  crp_77 u6(.P (out6), .R (R5), .K_sub (K7));
  crp_76 u7(.P (out7), .R (R6), .K_sub (K8));
  crp_75 u8(.P (out8), .R (R7), .K_sub (K9));
  crp_74 u9(.P (out9), .R (R8), .K_sub (K10));
  crp_73 u10(.P (out10), .R (R9), .K_sub (K11));
  crp_72 u11(.P (out11), .R (R10), .K_sub (K12));
  crp_71 u12(.P (out12), .R (R11), .K_sub (K13));
  crp_70 u13(.P (out13), .R (R12), .K_sub (K14));
  crp_69 u14(.P (out14), .R (R13), .K_sub (K15));
  crp_68 u15(.P (out15), .R (R14), .K_sub (K16));
  key_sel uk(.clk (clk), .K (key_r), .decrypt (n_513), .K1 (K1), .K2
       (K2), .K3 (K3), .K4 (K4), .K5 (K5), .K6 (K6), .K7 (K7), .K8
       (K8), .K9 (K9), .K10 (K10), .K11 (K11), .K12 (K12), .K13 (K13),
       .K14 (K14), .K15 (K15), .K16 (K16));
  CLKBUF_X16_12T g2098(.I (decrypt), .Z (n_513));
  DFFSNQ_X1_8T \L0_reg[1] (.SN (1'b1), .CLK (clk), .D (desIn_r[7]), .Q
       (L0[1]));
  DFFSNQ_X1_8T \L0_reg[2] (.SN (1'b1), .CLK (clk), .D (desIn_r[15]), .Q
       (L0[2]));
  DFFSNQ_X1_8T \L0_reg[3] (.SN (1'b1), .CLK (clk), .D (desIn_r[23]), .Q
       (L0[3]));
  DFFSNQ_X1_8T \L0_reg[4] (.SN (1'b1), .CLK (clk), .D (desIn_r[31]), .Q
       (L0[4]));
  DFFSNQ_X1_8T \L0_reg[5] (.SN (1'b1), .CLK (clk), .D (desIn_r[39]), .Q
       (L0[5]));
  DFFSNQ_X1_8T \L0_reg[6] (.SN (1'b1), .CLK (clk), .D (desIn_r[47]), .Q
       (L0[6]));
  DFFSNQ_X1_8T \L0_reg[7] (.SN (1'b1), .CLK (clk), .D (desIn_r[55]), .Q
       (L0[7]));
  DFFSNQ_X1_8T \L0_reg[8] (.SN (1'b1), .CLK (clk), .D (desIn_r[63]), .Q
       (L0[8]));
  DFFSNQ_X1_8T \L0_reg[9] (.SN (1'b1), .CLK (clk), .D (desIn_r[5]), .Q
       (L0[9]));
  DFFSNQ_X1_8T \L0_reg[10] (.SN (1'b1), .CLK (clk), .D (desIn_r[13]),
       .Q (L0[10]));
  DFFSNQ_X1_8T \L0_reg[11] (.SN (1'b1), .CLK (clk), .D (desIn_r[21]),
       .Q (L0[11]));
  DFFSNQ_X1_8T \L0_reg[12] (.SN (1'b1), .CLK (clk), .D (desIn_r[29]),
       .Q (L0[12]));
  DFFSNQ_X1_8T \L0_reg[13] (.SN (1'b1), .CLK (clk), .D (desIn_r[37]),
       .Q (L0[13]));
  DFFSNQ_X1_8T \L0_reg[14] (.SN (1'b1), .CLK (clk), .D (desIn_r[45]),
       .Q (L0[14]));
  DFFSNQ_X1_8T \L0_reg[15] (.SN (1'b1), .CLK (clk), .D (desIn_r[53]),
       .Q (L0[15]));
  DFFSNQ_X1_8T \L0_reg[16] (.SN (1'b1), .CLK (clk), .D (desIn_r[61]),
       .Q (L0[16]));
  DFFSNQ_X1_8T \L0_reg[17] (.SN (1'b1), .CLK (clk), .D (desIn_r[3]), .Q
       (L0[17]));
  DFFSNQ_X1_8T \L0_reg[18] (.SN (1'b1), .CLK (clk), .D (desIn_r[11]),
       .Q (L0[18]));
  DFFSNQ_X1_8T \L0_reg[19] (.SN (1'b1), .CLK (clk), .D (desIn_r[19]),
       .Q (L0[19]));
  DFFSNQ_X1_8T \L0_reg[20] (.SN (1'b1), .CLK (clk), .D (desIn_r[27]),
       .Q (L0[20]));
  DFFSNQ_X1_8T \L0_reg[21] (.SN (1'b1), .CLK (clk), .D (desIn_r[35]),
       .Q (L0[21]));
  DFFSNQ_X1_8T \L0_reg[22] (.SN (1'b1), .CLK (clk), .D (desIn_r[43]),
       .Q (L0[22]));
  DFFSNQ_X1_8T \L0_reg[23] (.SN (1'b1), .CLK (clk), .D (desIn_r[51]),
       .Q (L0[23]));
  DFFSNQ_X1_8T \L0_reg[24] (.SN (1'b1), .CLK (clk), .D (desIn_r[59]),
       .Q (L0[24]));
  DFFSNQ_X1_8T \L0_reg[25] (.SN (1'b1), .CLK (clk), .D (desIn_r[1]), .Q
       (L0[25]));
  DFFSNQ_X1_8T \L0_reg[26] (.SN (1'b1), .CLK (clk), .D (desIn_r[9]), .Q
       (L0[26]));
  DFFSNQ_X1_8T \L0_reg[27] (.SN (1'b1), .CLK (clk), .D (desIn_r[17]),
       .Q (L0[27]));
  DFFSNQ_X1_8T \L0_reg[28] (.SN (1'b1), .CLK (clk), .D (desIn_r[25]),
       .Q (L0[28]));
  DFFSNQ_X1_8T \L0_reg[29] (.SN (1'b1), .CLK (clk), .D (desIn_r[33]),
       .Q (L0[29]));
  DFFSNQ_X1_8T \L0_reg[30] (.SN (1'b1), .CLK (clk), .D (desIn_r[41]),
       .Q (L0[30]));
  DFFSNQ_X1_8T \L0_reg[31] (.SN (1'b1), .CLK (clk), .D (desIn_r[49]),
       .Q (L0[31]));
  DFFSNQ_X1_8T \L0_reg[32] (.SN (1'b1), .CLK (clk), .D (desIn_r[57]),
       .Q (L0[32]));
  DFFSNQ_X1_8T \L1_reg[1] (.SN (1'b1), .CLK (clk), .D (R0[1]), .Q
       (L1[1]));
  DFFSNQ_X1_8T \L1_reg[2] (.SN (1'b1), .CLK (clk), .D (R0[2]), .Q
       (L1[2]));
  DFFSNQ_X1_8T \L1_reg[3] (.SN (1'b1), .CLK (clk), .D (R0[3]), .Q
       (L1[3]));
  DFFSNQ_X1_8T \L1_reg[4] (.SN (1'b1), .CLK (clk), .D (R0[4]), .Q
       (L1[4]));
  DFFSNQ_X1_8T \L1_reg[5] (.SN (1'b1), .CLK (clk), .D (R0[5]), .Q
       (L1[5]));
  DFFSNQ_X1_8T \L1_reg[6] (.SN (1'b1), .CLK (clk), .D (R0[6]), .Q
       (L1[6]));
  DFFSNQ_X1_8T \L1_reg[7] (.SN (1'b1), .CLK (clk), .D (R0[7]), .Q
       (L1[7]));
  DFFSNQ_X1_8T \L1_reg[8] (.SN (1'b1), .CLK (clk), .D (R0[8]), .Q
       (L1[8]));
  DFFSNQ_X1_8T \L1_reg[9] (.SN (1'b1), .CLK (clk), .D (R0[9]), .Q
       (L1[9]));
  DFFSNQ_X1_8T \L1_reg[10] (.SN (1'b1), .CLK (clk), .D (R0[10]), .Q
       (L1[10]));
  DFFSNQ_X1_8T \L1_reg[11] (.SN (1'b1), .CLK (clk), .D (R0[11]), .Q
       (L1[11]));
  DFFSNQ_X1_8T \L1_reg[12] (.SN (1'b1), .CLK (clk), .D (R0[12]), .Q
       (L1[12]));
  DFFSNQ_X1_8T \L1_reg[13] (.SN (1'b1), .CLK (clk), .D (R0[13]), .Q
       (L1[13]));
  DFFSNQ_X1_8T \L1_reg[14] (.SN (1'b1), .CLK (clk), .D (R0[14]), .Q
       (L1[14]));
  DFFSNQ_X1_8T \L1_reg[15] (.SN (1'b1), .CLK (clk), .D (R0[15]), .Q
       (L1[15]));
  DFFSNQ_X1_8T \L1_reg[16] (.SN (1'b1), .CLK (clk), .D (R0[16]), .Q
       (L1[16]));
  DFFSNQ_X1_8T \L1_reg[17] (.SN (1'b1), .CLK (clk), .D (R0[17]), .Q
       (L1[17]));
  DFFSNQ_X1_8T \L1_reg[18] (.SN (1'b1), .CLK (clk), .D (R0[18]), .Q
       (L1[18]));
  DFFSNQ_X1_8T \L1_reg[19] (.SN (1'b1), .CLK (clk), .D (R0[19]), .Q
       (L1[19]));
  DFFSNQ_X1_8T \L1_reg[20] (.SN (1'b1), .CLK (clk), .D (R0[20]), .Q
       (L1[20]));
  DFFSNQ_X1_8T \L1_reg[21] (.SN (1'b1), .CLK (clk), .D (R0[21]), .Q
       (L1[21]));
  DFFSNQ_X1_8T \L1_reg[22] (.SN (1'b1), .CLK (clk), .D (R0[22]), .Q
       (L1[22]));
  DFFSNQ_X1_8T \L1_reg[23] (.SN (1'b1), .CLK (clk), .D (R0[23]), .Q
       (L1[23]));
  DFFSNQ_X1_8T \L1_reg[24] (.SN (1'b1), .CLK (clk), .D (R0[24]), .Q
       (L1[24]));
  DFFSNQ_X1_8T \L1_reg[25] (.SN (1'b1), .CLK (clk), .D (R0[25]), .Q
       (L1[25]));
  DFFSNQ_X1_8T \L1_reg[26] (.SN (1'b1), .CLK (clk), .D (R0[26]), .Q
       (L1[26]));
  DFFSNQ_X1_8T \L1_reg[27] (.SN (1'b1), .CLK (clk), .D (R0[27]), .Q
       (L1[27]));
  DFFSNQ_X1_8T \L1_reg[28] (.SN (1'b1), .CLK (clk), .D (R0[28]), .Q
       (L1[28]));
  DFFSNQ_X1_8T \L1_reg[29] (.SN (1'b1), .CLK (clk), .D (R0[29]), .Q
       (L1[29]));
  DFFSNQ_X1_8T \L1_reg[30] (.SN (1'b1), .CLK (clk), .D (R0[30]), .Q
       (L1[30]));
  DFFSNQ_X1_8T \L1_reg[31] (.SN (1'b1), .CLK (clk), .D (R0[31]), .Q
       (L1[31]));
  DFFSNQ_X1_8T \L1_reg[32] (.SN (1'b1), .CLK (clk), .D (R0[32]), .Q
       (L1[32]));
  DFFSNQ_X1_8T \L2_reg[1] (.SN (1'b1), .CLK (clk), .D (R1[1]), .Q
       (L2[1]));
  DFFSNQ_X1_8T \L2_reg[2] (.SN (1'b1), .CLK (clk), .D (R1[2]), .Q
       (L2[2]));
  DFFSNQ_X1_8T \L2_reg[3] (.SN (1'b1), .CLK (clk), .D (R1[3]), .Q
       (L2[3]));
  DFFSNQ_X1_8T \L2_reg[4] (.SN (1'b1), .CLK (clk), .D (R1[4]), .Q
       (L2[4]));
  DFFSNQ_X1_8T \L2_reg[5] (.SN (1'b1), .CLK (clk), .D (R1[5]), .Q
       (L2[5]));
  DFFSNQ_X1_8T \L2_reg[6] (.SN (1'b1), .CLK (clk), .D (R1[6]), .Q
       (L2[6]));
  DFFSNQ_X1_8T \L2_reg[7] (.SN (1'b1), .CLK (clk), .D (R1[7]), .Q
       (L2[7]));
  DFFSNQ_X1_8T \L2_reg[8] (.SN (1'b1), .CLK (clk), .D (R1[8]), .Q
       (L2[8]));
  DFFSNQ_X1_8T \L2_reg[9] (.SN (1'b1), .CLK (clk), .D (R1[9]), .Q
       (L2[9]));
  DFFSNQ_X1_8T \L2_reg[10] (.SN (1'b1), .CLK (clk), .D (R1[10]), .Q
       (L2[10]));
  DFFSNQ_X1_8T \L2_reg[11] (.SN (1'b1), .CLK (clk), .D (R1[11]), .Q
       (L2[11]));
  DFFSNQ_X1_8T \L2_reg[12] (.SN (1'b1), .CLK (clk), .D (R1[12]), .Q
       (L2[12]));
  DFFSNQ_X1_8T \L2_reg[13] (.SN (1'b1), .CLK (clk), .D (R1[13]), .Q
       (L2[13]));
  DFFSNQ_X1_8T \L2_reg[14] (.SN (1'b1), .CLK (clk), .D (R1[14]), .Q
       (L2[14]));
  DFFSNQ_X1_8T \L2_reg[15] (.SN (1'b1), .CLK (clk), .D (R1[15]), .Q
       (L2[15]));
  DFFSNQ_X1_8T \L2_reg[16] (.SN (1'b1), .CLK (clk), .D (R1[16]), .Q
       (L2[16]));
  DFFSNQ_X1_8T \L2_reg[17] (.SN (1'b1), .CLK (clk), .D (R1[17]), .Q
       (L2[17]));
  DFFSNQ_X1_8T \L2_reg[18] (.SN (1'b1), .CLK (clk), .D (R1[18]), .Q
       (L2[18]));
  DFFSNQ_X1_8T \L2_reg[19] (.SN (1'b1), .CLK (clk), .D (R1[19]), .Q
       (L2[19]));
  DFFSNQ_X1_8T \L2_reg[20] (.SN (1'b1), .CLK (clk), .D (R1[20]), .Q
       (L2[20]));
  DFFSNQ_X1_8T \L2_reg[21] (.SN (1'b1), .CLK (clk), .D (R1[21]), .Q
       (L2[21]));
  DFFSNQ_X1_8T \L2_reg[22] (.SN (1'b1), .CLK (clk), .D (R1[22]), .Q
       (L2[22]));
  DFFSNQ_X1_8T \L2_reg[23] (.SN (1'b1), .CLK (clk), .D (R1[23]), .Q
       (L2[23]));
  DFFSNQ_X1_8T \L2_reg[24] (.SN (1'b1), .CLK (clk), .D (R1[24]), .Q
       (L2[24]));
  DFFSNQ_X1_8T \L2_reg[25] (.SN (1'b1), .CLK (clk), .D (R1[25]), .Q
       (L2[25]));
  DFFSNQ_X1_8T \L2_reg[26] (.SN (1'b1), .CLK (clk), .D (R1[26]), .Q
       (L2[26]));
  DFFSNQ_X1_8T \L2_reg[27] (.SN (1'b1), .CLK (clk), .D (R1[27]), .Q
       (L2[27]));
  DFFSNQ_X1_8T \L2_reg[28] (.SN (1'b1), .CLK (clk), .D (R1[28]), .Q
       (L2[28]));
  DFFSNQ_X1_8T \L2_reg[29] (.SN (1'b1), .CLK (clk), .D (R1[29]), .Q
       (L2[29]));
  DFFSNQ_X1_8T \L2_reg[30] (.SN (1'b1), .CLK (clk), .D (R1[30]), .Q
       (L2[30]));
  DFFSNQ_X1_8T \L2_reg[31] (.SN (1'b1), .CLK (clk), .D (R1[31]), .Q
       (L2[31]));
  DFFSNQ_X1_8T \L2_reg[32] (.SN (1'b1), .CLK (clk), .D (R1[32]), .Q
       (L2[32]));
  DFFSNQ_X1_8T \L3_reg[1] (.SN (1'b1), .CLK (clk), .D (R2[1]), .Q
       (L3[1]));
  DFFSNQ_X1_8T \L3_reg[2] (.SN (1'b1), .CLK (clk), .D (R2[2]), .Q
       (L3[2]));
  DFFSNQ_X1_8T \L3_reg[3] (.SN (1'b1), .CLK (clk), .D (R2[3]), .Q
       (L3[3]));
  DFFSNQ_X1_8T \L3_reg[4] (.SN (1'b1), .CLK (clk), .D (R2[4]), .Q
       (L3[4]));
  DFFSNQ_X1_8T \L3_reg[5] (.SN (1'b1), .CLK (clk), .D (R2[5]), .Q
       (L3[5]));
  DFFSNQ_X1_8T \L3_reg[6] (.SN (1'b1), .CLK (clk), .D (R2[6]), .Q
       (L3[6]));
  DFFSNQ_X1_8T \L3_reg[7] (.SN (1'b1), .CLK (clk), .D (R2[7]), .Q
       (L3[7]));
  DFFSNQ_X1_8T \L3_reg[8] (.SN (1'b1), .CLK (clk), .D (R2[8]), .Q
       (L3[8]));
  DFFSNQ_X1_8T \L3_reg[9] (.SN (1'b1), .CLK (clk), .D (R2[9]), .Q
       (L3[9]));
  DFFSNQ_X1_8T \L3_reg[10] (.SN (1'b1), .CLK (clk), .D (R2[10]), .Q
       (L3[10]));
  DFFSNQ_X1_8T \L3_reg[11] (.SN (1'b1), .CLK (clk), .D (R2[11]), .Q
       (L3[11]));
  DFFSNQ_X1_8T \L3_reg[12] (.SN (1'b1), .CLK (clk), .D (R2[12]), .Q
       (L3[12]));
  DFFSNQ_X1_8T \L3_reg[13] (.SN (1'b1), .CLK (clk), .D (R2[13]), .Q
       (L3[13]));
  DFFSNQ_X1_8T \L3_reg[14] (.SN (1'b1), .CLK (clk), .D (R2[14]), .Q
       (L3[14]));
  DFFSNQ_X1_8T \L3_reg[15] (.SN (1'b1), .CLK (clk), .D (R2[15]), .Q
       (L3[15]));
  DFFSNQ_X1_8T \L3_reg[16] (.SN (1'b1), .CLK (clk), .D (R2[16]), .Q
       (L3[16]));
  DFFSNQ_X1_8T \L3_reg[17] (.SN (1'b1), .CLK (clk), .D (R2[17]), .Q
       (L3[17]));
  DFFSNQ_X1_8T \L3_reg[18] (.SN (1'b1), .CLK (clk), .D (R2[18]), .Q
       (L3[18]));
  DFFSNQ_X1_8T \L3_reg[19] (.SN (1'b1), .CLK (clk), .D (R2[19]), .Q
       (L3[19]));
  DFFSNQ_X1_8T \L3_reg[20] (.SN (1'b1), .CLK (clk), .D (R2[20]), .Q
       (L3[20]));
  DFFSNQ_X1_8T \L3_reg[21] (.SN (1'b1), .CLK (clk), .D (R2[21]), .Q
       (L3[21]));
  DFFSNQ_X1_8T \L3_reg[22] (.SN (1'b1), .CLK (clk), .D (R2[22]), .Q
       (L3[22]));
  DFFSNQ_X1_8T \L3_reg[23] (.SN (1'b1), .CLK (clk), .D (R2[23]), .Q
       (L3[23]));
  DFFSNQ_X1_8T \L3_reg[24] (.SN (1'b1), .CLK (clk), .D (R2[24]), .Q
       (L3[24]));
  DFFSNQ_X1_8T \L3_reg[25] (.SN (1'b1), .CLK (clk), .D (R2[25]), .Q
       (L3[25]));
  DFFSNQ_X1_8T \L3_reg[26] (.SN (1'b1), .CLK (clk), .D (R2[26]), .Q
       (L3[26]));
  DFFSNQ_X1_8T \L3_reg[27] (.SN (1'b1), .CLK (clk), .D (R2[27]), .Q
       (L3[27]));
  DFFSNQ_X1_8T \L3_reg[28] (.SN (1'b1), .CLK (clk), .D (R2[28]), .Q
       (L3[28]));
  DFFSNQ_X1_8T \L3_reg[29] (.SN (1'b1), .CLK (clk), .D (R2[29]), .Q
       (L3[29]));
  DFFSNQ_X1_8T \L3_reg[30] (.SN (1'b1), .CLK (clk), .D (R2[30]), .Q
       (L3[30]));
  DFFSNQ_X1_8T \L3_reg[31] (.SN (1'b1), .CLK (clk), .D (R2[31]), .Q
       (L3[31]));
  DFFSNQ_X1_8T \L3_reg[32] (.SN (1'b1), .CLK (clk), .D (R2[32]), .Q
       (L3[32]));
  DFFSNQ_X1_8T \L4_reg[1] (.SN (1'b1), .CLK (clk), .D (R3[1]), .Q
       (L4[1]));
  DFFSNQ_X1_8T \L4_reg[2] (.SN (1'b1), .CLK (clk), .D (R3[2]), .Q
       (L4[2]));
  DFFSNQ_X1_8T \L4_reg[3] (.SN (1'b1), .CLK (clk), .D (R3[3]), .Q
       (L4[3]));
  DFFSNQ_X1_8T \L4_reg[4] (.SN (1'b1), .CLK (clk), .D (R3[4]), .Q
       (L4[4]));
  DFFSNQ_X1_8T \L4_reg[5] (.SN (1'b1), .CLK (clk), .D (R3[5]), .Q
       (L4[5]));
  DFFSNQ_X1_8T \L4_reg[6] (.SN (1'b1), .CLK (clk), .D (R3[6]), .Q
       (L4[6]));
  DFFSNQ_X1_8T \L4_reg[7] (.SN (1'b1), .CLK (clk), .D (R3[7]), .Q
       (L4[7]));
  DFFSNQ_X1_8T \L4_reg[8] (.SN (1'b1), .CLK (clk), .D (R3[8]), .Q
       (L4[8]));
  DFFSNQ_X1_8T \L4_reg[9] (.SN (1'b1), .CLK (clk), .D (R3[9]), .Q
       (L4[9]));
  DFFSNQ_X1_8T \L4_reg[10] (.SN (1'b1), .CLK (clk), .D (R3[10]), .Q
       (L4[10]));
  DFFSNQ_X1_8T \L4_reg[11] (.SN (1'b1), .CLK (clk), .D (R3[11]), .Q
       (L4[11]));
  DFFSNQ_X1_8T \L4_reg[12] (.SN (1'b1), .CLK (clk), .D (R3[12]), .Q
       (L4[12]));
  DFFSNQ_X1_8T \L4_reg[13] (.SN (1'b1), .CLK (clk), .D (R3[13]), .Q
       (L4[13]));
  DFFSNQ_X1_8T \L4_reg[14] (.SN (1'b1), .CLK (clk), .D (R3[14]), .Q
       (L4[14]));
  DFFSNQ_X1_8T \L4_reg[15] (.SN (1'b1), .CLK (clk), .D (R3[15]), .Q
       (L4[15]));
  DFFSNQ_X1_8T \L4_reg[16] (.SN (1'b1), .CLK (clk), .D (R3[16]), .Q
       (L4[16]));
  DFFSNQ_X1_8T \L4_reg[17] (.SN (1'b1), .CLK (clk), .D (R3[17]), .Q
       (L4[17]));
  DFFSNQ_X1_8T \L4_reg[18] (.SN (1'b1), .CLK (clk), .D (R3[18]), .Q
       (L4[18]));
  DFFSNQ_X1_8T \L4_reg[19] (.SN (1'b1), .CLK (clk), .D (R3[19]), .Q
       (L4[19]));
  DFFSNQ_X1_8T \L4_reg[20] (.SN (1'b1), .CLK (clk), .D (R3[20]), .Q
       (L4[20]));
  DFFSNQ_X1_8T \L4_reg[21] (.SN (1'b1), .CLK (clk), .D (R3[21]), .Q
       (L4[21]));
  DFFSNQ_X1_8T \L4_reg[22] (.SN (1'b1), .CLK (clk), .D (R3[22]), .Q
       (L4[22]));
  DFFSNQ_X1_8T \L4_reg[23] (.SN (1'b1), .CLK (clk), .D (R3[23]), .Q
       (L4[23]));
  DFFSNQ_X1_8T \L4_reg[24] (.SN (1'b1), .CLK (clk), .D (R3[24]), .Q
       (L4[24]));
  DFFSNQ_X1_8T \L4_reg[25] (.SN (1'b1), .CLK (clk), .D (R3[25]), .Q
       (L4[25]));
  DFFSNQ_X1_8T \L4_reg[26] (.SN (1'b1), .CLK (clk), .D (R3[26]), .Q
       (L4[26]));
  DFFSNQ_X1_8T \L4_reg[27] (.SN (1'b1), .CLK (clk), .D (R3[27]), .Q
       (L4[27]));
  DFFSNQ_X1_8T \L4_reg[28] (.SN (1'b1), .CLK (clk), .D (R3[28]), .Q
       (L4[28]));
  DFFSNQ_X1_8T \L4_reg[29] (.SN (1'b1), .CLK (clk), .D (R3[29]), .Q
       (L4[29]));
  DFFSNQ_X1_8T \L4_reg[30] (.SN (1'b1), .CLK (clk), .D (R3[30]), .Q
       (L4[30]));
  DFFSNQ_X1_8T \L4_reg[31] (.SN (1'b1), .CLK (clk), .D (R3[31]), .Q
       (L4[31]));
  DFFSNQ_X1_8T \L4_reg[32] (.SN (1'b1), .CLK (clk), .D (R3[32]), .Q
       (L4[32]));
  DFFSNQ_X1_8T \L5_reg[1] (.SN (1'b1), .CLK (clk), .D (R4[1]), .Q
       (L5[1]));
  DFFSNQ_X1_8T \L5_reg[2] (.SN (1'b1), .CLK (clk), .D (R4[2]), .Q
       (L5[2]));
  DFFSNQ_X1_8T \L5_reg[3] (.SN (1'b1), .CLK (clk), .D (R4[3]), .Q
       (L5[3]));
  DFFSNQ_X1_8T \L5_reg[4] (.SN (1'b1), .CLK (clk), .D (R4[4]), .Q
       (L5[4]));
  DFFSNQ_X1_8T \L5_reg[5] (.SN (1'b1), .CLK (clk), .D (R4[5]), .Q
       (L5[5]));
  DFFSNQ_X1_8T \L5_reg[6] (.SN (1'b1), .CLK (clk), .D (R4[6]), .Q
       (L5[6]));
  DFFSNQ_X1_8T \L5_reg[7] (.SN (1'b1), .CLK (clk), .D (R4[7]), .Q
       (L5[7]));
  DFFSNQ_X1_8T \L5_reg[8] (.SN (1'b1), .CLK (clk), .D (R4[8]), .Q
       (L5[8]));
  DFFSNQ_X1_8T \L5_reg[9] (.SN (1'b1), .CLK (clk), .D (R4[9]), .Q
       (L5[9]));
  DFFSNQ_X1_8T \L5_reg[10] (.SN (1'b1), .CLK (clk), .D (R4[10]), .Q
       (L5[10]));
  DFFSNQ_X1_8T \L5_reg[11] (.SN (1'b1), .CLK (clk), .D (R4[11]), .Q
       (L5[11]));
  DFFSNQ_X1_8T \L5_reg[12] (.SN (1'b1), .CLK (clk), .D (R4[12]), .Q
       (L5[12]));
  DFFSNQ_X1_8T \L5_reg[13] (.SN (1'b1), .CLK (clk), .D (R4[13]), .Q
       (L5[13]));
  DFFSNQ_X1_8T \L5_reg[14] (.SN (1'b1), .CLK (clk), .D (R4[14]), .Q
       (L5[14]));
  DFFSNQ_X1_8T \L5_reg[15] (.SN (1'b1), .CLK (clk), .D (R4[15]), .Q
       (L5[15]));
  DFFSNQ_X1_8T \L5_reg[16] (.SN (1'b1), .CLK (clk), .D (R4[16]), .Q
       (L5[16]));
  DFFSNQ_X1_8T \L5_reg[17] (.SN (1'b1), .CLK (clk), .D (R4[17]), .Q
       (L5[17]));
  DFFSNQ_X1_8T \L5_reg[18] (.SN (1'b1), .CLK (clk), .D (R4[18]), .Q
       (L5[18]));
  DFFSNQ_X1_8T \L5_reg[19] (.SN (1'b1), .CLK (clk), .D (R4[19]), .Q
       (L5[19]));
  DFFSNQ_X1_8T \L5_reg[20] (.SN (1'b1), .CLK (clk), .D (R4[20]), .Q
       (L5[20]));
  DFFSNQ_X1_8T \L5_reg[21] (.SN (1'b1), .CLK (clk), .D (R4[21]), .Q
       (L5[21]));
  DFFSNQ_X1_8T \L5_reg[22] (.SN (1'b1), .CLK (clk), .D (R4[22]), .Q
       (L5[22]));
  DFFSNQ_X1_8T \L5_reg[23] (.SN (1'b1), .CLK (clk), .D (R4[23]), .Q
       (L5[23]));
  DFFSNQ_X1_8T \L5_reg[24] (.SN (1'b1), .CLK (clk), .D (R4[24]), .Q
       (L5[24]));
  DFFSNQ_X1_8T \L5_reg[25] (.SN (1'b1), .CLK (clk), .D (R4[25]), .Q
       (L5[25]));
  DFFSNQ_X1_8T \L5_reg[26] (.SN (1'b1), .CLK (clk), .D (R4[26]), .Q
       (L5[26]));
  DFFSNQ_X1_8T \L5_reg[27] (.SN (1'b1), .CLK (clk), .D (R4[27]), .Q
       (L5[27]));
  DFFSNQ_X1_8T \L5_reg[28] (.SN (1'b1), .CLK (clk), .D (R4[28]), .Q
       (L5[28]));
  DFFSNQ_X1_8T \L5_reg[29] (.SN (1'b1), .CLK (clk), .D (R4[29]), .Q
       (L5[29]));
  DFFSNQ_X1_8T \L5_reg[30] (.SN (1'b1), .CLK (clk), .D (R4[30]), .Q
       (L5[30]));
  DFFSNQ_X1_8T \L5_reg[31] (.SN (1'b1), .CLK (clk), .D (R4[31]), .Q
       (L5[31]));
  DFFSNQ_X1_8T \L5_reg[32] (.SN (1'b1), .CLK (clk), .D (R4[32]), .Q
       (L5[32]));
  DFFSNQ_X1_8T \L6_reg[1] (.SN (1'b1), .CLK (clk), .D (R5[1]), .Q
       (L6[1]));
  DFFSNQ_X1_8T \L6_reg[2] (.SN (1'b1), .CLK (clk), .D (R5[2]), .Q
       (L6[2]));
  DFFSNQ_X1_8T \L6_reg[3] (.SN (1'b1), .CLK (clk), .D (R5[3]), .Q
       (L6[3]));
  DFFSNQ_X1_8T \L6_reg[4] (.SN (1'b1), .CLK (clk), .D (R5[4]), .Q
       (L6[4]));
  DFFSNQ_X1_8T \L6_reg[5] (.SN (1'b1), .CLK (clk), .D (R5[5]), .Q
       (L6[5]));
  DFFSNQ_X1_8T \L6_reg[6] (.SN (1'b1), .CLK (clk), .D (R5[6]), .Q
       (L6[6]));
  DFFSNQ_X1_8T \L6_reg[7] (.SN (1'b1), .CLK (clk), .D (R5[7]), .Q
       (L6[7]));
  DFFSNQ_X1_8T \L6_reg[8] (.SN (1'b1), .CLK (clk), .D (R5[8]), .Q
       (L6[8]));
  DFFSNQ_X1_8T \L6_reg[9] (.SN (1'b1), .CLK (clk), .D (R5[9]), .Q
       (L6[9]));
  DFFSNQ_X1_8T \L6_reg[10] (.SN (1'b1), .CLK (clk), .D (R5[10]), .Q
       (L6[10]));
  DFFSNQ_X1_8T \L6_reg[11] (.SN (1'b1), .CLK (clk), .D (R5[11]), .Q
       (L6[11]));
  DFFSNQ_X1_8T \L6_reg[12] (.SN (1'b1), .CLK (clk), .D (R5[12]), .Q
       (L6[12]));
  DFFSNQ_X1_8T \L6_reg[13] (.SN (1'b1), .CLK (clk), .D (R5[13]), .Q
       (L6[13]));
  DFFSNQ_X1_8T \L6_reg[14] (.SN (1'b1), .CLK (clk), .D (R5[14]), .Q
       (L6[14]));
  DFFSNQ_X1_8T \L6_reg[15] (.SN (1'b1), .CLK (clk), .D (R5[15]), .Q
       (L6[15]));
  DFFSNQ_X1_8T \L6_reg[16] (.SN (1'b1), .CLK (clk), .D (R5[16]), .Q
       (L6[16]));
  DFFSNQ_X1_8T \L6_reg[17] (.SN (1'b1), .CLK (clk), .D (R5[17]), .Q
       (L6[17]));
  DFFSNQ_X1_8T \L6_reg[18] (.SN (1'b1), .CLK (clk), .D (R5[18]), .Q
       (L6[18]));
  DFFSNQ_X1_8T \L6_reg[19] (.SN (1'b1), .CLK (clk), .D (R5[19]), .Q
       (L6[19]));
  DFFSNQ_X1_8T \L6_reg[20] (.SN (1'b1), .CLK (clk), .D (R5[20]), .Q
       (L6[20]));
  DFFSNQ_X1_8T \L6_reg[21] (.SN (1'b1), .CLK (clk), .D (R5[21]), .Q
       (L6[21]));
  DFFSNQ_X1_8T \L6_reg[22] (.SN (1'b1), .CLK (clk), .D (R5[22]), .Q
       (L6[22]));
  DFFSNQ_X1_8T \L6_reg[23] (.SN (1'b1), .CLK (clk), .D (R5[23]), .Q
       (L6[23]));
  DFFSNQ_X1_8T \L6_reg[24] (.SN (1'b1), .CLK (clk), .D (R5[24]), .Q
       (L6[24]));
  DFFSNQ_X1_8T \L6_reg[25] (.SN (1'b1), .CLK (clk), .D (R5[25]), .Q
       (L6[25]));
  DFFSNQ_X1_8T \L6_reg[26] (.SN (1'b1), .CLK (clk), .D (R5[26]), .Q
       (L6[26]));
  DFFSNQ_X1_8T \L6_reg[27] (.SN (1'b1), .CLK (clk), .D (R5[27]), .Q
       (L6[27]));
  DFFSNQ_X1_8T \L6_reg[28] (.SN (1'b1), .CLK (clk), .D (R5[28]), .Q
       (L6[28]));
  DFFSNQ_X1_8T \L6_reg[29] (.SN (1'b1), .CLK (clk), .D (R5[29]), .Q
       (L6[29]));
  DFFSNQ_X1_8T \L6_reg[30] (.SN (1'b1), .CLK (clk), .D (R5[30]), .Q
       (L6[30]));
  DFFSNQ_X1_8T \L6_reg[31] (.SN (1'b1), .CLK (clk), .D (R5[31]), .Q
       (L6[31]));
  DFFSNQ_X1_8T \L6_reg[32] (.SN (1'b1), .CLK (clk), .D (R5[32]), .Q
       (L6[32]));
  DFFSNQ_X1_8T \L7_reg[1] (.SN (1'b1), .CLK (clk), .D (R6[1]), .Q
       (L7[1]));
  DFFSNQ_X1_8T \L7_reg[2] (.SN (1'b1), .CLK (clk), .D (R6[2]), .Q
       (L7[2]));
  DFFSNQ_X1_8T \L7_reg[3] (.SN (1'b1), .CLK (clk), .D (R6[3]), .Q
       (L7[3]));
  DFFSNQ_X1_8T \L7_reg[4] (.SN (1'b1), .CLK (clk), .D (R6[4]), .Q
       (L7[4]));
  DFFSNQ_X1_8T \L7_reg[5] (.SN (1'b1), .CLK (clk), .D (R6[5]), .Q
       (L7[5]));
  DFFSNQ_X1_8T \L7_reg[6] (.SN (1'b1), .CLK (clk), .D (R6[6]), .Q
       (L7[6]));
  DFFSNQ_X1_8T \L7_reg[7] (.SN (1'b1), .CLK (clk), .D (R6[7]), .Q
       (L7[7]));
  DFFSNQ_X1_8T \L7_reg[8] (.SN (1'b1), .CLK (clk), .D (R6[8]), .Q
       (L7[8]));
  DFFSNQ_X1_8T \L7_reg[9] (.SN (1'b1), .CLK (clk), .D (R6[9]), .Q
       (L7[9]));
  DFFSNQ_X1_8T \L7_reg[10] (.SN (1'b1), .CLK (clk), .D (R6[10]), .Q
       (L7[10]));
  DFFSNQ_X1_8T \L7_reg[11] (.SN (1'b1), .CLK (clk), .D (R6[11]), .Q
       (L7[11]));
  DFFSNQ_X1_8T \L7_reg[12] (.SN (1'b1), .CLK (clk), .D (R6[12]), .Q
       (L7[12]));
  DFFSNQ_X1_8T \L7_reg[13] (.SN (1'b1), .CLK (clk), .D (R6[13]), .Q
       (L7[13]));
  DFFSNQ_X1_8T \L7_reg[14] (.SN (1'b1), .CLK (clk), .D (R6[14]), .Q
       (L7[14]));
  DFFSNQ_X1_8T \L7_reg[15] (.SN (1'b1), .CLK (clk), .D (R6[15]), .Q
       (L7[15]));
  DFFSNQ_X1_8T \L7_reg[16] (.SN (1'b1), .CLK (clk), .D (R6[16]), .Q
       (L7[16]));
  DFFSNQ_X1_8T \L7_reg[17] (.SN (1'b1), .CLK (clk), .D (R6[17]), .Q
       (L7[17]));
  DFFSNQ_X1_8T \L7_reg[18] (.SN (1'b1), .CLK (clk), .D (R6[18]), .Q
       (L7[18]));
  DFFSNQ_X1_8T \L7_reg[19] (.SN (1'b1), .CLK (clk), .D (R6[19]), .Q
       (L7[19]));
  DFFSNQ_X1_8T \L7_reg[20] (.SN (1'b1), .CLK (clk), .D (R6[20]), .Q
       (L7[20]));
  DFFSNQ_X1_8T \L7_reg[21] (.SN (1'b1), .CLK (clk), .D (R6[21]), .Q
       (L7[21]));
  DFFSNQ_X1_8T \L7_reg[22] (.SN (1'b1), .CLK (clk), .D (R6[22]), .Q
       (L7[22]));
  DFFSNQ_X1_8T \L7_reg[23] (.SN (1'b1), .CLK (clk), .D (R6[23]), .Q
       (L7[23]));
  DFFSNQ_X1_8T \L7_reg[24] (.SN (1'b1), .CLK (clk), .D (R6[24]), .Q
       (L7[24]));
  DFFSNQ_X1_8T \L7_reg[25] (.SN (1'b1), .CLK (clk), .D (R6[25]), .Q
       (L7[25]));
  DFFSNQ_X1_8T \L7_reg[26] (.SN (1'b1), .CLK (clk), .D (R6[26]), .Q
       (L7[26]));
  DFFSNQ_X1_8T \L7_reg[27] (.SN (1'b1), .CLK (clk), .D (R6[27]), .Q
       (L7[27]));
  DFFSNQ_X1_8T \L7_reg[28] (.SN (1'b1), .CLK (clk), .D (R6[28]), .Q
       (L7[28]));
  DFFSNQ_X1_8T \L7_reg[29] (.SN (1'b1), .CLK (clk), .D (R6[29]), .Q
       (L7[29]));
  DFFSNQ_X1_8T \L7_reg[30] (.SN (1'b1), .CLK (clk), .D (R6[30]), .Q
       (L7[30]));
  DFFSNQ_X1_8T \L7_reg[31] (.SN (1'b1), .CLK (clk), .D (R6[31]), .Q
       (L7[31]));
  DFFSNQ_X1_8T \L7_reg[32] (.SN (1'b1), .CLK (clk), .D (R6[32]), .Q
       (L7[32]));
  DFFSNQ_X1_8T \L8_reg[1] (.SN (1'b1), .CLK (clk), .D (R7[1]), .Q
       (L8[1]));
  DFFSNQ_X1_8T \L8_reg[2] (.SN (1'b1), .CLK (clk), .D (R7[2]), .Q
       (L8[2]));
  DFFSNQ_X1_8T \L8_reg[3] (.SN (1'b1), .CLK (clk), .D (R7[3]), .Q
       (L8[3]));
  DFFSNQ_X1_8T \L8_reg[4] (.SN (1'b1), .CLK (clk), .D (R7[4]), .Q
       (L8[4]));
  DFFSNQ_X1_8T \L8_reg[5] (.SN (1'b1), .CLK (clk), .D (R7[5]), .Q
       (L8[5]));
  DFFSNQ_X1_8T \L8_reg[6] (.SN (1'b1), .CLK (clk), .D (R7[6]), .Q
       (L8[6]));
  DFFSNQ_X1_8T \L8_reg[7] (.SN (1'b1), .CLK (clk), .D (R7[7]), .Q
       (L8[7]));
  DFFSNQ_X1_8T \L8_reg[8] (.SN (1'b1), .CLK (clk), .D (R7[8]), .Q
       (L8[8]));
  DFFSNQ_X1_8T \L8_reg[9] (.SN (1'b1), .CLK (clk), .D (R7[9]), .Q
       (L8[9]));
  DFFSNQ_X1_8T \L8_reg[10] (.SN (1'b1), .CLK (clk), .D (R7[10]), .Q
       (L8[10]));
  DFFSNQ_X1_8T \L8_reg[11] (.SN (1'b1), .CLK (clk), .D (R7[11]), .Q
       (L8[11]));
  DFFSNQ_X1_8T \L8_reg[12] (.SN (1'b1), .CLK (clk), .D (R7[12]), .Q
       (L8[12]));
  DFFSNQ_X1_8T \L8_reg[13] (.SN (1'b1), .CLK (clk), .D (R7[13]), .Q
       (L8[13]));
  DFFSNQ_X1_8T \L8_reg[14] (.SN (1'b1), .CLK (clk), .D (R7[14]), .Q
       (L8[14]));
  DFFSNQ_X1_8T \L8_reg[15] (.SN (1'b1), .CLK (clk), .D (R7[15]), .Q
       (L8[15]));
  DFFSNQ_X1_8T \L8_reg[16] (.SN (1'b1), .CLK (clk), .D (R7[16]), .Q
       (L8[16]));
  DFFSNQ_X1_8T \L8_reg[17] (.SN (1'b1), .CLK (clk), .D (R7[17]), .Q
       (L8[17]));
  DFFSNQ_X1_8T \L8_reg[18] (.SN (1'b1), .CLK (clk), .D (R7[18]), .Q
       (L8[18]));
  DFFSNQ_X1_8T \L8_reg[19] (.SN (1'b1), .CLK (clk), .D (R7[19]), .Q
       (L8[19]));
  DFFSNQ_X1_8T \L8_reg[20] (.SN (1'b1), .CLK (clk), .D (R7[20]), .Q
       (L8[20]));
  DFFSNQ_X1_8T \L8_reg[21] (.SN (1'b1), .CLK (clk), .D (R7[21]), .Q
       (L8[21]));
  DFFSNQ_X1_8T \L8_reg[22] (.SN (1'b1), .CLK (clk), .D (R7[22]), .Q
       (L8[22]));
  DFFSNQ_X1_8T \L8_reg[23] (.SN (1'b1), .CLK (clk), .D (R7[23]), .Q
       (L8[23]));
  DFFSNQ_X1_8T \L8_reg[24] (.SN (1'b1), .CLK (clk), .D (R7[24]), .Q
       (L8[24]));
  DFFSNQ_X1_8T \L8_reg[25] (.SN (1'b1), .CLK (clk), .D (R7[25]), .Q
       (L8[25]));
  DFFSNQ_X1_8T \L8_reg[26] (.SN (1'b1), .CLK (clk), .D (R7[26]), .Q
       (L8[26]));
  DFFSNQ_X1_8T \L8_reg[27] (.SN (1'b1), .CLK (clk), .D (R7[27]), .Q
       (L8[27]));
  DFFSNQ_X1_8T \L8_reg[28] (.SN (1'b1), .CLK (clk), .D (R7[28]), .Q
       (L8[28]));
  DFFSNQ_X1_8T \L8_reg[29] (.SN (1'b1), .CLK (clk), .D (R7[29]), .Q
       (L8[29]));
  DFFSNQ_X1_8T \L8_reg[30] (.SN (1'b1), .CLK (clk), .D (R7[30]), .Q
       (L8[30]));
  DFFSNQ_X1_8T \L8_reg[31] (.SN (1'b1), .CLK (clk), .D (R7[31]), .Q
       (L8[31]));
  DFFSNQ_X1_8T \L8_reg[32] (.SN (1'b1), .CLK (clk), .D (R7[32]), .Q
       (L8[32]));
  DFFSNQ_X1_8T \L9_reg[1] (.SN (1'b1), .CLK (clk), .D (R8[1]), .Q
       (L9[1]));
  DFFSNQ_X1_8T \L9_reg[2] (.SN (1'b1), .CLK (clk), .D (R8[2]), .Q
       (L9[2]));
  DFFSNQ_X1_8T \L9_reg[3] (.SN (1'b1), .CLK (clk), .D (R8[3]), .Q
       (L9[3]));
  DFFSNQ_X1_8T \L9_reg[4] (.SN (1'b1), .CLK (clk), .D (R8[4]), .Q
       (L9[4]));
  DFFSNQ_X1_8T \L9_reg[5] (.SN (1'b1), .CLK (clk), .D (R8[5]), .Q
       (L9[5]));
  DFFSNQ_X1_8T \L9_reg[6] (.SN (1'b1), .CLK (clk), .D (R8[6]), .Q
       (L9[6]));
  DFFSNQ_X1_8T \L9_reg[7] (.SN (1'b1), .CLK (clk), .D (R8[7]), .Q
       (L9[7]));
  DFFSNQ_X1_8T \L9_reg[8] (.SN (1'b1), .CLK (clk), .D (R8[8]), .Q
       (L9[8]));
  DFFSNQ_X1_8T \L9_reg[9] (.SN (1'b1), .CLK (clk), .D (R8[9]), .Q
       (L9[9]));
  DFFSNQ_X1_8T \L9_reg[10] (.SN (1'b1), .CLK (clk), .D (R8[10]), .Q
       (L9[10]));
  DFFSNQ_X1_8T \L9_reg[11] (.SN (1'b1), .CLK (clk), .D (R8[11]), .Q
       (L9[11]));
  DFFSNQ_X1_8T \L9_reg[12] (.SN (1'b1), .CLK (clk), .D (R8[12]), .Q
       (L9[12]));
  DFFSNQ_X1_8T \L9_reg[13] (.SN (1'b1), .CLK (clk), .D (R8[13]), .Q
       (L9[13]));
  DFFSNQ_X1_8T \L9_reg[14] (.SN (1'b1), .CLK (clk), .D (R8[14]), .Q
       (L9[14]));
  DFFSNQ_X1_8T \L9_reg[15] (.SN (1'b1), .CLK (clk), .D (R8[15]), .Q
       (L9[15]));
  DFFSNQ_X1_8T \L9_reg[16] (.SN (1'b1), .CLK (clk), .D (R8[16]), .Q
       (L9[16]));
  DFFSNQ_X1_8T \L9_reg[17] (.SN (1'b1), .CLK (clk), .D (R8[17]), .Q
       (L9[17]));
  DFFSNQ_X1_8T \L9_reg[18] (.SN (1'b1), .CLK (clk), .D (R8[18]), .Q
       (L9[18]));
  DFFSNQ_X1_8T \L9_reg[19] (.SN (1'b1), .CLK (clk), .D (R8[19]), .Q
       (L9[19]));
  DFFSNQ_X1_8T \L9_reg[20] (.SN (1'b1), .CLK (clk), .D (R8[20]), .Q
       (L9[20]));
  DFFSNQ_X1_8T \L9_reg[21] (.SN (1'b1), .CLK (clk), .D (R8[21]), .Q
       (L9[21]));
  DFFSNQ_X1_8T \L9_reg[22] (.SN (1'b1), .CLK (clk), .D (R8[22]), .Q
       (L9[22]));
  DFFSNQ_X1_8T \L9_reg[23] (.SN (1'b1), .CLK (clk), .D (R8[23]), .Q
       (L9[23]));
  DFFSNQ_X1_8T \L9_reg[24] (.SN (1'b1), .CLK (clk), .D (R8[24]), .Q
       (L9[24]));
  DFFSNQ_X1_8T \L9_reg[25] (.SN (1'b1), .CLK (clk), .D (R8[25]), .Q
       (L9[25]));
  DFFSNQ_X1_8T \L9_reg[26] (.SN (1'b1), .CLK (clk), .D (R8[26]), .Q
       (L9[26]));
  DFFSNQ_X1_8T \L9_reg[27] (.SN (1'b1), .CLK (clk), .D (R8[27]), .Q
       (L9[27]));
  DFFSNQ_X1_8T \L9_reg[28] (.SN (1'b1), .CLK (clk), .D (R8[28]), .Q
       (L9[28]));
  DFFSNQ_X1_8T \L9_reg[29] (.SN (1'b1), .CLK (clk), .D (R8[29]), .Q
       (L9[29]));
  DFFSNQ_X1_8T \L9_reg[30] (.SN (1'b1), .CLK (clk), .D (R8[30]), .Q
       (L9[30]));
  DFFSNQ_X1_8T \L9_reg[31] (.SN (1'b1), .CLK (clk), .D (R8[31]), .Q
       (L9[31]));
  DFFSNQ_X1_8T \L9_reg[32] (.SN (1'b1), .CLK (clk), .D (R8[32]), .Q
       (L9[32]));
  DFFSNQ_X1_8T \L10_reg[1] (.SN (1'b1), .CLK (clk), .D (R9[1]), .Q
       (L10[1]));
  DFFSNQ_X1_8T \L10_reg[2] (.SN (1'b1), .CLK (clk), .D (R9[2]), .Q
       (L10[2]));
  DFFSNQ_X1_8T \L10_reg[3] (.SN (1'b1), .CLK (clk), .D (R9[3]), .Q
       (L10[3]));
  DFFSNQ_X1_8T \L10_reg[4] (.SN (1'b1), .CLK (clk), .D (R9[4]), .Q
       (L10[4]));
  DFFSNQ_X1_8T \L10_reg[5] (.SN (1'b1), .CLK (clk), .D (R9[5]), .Q
       (L10[5]));
  DFFSNQ_X1_8T \L10_reg[6] (.SN (1'b1), .CLK (clk), .D (R9[6]), .Q
       (L10[6]));
  DFFSNQ_X1_8T \L10_reg[7] (.SN (1'b1), .CLK (clk), .D (R9[7]), .Q
       (L10[7]));
  DFFSNQ_X1_8T \L10_reg[8] (.SN (1'b1), .CLK (clk), .D (R9[8]), .Q
       (L10[8]));
  DFFSNQ_X1_8T \L10_reg[9] (.SN (1'b1), .CLK (clk), .D (R9[9]), .Q
       (L10[9]));
  DFFSNQ_X1_8T \L10_reg[10] (.SN (1'b1), .CLK (clk), .D (R9[10]), .Q
       (L10[10]));
  DFFSNQ_X1_8T \L10_reg[11] (.SN (1'b1), .CLK (clk), .D (R9[11]), .Q
       (L10[11]));
  DFFSNQ_X1_8T \L10_reg[12] (.SN (1'b1), .CLK (clk), .D (R9[12]), .Q
       (L10[12]));
  DFFSNQ_X1_8T \L10_reg[13] (.SN (1'b1), .CLK (clk), .D (R9[13]), .Q
       (L10[13]));
  DFFSNQ_X1_8T \L10_reg[14] (.SN (1'b1), .CLK (clk), .D (R9[14]), .Q
       (L10[14]));
  DFFSNQ_X1_8T \L10_reg[15] (.SN (1'b1), .CLK (clk), .D (R9[15]), .Q
       (L10[15]));
  DFFSNQ_X1_8T \L10_reg[16] (.SN (1'b1), .CLK (clk), .D (R9[16]), .Q
       (L10[16]));
  DFFSNQ_X1_8T \L10_reg[17] (.SN (1'b1), .CLK (clk), .D (R9[17]), .Q
       (L10[17]));
  DFFSNQ_X1_8T \L10_reg[18] (.SN (1'b1), .CLK (clk), .D (R9[18]), .Q
       (L10[18]));
  DFFSNQ_X1_8T \L10_reg[19] (.SN (1'b1), .CLK (clk), .D (R9[19]), .Q
       (L10[19]));
  DFFSNQ_X1_8T \L10_reg[20] (.SN (1'b1), .CLK (clk), .D (R9[20]), .Q
       (L10[20]));
  DFFSNQ_X1_8T \L10_reg[21] (.SN (1'b1), .CLK (clk), .D (R9[21]), .Q
       (L10[21]));
  DFFSNQ_X1_8T \L10_reg[22] (.SN (1'b1), .CLK (clk), .D (R9[22]), .Q
       (L10[22]));
  DFFSNQ_X1_8T \L10_reg[23] (.SN (1'b1), .CLK (clk), .D (R9[23]), .Q
       (L10[23]));
  DFFSNQ_X1_8T \L10_reg[24] (.SN (1'b1), .CLK (clk), .D (R9[24]), .Q
       (L10[24]));
  DFFSNQ_X1_8T \L10_reg[25] (.SN (1'b1), .CLK (clk), .D (R9[25]), .Q
       (L10[25]));
  DFFSNQ_X1_8T \L10_reg[26] (.SN (1'b1), .CLK (clk), .D (R9[26]), .Q
       (L10[26]));
  DFFSNQ_X1_8T \L10_reg[27] (.SN (1'b1), .CLK (clk), .D (R9[27]), .Q
       (L10[27]));
  DFFSNQ_X1_8T \L10_reg[28] (.SN (1'b1), .CLK (clk), .D (R9[28]), .Q
       (L10[28]));
  DFFSNQ_X1_8T \L10_reg[29] (.SN (1'b1), .CLK (clk), .D (R9[29]), .Q
       (L10[29]));
  DFFSNQ_X1_8T \L10_reg[30] (.SN (1'b1), .CLK (clk), .D (R9[30]), .Q
       (L10[30]));
  DFFSNQ_X1_8T \L10_reg[31] (.SN (1'b1), .CLK (clk), .D (R9[31]), .Q
       (L10[31]));
  DFFSNQ_X1_8T \L10_reg[32] (.SN (1'b1), .CLK (clk), .D (R9[32]), .Q
       (L10[32]));
  DFFSNQ_X1_8T \L11_reg[1] (.SN (1'b1), .CLK (clk), .D (R10[1]), .Q
       (L11[1]));
  DFFSNQ_X1_8T \L11_reg[2] (.SN (1'b1), .CLK (clk), .D (R10[2]), .Q
       (L11[2]));
  DFFSNQ_X1_8T \L11_reg[3] (.SN (1'b1), .CLK (clk), .D (R10[3]), .Q
       (L11[3]));
  DFFSNQ_X1_8T \L11_reg[4] (.SN (1'b1), .CLK (clk), .D (R10[4]), .Q
       (L11[4]));
  DFFSNQ_X1_8T \L11_reg[5] (.SN (1'b1), .CLK (clk), .D (R10[5]), .Q
       (L11[5]));
  DFFSNQ_X1_8T \L11_reg[6] (.SN (1'b1), .CLK (clk), .D (R10[6]), .Q
       (L11[6]));
  DFFSNQ_X1_8T \L11_reg[7] (.SN (1'b1), .CLK (clk), .D (R10[7]), .Q
       (L11[7]));
  DFFSNQ_X1_8T \L11_reg[8] (.SN (1'b1), .CLK (clk), .D (R10[8]), .Q
       (L11[8]));
  DFFSNQ_X1_8T \L11_reg[9] (.SN (1'b1), .CLK (clk), .D (R10[9]), .Q
       (L11[9]));
  DFFSNQ_X1_8T \L11_reg[10] (.SN (1'b1), .CLK (clk), .D (R10[10]), .Q
       (L11[10]));
  DFFSNQ_X1_8T \L11_reg[11] (.SN (1'b1), .CLK (clk), .D (R10[11]), .Q
       (L11[11]));
  DFFSNQ_X1_8T \L11_reg[12] (.SN (1'b1), .CLK (clk), .D (R10[12]), .Q
       (L11[12]));
  DFFSNQ_X1_8T \L11_reg[13] (.SN (1'b1), .CLK (clk), .D (R10[13]), .Q
       (L11[13]));
  DFFSNQ_X1_8T \L11_reg[14] (.SN (1'b1), .CLK (clk), .D (R10[14]), .Q
       (L11[14]));
  DFFSNQ_X1_8T \L11_reg[15] (.SN (1'b1), .CLK (clk), .D (R10[15]), .Q
       (L11[15]));
  DFFSNQ_X1_8T \L11_reg[16] (.SN (1'b1), .CLK (clk), .D (R10[16]), .Q
       (L11[16]));
  DFFSNQ_X1_8T \L11_reg[17] (.SN (1'b1), .CLK (clk), .D (R10[17]), .Q
       (L11[17]));
  DFFSNQ_X1_8T \L11_reg[18] (.SN (1'b1), .CLK (clk), .D (R10[18]), .Q
       (L11[18]));
  DFFSNQ_X1_8T \L11_reg[19] (.SN (1'b1), .CLK (clk), .D (R10[19]), .Q
       (L11[19]));
  DFFSNQ_X1_8T \L11_reg[20] (.SN (1'b1), .CLK (clk), .D (R10[20]), .Q
       (L11[20]));
  DFFSNQ_X1_8T \L11_reg[21] (.SN (1'b1), .CLK (clk), .D (R10[21]), .Q
       (L11[21]));
  DFFSNQ_X1_8T \L11_reg[22] (.SN (1'b1), .CLK (clk), .D (R10[22]), .Q
       (L11[22]));
  DFFSNQ_X1_8T \L11_reg[23] (.SN (1'b1), .CLK (clk), .D (R10[23]), .Q
       (L11[23]));
  DFFSNQ_X1_8T \L11_reg[24] (.SN (1'b1), .CLK (clk), .D (R10[24]), .Q
       (L11[24]));
  DFFSNQ_X1_8T \L11_reg[25] (.SN (1'b1), .CLK (clk), .D (R10[25]), .Q
       (L11[25]));
  DFFSNQ_X1_8T \L11_reg[26] (.SN (1'b1), .CLK (clk), .D (R10[26]), .Q
       (L11[26]));
  DFFSNQ_X1_8T \L11_reg[27] (.SN (1'b1), .CLK (clk), .D (R10[27]), .Q
       (L11[27]));
  DFFSNQ_X1_8T \L11_reg[28] (.SN (1'b1), .CLK (clk), .D (R10[28]), .Q
       (L11[28]));
  DFFSNQ_X1_8T \L11_reg[29] (.SN (1'b1), .CLK (clk), .D (R10[29]), .Q
       (L11[29]));
  DFFSNQ_X1_8T \L11_reg[30] (.SN (1'b1), .CLK (clk), .D (R10[30]), .Q
       (L11[30]));
  DFFSNQ_X1_8T \L11_reg[31] (.SN (1'b1), .CLK (clk), .D (R10[31]), .Q
       (L11[31]));
  DFFSNQ_X1_8T \L11_reg[32] (.SN (1'b1), .CLK (clk), .D (R10[32]), .Q
       (L11[32]));
  DFFSNQ_X1_8T \L12_reg[1] (.SN (1'b1), .CLK (clk), .D (R11[1]), .Q
       (L12[1]));
  DFFSNQ_X1_8T \L12_reg[2] (.SN (1'b1), .CLK (clk), .D (R11[2]), .Q
       (L12[2]));
  DFFSNQ_X1_8T \L12_reg[3] (.SN (1'b1), .CLK (clk), .D (R11[3]), .Q
       (L12[3]));
  DFFSNQ_X1_8T \L12_reg[4] (.SN (1'b1), .CLK (clk), .D (R11[4]), .Q
       (L12[4]));
  DFFSNQ_X1_8T \L12_reg[5] (.SN (1'b1), .CLK (clk), .D (R11[5]), .Q
       (L12[5]));
  DFFSNQ_X1_8T \L12_reg[6] (.SN (1'b1), .CLK (clk), .D (R11[6]), .Q
       (L12[6]));
  DFFSNQ_X1_8T \L12_reg[7] (.SN (1'b1), .CLK (clk), .D (R11[7]), .Q
       (L12[7]));
  DFFSNQ_X1_8T \L12_reg[8] (.SN (1'b1), .CLK (clk), .D (R11[8]), .Q
       (L12[8]));
  DFFSNQ_X1_8T \L12_reg[9] (.SN (1'b1), .CLK (clk), .D (R11[9]), .Q
       (L12[9]));
  DFFSNQ_X1_8T \L12_reg[10] (.SN (1'b1), .CLK (clk), .D (R11[10]), .Q
       (L12[10]));
  DFFSNQ_X1_8T \L12_reg[11] (.SN (1'b1), .CLK (clk), .D (R11[11]), .Q
       (L12[11]));
  DFFSNQ_X1_8T \L12_reg[12] (.SN (1'b1), .CLK (clk), .D (R11[12]), .Q
       (L12[12]));
  DFFSNQ_X1_8T \L12_reg[13] (.SN (1'b1), .CLK (clk), .D (R11[13]), .Q
       (L12[13]));
  DFFSNQ_X1_8T \L12_reg[14] (.SN (1'b1), .CLK (clk), .D (R11[14]), .Q
       (L12[14]));
  DFFSNQ_X1_8T \L12_reg[15] (.SN (1'b1), .CLK (clk), .D (R11[15]), .Q
       (L12[15]));
  DFFSNQ_X1_8T \L12_reg[16] (.SN (1'b1), .CLK (clk), .D (R11[16]), .Q
       (L12[16]));
  DFFSNQ_X1_8T \L12_reg[17] (.SN (1'b1), .CLK (clk), .D (R11[17]), .Q
       (L12[17]));
  DFFSNQ_X1_8T \L12_reg[18] (.SN (1'b1), .CLK (clk), .D (R11[18]), .Q
       (L12[18]));
  DFFSNQ_X1_8T \L12_reg[19] (.SN (1'b1), .CLK (clk), .D (R11[19]), .Q
       (L12[19]));
  DFFSNQ_X1_8T \L12_reg[20] (.SN (1'b1), .CLK (clk), .D (R11[20]), .Q
       (L12[20]));
  DFFSNQ_X1_8T \L12_reg[21] (.SN (1'b1), .CLK (clk), .D (R11[21]), .Q
       (L12[21]));
  DFFSNQ_X1_8T \L12_reg[22] (.SN (1'b1), .CLK (clk), .D (R11[22]), .Q
       (L12[22]));
  DFFSNQ_X1_8T \L12_reg[23] (.SN (1'b1), .CLK (clk), .D (R11[23]), .Q
       (L12[23]));
  DFFSNQ_X1_8T \L12_reg[24] (.SN (1'b1), .CLK (clk), .D (R11[24]), .Q
       (L12[24]));
  DFFSNQ_X1_8T \L12_reg[25] (.SN (1'b1), .CLK (clk), .D (R11[25]), .Q
       (L12[25]));
  DFFSNQ_X1_8T \L12_reg[26] (.SN (1'b1), .CLK (clk), .D (R11[26]), .Q
       (L12[26]));
  DFFSNQ_X1_8T \L12_reg[27] (.SN (1'b1), .CLK (clk), .D (R11[27]), .Q
       (L12[27]));
  DFFSNQ_X1_8T \L12_reg[28] (.SN (1'b1), .CLK (clk), .D (R11[28]), .Q
       (L12[28]));
  DFFSNQ_X1_8T \L12_reg[29] (.SN (1'b1), .CLK (clk), .D (R11[29]), .Q
       (L12[29]));
  DFFSNQ_X1_8T \L12_reg[30] (.SN (1'b1), .CLK (clk), .D (R11[30]), .Q
       (L12[30]));
  DFFSNQ_X1_8T \L12_reg[31] (.SN (1'b1), .CLK (clk), .D (R11[31]), .Q
       (L12[31]));
  DFFSNQ_X1_8T \L12_reg[32] (.SN (1'b1), .CLK (clk), .D (R11[32]), .Q
       (L12[32]));
  DFFSNQ_X1_8T \L13_reg[1] (.SN (1'b1), .CLK (clk), .D (R12[1]), .Q
       (L13[1]));
  DFFSNQ_X1_8T \L13_reg[2] (.SN (1'b1), .CLK (clk), .D (R12[2]), .Q
       (L13[2]));
  DFFSNQ_X1_8T \L13_reg[3] (.SN (1'b1), .CLK (clk), .D (R12[3]), .Q
       (L13[3]));
  DFFSNQ_X1_8T \L13_reg[4] (.SN (1'b1), .CLK (clk), .D (R12[4]), .Q
       (L13[4]));
  DFFSNQ_X1_8T \L13_reg[5] (.SN (1'b1), .CLK (clk), .D (R12[5]), .Q
       (L13[5]));
  DFFSNQ_X1_8T \L13_reg[6] (.SN (1'b1), .CLK (clk), .D (R12[6]), .Q
       (L13[6]));
  DFFSNQ_X1_8T \L13_reg[7] (.SN (1'b1), .CLK (clk), .D (R12[7]), .Q
       (L13[7]));
  DFFSNQ_X1_8T \L13_reg[8] (.SN (1'b1), .CLK (clk), .D (R12[8]), .Q
       (L13[8]));
  DFFSNQ_X1_8T \L13_reg[9] (.SN (1'b1), .CLK (clk), .D (R12[9]), .Q
       (L13[9]));
  DFFSNQ_X1_8T \L13_reg[10] (.SN (1'b1), .CLK (clk), .D (R12[10]), .Q
       (L13[10]));
  DFFSNQ_X1_8T \L13_reg[11] (.SN (1'b1), .CLK (clk), .D (R12[11]), .Q
       (L13[11]));
  DFFSNQ_X1_8T \L13_reg[12] (.SN (1'b1), .CLK (clk), .D (R12[12]), .Q
       (L13[12]));
  DFFSNQ_X1_8T \L13_reg[13] (.SN (1'b1), .CLK (clk), .D (R12[13]), .Q
       (L13[13]));
  DFFSNQ_X1_8T \L13_reg[14] (.SN (1'b1), .CLK (clk), .D (R12[14]), .Q
       (L13[14]));
  DFFSNQ_X1_8T \L13_reg[15] (.SN (1'b1), .CLK (clk), .D (R12[15]), .Q
       (L13[15]));
  DFFSNQ_X1_8T \L13_reg[16] (.SN (1'b1), .CLK (clk), .D (R12[16]), .Q
       (L13[16]));
  DFFSNQ_X1_8T \L13_reg[17] (.SN (1'b1), .CLK (clk), .D (R12[17]), .Q
       (L13[17]));
  DFFSNQ_X1_8T \L13_reg[18] (.SN (1'b1), .CLK (clk), .D (R12[18]), .Q
       (L13[18]));
  DFFSNQ_X1_8T \L13_reg[19] (.SN (1'b1), .CLK (clk), .D (R12[19]), .Q
       (L13[19]));
  DFFSNQ_X1_8T \L13_reg[20] (.SN (1'b1), .CLK (clk), .D (R12[20]), .Q
       (L13[20]));
  DFFSNQ_X1_8T \L13_reg[21] (.SN (1'b1), .CLK (clk), .D (R12[21]), .Q
       (L13[21]));
  DFFSNQ_X1_8T \L13_reg[22] (.SN (1'b1), .CLK (clk), .D (R12[22]), .Q
       (L13[22]));
  DFFSNQ_X1_8T \L13_reg[23] (.SN (1'b1), .CLK (clk), .D (R12[23]), .Q
       (L13[23]));
  DFFSNQ_X1_8T \L13_reg[24] (.SN (1'b1), .CLK (clk), .D (R12[24]), .Q
       (L13[24]));
  DFFSNQ_X1_8T \L13_reg[25] (.SN (1'b1), .CLK (clk), .D (R12[25]), .Q
       (L13[25]));
  DFFSNQ_X1_8T \L13_reg[26] (.SN (1'b1), .CLK (clk), .D (R12[26]), .Q
       (L13[26]));
  DFFSNQ_X1_8T \L13_reg[27] (.SN (1'b1), .CLK (clk), .D (R12[27]), .Q
       (L13[27]));
  DFFSNQ_X1_8T \L13_reg[28] (.SN (1'b1), .CLK (clk), .D (R12[28]), .Q
       (L13[28]));
  DFFSNQ_X1_8T \L13_reg[29] (.SN (1'b1), .CLK (clk), .D (R12[29]), .Q
       (L13[29]));
  DFFSNQ_X1_8T \L13_reg[30] (.SN (1'b1), .CLK (clk), .D (R12[30]), .Q
       (L13[30]));
  DFFSNQ_X1_8T \L13_reg[31] (.SN (1'b1), .CLK (clk), .D (R12[31]), .Q
       (L13[31]));
  DFFSNQ_X1_8T \L13_reg[32] (.SN (1'b1), .CLK (clk), .D (R12[32]), .Q
       (L13[32]));
  DFFSNQ_X1_8T \L14_reg[1] (.SN (1'b1), .CLK (clk), .D (R13[1]), .Q
       (L14[1]));
  DFFSNQ_X1_8T \L14_reg[2] (.SN (1'b1), .CLK (clk), .D (R13[2]), .Q
       (L14[2]));
  DFFSNQ_X1_8T \L14_reg[3] (.SN (1'b1), .CLK (clk), .D (R13[3]), .Q
       (L14[3]));
  DFFSNQ_X1_8T \L14_reg[4] (.SN (1'b1), .CLK (clk), .D (R13[4]), .Q
       (L14[4]));
  DFFSNQ_X1_8T \L14_reg[5] (.SN (1'b1), .CLK (clk), .D (R13[5]), .Q
       (L14[5]));
  DFFSNQ_X1_8T \L14_reg[6] (.SN (1'b1), .CLK (clk), .D (R13[6]), .Q
       (L14[6]));
  DFFSNQ_X1_8T \L14_reg[7] (.SN (1'b1), .CLK (clk), .D (R13[7]), .Q
       (L14[7]));
  DFFSNQ_X1_8T \L14_reg[8] (.SN (1'b1), .CLK (clk), .D (R13[8]), .Q
       (L14[8]));
  DFFSNQ_X1_8T \L14_reg[9] (.SN (1'b1), .CLK (clk), .D (R13[9]), .Q
       (L14[9]));
  DFFSNQ_X1_8T \L14_reg[10] (.SN (1'b1), .CLK (clk), .D (R13[10]), .Q
       (L14[10]));
  DFFSNQ_X1_8T \L14_reg[11] (.SN (1'b1), .CLK (clk), .D (R13[11]), .Q
       (L14[11]));
  DFFSNQ_X1_8T \L14_reg[12] (.SN (1'b1), .CLK (clk), .D (R13[12]), .Q
       (L14[12]));
  DFFSNQ_X1_8T \L14_reg[13] (.SN (1'b1), .CLK (clk), .D (R13[13]), .Q
       (L14[13]));
  DFFSNQ_X1_8T \L14_reg[14] (.SN (1'b1), .CLK (clk), .D (R13[14]), .Q
       (L14[14]));
  DFFSNQ_X1_8T \L14_reg[15] (.SN (1'b1), .CLK (clk), .D (R13[15]), .Q
       (L14[15]));
  DFFSNQ_X1_8T \L14_reg[16] (.SN (1'b1), .CLK (clk), .D (R13[16]), .Q
       (L14[16]));
  DFFSNQ_X1_8T \L14_reg[17] (.SN (1'b1), .CLK (clk), .D (R13[17]), .Q
       (L14[17]));
  DFFSNQ_X1_8T \L14_reg[18] (.SN (1'b1), .CLK (clk), .D (R13[18]), .Q
       (L14[18]));
  DFFSNQ_X1_8T \L14_reg[19] (.SN (1'b1), .CLK (clk), .D (R13[19]), .Q
       (L14[19]));
  DFFSNQ_X1_8T \L14_reg[20] (.SN (1'b1), .CLK (clk), .D (R13[20]), .Q
       (L14[20]));
  DFFSNQ_X1_8T \L14_reg[21] (.SN (1'b1), .CLK (clk), .D (R13[21]), .Q
       (L14[21]));
  DFFSNQ_X1_8T \L14_reg[22] (.SN (1'b1), .CLK (clk), .D (R13[22]), .Q
       (L14[22]));
  DFFSNQ_X1_8T \L14_reg[23] (.SN (1'b1), .CLK (clk), .D (R13[23]), .Q
       (L14[23]));
  DFFSNQ_X1_8T \L14_reg[24] (.SN (1'b1), .CLK (clk), .D (R13[24]), .Q
       (L14[24]));
  DFFSNQ_X1_8T \L14_reg[25] (.SN (1'b1), .CLK (clk), .D (R13[25]), .Q
       (L14[25]));
  DFFSNQ_X1_8T \L14_reg[26] (.SN (1'b1), .CLK (clk), .D (R13[26]), .Q
       (L14[26]));
  DFFSNQ_X1_8T \L14_reg[27] (.SN (1'b1), .CLK (clk), .D (R13[27]), .Q
       (L14[27]));
  DFFSNQ_X1_8T \L14_reg[28] (.SN (1'b1), .CLK (clk), .D (R13[28]), .Q
       (L14[28]));
  DFFSNQ_X1_8T \L14_reg[29] (.SN (1'b1), .CLK (clk), .D (R13[29]), .Q
       (L14[29]));
  DFFSNQ_X1_8T \L14_reg[30] (.SN (1'b1), .CLK (clk), .D (R13[30]), .Q
       (L14[30]));
  DFFSNQ_X1_8T \L14_reg[31] (.SN (1'b1), .CLK (clk), .D (R13[31]), .Q
       (L14[31]));
  DFFSNQ_X1_8T \L14_reg[32] (.SN (1'b1), .CLK (clk), .D (R13[32]), .Q
       (L14[32]));
  DFFSNQ_X1_12T \R0_reg[1] (.SN (1'b1), .CLK (clk), .D (n_127), .Q
       (R0[1]));
  DFFSNQ_X1_12T \R0_reg[2] (.SN (1'b1), .CLK (clk), .D (n_141), .Q
       (R0[2]));
  DFFSNQ_X1_12T \R0_reg[3] (.SN (1'b1), .CLK (clk), .D (n_133), .Q
       (R0[3]));
  DFFSNQ_X1_12T \R0_reg[4] (.SN (1'b1), .CLK (clk), .D (n_139), .Q
       (R0[4]));
  DFFSNQ_X1_12T \R0_reg[5] (.SN (1'b1), .CLK (clk), .D (n_137), .Q
       (R0[5]));
  DFFSNQ_X1_12T \R0_reg[6] (.SN (1'b1), .CLK (clk), .D (n_131), .Q
       (R0[6]));
  DFFSNQ_X1_12T \R0_reg[7] (.SN (1'b1), .CLK (clk), .D (n_125), .Q
       (R0[7]));
  DFFSNQ_X1_12T \R0_reg[8] (.SN (1'b1), .CLK (clk), .D (n_123), .Q
       (R0[8]));
  DFFSNQ_X1_12T \R0_reg[9] (.SN (1'b1), .CLK (clk), .D (n_121), .Q
       (R0[9]));
  DFFSNQ_X1_12T \R0_reg[10] (.SN (1'b1), .CLK (clk), .D (n_97), .Q
       (R0[10]));
  DFFSNQ_X1_12T \R0_reg[11] (.SN (1'b1), .CLK (clk), .D (n_116), .Q
       (R0[11]));
  DFFSNQ_X1_12T \R0_reg[12] (.SN (1'b1), .CLK (clk), .D (n_110), .Q
       (R0[12]));
  DFFSNQ_X1_12T \R0_reg[13] (.SN (1'b1), .CLK (clk), .D (n_108), .Q
       (R0[13]));
  DFFSNQ_X1_12T \R0_reg[14] (.SN (1'b1), .CLK (clk), .D (n_104), .Q
       (R0[14]));
  DFFSNQ_X1_12T \R0_reg[15] (.SN (1'b1), .CLK (clk), .D (n_100), .Q
       (R0[15]));
  DFFSNQ_X1_12T \R0_reg[16] (.SN (1'b1), .CLK (clk), .D (n_95), .Q
       (R0[16]));
  DFFSNQ_X1_12T \R0_reg[17] (.SN (1'b1), .CLK (clk), .D (n_93), .Q
       (R0[17]));
  DFFSNQ_X1_12T \R0_reg[18] (.SN (1'b1), .CLK (clk), .D (n_87), .Q
       (R0[18]));
  DFFSNQ_X1_12T \R0_reg[19] (.SN (1'b1), .CLK (clk), .D (n_86), .Q
       (R0[19]));
  DFFSNQ_X1_12T \R0_reg[20] (.SN (1'b1), .CLK (clk), .D (n_82), .Q
       (R0[20]));
  DFFSNQ_X1_12T \R0_reg[21] (.SN (1'b1), .CLK (clk), .D (n_80), .Q
       (R0[21]));
  DFFSNQ_X1_12T \R0_reg[22] (.SN (1'b1), .CLK (clk), .D (n_79), .Q
       (R0[22]));
  DFFSNQ_X1_12T \R0_reg[23] (.SN (1'b1), .CLK (clk), .D (n_75), .Q
       (R0[23]));
  DFFSNQ_X1_12T \R0_reg[24] (.SN (1'b1), .CLK (clk), .D (n_78), .Q
       (R0[24]));
  DFFSNQ_X1_12T \R0_reg[25] (.SN (1'b1), .CLK (clk), .D (n_76), .Q
       (R0[25]));
  DFFSNQ_X1_12T \R0_reg[26] (.SN (1'b1), .CLK (clk), .D (n_71), .Q
       (R0[26]));
  DFFSNQ_X1_12T \R0_reg[27] (.SN (1'b1), .CLK (clk), .D (n_69), .Q
       (R0[27]));
  DFFSNQ_X1_12T \R0_reg[28] (.SN (1'b1), .CLK (clk), .D (n_66), .Q
       (R0[28]));
  DFFSNQ_X1_12T \R0_reg[29] (.SN (1'b1), .CLK (clk), .D (n_63), .Q
       (R0[29]));
  DFFSNQ_X1_12T \R0_reg[30] (.SN (1'b1), .CLK (clk), .D (n_55), .Q
       (R0[30]));
  DFFSNQ_X1_12T \R0_reg[31] (.SN (1'b1), .CLK (clk), .D (n_58), .Q
       (R0[31]));
  DFFSNQ_X1_12T \R0_reg[32] (.SN (1'b1), .CLK (clk), .D (n_54), .Q
       (R0[32]));
  DFFSNQ_X1_12T \R1_reg[1] (.SN (1'b1), .CLK (clk), .D (n_51), .Q
       (R1[1]));
  DFFSNQ_X1_12T \R1_reg[2] (.SN (1'b1), .CLK (clk), .D (n_49), .Q
       (R1[2]));
  DFFSNQ_X1_12T \R1_reg[3] (.SN (1'b1), .CLK (clk), .D (n_47), .Q
       (R1[3]));
  DFFSNQ_X1_12T \R1_reg[4] (.SN (1'b1), .CLK (clk), .D (n_43), .Q
       (R1[4]));
  DFFSNQ_X1_12T \R1_reg[5] (.SN (1'b1), .CLK (clk), .D (n_39), .Q
       (R1[5]));
  DFFSNQ_X1_12T \R1_reg[6] (.SN (1'b1), .CLK (clk), .D (n_35), .Q
       (R1[6]));
  DFFSNQ_X1_12T \R1_reg[7] (.SN (1'b1), .CLK (clk), .D (n_38), .Q
       (R1[7]));
  DFFSNQ_X1_12T \R1_reg[8] (.SN (1'b1), .CLK (clk), .D (n_33), .Q
       (R1[8]));
  DFFSNQ_X1_12T \R1_reg[9] (.SN (1'b1), .CLK (clk), .D (n_29), .Q
       (R1[9]));
  DFFSNQ_X1_12T \R1_reg[10] (.SN (1'b1), .CLK (clk), .D (n_28), .Q
       (R1[10]));
  DFFSNQ_X1_12T \R1_reg[11] (.SN (1'b1), .CLK (clk), .D (n_26), .Q
       (R1[11]));
  DFFSNQ_X1_12T \R1_reg[12] (.SN (1'b1), .CLK (clk), .D (n_25), .Q
       (R1[12]));
  DFFSNQ_X1_12T \R1_reg[13] (.SN (1'b1), .CLK (clk), .D (n_24), .Q
       (R1[13]));
  DFFSNQ_X1_12T \R1_reg[14] (.SN (1'b1), .CLK (clk), .D (n_23), .Q
       (R1[14]));
  DFFSNQ_X1_12T \R1_reg[15] (.SN (1'b1), .CLK (clk), .D (n_22), .Q
       (R1[15]));
  DFFSNQ_X1_12T \R1_reg[16] (.SN (1'b1), .CLK (clk), .D (n_21), .Q
       (R1[16]));
  DFFSNQ_X1_12T \R1_reg[17] (.SN (1'b1), .CLK (clk), .D (n_20), .Q
       (R1[17]));
  DFFSNQ_X1_12T \R1_reg[18] (.SN (1'b1), .CLK (clk), .D (n_19), .Q
       (R1[18]));
  DFFSNQ_X1_12T \R1_reg[19] (.SN (1'b1), .CLK (clk), .D (n_18), .Q
       (R1[19]));
  DFFSNQ_X1_12T \R1_reg[20] (.SN (1'b1), .CLK (clk), .D (n_17), .Q
       (R1[20]));
  DFFSNQ_X1_12T \R1_reg[21] (.SN (1'b1), .CLK (clk), .D (n_14), .Q
       (R1[21]));
  DFFSNQ_X1_12T \R1_reg[22] (.SN (1'b1), .CLK (clk), .D (n_16), .Q
       (R1[22]));
  DFFSNQ_X1_12T \R1_reg[23] (.SN (1'b1), .CLK (clk), .D (n_15), .Q
       (R1[23]));
  DFFSNQ_X1_12T \R1_reg[24] (.SN (1'b1), .CLK (clk), .D (n_13), .Q
       (R1[24]));
  DFFSNQ_X1_12T \R1_reg[25] (.SN (1'b1), .CLK (clk), .D (n_12), .Q
       (R1[25]));
  DFFSNQ_X1_12T \R1_reg[26] (.SN (1'b1), .CLK (clk), .D (n_11), .Q
       (R1[26]));
  DFFSNQ_X1_12T \R1_reg[27] (.SN (1'b1), .CLK (clk), .D (n_10), .Q
       (R1[27]));
  DFFSNQ_X1_12T \R1_reg[28] (.SN (1'b1), .CLK (clk), .D (n_9), .Q
       (R1[28]));
  DFFSNQ_X1_12T \R1_reg[29] (.SN (1'b1), .CLK (clk), .D (n_8), .Q
       (R1[29]));
  DFFSNQ_X1_12T \R1_reg[30] (.SN (1'b1), .CLK (clk), .D (n_7), .Q
       (R1[30]));
  DFFSNQ_X1_12T \R1_reg[31] (.SN (1'b1), .CLK (clk), .D (n_6), .Q
       (R1[31]));
  DFFSNQ_X1_12T \R1_reg[32] (.SN (1'b1), .CLK (clk), .D (n_5), .Q
       (R1[32]));
  DFFSNQ_X1_12T \R2_reg[1] (.SN (1'b1), .CLK (clk), .D (n_4), .Q
       (R2[1]));
  DFFSNQ_X1_12T \R2_reg[2] (.SN (1'b1), .CLK (clk), .D (n_3), .Q
       (R2[2]));
  DFFSNQ_X1_12T \R2_reg[3] (.SN (1'b1), .CLK (clk), .D (n_2), .Q
       (R2[3]));
  DFFSNQ_X1_12T \R2_reg[4] (.SN (1'b1), .CLK (clk), .D (n_1), .Q
       (R2[4]));
  DFFSNQ_X1_12T \R2_reg[5] (.SN (1'b1), .CLK (clk), .D (n_506), .Q
       (R2[5]));
  DFFSNQ_X1_12T \R2_reg[6] (.SN (1'b1), .CLK (clk), .D (n_510), .Q
       (R2[6]));
  DFFSNQ_X1_12T \R2_reg[7] (.SN (1'b1), .CLK (clk), .D (n_384), .Q
       (R2[7]));
  DFFSNQ_X1_12T \R2_reg[8] (.SN (1'b1), .CLK (clk), .D (n_511), .Q
       (R2[8]));
  DFFSNQ_X1_12T \R2_reg[9] (.SN (1'b1), .CLK (clk), .D (n_509), .Q
       (R2[9]));
  DFFSNQ_X1_12T \R2_reg[10] (.SN (1'b1), .CLK (clk), .D (n_508), .Q
       (R2[10]));
  DFFSNQ_X1_12T \R2_reg[11] (.SN (1'b1), .CLK (clk), .D (n_507), .Q
       (R2[11]));
  DFFSNQ_X1_12T \R2_reg[12] (.SN (1'b1), .CLK (clk), .D (n_505), .Q
       (R2[12]));
  DFFSNQ_X1_12T \R2_reg[13] (.SN (1'b1), .CLK (clk), .D (n_504), .Q
       (R2[13]));
  DFFSNQ_X1_12T \R2_reg[14] (.SN (1'b1), .CLK (clk), .D (n_503), .Q
       (R2[14]));
  DFFSNQ_X1_12T \R2_reg[15] (.SN (1'b1), .CLK (clk), .D (n_502), .Q
       (R2[15]));
  DFFSNQ_X1_12T \R2_reg[16] (.SN (1'b1), .CLK (clk), .D (n_501), .Q
       (R2[16]));
  DFFSNQ_X1_12T \R2_reg[17] (.SN (1'b1), .CLK (clk), .D (n_500), .Q
       (R2[17]));
  DFFSNQ_X1_12T \R2_reg[18] (.SN (1'b1), .CLK (clk), .D (n_499), .Q
       (R2[18]));
  DFFSNQ_X1_12T \R2_reg[19] (.SN (1'b1), .CLK (clk), .D (n_498), .Q
       (R2[19]));
  DFFSNQ_X1_12T \R2_reg[20] (.SN (1'b1), .CLK (clk), .D (n_497), .Q
       (R2[20]));
  DFFSNQ_X1_12T \R2_reg[21] (.SN (1'b1), .CLK (clk), .D (n_494), .Q
       (R2[21]));
  DFFSNQ_X1_12T \R2_reg[22] (.SN (1'b1), .CLK (clk), .D (n_496), .Q
       (R2[22]));
  DFFSNQ_X1_12T \R2_reg[23] (.SN (1'b1), .CLK (clk), .D (n_495), .Q
       (R2[23]));
  DFFSNQ_X1_12T \R2_reg[24] (.SN (1'b1), .CLK (clk), .D (n_493), .Q
       (R2[24]));
  DFFSNQ_X1_12T \R2_reg[25] (.SN (1'b1), .CLK (clk), .D (n_492), .Q
       (R2[25]));
  DFFSNQ_X1_12T \R2_reg[26] (.SN (1'b1), .CLK (clk), .D (n_491), .Q
       (R2[26]));
  DFFSNQ_X1_12T \R2_reg[27] (.SN (1'b1), .CLK (clk), .D (n_490), .Q
       (R2[27]));
  DFFSNQ_X1_12T \R2_reg[28] (.SN (1'b1), .CLK (clk), .D (n_489), .Q
       (R2[28]));
  DFFSNQ_X1_12T \R2_reg[29] (.SN (1'b1), .CLK (clk), .D (n_488), .Q
       (R2[29]));
  DFFSNQ_X1_12T \R2_reg[30] (.SN (1'b1), .CLK (clk), .D (n_487), .Q
       (R2[30]));
  DFFSNQ_X1_12T \R2_reg[31] (.SN (1'b1), .CLK (clk), .D (n_486), .Q
       (R2[31]));
  DFFSNQ_X1_12T \R2_reg[32] (.SN (1'b1), .CLK (clk), .D (n_485), .Q
       (R2[32]));
  DFFSNQ_X1_12T \R3_reg[1] (.SN (1'b1), .CLK (clk), .D (n_484), .Q
       (R3[1]));
  DFFSNQ_X1_12T \R3_reg[2] (.SN (1'b1), .CLK (clk), .D (n_483), .Q
       (R3[2]));
  DFFSNQ_X1_12T \R3_reg[3] (.SN (1'b1), .CLK (clk), .D (n_482), .Q
       (R3[3]));
  DFFSNQ_X1_12T \R3_reg[4] (.SN (1'b1), .CLK (clk), .D (n_481), .Q
       (R3[4]));
  DFFSNQ_X1_12T \R3_reg[5] (.SN (1'b1), .CLK (clk), .D (n_480), .Q
       (R3[5]));
  DFFSNQ_X1_12T \R3_reg[6] (.SN (1'b1), .CLK (clk), .D (n_478), .Q
       (R3[6]));
  DFFSNQ_X1_12T \R3_reg[7] (.SN (1'b1), .CLK (clk), .D (n_479), .Q
       (R3[7]));
  DFFSNQ_X1_12T \R3_reg[8] (.SN (1'b1), .CLK (clk), .D (n_477), .Q
       (R3[8]));
  DFFSNQ_X1_12T \R3_reg[9] (.SN (1'b1), .CLK (clk), .D (n_476), .Q
       (R3[9]));
  DFFSNQ_X1_12T \R3_reg[10] (.SN (1'b1), .CLK (clk), .D (n_475), .Q
       (R3[10]));
  DFFSNQ_X1_12T \R3_reg[11] (.SN (1'b1), .CLK (clk), .D (n_474), .Q
       (R3[11]));
  DFFSNQ_X1_12T \R3_reg[12] (.SN (1'b1), .CLK (clk), .D (n_473), .Q
       (R3[12]));
  DFFSNQ_X1_12T \R3_reg[13] (.SN (1'b1), .CLK (clk), .D (n_472), .Q
       (R3[13]));
  DFFSNQ_X1_12T \R3_reg[14] (.SN (1'b1), .CLK (clk), .D (n_471), .Q
       (R3[14]));
  DFFSNQ_X1_12T \R3_reg[15] (.SN (1'b1), .CLK (clk), .D (n_470), .Q
       (R3[15]));
  DFFSNQ_X1_12T \R3_reg[16] (.SN (1'b1), .CLK (clk), .D (n_469), .Q
       (R3[16]));
  DFFSNQ_X1_12T \R3_reg[17] (.SN (1'b1), .CLK (clk), .D (n_468), .Q
       (R3[17]));
  DFFSNQ_X1_12T \R3_reg[18] (.SN (1'b1), .CLK (clk), .D (n_467), .Q
       (R3[18]));
  DFFSNQ_X1_12T \R3_reg[19] (.SN (1'b1), .CLK (clk), .D (n_466), .Q
       (R3[19]));
  DFFSNQ_X1_12T \R3_reg[20] (.SN (1'b1), .CLK (clk), .D (n_465), .Q
       (R3[20]));
  DFFSNQ_X1_12T \R3_reg[21] (.SN (1'b1), .CLK (clk), .D (n_462), .Q
       (R3[21]));
  DFFSNQ_X1_12T \R3_reg[22] (.SN (1'b1), .CLK (clk), .D (n_464), .Q
       (R3[22]));
  DFFSNQ_X1_12T \R3_reg[23] (.SN (1'b1), .CLK (clk), .D (n_463), .Q
       (R3[23]));
  DFFSNQ_X1_12T \R3_reg[24] (.SN (1'b1), .CLK (clk), .D (n_461), .Q
       (R3[24]));
  DFFSNQ_X1_12T \R3_reg[25] (.SN (1'b1), .CLK (clk), .D (n_460), .Q
       (R3[25]));
  DFFSNQ_X1_12T \R3_reg[26] (.SN (1'b1), .CLK (clk), .D (n_459), .Q
       (R3[26]));
  DFFSNQ_X1_12T \R3_reg[27] (.SN (1'b1), .CLK (clk), .D (n_458), .Q
       (R3[27]));
  DFFSNQ_X1_12T \R3_reg[28] (.SN (1'b1), .CLK (clk), .D (n_457), .Q
       (R3[28]));
  DFFSNQ_X1_12T \R3_reg[29] (.SN (1'b1), .CLK (clk), .D (n_456), .Q
       (R3[29]));
  DFFSNQ_X1_12T \R3_reg[30] (.SN (1'b1), .CLK (clk), .D (n_455), .Q
       (R3[30]));
  DFFSNQ_X1_12T \R3_reg[31] (.SN (1'b1), .CLK (clk), .D (n_454), .Q
       (R3[31]));
  DFFSNQ_X1_12T \R3_reg[32] (.SN (1'b1), .CLK (clk), .D (n_453), .Q
       (R3[32]));
  DFFSNQ_X1_12T \R4_reg[1] (.SN (1'b1), .CLK (clk), .D (n_452), .Q
       (R4[1]));
  DFFSNQ_X1_12T \R4_reg[2] (.SN (1'b1), .CLK (clk), .D (n_451), .Q
       (R4[2]));
  DFFSNQ_X1_12T \R4_reg[3] (.SN (1'b1), .CLK (clk), .D (n_450), .Q
       (R4[3]));
  DFFSNQ_X1_12T \R4_reg[4] (.SN (1'b1), .CLK (clk), .D (n_449), .Q
       (R4[4]));
  DFFSNQ_X1_12T \R4_reg[5] (.SN (1'b1), .CLK (clk), .D (n_448), .Q
       (R4[5]));
  DFFSNQ_X1_12T \R4_reg[6] (.SN (1'b1), .CLK (clk), .D (n_447), .Q
       (R4[6]));
  DFFSNQ_X1_12T \R4_reg[7] (.SN (1'b1), .CLK (clk), .D (n_446), .Q
       (R4[7]));
  DFFSNQ_X1_12T \R4_reg[8] (.SN (1'b1), .CLK (clk), .D (n_445), .Q
       (R4[8]));
  DFFSNQ_X1_12T \R4_reg[9] (.SN (1'b1), .CLK (clk), .D (n_444), .Q
       (R4[9]));
  DFFSNQ_X1_12T \R4_reg[10] (.SN (1'b1), .CLK (clk), .D (n_443), .Q
       (R4[10]));
  DFFSNQ_X1_12T \R4_reg[11] (.SN (1'b1), .CLK (clk), .D (n_442), .Q
       (R4[11]));
  DFFSNQ_X1_12T \R4_reg[12] (.SN (1'b1), .CLK (clk), .D (n_441), .Q
       (R4[12]));
  DFFSNQ_X1_12T \R4_reg[13] (.SN (1'b1), .CLK (clk), .D (n_440), .Q
       (R4[13]));
  DFFSNQ_X1_12T \R4_reg[14] (.SN (1'b1), .CLK (clk), .D (n_439), .Q
       (R4[14]));
  DFFSNQ_X1_12T \R4_reg[15] (.SN (1'b1), .CLK (clk), .D (n_438), .Q
       (R4[15]));
  DFFSNQ_X1_12T \R4_reg[16] (.SN (1'b1), .CLK (clk), .D (n_437), .Q
       (R4[16]));
  DFFSNQ_X1_12T \R4_reg[17] (.SN (1'b1), .CLK (clk), .D (n_436), .Q
       (R4[17]));
  DFFSNQ_X1_12T \R4_reg[18] (.SN (1'b1), .CLK (clk), .D (n_435), .Q
       (R4[18]));
  DFFSNQ_X1_12T \R4_reg[19] (.SN (1'b1), .CLK (clk), .D (n_434), .Q
       (R4[19]));
  DFFSNQ_X1_12T \R4_reg[20] (.SN (1'b1), .CLK (clk), .D (n_433), .Q
       (R4[20]));
  DFFSNQ_X1_12T \R4_reg[21] (.SN (1'b1), .CLK (clk), .D (n_430), .Q
       (R4[21]));
  DFFSNQ_X1_12T \R4_reg[22] (.SN (1'b1), .CLK (clk), .D (n_432), .Q
       (R4[22]));
  DFFSNQ_X1_12T \R4_reg[23] (.SN (1'b1), .CLK (clk), .D (n_431), .Q
       (R4[23]));
  DFFSNQ_X1_12T \R4_reg[24] (.SN (1'b1), .CLK (clk), .D (n_429), .Q
       (R4[24]));
  DFFSNQ_X1_12T \R4_reg[25] (.SN (1'b1), .CLK (clk), .D (n_428), .Q
       (R4[25]));
  DFFSNQ_X1_12T \R4_reg[26] (.SN (1'b1), .CLK (clk), .D (n_427), .Q
       (R4[26]));
  DFFSNQ_X1_12T \R4_reg[27] (.SN (1'b1), .CLK (clk), .D (n_426), .Q
       (R4[27]));
  DFFSNQ_X1_12T \R4_reg[28] (.SN (1'b1), .CLK (clk), .D (n_425), .Q
       (R4[28]));
  DFFSNQ_X1_12T \R4_reg[29] (.SN (1'b1), .CLK (clk), .D (n_424), .Q
       (R4[29]));
  DFFSNQ_X1_12T \R4_reg[30] (.SN (1'b1), .CLK (clk), .D (n_423), .Q
       (R4[30]));
  DFFSNQ_X1_12T \R4_reg[31] (.SN (1'b1), .CLK (clk), .D (n_422), .Q
       (R4[31]));
  DFFSNQ_X1_12T \R4_reg[32] (.SN (1'b1), .CLK (clk), .D (n_421), .Q
       (R4[32]));
  DFFSNQ_X1_12T \R5_reg[1] (.SN (1'b1), .CLK (clk), .D (n_420), .Q
       (R5[1]));
  DFFSNQ_X1_12T \R5_reg[2] (.SN (1'b1), .CLK (clk), .D (n_419), .Q
       (R5[2]));
  DFFSNQ_X1_12T \R5_reg[3] (.SN (1'b1), .CLK (clk), .D (n_418), .Q
       (R5[3]));
  DFFSNQ_X1_12T \R5_reg[4] (.SN (1'b1), .CLK (clk), .D (n_417), .Q
       (R5[4]));
  DFFSNQ_X1_12T \R5_reg[5] (.SN (1'b1), .CLK (clk), .D (n_416), .Q
       (R5[5]));
  DFFSNQ_X1_12T \R5_reg[6] (.SN (1'b1), .CLK (clk), .D (n_414), .Q
       (R5[6]));
  DFFSNQ_X1_12T \R5_reg[7] (.SN (1'b1), .CLK (clk), .D (n_415), .Q
       (R5[7]));
  DFFSNQ_X1_12T \R5_reg[8] (.SN (1'b1), .CLK (clk), .D (n_413), .Q
       (R5[8]));
  DFFSNQ_X1_12T \R5_reg[9] (.SN (1'b1), .CLK (clk), .D (n_412), .Q
       (R5[9]));
  DFFSNQ_X1_12T \R5_reg[10] (.SN (1'b1), .CLK (clk), .D (n_411), .Q
       (R5[10]));
  DFFSNQ_X1_12T \R5_reg[11] (.SN (1'b1), .CLK (clk), .D (n_410), .Q
       (R5[11]));
  DFFSNQ_X1_12T \R5_reg[12] (.SN (1'b1), .CLK (clk), .D (n_409), .Q
       (R5[12]));
  DFFSNQ_X1_12T \R5_reg[13] (.SN (1'b1), .CLK (clk), .D (n_408), .Q
       (R5[13]));
  DFFSNQ_X1_12T \R5_reg[14] (.SN (1'b1), .CLK (clk), .D (n_407), .Q
       (R5[14]));
  DFFSNQ_X1_12T \R5_reg[15] (.SN (1'b1), .CLK (clk), .D (n_406), .Q
       (R5[15]));
  DFFSNQ_X1_12T \R5_reg[16] (.SN (1'b1), .CLK (clk), .D (n_405), .Q
       (R5[16]));
  DFFSNQ_X1_12T \R5_reg[17] (.SN (1'b1), .CLK (clk), .D (n_404), .Q
       (R5[17]));
  DFFSNQ_X1_12T \R5_reg[18] (.SN (1'b1), .CLK (clk), .D (n_403), .Q
       (R5[18]));
  DFFSNQ_X1_12T \R5_reg[19] (.SN (1'b1), .CLK (clk), .D (n_402), .Q
       (R5[19]));
  DFFSNQ_X1_12T \R5_reg[20] (.SN (1'b1), .CLK (clk), .D (n_401), .Q
       (R5[20]));
  DFFSNQ_X1_12T \R5_reg[21] (.SN (1'b1), .CLK (clk), .D (n_398), .Q
       (R5[21]));
  DFFSNQ_X1_12T \R5_reg[22] (.SN (1'b1), .CLK (clk), .D (n_400), .Q
       (R5[22]));
  DFFSNQ_X1_12T \R5_reg[23] (.SN (1'b1), .CLK (clk), .D (n_399), .Q
       (R5[23]));
  DFFSNQ_X1_12T \R5_reg[24] (.SN (1'b1), .CLK (clk), .D (n_397), .Q
       (R5[24]));
  DFFSNQ_X1_12T \R5_reg[25] (.SN (1'b1), .CLK (clk), .D (n_396), .Q
       (R5[25]));
  DFFSNQ_X1_12T \R5_reg[26] (.SN (1'b1), .CLK (clk), .D (n_395), .Q
       (R5[26]));
  DFFSNQ_X1_12T \R5_reg[27] (.SN (1'b1), .CLK (clk), .D (n_394), .Q
       (R5[27]));
  DFFSNQ_X1_12T \R5_reg[28] (.SN (1'b1), .CLK (clk), .D (n_393), .Q
       (R5[28]));
  DFFSNQ_X1_12T \R5_reg[29] (.SN (1'b1), .CLK (clk), .D (n_392), .Q
       (R5[29]));
  DFFSNQ_X1_12T \R5_reg[30] (.SN (1'b1), .CLK (clk), .D (n_391), .Q
       (R5[30]));
  DFFSNQ_X1_12T \R5_reg[31] (.SN (1'b1), .CLK (clk), .D (n_390), .Q
       (R5[31]));
  DFFSNQ_X1_12T \R5_reg[32] (.SN (1'b1), .CLK (clk), .D (n_389), .Q
       (R5[32]));
  DFFSNQ_X1_12T \R6_reg[1] (.SN (1'b1), .CLK (clk), .D (n_388), .Q
       (R6[1]));
  DFFSNQ_X1_12T \R6_reg[2] (.SN (1'b1), .CLK (clk), .D (n_387), .Q
       (R6[2]));
  DFFSNQ_X1_12T \R6_reg[3] (.SN (1'b1), .CLK (clk), .D (n_386), .Q
       (R6[3]));
  DFFSNQ_X1_12T \R6_reg[4] (.SN (1'b1), .CLK (clk), .D (n_385), .Q
       (R6[4]));
  DFFSNQ_X1_12T \R6_reg[5] (.SN (1'b1), .CLK (clk), .D (n_381), .Q
       (R6[5]));
  DFFSNQ_X1_12T \R6_reg[6] (.SN (1'b1), .CLK (clk), .D (n_512), .Q
       (R6[6]));
  DFFSNQ_X1_12T \R6_reg[7] (.SN (1'b1), .CLK (clk), .D (n_383), .Q
       (R6[7]));
  DFFSNQ_X1_12T \R6_reg[8] (.SN (1'b1), .CLK (clk), .D (n_382), .Q
       (R6[8]));
  DFFSNQ_X1_12T \R6_reg[9] (.SN (1'b1), .CLK (clk), .D (n_380), .Q
       (R6[9]));
  DFFSNQ_X1_12T \R6_reg[10] (.SN (1'b1), .CLK (clk), .D (n_379), .Q
       (R6[10]));
  DFFSNQ_X1_12T \R6_reg[11] (.SN (1'b1), .CLK (clk), .D (n_378), .Q
       (R6[11]));
  DFFSNQ_X1_12T \R6_reg[12] (.SN (1'b1), .CLK (clk), .D (n_377), .Q
       (R6[12]));
  DFFSNQ_X1_12T \R6_reg[13] (.SN (1'b1), .CLK (clk), .D (n_376), .Q
       (R6[13]));
  DFFSNQ_X1_12T \R6_reg[14] (.SN (1'b1), .CLK (clk), .D (n_375), .Q
       (R6[14]));
  DFFSNQ_X1_12T \R6_reg[15] (.SN (1'b1), .CLK (clk), .D (n_374), .Q
       (R6[15]));
  DFFSNQ_X1_12T \R6_reg[16] (.SN (1'b1), .CLK (clk), .D (n_373), .Q
       (R6[16]));
  DFFSNQ_X1_12T \R6_reg[17] (.SN (1'b1), .CLK (clk), .D (n_372), .Q
       (R6[17]));
  DFFSNQ_X1_12T \R6_reg[18] (.SN (1'b1), .CLK (clk), .D (n_371), .Q
       (R6[18]));
  DFFSNQ_X1_12T \R6_reg[19] (.SN (1'b1), .CLK (clk), .D (n_370), .Q
       (R6[19]));
  DFFSNQ_X1_12T \R6_reg[20] (.SN (1'b1), .CLK (clk), .D (n_369), .Q
       (R6[20]));
  DFFSNQ_X1_12T \R6_reg[21] (.SN (1'b1), .CLK (clk), .D (n_366), .Q
       (R6[21]));
  DFFSNQ_X1_12T \R6_reg[22] (.SN (1'b1), .CLK (clk), .D (n_368), .Q
       (R6[22]));
  DFFSNQ_X1_12T \R6_reg[23] (.SN (1'b1), .CLK (clk), .D (n_367), .Q
       (R6[23]));
  DFFSNQ_X1_12T \R6_reg[24] (.SN (1'b1), .CLK (clk), .D (n_365), .Q
       (R6[24]));
  DFFSNQ_X1_12T \R6_reg[25] (.SN (1'b1), .CLK (clk), .D (n_364), .Q
       (R6[25]));
  DFFSNQ_X1_12T \R6_reg[26] (.SN (1'b1), .CLK (clk), .D (n_363), .Q
       (R6[26]));
  DFFSNQ_X1_12T \R6_reg[27] (.SN (1'b1), .CLK (clk), .D (n_362), .Q
       (R6[27]));
  DFFSNQ_X1_12T \R6_reg[28] (.SN (1'b1), .CLK (clk), .D (n_361), .Q
       (R6[28]));
  DFFSNQ_X1_12T \R6_reg[29] (.SN (1'b1), .CLK (clk), .D (n_360), .Q
       (R6[29]));
  DFFSNQ_X1_12T \R6_reg[30] (.SN (1'b1), .CLK (clk), .D (n_359), .Q
       (R6[30]));
  DFFSNQ_X1_12T \R6_reg[31] (.SN (1'b1), .CLK (clk), .D (n_358), .Q
       (R6[31]));
  DFFSNQ_X1_12T \R6_reg[32] (.SN (1'b1), .CLK (clk), .D (n_357), .Q
       (R6[32]));
  DFFSNQ_X1_12T \R7_reg[1] (.SN (1'b1), .CLK (clk), .D (n_356), .Q
       (R7[1]));
  DFFSNQ_X1_12T \R7_reg[2] (.SN (1'b1), .CLK (clk), .D (n_355), .Q
       (R7[2]));
  DFFSNQ_X1_12T \R7_reg[3] (.SN (1'b1), .CLK (clk), .D (n_354), .Q
       (R7[3]));
  DFFSNQ_X1_12T \R7_reg[4] (.SN (1'b1), .CLK (clk), .D (n_353), .Q
       (R7[4]));
  DFFSNQ_X1_12T \R7_reg[5] (.SN (1'b1), .CLK (clk), .D (n_352), .Q
       (R7[5]));
  DFFSNQ_X1_12T \R7_reg[6] (.SN (1'b1), .CLK (clk), .D (n_350), .Q
       (R7[6]));
  DFFSNQ_X1_12T \R7_reg[7] (.SN (1'b1), .CLK (clk), .D (n_351), .Q
       (R7[7]));
  DFFSNQ_X1_12T \R7_reg[8] (.SN (1'b1), .CLK (clk), .D (n_349), .Q
       (R7[8]));
  DFFSNQ_X1_12T \R7_reg[9] (.SN (1'b1), .CLK (clk), .D (n_348), .Q
       (R7[9]));
  DFFSNQ_X1_12T \R7_reg[10] (.SN (1'b1), .CLK (clk), .D (n_347), .Q
       (R7[10]));
  DFFSNQ_X1_12T \R7_reg[11] (.SN (1'b1), .CLK (clk), .D (n_346), .Q
       (R7[11]));
  DFFSNQ_X1_12T \R7_reg[12] (.SN (1'b1), .CLK (clk), .D (n_345), .Q
       (R7[12]));
  DFFSNQ_X1_12T \R7_reg[13] (.SN (1'b1), .CLK (clk), .D (n_344), .Q
       (R7[13]));
  DFFSNQ_X1_12T \R7_reg[14] (.SN (1'b1), .CLK (clk), .D (n_343), .Q
       (R7[14]));
  DFFSNQ_X1_12T \R7_reg[15] (.SN (1'b1), .CLK (clk), .D (n_342), .Q
       (R7[15]));
  DFFSNQ_X1_12T \R7_reg[16] (.SN (1'b1), .CLK (clk), .D (n_341), .Q
       (R7[16]));
  DFFSNQ_X1_12T \R7_reg[17] (.SN (1'b1), .CLK (clk), .D (n_340), .Q
       (R7[17]));
  DFFSNQ_X1_12T \R7_reg[18] (.SN (1'b1), .CLK (clk), .D (n_339), .Q
       (R7[18]));
  DFFSNQ_X1_12T \R7_reg[19] (.SN (1'b1), .CLK (clk), .D (n_338), .Q
       (R7[19]));
  DFFSNQ_X1_12T \R7_reg[20] (.SN (1'b1), .CLK (clk), .D (n_337), .Q
       (R7[20]));
  DFFSNQ_X1_12T \R7_reg[21] (.SN (1'b1), .CLK (clk), .D (n_334), .Q
       (R7[21]));
  DFFSNQ_X1_12T \R7_reg[22] (.SN (1'b1), .CLK (clk), .D (n_336), .Q
       (R7[22]));
  DFFSNQ_X1_12T \R7_reg[23] (.SN (1'b1), .CLK (clk), .D (n_335), .Q
       (R7[23]));
  DFFSNQ_X1_12T \R7_reg[24] (.SN (1'b1), .CLK (clk), .D (n_333), .Q
       (R7[24]));
  DFFSNQ_X1_12T \R7_reg[25] (.SN (1'b1), .CLK (clk), .D (n_332), .Q
       (R7[25]));
  DFFSNQ_X1_12T \R7_reg[26] (.SN (1'b1), .CLK (clk), .D (n_331), .Q
       (R7[26]));
  DFFSNQ_X1_12T \R7_reg[27] (.SN (1'b1), .CLK (clk), .D (n_330), .Q
       (R7[27]));
  DFFSNQ_X1_12T \R7_reg[28] (.SN (1'b1), .CLK (clk), .D (n_329), .Q
       (R7[28]));
  DFFSNQ_X1_12T \R7_reg[29] (.SN (1'b1), .CLK (clk), .D (n_328), .Q
       (R7[29]));
  DFFSNQ_X1_12T \R7_reg[30] (.SN (1'b1), .CLK (clk), .D (n_327), .Q
       (R7[30]));
  DFFSNQ_X1_12T \R7_reg[31] (.SN (1'b1), .CLK (clk), .D (n_326), .Q
       (R7[31]));
  DFFSNQ_X1_12T \R7_reg[32] (.SN (1'b1), .CLK (clk), .D (n_325), .Q
       (R7[32]));
  DFFSNQ_X1_12T \R8_reg[1] (.SN (1'b1), .CLK (clk), .D (n_324), .Q
       (R8[1]));
  DFFSNQ_X1_12T \R8_reg[2] (.SN (1'b1), .CLK (clk), .D (n_323), .Q
       (R8[2]));
  DFFSNQ_X1_12T \R8_reg[3] (.SN (1'b1), .CLK (clk), .D (n_322), .Q
       (R8[3]));
  DFFSNQ_X1_12T \R8_reg[4] (.SN (1'b1), .CLK (clk), .D (n_321), .Q
       (R8[4]));
  DFFSNQ_X1_12T \R8_reg[5] (.SN (1'b1), .CLK (clk), .D (n_320), .Q
       (R8[5]));
  DFFSNQ_X1_12T \R8_reg[6] (.SN (1'b1), .CLK (clk), .D (n_319), .Q
       (R8[6]));
  DFFSNQ_X1_12T \R8_reg[7] (.SN (1'b1), .CLK (clk), .D (n_318), .Q
       (R8[7]));
  DFFSNQ_X1_12T \R8_reg[8] (.SN (1'b1), .CLK (clk), .D (n_317), .Q
       (R8[8]));
  DFFSNQ_X1_12T \R8_reg[9] (.SN (1'b1), .CLK (clk), .D (n_316), .Q
       (R8[9]));
  DFFSNQ_X1_12T \R8_reg[10] (.SN (1'b1), .CLK (clk), .D (n_315), .Q
       (R8[10]));
  DFFSNQ_X1_12T \R8_reg[11] (.SN (1'b1), .CLK (clk), .D (n_314), .Q
       (R8[11]));
  DFFSNQ_X1_12T \R8_reg[12] (.SN (1'b1), .CLK (clk), .D (n_313), .Q
       (R8[12]));
  DFFSNQ_X1_12T \R8_reg[13] (.SN (1'b1), .CLK (clk), .D (n_312), .Q
       (R8[13]));
  DFFSNQ_X1_12T \R8_reg[14] (.SN (1'b1), .CLK (clk), .D (n_311), .Q
       (R8[14]));
  DFFSNQ_X1_12T \R8_reg[15] (.SN (1'b1), .CLK (clk), .D (n_310), .Q
       (R8[15]));
  DFFSNQ_X1_12T \R8_reg[16] (.SN (1'b1), .CLK (clk), .D (n_309), .Q
       (R8[16]));
  DFFSNQ_X1_12T \R8_reg[17] (.SN (1'b1), .CLK (clk), .D (n_308), .Q
       (R8[17]));
  DFFSNQ_X1_12T \R8_reg[18] (.SN (1'b1), .CLK (clk), .D (n_307), .Q
       (R8[18]));
  DFFSNQ_X1_12T \R8_reg[19] (.SN (1'b1), .CLK (clk), .D (n_306), .Q
       (R8[19]));
  DFFSNQ_X1_12T \R8_reg[20] (.SN (1'b1), .CLK (clk), .D (n_305), .Q
       (R8[20]));
  DFFSNQ_X1_12T \R8_reg[21] (.SN (1'b1), .CLK (clk), .D (n_302), .Q
       (R8[21]));
  DFFSNQ_X1_12T \R8_reg[22] (.SN (1'b1), .CLK (clk), .D (n_304), .Q
       (R8[22]));
  DFFSNQ_X1_12T \R8_reg[23] (.SN (1'b1), .CLK (clk), .D (n_303), .Q
       (R8[23]));
  DFFSNQ_X1_12T \R8_reg[24] (.SN (1'b1), .CLK (clk), .D (n_301), .Q
       (R8[24]));
  DFFSNQ_X1_12T \R8_reg[25] (.SN (1'b1), .CLK (clk), .D (n_300), .Q
       (R8[25]));
  DFFSNQ_X1_12T \R8_reg[26] (.SN (1'b1), .CLK (clk), .D (n_299), .Q
       (R8[26]));
  DFFSNQ_X1_12T \R8_reg[27] (.SN (1'b1), .CLK (clk), .D (n_298), .Q
       (R8[27]));
  DFFSNQ_X1_12T \R8_reg[28] (.SN (1'b1), .CLK (clk), .D (n_297), .Q
       (R8[28]));
  DFFSNQ_X1_12T \R8_reg[29] (.SN (1'b1), .CLK (clk), .D (n_296), .Q
       (R8[29]));
  DFFSNQ_X1_12T \R8_reg[30] (.SN (1'b1), .CLK (clk), .D (n_295), .Q
       (R8[30]));
  DFFSNQ_X1_12T \R8_reg[31] (.SN (1'b1), .CLK (clk), .D (n_294), .Q
       (R8[31]));
  DFFSNQ_X1_12T \R8_reg[32] (.SN (1'b1), .CLK (clk), .D (n_293), .Q
       (R8[32]));
  DFFSNQ_X1_12T \R9_reg[1] (.SN (1'b1), .CLK (clk), .D (n_292), .Q
       (R9[1]));
  DFFSNQ_X1_12T \R9_reg[2] (.SN (1'b1), .CLK (clk), .D (n_291), .Q
       (R9[2]));
  DFFSNQ_X1_12T \R9_reg[3] (.SN (1'b1), .CLK (clk), .D (n_290), .Q
       (R9[3]));
  DFFSNQ_X1_12T \R9_reg[4] (.SN (1'b1), .CLK (clk), .D (n_289), .Q
       (R9[4]));
  DFFSNQ_X1_12T \R9_reg[5] (.SN (1'b1), .CLK (clk), .D (n_288), .Q
       (R9[5]));
  DFFSNQ_X1_12T \R9_reg[6] (.SN (1'b1), .CLK (clk), .D (n_286), .Q
       (R9[6]));
  DFFSNQ_X1_12T \R9_reg[7] (.SN (1'b1), .CLK (clk), .D (n_287), .Q
       (R9[7]));
  DFFSNQ_X1_12T \R9_reg[8] (.SN (1'b1), .CLK (clk), .D (n_285), .Q
       (R9[8]));
  DFFSNQ_X1_12T \R9_reg[9] (.SN (1'b1), .CLK (clk), .D (n_284), .Q
       (R9[9]));
  DFFSNQ_X1_12T \R9_reg[10] (.SN (1'b1), .CLK (clk), .D (n_283), .Q
       (R9[10]));
  DFFSNQ_X1_12T \R9_reg[11] (.SN (1'b1), .CLK (clk), .D (n_282), .Q
       (R9[11]));
  DFFSNQ_X1_12T \R9_reg[12] (.SN (1'b1), .CLK (clk), .D (n_281), .Q
       (R9[12]));
  DFFSNQ_X1_12T \R9_reg[13] (.SN (1'b1), .CLK (clk), .D (n_280), .Q
       (R9[13]));
  DFFSNQ_X1_12T \R9_reg[14] (.SN (1'b1), .CLK (clk), .D (n_279), .Q
       (R9[14]));
  DFFSNQ_X1_12T \R9_reg[15] (.SN (1'b1), .CLK (clk), .D (n_278), .Q
       (R9[15]));
  DFFSNQ_X1_12T \R9_reg[16] (.SN (1'b1), .CLK (clk), .D (n_277), .Q
       (R9[16]));
  DFFSNQ_X1_12T \R9_reg[17] (.SN (1'b1), .CLK (clk), .D (n_276), .Q
       (R9[17]));
  DFFSNQ_X1_12T \R9_reg[18] (.SN (1'b1), .CLK (clk), .D (n_275), .Q
       (R9[18]));
  DFFSNQ_X1_12T \R9_reg[19] (.SN (1'b1), .CLK (clk), .D (n_274), .Q
       (R9[19]));
  DFFSNQ_X1_12T \R9_reg[20] (.SN (1'b1), .CLK (clk), .D (n_273), .Q
       (R9[20]));
  DFFSNQ_X1_12T \R9_reg[21] (.SN (1'b1), .CLK (clk), .D (n_269), .Q
       (R9[21]));
  DFFSNQ_X1_12T \R9_reg[22] (.SN (1'b1), .CLK (clk), .D (n_271), .Q
       (R9[22]));
  DFFSNQ_X1_12T \R9_reg[23] (.SN (1'b1), .CLK (clk), .D (n_270), .Q
       (R9[23]));
  DFFSNQ_X1_12T \R9_reg[24] (.SN (1'b1), .CLK (clk), .D (n_268), .Q
       (R9[24]));
  DFFSNQ_X1_12T \R9_reg[25] (.SN (1'b1), .CLK (clk), .D (n_267), .Q
       (R9[25]));
  DFFSNQ_X1_12T \R9_reg[26] (.SN (1'b1), .CLK (clk), .D (n_266), .Q
       (R9[26]));
  DFFSNQ_X1_12T \R9_reg[27] (.SN (1'b1), .CLK (clk), .D (n_265), .Q
       (R9[27]));
  DFFSNQ_X1_12T \R9_reg[28] (.SN (1'b1), .CLK (clk), .D (n_264), .Q
       (R9[28]));
  DFFSNQ_X1_12T \R9_reg[29] (.SN (1'b1), .CLK (clk), .D (n_263), .Q
       (R9[29]));
  DFFSNQ_X1_12T \R9_reg[30] (.SN (1'b1), .CLK (clk), .D (n_262), .Q
       (R9[30]));
  DFFSNQ_X1_12T \R9_reg[31] (.SN (1'b1), .CLK (clk), .D (n_261), .Q
       (R9[31]));
  DFFSNQ_X1_12T \R9_reg[32] (.SN (1'b1), .CLK (clk), .D (n_260), .Q
       (R9[32]));
  DFFSNQ_X1_12T \R10_reg[1] (.SN (1'b1), .CLK (clk), .D (n_259), .Q
       (R10[1]));
  DFFSNQ_X1_12T \R10_reg[2] (.SN (1'b1), .CLK (clk), .D (n_258), .Q
       (R10[2]));
  DFFSNQ_X1_12T \R10_reg[3] (.SN (1'b1), .CLK (clk), .D (n_257), .Q
       (R10[3]));
  DFFSNQ_X1_12T \R10_reg[4] (.SN (1'b1), .CLK (clk), .D (n_128), .Q
       (R10[4]));
  DFFSNQ_X1_12T \R10_reg[5] (.SN (1'b1), .CLK (clk), .D (n_255), .Q
       (R10[5]));
  DFFSNQ_X1_12T \R10_reg[6] (.SN (1'b1), .CLK (clk), .D (n_254), .Q
       (R10[6]));
  DFFSNQ_X1_12T \R10_reg[7] (.SN (1'b1), .CLK (clk), .D (n_253), .Q
       (R10[7]));
  DFFSNQ_X1_12T \R10_reg[8] (.SN (1'b1), .CLK (clk), .D (n_252), .Q
       (R10[8]));
  DFFSNQ_X1_12T \R10_reg[9] (.SN (1'b1), .CLK (clk), .D (n_251), .Q
       (R10[9]));
  DFFSNQ_X1_12T \R10_reg[10] (.SN (1'b1), .CLK (clk), .D (n_250), .Q
       (R10[10]));
  DFFSNQ_X1_12T \R10_reg[11] (.SN (1'b1), .CLK (clk), .D (n_249), .Q
       (R10[11]));
  DFFSNQ_X1_12T \R10_reg[12] (.SN (1'b1), .CLK (clk), .D (n_248), .Q
       (R10[12]));
  DFFSNQ_X1_12T \R10_reg[13] (.SN (1'b1), .CLK (clk), .D (n_247), .Q
       (R10[13]));
  DFFSNQ_X1_12T \R10_reg[14] (.SN (1'b1), .CLK (clk), .D (n_246), .Q
       (R10[14]));
  DFFSNQ_X1_12T \R10_reg[15] (.SN (1'b1), .CLK (clk), .D (n_245), .Q
       (R10[15]));
  DFFSNQ_X1_12T \R10_reg[16] (.SN (1'b1), .CLK (clk), .D (n_244), .Q
       (R10[16]));
  DFFSNQ_X1_12T \R10_reg[17] (.SN (1'b1), .CLK (clk), .D (n_243), .Q
       (R10[17]));
  DFFSNQ_X1_12T \R10_reg[18] (.SN (1'b1), .CLK (clk), .D (n_242), .Q
       (R10[18]));
  DFFSNQ_X1_12T \R10_reg[19] (.SN (1'b1), .CLK (clk), .D (n_241), .Q
       (R10[19]));
  DFFSNQ_X1_12T \R10_reg[20] (.SN (1'b1), .CLK (clk), .D (n_240), .Q
       (R10[20]));
  DFFSNQ_X1_12T \R10_reg[21] (.SN (1'b1), .CLK (clk), .D (n_236), .Q
       (R10[21]));
  DFFSNQ_X1_12T \R10_reg[22] (.SN (1'b1), .CLK (clk), .D (n_238), .Q
       (R10[22]));
  DFFSNQ_X1_12T \R10_reg[23] (.SN (1'b1), .CLK (clk), .D (n_237), .Q
       (R10[23]));
  DFFSNQ_X1_12T \R10_reg[24] (.SN (1'b1), .CLK (clk), .D (n_235), .Q
       (R10[24]));
  DFFSNQ_X1_12T \R10_reg[25] (.SN (1'b1), .CLK (clk), .D (n_234), .Q
       (R10[25]));
  DFFSNQ_X1_12T \R10_reg[26] (.SN (1'b1), .CLK (clk), .D (n_233), .Q
       (R10[26]));
  DFFSNQ_X1_12T \R10_reg[27] (.SN (1'b1), .CLK (clk), .D (n_232), .Q
       (R10[27]));
  DFFSNQ_X1_12T \R10_reg[28] (.SN (1'b1), .CLK (clk), .D (n_231), .Q
       (R10[28]));
  DFFSNQ_X1_12T \R10_reg[29] (.SN (1'b1), .CLK (clk), .D (n_230), .Q
       (R10[29]));
  DFFSNQ_X1_12T \R10_reg[30] (.SN (1'b1), .CLK (clk), .D (n_229), .Q
       (R10[30]));
  DFFSNQ_X1_12T \R10_reg[31] (.SN (1'b1), .CLK (clk), .D (n_228), .Q
       (R10[31]));
  DFFSNQ_X1_12T \R10_reg[32] (.SN (1'b1), .CLK (clk), .D (n_227), .Q
       (R10[32]));
  DFFSNQ_X1_12T \R11_reg[1] (.SN (1'b1), .CLK (clk), .D (n_226), .Q
       (R11[1]));
  DFFSNQ_X1_12T \R11_reg[2] (.SN (1'b1), .CLK (clk), .D (n_225), .Q
       (R11[2]));
  DFFSNQ_X1_12T \R11_reg[3] (.SN (1'b1), .CLK (clk), .D (n_224), .Q
       (R11[3]));
  DFFSNQ_X1_12T \R11_reg[4] (.SN (1'b1), .CLK (clk), .D (n_223), .Q
       (R11[4]));
  DFFSNQ_X1_12T \R11_reg[5] (.SN (1'b1), .CLK (clk), .D (n_222), .Q
       (R11[5]));
  DFFSNQ_X1_12T \R11_reg[6] (.SN (1'b1), .CLK (clk), .D (n_220), .Q
       (R11[6]));
  DFFSNQ_X1_12T \R11_reg[7] (.SN (1'b1), .CLK (clk), .D (n_221), .Q
       (R11[7]));
  DFFSNQ_X1_12T \R11_reg[8] (.SN (1'b1), .CLK (clk), .D (n_219), .Q
       (R11[8]));
  DFFSNQ_X1_12T \R11_reg[9] (.SN (1'b1), .CLK (clk), .D (n_218), .Q
       (R11[9]));
  DFFSNQ_X1_12T \R11_reg[10] (.SN (1'b1), .CLK (clk), .D (n_217), .Q
       (R11[10]));
  DFFSNQ_X1_12T \R11_reg[11] (.SN (1'b1), .CLK (clk), .D (n_216), .Q
       (R11[11]));
  DFFSNQ_X1_12T \R11_reg[12] (.SN (1'b1), .CLK (clk), .D (n_215), .Q
       (R11[12]));
  DFFSNQ_X1_12T \R11_reg[13] (.SN (1'b1), .CLK (clk), .D (n_214), .Q
       (R11[13]));
  DFFSNQ_X1_12T \R11_reg[14] (.SN (1'b1), .CLK (clk), .D (n_213), .Q
       (R11[14]));
  DFFSNQ_X1_12T \R11_reg[15] (.SN (1'b1), .CLK (clk), .D (n_212), .Q
       (R11[15]));
  DFFSNQ_X1_12T \R11_reg[16] (.SN (1'b1), .CLK (clk), .D (n_211), .Q
       (R11[16]));
  DFFSNQ_X1_12T \R11_reg[17] (.SN (1'b1), .CLK (clk), .D (n_209), .Q
       (R11[17]));
  DFFSNQ_X1_12T \R11_reg[18] (.SN (1'b1), .CLK (clk), .D (n_208), .Q
       (R11[18]));
  DFFSNQ_X1_12T \R11_reg[19] (.SN (1'b1), .CLK (clk), .D (n_207), .Q
       (R11[19]));
  DFFSNQ_X1_12T \R11_reg[20] (.SN (1'b1), .CLK (clk), .D (n_206), .Q
       (R11[20]));
  DFFSNQ_X1_12T \R11_reg[21] (.SN (1'b1), .CLK (clk), .D (n_203), .Q
       (R11[21]));
  DFFSNQ_X1_12T \R11_reg[22] (.SN (1'b1), .CLK (clk), .D (n_205), .Q
       (R11[22]));
  DFFSNQ_X1_12T \R11_reg[23] (.SN (1'b1), .CLK (clk), .D (n_204), .Q
       (R11[23]));
  DFFSNQ_X1_12T \R11_reg[24] (.SN (1'b1), .CLK (clk), .D (n_202), .Q
       (R11[24]));
  DFFSNQ_X1_12T \R11_reg[25] (.SN (1'b1), .CLK (clk), .D (n_201), .Q
       (R11[25]));
  DFFSNQ_X1_12T \R11_reg[26] (.SN (1'b1), .CLK (clk), .D (n_200), .Q
       (R11[26]));
  DFFSNQ_X1_12T \R11_reg[27] (.SN (1'b1), .CLK (clk), .D (n_199), .Q
       (R11[27]));
  DFFSNQ_X1_12T \R11_reg[28] (.SN (1'b1), .CLK (clk), .D (n_198), .Q
       (R11[28]));
  DFFSNQ_X1_12T \R11_reg[29] (.SN (1'b1), .CLK (clk), .D (n_197), .Q
       (R11[29]));
  DFFSNQ_X1_12T \R11_reg[30] (.SN (1'b1), .CLK (clk), .D (n_196), .Q
       (R11[30]));
  DFFSNQ_X1_12T \R11_reg[31] (.SN (1'b1), .CLK (clk), .D (n_195), .Q
       (R11[31]));
  DFFSNQ_X1_12T \R11_reg[32] (.SN (1'b1), .CLK (clk), .D (n_194), .Q
       (R11[32]));
  DFFSNQ_X1_12T \R12_reg[1] (.SN (1'b1), .CLK (clk), .D (n_193), .Q
       (R12[1]));
  DFFSNQ_X1_12T \R12_reg[2] (.SN (1'b1), .CLK (clk), .D (n_192), .Q
       (R12[2]));
  DFFSNQ_X1_12T \R12_reg[3] (.SN (1'b1), .CLK (clk), .D (n_191), .Q
       (R12[3]));
  DFFSNQ_X1_12T \R12_reg[4] (.SN (1'b1), .CLK (clk), .D (n_190), .Q
       (R12[4]));
  DFFSNQ_X1_12T \R12_reg[5] (.SN (1'b1), .CLK (clk), .D (n_189), .Q
       (R12[5]));
  DFFSNQ_X1_12T \R12_reg[6] (.SN (1'b1), .CLK (clk), .D (n_187), .Q
       (R12[6]));
  DFFSNQ_X1_12T \R12_reg[7] (.SN (1'b1), .CLK (clk), .D (n_188), .Q
       (R12[7]));
  DFFSNQ_X1_12T \R12_reg[8] (.SN (1'b1), .CLK (clk), .D (n_186), .Q
       (R12[8]));
  DFFSNQ_X1_12T \R12_reg[9] (.SN (1'b1), .CLK (clk), .D (n_185), .Q
       (R12[9]));
  DFFSNQ_X1_12T \R12_reg[10] (.SN (1'b1), .CLK (clk), .D (n_184), .Q
       (R12[10]));
  DFFSNQ_X1_12T \R12_reg[11] (.SN (1'b1), .CLK (clk), .D (n_183), .Q
       (R12[11]));
  DFFSNQ_X1_12T \R12_reg[12] (.SN (1'b1), .CLK (clk), .D (n_182), .Q
       (R12[12]));
  DFFSNQ_X1_12T \R12_reg[13] (.SN (1'b1), .CLK (clk), .D (n_181), .Q
       (R12[13]));
  DFFSNQ_X1_12T \R12_reg[14] (.SN (1'b1), .CLK (clk), .D (n_180), .Q
       (R12[14]));
  DFFSNQ_X1_12T \R12_reg[15] (.SN (1'b1), .CLK (clk), .D (n_179), .Q
       (R12[15]));
  DFFSNQ_X1_12T \R12_reg[16] (.SN (1'b1), .CLK (clk), .D (n_178), .Q
       (R12[16]));
  DFFSNQ_X1_12T \R12_reg[17] (.SN (1'b1), .CLK (clk), .D (n_177), .Q
       (R12[17]));
  DFFSNQ_X1_12T \R12_reg[18] (.SN (1'b1), .CLK (clk), .D (n_176), .Q
       (R12[18]));
  DFFSNQ_X1_12T \R12_reg[19] (.SN (1'b1), .CLK (clk), .D (n_175), .Q
       (R12[19]));
  DFFSNQ_X1_12T \R12_reg[20] (.SN (1'b1), .CLK (clk), .D (n_174), .Q
       (R12[20]));
  DFFSNQ_X1_12T \R12_reg[21] (.SN (1'b1), .CLK (clk), .D (n_171), .Q
       (R12[21]));
  DFFSNQ_X1_12T \R12_reg[22] (.SN (1'b1), .CLK (clk), .D (n_173), .Q
       (R12[22]));
  DFFSNQ_X1_12T \R12_reg[23] (.SN (1'b1), .CLK (clk), .D (n_172), .Q
       (R12[23]));
  DFFSNQ_X1_12T \R12_reg[24] (.SN (1'b1), .CLK (clk), .D (n_170), .Q
       (R12[24]));
  DFFSNQ_X1_12T \R12_reg[25] (.SN (1'b1), .CLK (clk), .D (n_169), .Q
       (R12[25]));
  DFFSNQ_X1_12T \R12_reg[26] (.SN (1'b1), .CLK (clk), .D (n_168), .Q
       (R12[26]));
  DFFSNQ_X1_12T \R12_reg[27] (.SN (1'b1), .CLK (clk), .D (n_167), .Q
       (R12[27]));
  DFFSNQ_X1_12T \R12_reg[28] (.SN (1'b1), .CLK (clk), .D (n_166), .Q
       (R12[28]));
  DFFSNQ_X1_12T \R12_reg[29] (.SN (1'b1), .CLK (clk), .D (n_165), .Q
       (R12[29]));
  DFFSNQ_X1_12T \R12_reg[30] (.SN (1'b1), .CLK (clk), .D (n_164), .Q
       (R12[30]));
  DFFSNQ_X1_12T \R12_reg[31] (.SN (1'b1), .CLK (clk), .D (n_163), .Q
       (R12[31]));
  DFFSNQ_X1_12T \R12_reg[32] (.SN (1'b1), .CLK (clk), .D (n_162), .Q
       (R12[32]));
  DFFSNQ_X1_12T \R13_reg[1] (.SN (1'b1), .CLK (clk), .D (n_161), .Q
       (R13[1]));
  DFFSNQ_X1_12T \R13_reg[2] (.SN (1'b1), .CLK (clk), .D (n_160), .Q
       (R13[2]));
  DFFSNQ_X1_12T \R13_reg[3] (.SN (1'b1), .CLK (clk), .D (n_159), .Q
       (R13[3]));
  DFFSNQ_X1_12T \R13_reg[4] (.SN (1'b1), .CLK (clk), .D (n_158), .Q
       (R13[4]));
  DFFSNQ_X1_12T \R13_reg[5] (.SN (1'b1), .CLK (clk), .D (n_155), .Q
       (R13[5]));
  DFFSNQ_X1_12T \R13_reg[6] (.SN (1'b1), .CLK (clk), .D (n_157), .Q
       (R13[6]));
  DFFSNQ_X1_12T \R13_reg[7] (.SN (1'b1), .CLK (clk), .D (n_156), .Q
       (R13[7]));
  DFFSNQ_X1_12T \R13_reg[8] (.SN (1'b1), .CLK (clk), .D (n_154), .Q
       (R13[8]));
  DFFSNQ_X1_12T \R13_reg[9] (.SN (1'b1), .CLK (clk), .D (n_153), .Q
       (R13[9]));
  DFFSNQ_X1_12T \R13_reg[10] (.SN (1'b1), .CLK (clk), .D (n_152), .Q
       (R13[10]));
  DFFSNQ_X1_12T \R13_reg[11] (.SN (1'b1), .CLK (clk), .D (n_151), .Q
       (R13[11]));
  DFFSNQ_X1_12T \R13_reg[12] (.SN (1'b1), .CLK (clk), .D (n_150), .Q
       (R13[12]));
  DFFSNQ_X1_12T \R13_reg[13] (.SN (1'b1), .CLK (clk), .D (n_149), .Q
       (R13[13]));
  DFFSNQ_X1_12T \R13_reg[14] (.SN (1'b1), .CLK (clk), .D (n_148), .Q
       (R13[14]));
  DFFSNQ_X1_12T \R13_reg[15] (.SN (1'b1), .CLK (clk), .D (n_147), .Q
       (R13[15]));
  DFFSNQ_X1_12T \R13_reg[16] (.SN (1'b1), .CLK (clk), .D (n_146), .Q
       (R13[16]));
  DFFSNQ_X1_12T \R13_reg[17] (.SN (1'b1), .CLK (clk), .D (n_145), .Q
       (R13[17]));
  DFFSNQ_X1_12T \R13_reg[18] (.SN (1'b1), .CLK (clk), .D (n_144), .Q
       (R13[18]));
  DFFSNQ_X1_12T \R13_reg[19] (.SN (1'b1), .CLK (clk), .D (n_143), .Q
       (R13[19]));
  DFFSNQ_X1_12T \R13_reg[20] (.SN (1'b1), .CLK (clk), .D (n_142), .Q
       (R13[20]));
  DFFSNQ_X1_12T \R13_reg[21] (.SN (1'b1), .CLK (clk), .D (n_140), .Q
       (R13[21]));
  DFFSNQ_X1_12T \R13_reg[22] (.SN (1'b1), .CLK (clk), .D (n_138), .Q
       (R13[22]));
  DFFSNQ_X1_12T \R13_reg[23] (.SN (1'b1), .CLK (clk), .D (n_136), .Q
       (R13[23]));
  DFFSNQ_X1_12T \R13_reg[24] (.SN (1'b1), .CLK (clk), .D (n_135), .Q
       (R13[24]));
  DFFSNQ_X1_12T \R13_reg[25] (.SN (1'b1), .CLK (clk), .D (n_134), .Q
       (R13[25]));
  DFFSNQ_X1_12T \R13_reg[26] (.SN (1'b1), .CLK (clk), .D (n_132), .Q
       (R13[26]));
  DFFSNQ_X1_12T \R13_reg[27] (.SN (1'b1), .CLK (clk), .D (n_130), .Q
       (R13[27]));
  DFFSNQ_X1_12T \R13_reg[28] (.SN (1'b1), .CLK (clk), .D (n_129), .Q
       (R13[28]));
  DFFSNQ_X1_12T \R13_reg[29] (.SN (1'b1), .CLK (clk), .D (n_256), .Q
       (R13[29]));
  DFFSNQ_X1_12T \R13_reg[30] (.SN (1'b1), .CLK (clk), .D (n_126), .Q
       (R13[30]));
  DFFSNQ_X1_12T \R13_reg[31] (.SN (1'b1), .CLK (clk), .D (n_124), .Q
       (R13[31]));
  DFFSNQ_X1_12T \R13_reg[32] (.SN (1'b1), .CLK (clk), .D (n_122), .Q
       (R13[32]));
  DFFSNQ_X1_12T \R14_reg[1] (.SN (1'b1), .CLK (clk), .D (n_120), .Q
       (R14[1]));
  DFFSNQ_X1_12T \R14_reg[2] (.SN (1'b1), .CLK (clk), .D (n_119), .Q
       (R14[2]));
  DFFSNQ_X1_12T \R14_reg[3] (.SN (1'b1), .CLK (clk), .D (n_118), .Q
       (R14[3]));
  DFFSNQ_X1_12T \R14_reg[4] (.SN (1'b1), .CLK (clk), .D (n_117), .Q
       (R14[4]));
  DFFSNQ_X1_12T \R14_reg[5] (.SN (1'b1), .CLK (clk), .D (n_115), .Q
       (R14[5]));
  DFFSNQ_X1_12T \R14_reg[6] (.SN (1'b1), .CLK (clk), .D (n_114), .Q
       (R14[6]));
  DFFSNQ_X1_12T \R14_reg[7] (.SN (1'b1), .CLK (clk), .D (n_113), .Q
       (R14[7]));
  DFFSNQ_X1_12T \R14_reg[8] (.SN (1'b1), .CLK (clk), .D (n_112), .Q
       (R14[8]));
  DFFSNQ_X1_12T \R14_reg[9] (.SN (1'b1), .CLK (clk), .D (n_111), .Q
       (R14[9]));
  DFFSNQ_X1_12T \R14_reg[10] (.SN (1'b1), .CLK (clk), .D (n_109), .Q
       (R14[10]));
  DFFSNQ_X1_12T \R14_reg[11] (.SN (1'b1), .CLK (clk), .D (n_107), .Q
       (R14[11]));
  DFFSNQ_X1_12T \R14_reg[12] (.SN (1'b1), .CLK (clk), .D (n_106), .Q
       (R14[12]));
  DFFSNQ_X1_12T \R14_reg[13] (.SN (1'b1), .CLK (clk), .D (n_105), .Q
       (R14[13]));
  DFFSNQ_X1_12T \R14_reg[14] (.SN (1'b1), .CLK (clk), .D (n_103), .Q
       (R14[14]));
  DFFSNQ_X1_12T \R14_reg[15] (.SN (1'b1), .CLK (clk), .D (n_102), .Q
       (R14[15]));
  DFFSNQ_X1_12T \R14_reg[16] (.SN (1'b1), .CLK (clk), .D (n_101), .Q
       (R14[16]));
  DFFSNQ_X1_12T \R14_reg[17] (.SN (1'b1), .CLK (clk), .D (n_99), .Q
       (R14[17]));
  DFFSNQ_X1_12T \R14_reg[18] (.SN (1'b1), .CLK (clk), .D (n_98), .Q
       (R14[18]));
  DFFSNQ_X1_12T \R14_reg[19] (.SN (1'b1), .CLK (clk), .D (n_96), .Q
       (R14[19]));
  DFFSNQ_X1_12T \R14_reg[20] (.SN (1'b1), .CLK (clk), .D (n_210), .Q
       (R14[20]));
  DFFSNQ_X1_12T \R14_reg[21] (.SN (1'b1), .CLK (clk), .D (n_94), .Q
       (R14[21]));
  DFFSNQ_X1_12T \R14_reg[22] (.SN (1'b1), .CLK (clk), .D (n_92), .Q
       (R14[22]));
  DFFSNQ_X1_12T \R14_reg[23] (.SN (1'b1), .CLK (clk), .D (n_91), .Q
       (R14[23]));
  DFFSNQ_X1_12T \R14_reg[24] (.SN (1'b1), .CLK (clk), .D (n_90), .Q
       (R14[24]));
  DFFSNQ_X1_12T \R14_reg[25] (.SN (1'b1), .CLK (clk), .D (n_89), .Q
       (R14[25]));
  DFFSNQ_X1_12T \R14_reg[26] (.SN (1'b1), .CLK (clk), .D (n_88), .Q
       (R14[26]));
  DFFSNQ_X1_12T \R14_reg[27] (.SN (1'b1), .CLK (clk), .D (n_239), .Q
       (R14[27]));
  DFFSNQ_X1_12T \R14_reg[28] (.SN (1'b1), .CLK (clk), .D (n_85), .Q
       (R14[28]));
  DFFSNQ_X1_12T \R14_reg[29] (.SN (1'b1), .CLK (clk), .D (n_84), .Q
       (R14[29]));
  DFFSNQ_X1_12T \R14_reg[30] (.SN (1'b1), .CLK (clk), .D (n_83), .Q
       (R14[30]));
  DFFSNQ_X1_12T \R14_reg[31] (.SN (1'b1), .CLK (clk), .D (n_81), .Q
       (R14[31]));
  DFFSNQ_X1_12T \R14_reg[32] (.SN (1'b1), .CLK (clk), .D (n_272), .Q
       (R14[32]));
  DFFSNQ_X1_8T \desIn_r_reg[0] (.SN (1'b1), .CLK (clk), .D (desIn[0]),
       .Q (desIn_r[0]));
  DFFSNQ_X1_12T \desIn_r_reg[1] (.SN (1'b1), .CLK (clk), .D (desIn[1]),
       .Q (desIn_r[1]));
  DFFSNQ_X1_8T \desIn_r_reg[2] (.SN (1'b1), .CLK (clk), .D (desIn[2]),
       .Q (desIn_r[2]));
  DFFSNQ_X1_12T \desIn_r_reg[3] (.SN (1'b1), .CLK (clk), .D (desIn[3]),
       .Q (desIn_r[3]));
  DFFSNQ_X1_8T \desIn_r_reg[4] (.SN (1'b1), .CLK (clk), .D (desIn[4]),
       .Q (desIn_r[4]));
  DFFSNQ_X1_12T \desIn_r_reg[5] (.SN (1'b1), .CLK (clk), .D (desIn[5]),
       .Q (desIn_r[5]));
  DFFSNQ_X1_8T \desIn_r_reg[6] (.SN (1'b1), .CLK (clk), .D (desIn[6]),
       .Q (desIn_r[6]));
  DFFSNQ_X1_12T \desIn_r_reg[7] (.SN (1'b1), .CLK (clk), .D (desIn[7]),
       .Q (desIn_r[7]));
  DFFSNQ_X1_8T \desIn_r_reg[8] (.SN (1'b1), .CLK (clk), .D (desIn[8]),
       .Q (desIn_r[8]));
  DFFSNQ_X1_12T \desIn_r_reg[9] (.SN (1'b1), .CLK (clk), .D (desIn[9]),
       .Q (desIn_r[9]));
  DFFSNQ_X1_8T \desIn_r_reg[10] (.SN (1'b1), .CLK (clk), .D
       (desIn[10]), .Q (desIn_r[10]));
  DFFSNQ_X1_12T \desIn_r_reg[11] (.SN (1'b1), .CLK (clk), .D
       (desIn[11]), .Q (desIn_r[11]));
  DFFSNQ_X1_8T \desIn_r_reg[12] (.SN (1'b1), .CLK (clk), .D
       (desIn[12]), .Q (desIn_r[12]));
  DFFSNQ_X1_12T \desIn_r_reg[13] (.SN (1'b1), .CLK (clk), .D
       (desIn[13]), .Q (desIn_r[13]));
  DFFSNQ_X1_8T \desIn_r_reg[14] (.SN (1'b1), .CLK (clk), .D
       (desIn[14]), .Q (desIn_r[14]));
  DFFSNQ_X1_12T \desIn_r_reg[15] (.SN (1'b1), .CLK (clk), .D
       (desIn[15]), .Q (desIn_r[15]));
  DFFSNQ_X1_8T \desIn_r_reg[16] (.SN (1'b1), .CLK (clk), .D
       (desIn[16]), .Q (desIn_r[16]));
  DFFSNQ_X1_12T \desIn_r_reg[17] (.SN (1'b1), .CLK (clk), .D
       (desIn[17]), .Q (desIn_r[17]));
  DFFSNQ_X1_8T \desIn_r_reg[18] (.SN (1'b1), .CLK (clk), .D
       (desIn[18]), .Q (desIn_r[18]));
  DFFSNQ_X1_12T \desIn_r_reg[19] (.SN (1'b1), .CLK (clk), .D
       (desIn[19]), .Q (desIn_r[19]));
  DFFSNQ_X1_8T \desIn_r_reg[20] (.SN (1'b1), .CLK (clk), .D
       (desIn[20]), .Q (desIn_r[20]));
  DFFSNQ_X1_12T \desIn_r_reg[21] (.SN (1'b1), .CLK (clk), .D
       (desIn[21]), .Q (desIn_r[21]));
  DFFSNQ_X1_8T \desIn_r_reg[22] (.SN (1'b1), .CLK (clk), .D
       (desIn[22]), .Q (desIn_r[22]));
  DFFSNQ_X1_12T \desIn_r_reg[23] (.SN (1'b1), .CLK (clk), .D
       (desIn[23]), .Q (desIn_r[23]));
  DFFSNQ_X1_8T \desIn_r_reg[24] (.SN (1'b1), .CLK (clk), .D
       (desIn[24]), .Q (desIn_r[24]));
  DFFSNQ_X1_12T \desIn_r_reg[25] (.SN (1'b1), .CLK (clk), .D
       (desIn[25]), .Q (desIn_r[25]));
  DFFSNQ_X1_8T \desIn_r_reg[26] (.SN (1'b1), .CLK (clk), .D
       (desIn[26]), .Q (desIn_r[26]));
  DFFSNQ_X1_12T \desIn_r_reg[27] (.SN (1'b1), .CLK (clk), .D
       (desIn[27]), .Q (desIn_r[27]));
  DFFSNQ_X1_8T \desIn_r_reg[28] (.SN (1'b1), .CLK (clk), .D
       (desIn[28]), .Q (desIn_r[28]));
  DFFSNQ_X1_12T \desIn_r_reg[29] (.SN (1'b1), .CLK (clk), .D
       (desIn[29]), .Q (desIn_r[29]));
  DFFSNQ_X1_8T \desIn_r_reg[30] (.SN (1'b1), .CLK (clk), .D
       (desIn[30]), .Q (desIn_r[30]));
  DFFSNQ_X1_12T \desIn_r_reg[31] (.SN (1'b1), .CLK (clk), .D
       (desIn[31]), .Q (desIn_r[31]));
  DFFSNQ_X1_8T \desIn_r_reg[32] (.SN (1'b1), .CLK (clk), .D
       (desIn[32]), .Q (desIn_r[32]));
  DFFSNQ_X1_12T \desIn_r_reg[33] (.SN (1'b1), .CLK (clk), .D
       (desIn[33]), .Q (desIn_r[33]));
  DFFSNQ_X1_8T \desIn_r_reg[34] (.SN (1'b1), .CLK (clk), .D
       (desIn[34]), .Q (desIn_r[34]));
  DFFSNQ_X1_12T \desIn_r_reg[35] (.SN (1'b1), .CLK (clk), .D
       (desIn[35]), .Q (desIn_r[35]));
  DFFSNQ_X1_8T \desIn_r_reg[36] (.SN (1'b1), .CLK (clk), .D
       (desIn[36]), .Q (desIn_r[36]));
  DFFSNQ_X1_12T \desIn_r_reg[37] (.SN (1'b1), .CLK (clk), .D
       (desIn[37]), .Q (desIn_r[37]));
  DFFSNQ_X1_8T \desIn_r_reg[38] (.SN (1'b1), .CLK (clk), .D
       (desIn[38]), .Q (desIn_r[38]));
  DFFSNQ_X1_12T \desIn_r_reg[39] (.SN (1'b1), .CLK (clk), .D
       (desIn[39]), .Q (desIn_r[39]));
  DFFSNQ_X1_8T \desIn_r_reg[40] (.SN (1'b1), .CLK (clk), .D
       (desIn[40]), .Q (desIn_r[40]));
  DFFSNQ_X1_12T \desIn_r_reg[41] (.SN (1'b1), .CLK (clk), .D
       (desIn[41]), .Q (desIn_r[41]));
  DFFSNQ_X1_8T \desIn_r_reg[42] (.SN (1'b1), .CLK (clk), .D
       (desIn[42]), .Q (desIn_r[42]));
  DFFSNQ_X1_12T \desIn_r_reg[43] (.SN (1'b1), .CLK (clk), .D
       (desIn[43]), .Q (desIn_r[43]));
  DFFSNQ_X1_8T \desIn_r_reg[44] (.SN (1'b1), .CLK (clk), .D
       (desIn[44]), .Q (desIn_r[44]));
  DFFSNQ_X1_12T \desIn_r_reg[45] (.SN (1'b1), .CLK (clk), .D
       (desIn[45]), .Q (desIn_r[45]));
  DFFSNQ_X1_8T \desIn_r_reg[46] (.SN (1'b1), .CLK (clk), .D
       (desIn[46]), .Q (desIn_r[46]));
  DFFSNQ_X1_12T \desIn_r_reg[47] (.SN (1'b1), .CLK (clk), .D
       (desIn[47]), .Q (desIn_r[47]));
  DFFSNQ_X1_8T \desIn_r_reg[48] (.SN (1'b1), .CLK (clk), .D
       (desIn[48]), .Q (desIn_r[48]));
  DFFSNQ_X1_12T \desIn_r_reg[49] (.SN (1'b1), .CLK (clk), .D
       (desIn[49]), .Q (desIn_r[49]));
  DFFSNQ_X1_8T \desIn_r_reg[50] (.SN (1'b1), .CLK (clk), .D
       (desIn[50]), .Q (desIn_r[50]));
  DFFSNQ_X1_12T \desIn_r_reg[51] (.SN (1'b1), .CLK (clk), .D
       (desIn[51]), .Q (desIn_r[51]));
  DFFSNQ_X1_8T \desIn_r_reg[52] (.SN (1'b1), .CLK (clk), .D
       (desIn[52]), .Q (desIn_r[52]));
  DFFSNQ_X1_12T \desIn_r_reg[53] (.SN (1'b1), .CLK (clk), .D
       (desIn[53]), .Q (desIn_r[53]));
  DFFSNQ_X1_8T \desIn_r_reg[54] (.SN (1'b1), .CLK (clk), .D
       (desIn[54]), .Q (desIn_r[54]));
  DFFSNQ_X1_12T \desIn_r_reg[55] (.SN (1'b1), .CLK (clk), .D
       (desIn[55]), .Q (desIn_r[55]));
  DFFSNQ_X1_8T \desIn_r_reg[56] (.SN (1'b1), .CLK (clk), .D
       (desIn[56]), .Q (desIn_r[56]));
  DFFSNQ_X1_12T \desIn_r_reg[57] (.SN (1'b1), .CLK (clk), .D
       (desIn[57]), .Q (desIn_r[57]));
  DFFSNQ_X1_8T \desIn_r_reg[58] (.SN (1'b1), .CLK (clk), .D
       (desIn[58]), .Q (desIn_r[58]));
  DFFSNQ_X1_12T \desIn_r_reg[59] (.SN (1'b1), .CLK (clk), .D
       (desIn[59]), .Q (desIn_r[59]));
  DFFSNQ_X1_8T \desIn_r_reg[60] (.SN (1'b1), .CLK (clk), .D
       (desIn[60]), .Q (desIn_r[60]));
  DFFSNQ_X1_12T \desIn_r_reg[61] (.SN (1'b1), .CLK (clk), .D
       (desIn[61]), .Q (desIn_r[61]));
  DFFSNQ_X1_8T \desIn_r_reg[62] (.SN (1'b1), .CLK (clk), .D
       (desIn[62]), .Q (desIn_r[62]));
  DFFSNQ_X1_12T \desIn_r_reg[63] (.SN (1'b1), .CLK (clk), .D
       (desIn[63]), .Q (desIn_r[63]));
  DFFRNQ_X1_8T \desOut_reg[0] (.RN (1'b1), .CLK (clk), .D (n_77), .Q
       (desOut[0]));
  DFFRNQ_X1_8T \desOut_reg[1] (.RN (1'b1), .CLK (clk), .D (R14[25]), .Q
       (desOut[1]));
  DFFRNQ_X1_8T \desOut_reg[2] (.RN (1'b1), .CLK (clk), .D (n_74), .Q
       (desOut[2]));
  DFFRNQ_X1_8T \desOut_reg[3] (.RN (1'b1), .CLK (clk), .D (R14[17]), .Q
       (desOut[3]));
  DFFRNQ_X1_8T \desOut_reg[4] (.RN (1'b1), .CLK (clk), .D (n_73), .Q
       (desOut[4]));
  DFFRNQ_X1_8T \desOut_reg[5] (.RN (1'b1), .CLK (clk), .D (R14[9]), .Q
       (desOut[5]));
  DFFRNQ_X1_8T \desOut_reg[6] (.RN (1'b1), .CLK (clk), .D (n_72), .Q
       (desOut[6]));
  DFFRNQ_X1_8T \desOut_reg[7] (.RN (1'b1), .CLK (clk), .D (R14[1]), .Q
       (desOut[7]));
  DFFRNQ_X1_8T \desOut_reg[8] (.RN (1'b1), .CLK (clk), .D (n_70), .Q
       (desOut[8]));
  DFFRNQ_X1_8T \desOut_reg[9] (.RN (1'b1), .CLK (clk), .D (R14[26]), .Q
       (desOut[9]));
  DFFRNQ_X1_8T \desOut_reg[10] (.RN (1'b1), .CLK (clk), .D (n_68), .Q
       (desOut[10]));
  DFFRNQ_X1_8T \desOut_reg[11] (.RN (1'b1), .CLK (clk), .D (R14[18]),
       .Q (desOut[11]));
  DFFRNQ_X1_8T \desOut_reg[12] (.RN (1'b1), .CLK (clk), .D (n_67), .Q
       (desOut[12]));
  DFFRNQ_X1_8T \desOut_reg[13] (.RN (1'b1), .CLK (clk), .D (R14[10]),
       .Q (desOut[13]));
  DFFRNQ_X1_8T \desOut_reg[14] (.RN (1'b1), .CLK (clk), .D (n_65), .Q
       (desOut[14]));
  DFFRNQ_X1_8T \desOut_reg[15] (.RN (1'b1), .CLK (clk), .D (R14[2]), .Q
       (desOut[15]));
  DFFRNQ_X1_8T \desOut_reg[16] (.RN (1'b1), .CLK (clk), .D (n_64), .Q
       (desOut[16]));
  DFFRNQ_X1_8T \desOut_reg[17] (.RN (1'b1), .CLK (clk), .D (R14[27]),
       .Q (desOut[17]));
  DFFRNQ_X1_8T \desOut_reg[18] (.RN (1'b1), .CLK (clk), .D (n_62), .Q
       (desOut[18]));
  DFFRNQ_X1_8T \desOut_reg[19] (.RN (1'b1), .CLK (clk), .D (R14[19]),
       .Q (desOut[19]));
  DFFRNQ_X1_8T \desOut_reg[20] (.RN (1'b1), .CLK (clk), .D (n_61), .Q
       (desOut[20]));
  DFFRNQ_X1_8T \desOut_reg[21] (.RN (1'b1), .CLK (clk), .D (R14[11]),
       .Q (desOut[21]));
  DFFRNQ_X1_8T \desOut_reg[22] (.RN (1'b1), .CLK (clk), .D (n_60), .Q
       (desOut[22]));
  DFFRNQ_X1_8T \desOut_reg[23] (.RN (1'b1), .CLK (clk), .D (R14[3]), .Q
       (desOut[23]));
  DFFRNQ_X1_8T \desOut_reg[24] (.RN (1'b1), .CLK (clk), .D (n_59), .Q
       (desOut[24]));
  DFFRNQ_X1_8T \desOut_reg[25] (.RN (1'b1), .CLK (clk), .D (R14[28]),
       .Q (desOut[25]));
  DFFRNQ_X1_8T \desOut_reg[26] (.RN (1'b1), .CLK (clk), .D (n_57), .Q
       (desOut[26]));
  DFFRNQ_X1_8T \desOut_reg[27] (.RN (1'b1), .CLK (clk), .D (R14[20]),
       .Q (desOut[27]));
  DFFRNQ_X1_8T \desOut_reg[28] (.RN (1'b1), .CLK (clk), .D (n_56), .Q
       (desOut[28]));
  DFFRNQ_X1_8T \desOut_reg[29] (.RN (1'b1), .CLK (clk), .D (R14[12]),
       .Q (desOut[29]));
  DFFRNQ_X1_8T \desOut_reg[30] (.RN (1'b1), .CLK (clk), .D (n_53), .Q
       (desOut[30]));
  DFFRNQ_X1_8T \desOut_reg[31] (.RN (1'b1), .CLK (clk), .D (R14[4]), .Q
       (desOut[31]));
  DFFRNQ_X1_8T \desOut_reg[32] (.RN (1'b1), .CLK (clk), .D (n_52), .Q
       (desOut[32]));
  DFFRNQ_X1_8T \desOut_reg[33] (.RN (1'b1), .CLK (clk), .D (R14[29]),
       .Q (desOut[33]));
  DFFRNQ_X1_8T \desOut_reg[34] (.RN (1'b1), .CLK (clk), .D (n_50), .Q
       (desOut[34]));
  DFFRNQ_X1_8T \desOut_reg[35] (.RN (1'b1), .CLK (clk), .D (R14[21]),
       .Q (desOut[35]));
  DFFRNQ_X1_8T \desOut_reg[36] (.RN (1'b1), .CLK (clk), .D (n_48), .Q
       (desOut[36]));
  DFFRNQ_X1_8T \desOut_reg[37] (.RN (1'b1), .CLK (clk), .D (R14[13]),
       .Q (desOut[37]));
  DFFRNQ_X1_8T \desOut_reg[38] (.RN (1'b1), .CLK (clk), .D (n_46), .Q
       (desOut[38]));
  DFFRNQ_X1_8T \desOut_reg[39] (.RN (1'b1), .CLK (clk), .D (R14[5]), .Q
       (desOut[39]));
  DFFRNQ_X1_8T \desOut_reg[40] (.RN (1'b1), .CLK (clk), .D (n_45), .Q
       (desOut[40]));
  DFFRNQ_X1_8T \desOut_reg[41] (.RN (1'b1), .CLK (clk), .D (R14[30]),
       .Q (desOut[41]));
  DFFRNQ_X1_8T \desOut_reg[42] (.RN (1'b1), .CLK (clk), .D (n_44), .Q
       (desOut[42]));
  DFFRNQ_X1_8T \desOut_reg[43] (.RN (1'b1), .CLK (clk), .D (R14[22]),
       .Q (desOut[43]));
  DFFRNQ_X1_8T \desOut_reg[44] (.RN (1'b1), .CLK (clk), .D (n_42), .Q
       (desOut[44]));
  DFFRNQ_X1_8T \desOut_reg[45] (.RN (1'b1), .CLK (clk), .D (R14[14]),
       .Q (desOut[45]));
  DFFRNQ_X1_8T \desOut_reg[46] (.RN (1'b1), .CLK (clk), .D (n_41), .Q
       (desOut[46]));
  DFFRNQ_X1_8T \desOut_reg[47] (.RN (1'b1), .CLK (clk), .D (R14[6]), .Q
       (desOut[47]));
  DFFRNQ_X1_8T \desOut_reg[48] (.RN (1'b1), .CLK (clk), .D (n_40), .Q
       (desOut[48]));
  DFFRNQ_X1_8T \desOut_reg[49] (.RN (1'b1), .CLK (clk), .D (R14[31]),
       .Q (desOut[49]));
  DFFRNQ_X1_8T \desOut_reg[50] (.RN (1'b1), .CLK (clk), .D (n_37), .Q
       (desOut[50]));
  DFFRNQ_X1_8T \desOut_reg[51] (.RN (1'b1), .CLK (clk), .D (R14[23]),
       .Q (desOut[51]));
  DFFRNQ_X1_8T \desOut_reg[52] (.RN (1'b1), .CLK (clk), .D (n_36), .Q
       (desOut[52]));
  DFFRNQ_X1_8T \desOut_reg[53] (.RN (1'b1), .CLK (clk), .D (R14[15]),
       .Q (desOut[53]));
  DFFRNQ_X1_8T \desOut_reg[54] (.RN (1'b1), .CLK (clk), .D (n_34), .Q
       (desOut[54]));
  DFFRNQ_X1_8T \desOut_reg[55] (.RN (1'b1), .CLK (clk), .D (R14[7]), .Q
       (desOut[55]));
  DFFRNQ_X1_8T \desOut_reg[56] (.RN (1'b1), .CLK (clk), .D (n_32), .Q
       (desOut[56]));
  DFFRNQ_X1_8T \desOut_reg[57] (.RN (1'b1), .CLK (clk), .D (R14[32]),
       .Q (desOut[57]));
  DFFRNQ_X1_8T \desOut_reg[58] (.RN (1'b1), .CLK (clk), .D (n_31), .Q
       (desOut[58]));
  DFFRNQ_X1_8T \desOut_reg[59] (.RN (1'b1), .CLK (clk), .D (R14[24]),
       .Q (desOut[59]));
  DFFRNQ_X1_8T \desOut_reg[60] (.RN (1'b1), .CLK (clk), .D (n_30), .Q
       (desOut[60]));
  DFFRNQ_X1_8T \desOut_reg[61] (.RN (1'b1), .CLK (clk), .D (R14[16]),
       .Q (desOut[61]));
  DFFRNQ_X1_8T \desOut_reg[62] (.RN (1'b1), .CLK (clk), .D (n_27), .Q
       (desOut[62]));
  DFFRNQ_X1_8T \desOut_reg[63] (.RN (1'b1), .CLK (clk), .D (R14[8]), .Q
       (desOut[63]));
  DFFSNQ_X1_12T \key_r_reg[0] (.SN (1'b1), .CLK (clk), .D (key[0]), .Q
       (key_r[0]));
  DFFSNQ_X1_12T \key_r_reg[1] (.SN (1'b1), .CLK (clk), .D (key[1]), .Q
       (key_r[1]));
  DFFSNQ_X1_12T \key_r_reg[2] (.SN (1'b1), .CLK (clk), .D (key[2]), .Q
       (key_r[2]));
  DFFSNQ_X1_12T \key_r_reg[3] (.SN (1'b1), .CLK (clk), .D (key[3]), .Q
       (key_r[3]));
  DFFSNQ_X1_12T \key_r_reg[4] (.SN (1'b1), .CLK (clk), .D (key[4]), .Q
       (key_r[4]));
  DFFSNQ_X1_12T \key_r_reg[5] (.SN (1'b1), .CLK (clk), .D (key[5]), .Q
       (key_r[5]));
  DFFSNQ_X1_12T \key_r_reg[6] (.SN (1'b1), .CLK (clk), .D (key[6]), .Q
       (key_r[6]));
  DFFSNQ_X1_12T \key_r_reg[7] (.SN (1'b1), .CLK (clk), .D (key[7]), .Q
       (key_r[7]));
  DFFSNQ_X1_12T \key_r_reg[8] (.SN (1'b1), .CLK (clk), .D (key[8]), .Q
       (key_r[8]));
  DFFSNQ_X1_12T \key_r_reg[9] (.SN (1'b1), .CLK (clk), .D (key[9]), .Q
       (key_r[9]));
  DFFSNQ_X1_12T \key_r_reg[10] (.SN (1'b1), .CLK (clk), .D (key[10]),
       .Q (key_r[10]));
  DFFSNQ_X1_12T \key_r_reg[11] (.SN (1'b1), .CLK (clk), .D (key[11]),
       .Q (key_r[11]));
  DFFSNQ_X1_12T \key_r_reg[12] (.SN (1'b1), .CLK (clk), .D (key[12]),
       .Q (key_r[12]));
  DFFSNQ_X1_12T \key_r_reg[13] (.SN (1'b1), .CLK (clk), .D (key[13]),
       .Q (key_r[13]));
  DFFSNQ_X1_12T \key_r_reg[14] (.SN (1'b1), .CLK (clk), .D (key[14]),
       .Q (key_r[14]));
  DFFSNQ_X1_12T \key_r_reg[15] (.SN (1'b1), .CLK (clk), .D (key[15]),
       .Q (key_r[15]));
  DFFSNQ_X1_12T \key_r_reg[16] (.SN (1'b1), .CLK (clk), .D (key[16]),
       .Q (key_r[16]));
  DFFSNQ_X1_12T \key_r_reg[17] (.SN (1'b1), .CLK (clk), .D (key[17]),
       .Q (key_r[17]));
  DFFSNQ_X1_12T \key_r_reg[18] (.SN (1'b1), .CLK (clk), .D (key[18]),
       .Q (key_r[18]));
  DFFSNQ_X1_12T \key_r_reg[19] (.SN (1'b1), .CLK (clk), .D (key[19]),
       .Q (key_r[19]));
  DFFSNQ_X1_12T \key_r_reg[20] (.SN (1'b1), .CLK (clk), .D (key[20]),
       .Q (key_r[20]));
  DFFSNQ_X1_12T \key_r_reg[21] (.SN (1'b1), .CLK (clk), .D (key[21]),
       .Q (key_r[21]));
  DFFSNQ_X1_12T \key_r_reg[22] (.SN (1'b1), .CLK (clk), .D (key[22]),
       .Q (key_r[22]));
  DFFSNQ_X1_12T \key_r_reg[23] (.SN (1'b1), .CLK (clk), .D (key[23]),
       .Q (key_r[23]));
  DFFSNQ_X1_12T \key_r_reg[24] (.SN (1'b1), .CLK (clk), .D (key[24]),
       .Q (key_r[24]));
  DFFSNQ_X1_12T \key_r_reg[25] (.SN (1'b1), .CLK (clk), .D (key[25]),
       .Q (key_r[25]));
  DFFSNQ_X1_12T \key_r_reg[26] (.SN (1'b1), .CLK (clk), .D (key[26]),
       .Q (key_r[26]));
  DFFSNQ_X1_12T \key_r_reg[27] (.SN (1'b1), .CLK (clk), .D (key[27]),
       .Q (key_r[27]));
  DFFSNQ_X1_12T \key_r_reg[28] (.SN (1'b1), .CLK (clk), .D (key[28]),
       .Q (key_r[28]));
  DFFSNQ_X1_12T \key_r_reg[29] (.SN (1'b1), .CLK (clk), .D (key[29]),
       .Q (key_r[29]));
  DFFSNQ_X1_12T \key_r_reg[30] (.SN (1'b1), .CLK (clk), .D (key[30]),
       .Q (key_r[30]));
  DFFSNQ_X1_12T \key_r_reg[31] (.SN (1'b1), .CLK (clk), .D (key[31]),
       .Q (key_r[31]));
  DFFSNQ_X1_12T \key_r_reg[32] (.SN (1'b1), .CLK (clk), .D (key[32]),
       .Q (key_r[32]));
  DFFSNQ_X1_12T \key_r_reg[33] (.SN (1'b1), .CLK (clk), .D (key[33]),
       .Q (key_r[33]));
  DFFSNQ_X1_12T \key_r_reg[34] (.SN (1'b1), .CLK (clk), .D (key[34]),
       .Q (key_r[34]));
  DFFSNQ_X1_12T \key_r_reg[35] (.SN (1'b1), .CLK (clk), .D (key[35]),
       .Q (key_r[35]));
  DFFSNQ_X1_12T \key_r_reg[36] (.SN (1'b1), .CLK (clk), .D (key[36]),
       .Q (key_r[36]));
  DFFSNQ_X1_12T \key_r_reg[37] (.SN (1'b1), .CLK (clk), .D (key[37]),
       .Q (key_r[37]));
  DFFSNQ_X1_12T \key_r_reg[38] (.SN (1'b1), .CLK (clk), .D (key[38]),
       .Q (key_r[38]));
  DFFSNQ_X1_12T \key_r_reg[39] (.SN (1'b1), .CLK (clk), .D (key[39]),
       .Q (key_r[39]));
  DFFSNQ_X1_12T \key_r_reg[40] (.SN (1'b1), .CLK (clk), .D (key[40]),
       .Q (key_r[40]));
  DFFSNQ_X1_12T \key_r_reg[41] (.SN (1'b1), .CLK (clk), .D (key[41]),
       .Q (key_r[41]));
  DFFSNQ_X1_12T \key_r_reg[42] (.SN (1'b1), .CLK (clk), .D (key[42]),
       .Q (key_r[42]));
  DFFSNQ_X1_12T \key_r_reg[43] (.SN (1'b1), .CLK (clk), .D (key[43]),
       .Q (key_r[43]));
  DFFSNQ_X1_12T \key_r_reg[44] (.SN (1'b1), .CLK (clk), .D (key[44]),
       .Q (key_r[44]));
  DFFSNQ_X1_12T \key_r_reg[45] (.SN (1'b1), .CLK (clk), .D (key[45]),
       .Q (key_r[45]));
  DFFSNQ_X1_12T \key_r_reg[46] (.SN (1'b1), .CLK (clk), .D (key[46]),
       .Q (key_r[46]));
  DFFSNQ_X1_12T \key_r_reg[47] (.SN (1'b1), .CLK (clk), .D (key[47]),
       .Q (key_r[47]));
  DFFSNQ_X1_12T \key_r_reg[48] (.SN (1'b1), .CLK (clk), .D (key[48]),
       .Q (key_r[48]));
  DFFSNQ_X1_12T \key_r_reg[49] (.SN (1'b1), .CLK (clk), .D (key[49]),
       .Q (key_r[49]));
  DFFSNQ_X1_12T \key_r_reg[50] (.SN (1'b1), .CLK (clk), .D (key[50]),
       .Q (key_r[50]));
  DFFSNQ_X1_12T \key_r_reg[51] (.SN (1'b1), .CLK (clk), .D (key[51]),
       .Q (key_r[51]));
  DFFSNQ_X1_12T \key_r_reg[52] (.SN (1'b1), .CLK (clk), .D (key[52]),
       .Q (key_r[52]));
  DFFSNQ_X1_12T \key_r_reg[53] (.SN (1'b1), .CLK (clk), .D (key[53]),
       .Q (key_r[53]));
  DFFSNQ_X1_12T \key_r_reg[54] (.SN (1'b1), .CLK (clk), .D (key[54]),
       .Q (key_r[54]));
  DFFSNQ_X1_12T \key_r_reg[55] (.SN (1'b1), .CLK (clk), .D (key[55]),
       .Q (key_r[55]));
  XOR2_X1_8T g6194(.A1 (out6[6]), .A2 (L5[6]), .Z (n_512));
  XOR2_X1_8T g6195(.A1 (out2[8]), .A2 (L1[8]), .Z (n_511));
  XOR2_X1_8T g6196(.A1 (out2[6]), .A2 (L1[6]), .Z (n_510));
  XOR2_X1_8T g6197(.A1 (out2[9]), .A2 (L1[9]), .Z (n_509));
  XOR2_X1_8T g6198(.A1 (out2[10]), .A2 (L1[10]), .Z (n_508));
  XOR2_X1_8T g6199(.A1 (out2[11]), .A2 (L1[11]), .Z (n_507));
  XOR2_X1_8T g6200(.A1 (out2[5]), .A2 (L1[5]), .Z (n_506));
  XOR2_X1_8T g6201(.A1 (out2[12]), .A2 (L1[12]), .Z (n_505));
  XOR2_X1_8T g6202(.A1 (out2[13]), .A2 (L1[13]), .Z (n_504));
  XOR2_X1_8T g6203(.A1 (out2[14]), .A2 (L1[14]), .Z (n_503));
  XOR2_X1_8T g6204(.A1 (out2[15]), .A2 (L1[15]), .Z (n_502));
  XOR2_X1_8T g6205(.A1 (out2[16]), .A2 (L1[16]), .Z (n_501));
  XOR2_X1_8T g6206(.A1 (out2[17]), .A2 (L1[17]), .Z (n_500));
  XOR2_X1_8T g6207(.A1 (out2[18]), .A2 (L1[18]), .Z (n_499));
  XOR2_X1_8T g6208(.A1 (out2[19]), .A2 (L1[19]), .Z (n_498));
  XOR2_X1_8T g6209(.A1 (out2[20]), .A2 (L1[20]), .Z (n_497));
  XOR2_X1_8T g6210(.A1 (out2[22]), .A2 (L1[22]), .Z (n_496));
  XOR2_X1_8T g6211(.A1 (out2[23]), .A2 (L1[23]), .Z (n_495));
  XOR2_X1_8T g6212(.A1 (out2[21]), .A2 (L1[21]), .Z (n_494));
  XOR2_X1_8T g6213(.A1 (out2[24]), .A2 (L1[24]), .Z (n_493));
  XOR2_X1_8T g6214(.A1 (out2[25]), .A2 (L1[25]), .Z (n_492));
  XOR2_X1_8T g6215(.A1 (out2[26]), .A2 (L1[26]), .Z (n_491));
  XOR2_X1_8T g6216(.A1 (out2[27]), .A2 (L1[27]), .Z (n_490));
  XOR2_X1_8T g6217(.A1 (out2[28]), .A2 (L1[28]), .Z (n_489));
  XOR2_X1_8T g6218(.A1 (out2[29]), .A2 (L1[29]), .Z (n_488));
  XOR2_X1_8T g6219(.A1 (out2[30]), .A2 (L1[30]), .Z (n_487));
  XOR2_X1_8T g6220(.A1 (out2[31]), .A2 (L1[31]), .Z (n_486));
  XOR2_X1_8T g6221(.A1 (out2[32]), .A2 (L1[32]), .Z (n_485));
  XOR2_X1_8T g6222(.A1 (out3[1]), .A2 (L2[1]), .Z (n_484));
  XOR2_X1_8T g6223(.A1 (out3[2]), .A2 (L2[2]), .Z (n_483));
  XOR2_X1_8T g6224(.A1 (out3[3]), .A2 (L2[3]), .Z (n_482));
  XOR2_X1_8T g6225(.A1 (out3[4]), .A2 (L2[4]), .Z (n_481));
  XOR2_X1_8T g6226(.A1 (out3[5]), .A2 (L2[5]), .Z (n_480));
  XOR2_X1_8T g6227(.A1 (out3[7]), .A2 (L2[7]), .Z (n_479));
  XOR2_X1_8T g6228(.A1 (out3[6]), .A2 (L2[6]), .Z (n_478));
  XOR2_X1_8T g6229(.A1 (out3[8]), .A2 (L2[8]), .Z (n_477));
  XOR2_X1_8T g6230(.A1 (out3[9]), .A2 (L2[9]), .Z (n_476));
  XOR2_X1_8T g6231(.A1 (out3[10]), .A2 (L2[10]), .Z (n_475));
  XOR2_X1_8T g6232(.A1 (out3[11]), .A2 (L2[11]), .Z (n_474));
  XOR2_X1_8T g6233(.A1 (out3[12]), .A2 (L2[12]), .Z (n_473));
  XOR2_X1_8T g6234(.A1 (out3[13]), .A2 (L2[13]), .Z (n_472));
  XOR2_X1_8T g6235(.A1 (out3[14]), .A2 (L2[14]), .Z (n_471));
  XOR2_X1_8T g6236(.A1 (out3[15]), .A2 (L2[15]), .Z (n_470));
  XOR2_X1_8T g6237(.A1 (out3[16]), .A2 (L2[16]), .Z (n_469));
  XOR2_X1_8T g6238(.A1 (out3[17]), .A2 (L2[17]), .Z (n_468));
  XOR2_X1_8T g6239(.A1 (out3[18]), .A2 (L2[18]), .Z (n_467));
  XOR2_X1_8T g6240(.A1 (out3[19]), .A2 (L2[19]), .Z (n_466));
  XOR2_X1_8T g6241(.A1 (out3[20]), .A2 (L2[20]), .Z (n_465));
  XOR2_X1_8T g6242(.A1 (out3[22]), .A2 (L2[22]), .Z (n_464));
  XOR2_X1_8T g6243(.A1 (out3[23]), .A2 (L2[23]), .Z (n_463));
  XOR2_X1_8T g6244(.A1 (out3[21]), .A2 (L2[21]), .Z (n_462));
  XOR2_X1_8T g6245(.A1 (out3[24]), .A2 (L2[24]), .Z (n_461));
  XOR2_X1_8T g6246(.A1 (out3[25]), .A2 (L2[25]), .Z (n_460));
  XOR2_X1_8T g6247(.A1 (out3[26]), .A2 (L2[26]), .Z (n_459));
  XOR2_X1_8T g6248(.A1 (out3[27]), .A2 (L2[27]), .Z (n_458));
  XOR2_X1_8T g6249(.A1 (out3[28]), .A2 (L2[28]), .Z (n_457));
  XOR2_X1_8T g6250(.A1 (out3[29]), .A2 (L2[29]), .Z (n_456));
  XOR2_X1_8T g6251(.A1 (out3[30]), .A2 (L2[30]), .Z (n_455));
  XOR2_X1_8T g6252(.A1 (out3[31]), .A2 (L2[31]), .Z (n_454));
  XOR2_X1_8T g6253(.A1 (out3[32]), .A2 (L2[32]), .Z (n_453));
  XOR2_X1_8T g6254(.A1 (out4[1]), .A2 (L3[1]), .Z (n_452));
  XOR2_X1_8T g6255(.A1 (out4[2]), .A2 (L3[2]), .Z (n_451));
  XOR2_X1_8T g6256(.A1 (out4[3]), .A2 (L3[3]), .Z (n_450));
  XOR2_X1_8T g6257(.A1 (out4[4]), .A2 (L3[4]), .Z (n_449));
  XOR2_X1_8T g6258(.A1 (out4[5]), .A2 (L3[5]), .Z (n_448));
  XOR2_X1_8T g6259(.A1 (out4[6]), .A2 (L3[6]), .Z (n_447));
  XOR2_X1_8T g6260(.A1 (out4[7]), .A2 (L3[7]), .Z (n_446));
  XOR2_X1_8T g6261(.A1 (out4[8]), .A2 (L3[8]), .Z (n_445));
  XOR2_X1_8T g6262(.A1 (out4[9]), .A2 (L3[9]), .Z (n_444));
  XOR2_X1_8T g6263(.A1 (out4[10]), .A2 (L3[10]), .Z (n_443));
  XOR2_X1_8T g6264(.A1 (out4[11]), .A2 (L3[11]), .Z (n_442));
  XOR2_X1_8T g6265(.A1 (out4[12]), .A2 (L3[12]), .Z (n_441));
  XOR2_X1_8T g6266(.A1 (out4[13]), .A2 (L3[13]), .Z (n_440));
  XOR2_X1_8T g6267(.A1 (out4[14]), .A2 (L3[14]), .Z (n_439));
  XOR2_X1_8T g6268(.A1 (out4[15]), .A2 (L3[15]), .Z (n_438));
  XOR2_X1_8T g6269(.A1 (out4[16]), .A2 (L3[16]), .Z (n_437));
  XOR2_X1_8T g6270(.A1 (out4[17]), .A2 (L3[17]), .Z (n_436));
  XOR2_X1_8T g6271(.A1 (out4[18]), .A2 (L3[18]), .Z (n_435));
  XOR2_X1_8T g6272(.A1 (out4[19]), .A2 (L3[19]), .Z (n_434));
  XOR2_X1_8T g6273(.A1 (out4[20]), .A2 (L3[20]), .Z (n_433));
  XOR2_X1_8T g6274(.A1 (out4[22]), .A2 (L3[22]), .Z (n_432));
  XOR2_X1_8T g6275(.A1 (out4[23]), .A2 (L3[23]), .Z (n_431));
  XOR2_X1_8T g6276(.A1 (out4[21]), .A2 (L3[21]), .Z (n_430));
  XOR2_X1_8T g6277(.A1 (out4[24]), .A2 (L3[24]), .Z (n_429));
  XOR2_X1_8T g6278(.A1 (out4[25]), .A2 (L3[25]), .Z (n_428));
  XOR2_X1_8T g6279(.A1 (out4[26]), .A2 (L3[26]), .Z (n_427));
  XOR2_X1_8T g6280(.A1 (out4[27]), .A2 (L3[27]), .Z (n_426));
  XOR2_X1_8T g6281(.A1 (out4[28]), .A2 (L3[28]), .Z (n_425));
  XOR2_X1_8T g6282(.A1 (out4[29]), .A2 (L3[29]), .Z (n_424));
  XOR2_X1_8T g6283(.A1 (out4[30]), .A2 (L3[30]), .Z (n_423));
  XOR2_X1_8T g6284(.A1 (out4[31]), .A2 (L3[31]), .Z (n_422));
  XOR2_X1_8T g6285(.A1 (out4[32]), .A2 (L3[32]), .Z (n_421));
  XOR2_X1_8T g6286(.A1 (out5[1]), .A2 (L4[1]), .Z (n_420));
  XOR2_X1_8T g6287(.A1 (out5[2]), .A2 (L4[2]), .Z (n_419));
  XOR2_X1_8T g6288(.A1 (out5[3]), .A2 (L4[3]), .Z (n_418));
  XOR2_X1_8T g6289(.A1 (out5[4]), .A2 (L4[4]), .Z (n_417));
  XOR2_X1_8T g6290(.A1 (out5[5]), .A2 (L4[5]), .Z (n_416));
  XOR2_X1_8T g6291(.A1 (out5[7]), .A2 (L4[7]), .Z (n_415));
  XOR2_X1_8T g6292(.A1 (out5[6]), .A2 (L4[6]), .Z (n_414));
  XOR2_X1_8T g6293(.A1 (out5[8]), .A2 (L4[8]), .Z (n_413));
  XOR2_X1_8T g6294(.A1 (out5[9]), .A2 (L4[9]), .Z (n_412));
  XOR2_X1_8T g6295(.A1 (out5[10]), .A2 (L4[10]), .Z (n_411));
  XOR2_X1_8T g6296(.A1 (out5[11]), .A2 (L4[11]), .Z (n_410));
  XOR2_X1_8T g6297(.A1 (out5[12]), .A2 (L4[12]), .Z (n_409));
  XOR2_X1_8T g6298(.A1 (out5[13]), .A2 (L4[13]), .Z (n_408));
  XOR2_X1_8T g6299(.A1 (out5[14]), .A2 (L4[14]), .Z (n_407));
  XOR2_X1_8T g6300(.A1 (out5[15]), .A2 (L4[15]), .Z (n_406));
  XOR2_X1_8T g6301(.A1 (out5[16]), .A2 (L4[16]), .Z (n_405));
  XOR2_X1_8T g6302(.A1 (out5[17]), .A2 (L4[17]), .Z (n_404));
  XOR2_X1_8T g6303(.A1 (out5[18]), .A2 (L4[18]), .Z (n_403));
  XOR2_X1_8T g6304(.A1 (out5[19]), .A2 (L4[19]), .Z (n_402));
  XOR2_X1_8T g6305(.A1 (out5[20]), .A2 (L4[20]), .Z (n_401));
  XOR2_X1_8T g6306(.A1 (out5[22]), .A2 (L4[22]), .Z (n_400));
  XOR2_X1_8T g6307(.A1 (out5[23]), .A2 (L4[23]), .Z (n_399));
  XOR2_X1_8T g6308(.A1 (out5[21]), .A2 (L4[21]), .Z (n_398));
  XOR2_X1_8T g6309(.A1 (out5[24]), .A2 (L4[24]), .Z (n_397));
  XOR2_X1_8T g6310(.A1 (out5[25]), .A2 (L4[25]), .Z (n_396));
  XOR2_X1_8T g6311(.A1 (out5[26]), .A2 (L4[26]), .Z (n_395));
  XOR2_X1_8T g6312(.A1 (out5[27]), .A2 (L4[27]), .Z (n_394));
  XOR2_X1_8T g6313(.A1 (out5[28]), .A2 (L4[28]), .Z (n_393));
  XOR2_X1_8T g6314(.A1 (out5[29]), .A2 (L4[29]), .Z (n_392));
  XOR2_X1_8T g6315(.A1 (out5[30]), .A2 (L4[30]), .Z (n_391));
  XOR2_X1_8T g6316(.A1 (out5[31]), .A2 (L4[31]), .Z (n_390));
  XOR2_X1_8T g6317(.A1 (out5[32]), .A2 (L4[32]), .Z (n_389));
  XOR2_X1_8T g6318(.A1 (out6[1]), .A2 (L5[1]), .Z (n_388));
  XOR2_X1_8T g6319(.A1 (out6[2]), .A2 (L5[2]), .Z (n_387));
  XOR2_X1_8T g6320(.A1 (out6[3]), .A2 (L5[3]), .Z (n_386));
  XOR2_X1_8T g6321(.A1 (out6[4]), .A2 (L5[4]), .Z (n_385));
  XOR2_X1_8T g6322(.A1 (out2[7]), .A2 (L1[7]), .Z (n_384));
  XOR2_X1_8T g6323(.A1 (out6[7]), .A2 (L5[7]), .Z (n_383));
  XOR2_X1_8T g6324(.A1 (out6[8]), .A2 (L5[8]), .Z (n_382));
  XOR2_X1_8T g6325(.A1 (out6[5]), .A2 (L5[5]), .Z (n_381));
  XOR2_X1_8T g6326(.A1 (out6[9]), .A2 (L5[9]), .Z (n_380));
  XOR2_X1_8T g6327(.A1 (out6[10]), .A2 (L5[10]), .Z (n_379));
  XOR2_X1_8T g6328(.A1 (out6[11]), .A2 (L5[11]), .Z (n_378));
  XOR2_X1_8T g6329(.A1 (out6[12]), .A2 (L5[12]), .Z (n_377));
  XOR2_X1_8T g6330(.A1 (out6[13]), .A2 (L5[13]), .Z (n_376));
  XOR2_X1_8T g6331(.A1 (out6[14]), .A2 (L5[14]), .Z (n_375));
  XOR2_X1_8T g6332(.A1 (out6[15]), .A2 (L5[15]), .Z (n_374));
  XOR2_X1_8T g6333(.A1 (out6[16]), .A2 (L5[16]), .Z (n_373));
  XOR2_X1_8T g6334(.A1 (out6[17]), .A2 (L5[17]), .Z (n_372));
  XOR2_X1_8T g6335(.A1 (out6[18]), .A2 (L5[18]), .Z (n_371));
  XOR2_X1_8T g6336(.A1 (out6[19]), .A2 (L5[19]), .Z (n_370));
  XOR2_X1_8T g6337(.A1 (out6[20]), .A2 (L5[20]), .Z (n_369));
  XOR2_X1_8T g6338(.A1 (out6[22]), .A2 (L5[22]), .Z (n_368));
  XOR2_X1_8T g6339(.A1 (out6[23]), .A2 (L5[23]), .Z (n_367));
  XOR2_X1_8T g6340(.A1 (out6[21]), .A2 (L5[21]), .Z (n_366));
  XOR2_X1_8T g6341(.A1 (out6[24]), .A2 (L5[24]), .Z (n_365));
  XOR2_X1_8T g6342(.A1 (out6[25]), .A2 (L5[25]), .Z (n_364));
  XOR2_X1_8T g6343(.A1 (out6[26]), .A2 (L5[26]), .Z (n_363));
  XOR2_X1_8T g6344(.A1 (out6[27]), .A2 (L5[27]), .Z (n_362));
  XOR2_X1_8T g6345(.A1 (out6[28]), .A2 (L5[28]), .Z (n_361));
  XOR2_X1_8T g6346(.A1 (out6[29]), .A2 (L5[29]), .Z (n_360));
  XOR2_X1_8T g6347(.A1 (out6[30]), .A2 (L5[30]), .Z (n_359));
  XOR2_X1_8T g6348(.A1 (out6[31]), .A2 (L5[31]), .Z (n_358));
  XOR2_X1_8T g6349(.A1 (out6[32]), .A2 (L5[32]), .Z (n_357));
  XOR2_X1_8T g6350(.A1 (out7[1]), .A2 (L6[1]), .Z (n_356));
  XOR2_X1_8T g6351(.A1 (out7[2]), .A2 (L6[2]), .Z (n_355));
  XOR2_X1_8T g6352(.A1 (out7[3]), .A2 (L6[3]), .Z (n_354));
  XOR2_X1_8T g6353(.A1 (out7[4]), .A2 (L6[4]), .Z (n_353));
  XOR2_X1_8T g6354(.A1 (out7[5]), .A2 (L6[5]), .Z (n_352));
  XOR2_X1_8T g6355(.A1 (out7[7]), .A2 (L6[7]), .Z (n_351));
  XOR2_X1_8T g6356(.A1 (out7[6]), .A2 (L6[6]), .Z (n_350));
  XOR2_X1_8T g6357(.A1 (out7[8]), .A2 (L6[8]), .Z (n_349));
  XOR2_X1_8T g6358(.A1 (out7[9]), .A2 (L6[9]), .Z (n_348));
  XOR2_X1_8T g6359(.A1 (out7[10]), .A2 (L6[10]), .Z (n_347));
  XOR2_X1_8T g6360(.A1 (out7[11]), .A2 (L6[11]), .Z (n_346));
  XOR2_X1_8T g6361(.A1 (out7[12]), .A2 (L6[12]), .Z (n_345));
  XOR2_X1_8T g6362(.A1 (out7[13]), .A2 (L6[13]), .Z (n_344));
  XOR2_X1_8T g6363(.A1 (out7[14]), .A2 (L6[14]), .Z (n_343));
  XOR2_X1_8T g6364(.A1 (out7[15]), .A2 (L6[15]), .Z (n_342));
  XOR2_X1_8T g6365(.A1 (out7[16]), .A2 (L6[16]), .Z (n_341));
  XOR2_X1_8T g6366(.A1 (out7[17]), .A2 (L6[17]), .Z (n_340));
  XOR2_X1_8T g6367(.A1 (out7[18]), .A2 (L6[18]), .Z (n_339));
  XOR2_X1_8T g6368(.A1 (out7[19]), .A2 (L6[19]), .Z (n_338));
  XOR2_X1_8T g6369(.A1 (out7[20]), .A2 (L6[20]), .Z (n_337));
  XOR2_X1_8T g6370(.A1 (out7[22]), .A2 (L6[22]), .Z (n_336));
  XOR2_X1_8T g6371(.A1 (out7[23]), .A2 (L6[23]), .Z (n_335));
  XOR2_X1_8T g6372(.A1 (out7[21]), .A2 (L6[21]), .Z (n_334));
  XOR2_X1_8T g6373(.A1 (out7[24]), .A2 (L6[24]), .Z (n_333));
  XOR2_X1_8T g6374(.A1 (out7[25]), .A2 (L6[25]), .Z (n_332));
  XOR2_X1_8T g6375(.A1 (out7[26]), .A2 (L6[26]), .Z (n_331));
  XOR2_X1_8T g6376(.A1 (out7[27]), .A2 (L6[27]), .Z (n_330));
  XOR2_X1_8T g6377(.A1 (out7[28]), .A2 (L6[28]), .Z (n_329));
  XOR2_X1_8T g6378(.A1 (out7[29]), .A2 (L6[29]), .Z (n_328));
  XOR2_X1_8T g6379(.A1 (out7[30]), .A2 (L6[30]), .Z (n_327));
  XOR2_X1_8T g6380(.A1 (out7[31]), .A2 (L6[31]), .Z (n_326));
  XOR2_X1_8T g6381(.A1 (out7[32]), .A2 (L6[32]), .Z (n_325));
  XOR2_X1_8T g6382(.A1 (out8[1]), .A2 (L7[1]), .Z (n_324));
  XOR2_X1_8T g6383(.A1 (out8[2]), .A2 (L7[2]), .Z (n_323));
  XOR2_X1_8T g6384(.A1 (out8[3]), .A2 (L7[3]), .Z (n_322));
  XOR2_X1_8T g6385(.A1 (out8[4]), .A2 (L7[4]), .Z (n_321));
  XOR2_X1_8T g6386(.A1 (out8[5]), .A2 (L7[5]), .Z (n_320));
  XOR2_X1_8T g6387(.A1 (out8[6]), .A2 (L7[6]), .Z (n_319));
  XOR2_X1_8T g6388(.A1 (out8[7]), .A2 (L7[7]), .Z (n_318));
  XOR2_X1_8T g6389(.A1 (out8[8]), .A2 (L7[8]), .Z (n_317));
  XOR2_X1_8T g6390(.A1 (out8[9]), .A2 (L7[9]), .Z (n_316));
  XOR2_X1_8T g6391(.A1 (out8[10]), .A2 (L7[10]), .Z (n_315));
  XOR2_X1_8T g6392(.A1 (out8[11]), .A2 (L7[11]), .Z (n_314));
  XOR2_X1_8T g6393(.A1 (out8[12]), .A2 (L7[12]), .Z (n_313));
  XOR2_X1_8T g6394(.A1 (out8[13]), .A2 (L7[13]), .Z (n_312));
  XOR2_X1_8T g6395(.A1 (out8[14]), .A2 (L7[14]), .Z (n_311));
  XOR2_X1_8T g6396(.A1 (out8[15]), .A2 (L7[15]), .Z (n_310));
  XOR2_X1_8T g6397(.A1 (out8[16]), .A2 (L7[16]), .Z (n_309));
  XOR2_X1_8T g6398(.A1 (out8[17]), .A2 (L7[17]), .Z (n_308));
  XOR2_X1_8T g6399(.A1 (out8[18]), .A2 (L7[18]), .Z (n_307));
  XOR2_X1_8T g6400(.A1 (out8[19]), .A2 (L7[19]), .Z (n_306));
  XOR2_X1_8T g6401(.A1 (out8[20]), .A2 (L7[20]), .Z (n_305));
  XOR2_X1_8T g6402(.A1 (out8[22]), .A2 (L7[22]), .Z (n_304));
  XOR2_X1_8T g6403(.A1 (out8[23]), .A2 (L7[23]), .Z (n_303));
  XOR2_X1_8T g6404(.A1 (out8[21]), .A2 (L7[21]), .Z (n_302));
  XOR2_X1_8T g6405(.A1 (out8[24]), .A2 (L7[24]), .Z (n_301));
  XOR2_X1_8T g6406(.A1 (out8[25]), .A2 (L7[25]), .Z (n_300));
  XOR2_X1_8T g6407(.A1 (out8[26]), .A2 (L7[26]), .Z (n_299));
  XOR2_X1_8T g6408(.A1 (out8[27]), .A2 (L7[27]), .Z (n_298));
  XOR2_X1_8T g6409(.A1 (out8[28]), .A2 (L7[28]), .Z (n_297));
  XOR2_X1_8T g6410(.A1 (out8[29]), .A2 (L7[29]), .Z (n_296));
  XOR2_X1_8T g6411(.A1 (out8[30]), .A2 (L7[30]), .Z (n_295));
  XOR2_X1_8T g6412(.A1 (out8[31]), .A2 (L7[31]), .Z (n_294));
  XOR2_X1_8T g6413(.A1 (out8[32]), .A2 (L7[32]), .Z (n_293));
  XOR2_X1_8T g6414(.A1 (out9[1]), .A2 (L8[1]), .Z (n_292));
  XOR2_X1_8T g6415(.A1 (out9[2]), .A2 (L8[2]), .Z (n_291));
  XOR2_X1_8T g6416(.A1 (out9[3]), .A2 (L8[3]), .Z (n_290));
  XOR2_X1_8T g6417(.A1 (out9[4]), .A2 (L8[4]), .Z (n_289));
  XOR2_X1_8T g6418(.A1 (out9[5]), .A2 (L8[5]), .Z (n_288));
  XOR2_X1_8T g6419(.A1 (out9[7]), .A2 (L8[7]), .Z (n_287));
  XOR2_X1_8T g6420(.A1 (out9[6]), .A2 (L8[6]), .Z (n_286));
  XOR2_X1_8T g6421(.A1 (out9[8]), .A2 (L8[8]), .Z (n_285));
  XOR2_X1_8T g6422(.A1 (out9[9]), .A2 (L8[9]), .Z (n_284));
  XOR2_X1_8T g6423(.A1 (out9[10]), .A2 (L8[10]), .Z (n_283));
  XOR2_X1_8T g6424(.A1 (out9[11]), .A2 (L8[11]), .Z (n_282));
  XOR2_X1_8T g6425(.A1 (out9[12]), .A2 (L8[12]), .Z (n_281));
  XOR2_X1_8T g6426(.A1 (out9[13]), .A2 (L8[13]), .Z (n_280));
  XOR2_X1_8T g6427(.A1 (out9[14]), .A2 (L8[14]), .Z (n_279));
  XOR2_X1_8T g6428(.A1 (out9[15]), .A2 (L8[15]), .Z (n_278));
  XOR2_X1_8T g6429(.A1 (out9[16]), .A2 (L8[16]), .Z (n_277));
  XOR2_X1_8T g6430(.A1 (out9[17]), .A2 (L8[17]), .Z (n_276));
  XOR2_X1_8T g6431(.A1 (out9[18]), .A2 (L8[18]), .Z (n_275));
  XOR2_X1_8T g6432(.A1 (out9[19]), .A2 (L8[19]), .Z (n_274));
  XOR2_X1_8T g6433(.A1 (out9[20]), .A2 (L8[20]), .Z (n_273));
  XOR2_X1_8T g6434(.A1 (out14[32]), .A2 (L13[32]), .Z (n_272));
  XOR2_X1_8T g6435(.A1 (out9[22]), .A2 (L8[22]), .Z (n_271));
  XOR2_X1_8T g6436(.A1 (out9[23]), .A2 (L8[23]), .Z (n_270));
  XOR2_X1_8T g6437(.A1 (out9[21]), .A2 (L8[21]), .Z (n_269));
  XOR2_X1_8T g6438(.A1 (out9[24]), .A2 (L8[24]), .Z (n_268));
  XOR2_X1_8T g6439(.A1 (out9[25]), .A2 (L8[25]), .Z (n_267));
  XOR2_X1_8T g6440(.A1 (out9[26]), .A2 (L8[26]), .Z (n_266));
  XOR2_X1_8T g6441(.A1 (out9[27]), .A2 (L8[27]), .Z (n_265));
  XOR2_X1_8T g6442(.A1 (out9[28]), .A2 (L8[28]), .Z (n_264));
  XOR2_X1_8T g6443(.A1 (out9[29]), .A2 (L8[29]), .Z (n_263));
  XOR2_X1_8T g6444(.A1 (out9[30]), .A2 (L8[30]), .Z (n_262));
  XOR2_X1_8T g6445(.A1 (out9[31]), .A2 (L8[31]), .Z (n_261));
  XOR2_X1_8T g6446(.A1 (out9[32]), .A2 (L8[32]), .Z (n_260));
  XOR2_X1_8T g6447(.A1 (out10[1]), .A2 (L9[1]), .Z (n_259));
  XOR2_X1_8T g6448(.A1 (out10[2]), .A2 (L9[2]), .Z (n_258));
  XOR2_X1_8T g6449(.A1 (out10[3]), .A2 (L9[3]), .Z (n_257));
  XOR2_X1_8T g6450(.A1 (out13[29]), .A2 (L12[29]), .Z (n_256));
  XOR2_X1_8T g6451(.A1 (out10[5]), .A2 (L9[5]), .Z (n_255));
  XOR2_X1_8T g6452(.A1 (out10[6]), .A2 (L9[6]), .Z (n_254));
  XOR2_X1_8T g6453(.A1 (out10[7]), .A2 (L9[7]), .Z (n_253));
  XOR2_X1_8T g6454(.A1 (out10[8]), .A2 (L9[8]), .Z (n_252));
  XOR2_X1_8T g6455(.A1 (out10[9]), .A2 (L9[9]), .Z (n_251));
  XOR2_X1_8T g6456(.A1 (out10[10]), .A2 (L9[10]), .Z (n_250));
  XOR2_X1_8T g6457(.A1 (out10[11]), .A2 (L9[11]), .Z (n_249));
  XOR2_X1_8T g6458(.A1 (out10[12]), .A2 (L9[12]), .Z (n_248));
  XOR2_X1_8T g6459(.A1 (out10[13]), .A2 (L9[13]), .Z (n_247));
  XOR2_X1_8T g6460(.A1 (out10[14]), .A2 (L9[14]), .Z (n_246));
  XOR2_X1_8T g6461(.A1 (out10[15]), .A2 (L9[15]), .Z (n_245));
  XOR2_X1_8T g6462(.A1 (out10[16]), .A2 (L9[16]), .Z (n_244));
  XOR2_X1_8T g6463(.A1 (out10[17]), .A2 (L9[17]), .Z (n_243));
  XOR2_X1_8T g6464(.A1 (out10[18]), .A2 (L9[18]), .Z (n_242));
  XOR2_X1_8T g6465(.A1 (out10[19]), .A2 (L9[19]), .Z (n_241));
  XOR2_X1_8T g6466(.A1 (out10[20]), .A2 (L9[20]), .Z (n_240));
  XOR2_X1_8T g6467(.A1 (out14[27]), .A2 (L13[27]), .Z (n_239));
  XOR2_X1_8T g6468(.A1 (out10[22]), .A2 (L9[22]), .Z (n_238));
  XOR2_X1_8T g6469(.A1 (out10[23]), .A2 (L9[23]), .Z (n_237));
  XOR2_X1_8T g6470(.A1 (out10[21]), .A2 (L9[21]), .Z (n_236));
  XOR2_X1_8T g6471(.A1 (out10[24]), .A2 (L9[24]), .Z (n_235));
  XOR2_X1_8T g6472(.A1 (out10[25]), .A2 (L9[25]), .Z (n_234));
  XOR2_X1_8T g6473(.A1 (out10[26]), .A2 (L9[26]), .Z (n_233));
  XOR2_X1_8T g6474(.A1 (out10[27]), .A2 (L9[27]), .Z (n_232));
  XOR2_X1_8T g6475(.A1 (out10[28]), .A2 (L9[28]), .Z (n_231));
  XOR2_X1_8T g6476(.A1 (out10[29]), .A2 (L9[29]), .Z (n_230));
  XOR2_X1_8T g6477(.A1 (out10[30]), .A2 (L9[30]), .Z (n_229));
  XOR2_X1_8T g6478(.A1 (out10[31]), .A2 (L9[31]), .Z (n_228));
  XOR2_X1_8T g6479(.A1 (out10[32]), .A2 (L9[32]), .Z (n_227));
  XOR2_X1_8T g6480(.A1 (out11[1]), .A2 (L10[1]), .Z (n_226));
  XOR2_X1_8T g6481(.A1 (out11[2]), .A2 (L10[2]), .Z (n_225));
  XOR2_X1_8T g6482(.A1 (out11[3]), .A2 (L10[3]), .Z (n_224));
  XOR2_X1_8T g6483(.A1 (out11[4]), .A2 (L10[4]), .Z (n_223));
  XOR2_X1_8T g6484(.A1 (out11[5]), .A2 (L10[5]), .Z (n_222));
  XOR2_X1_8T g6485(.A1 (out11[7]), .A2 (L10[7]), .Z (n_221));
  XOR2_X1_8T g6486(.A1 (out11[6]), .A2 (L10[6]), .Z (n_220));
  XOR2_X1_8T g6487(.A1 (out11[8]), .A2 (L10[8]), .Z (n_219));
  XOR2_X1_8T g6488(.A1 (out11[9]), .A2 (L10[9]), .Z (n_218));
  XOR2_X1_8T g6489(.A1 (out11[10]), .A2 (L10[10]), .Z (n_217));
  XOR2_X1_8T g6490(.A1 (out11[11]), .A2 (L10[11]), .Z (n_216));
  XOR2_X1_8T g6491(.A1 (out11[12]), .A2 (L10[12]), .Z (n_215));
  XOR2_X1_8T g6492(.A1 (out11[13]), .A2 (L10[13]), .Z (n_214));
  XOR2_X1_8T g6493(.A1 (out11[14]), .A2 (L10[14]), .Z (n_213));
  XOR2_X1_8T g6494(.A1 (out11[15]), .A2 (L10[15]), .Z (n_212));
  XOR2_X1_8T g6495(.A1 (out11[16]), .A2 (L10[16]), .Z (n_211));
  XOR2_X1_8T g6496(.A1 (out14[20]), .A2 (L13[20]), .Z (n_210));
  XOR2_X1_8T g6497(.A1 (out11[17]), .A2 (L10[17]), .Z (n_209));
  XOR2_X1_8T g6498(.A1 (out11[18]), .A2 (L10[18]), .Z (n_208));
  XOR2_X1_8T g6499(.A1 (out11[19]), .A2 (L10[19]), .Z (n_207));
  XOR2_X1_8T g6500(.A1 (out11[20]), .A2 (L10[20]), .Z (n_206));
  XOR2_X1_8T g6501(.A1 (out11[22]), .A2 (L10[22]), .Z (n_205));
  XOR2_X1_8T g6502(.A1 (out11[23]), .A2 (L10[23]), .Z (n_204));
  XOR2_X1_8T g6503(.A1 (out11[21]), .A2 (L10[21]), .Z (n_203));
  XOR2_X1_8T g6504(.A1 (out11[24]), .A2 (L10[24]), .Z (n_202));
  XOR2_X1_8T g6505(.A1 (out11[25]), .A2 (L10[25]), .Z (n_201));
  XOR2_X1_8T g6506(.A1 (out11[26]), .A2 (L10[26]), .Z (n_200));
  XOR2_X1_8T g6507(.A1 (out11[27]), .A2 (L10[27]), .Z (n_199));
  XOR2_X1_8T g6508(.A1 (out11[28]), .A2 (L10[28]), .Z (n_198));
  XOR2_X1_8T g6509(.A1 (out11[29]), .A2 (L10[29]), .Z (n_197));
  XOR2_X1_8T g6510(.A1 (out11[30]), .A2 (L10[30]), .Z (n_196));
  XOR2_X1_8T g6511(.A1 (out11[31]), .A2 (L10[31]), .Z (n_195));
  XOR2_X1_8T g6512(.A1 (out11[32]), .A2 (L10[32]), .Z (n_194));
  XOR2_X1_8T g6513(.A1 (out12[1]), .A2 (L11[1]), .Z (n_193));
  XOR2_X1_8T g6514(.A1 (out12[2]), .A2 (L11[2]), .Z (n_192));
  XOR2_X1_8T g6515(.A1 (out12[3]), .A2 (L11[3]), .Z (n_191));
  XOR2_X1_8T g6516(.A1 (out12[4]), .A2 (L11[4]), .Z (n_190));
  XOR2_X1_8T g6517(.A1 (out12[5]), .A2 (L11[5]), .Z (n_189));
  XOR2_X1_8T g6518(.A1 (out12[7]), .A2 (L11[7]), .Z (n_188));
  XOR2_X1_8T g6519(.A1 (out12[6]), .A2 (L11[6]), .Z (n_187));
  XOR2_X1_8T g6520(.A1 (out12[8]), .A2 (L11[8]), .Z (n_186));
  XOR2_X1_8T g6521(.A1 (out12[9]), .A2 (L11[9]), .Z (n_185));
  XOR2_X1_8T g6522(.A1 (out12[10]), .A2 (L11[10]), .Z (n_184));
  XOR2_X1_8T g6523(.A1 (out12[11]), .A2 (L11[11]), .Z (n_183));
  XOR2_X1_8T g6524(.A1 (out12[12]), .A2 (L11[12]), .Z (n_182));
  XOR2_X1_8T g6525(.A1 (out12[13]), .A2 (L11[13]), .Z (n_181));
  XOR2_X1_8T g6526(.A1 (out12[14]), .A2 (L11[14]), .Z (n_180));
  XOR2_X1_8T g6527(.A1 (out12[15]), .A2 (L11[15]), .Z (n_179));
  XOR2_X1_8T g6528(.A1 (out12[16]), .A2 (L11[16]), .Z (n_178));
  XOR2_X1_8T g6529(.A1 (out12[17]), .A2 (L11[17]), .Z (n_177));
  XOR2_X1_8T g6530(.A1 (out12[18]), .A2 (L11[18]), .Z (n_176));
  XOR2_X1_8T g6531(.A1 (out12[19]), .A2 (L11[19]), .Z (n_175));
  XOR2_X1_8T g6532(.A1 (out12[20]), .A2 (L11[20]), .Z (n_174));
  XOR2_X1_8T g6533(.A1 (out12[22]), .A2 (L11[22]), .Z (n_173));
  XOR2_X1_8T g6534(.A1 (out12[23]), .A2 (L11[23]), .Z (n_172));
  XOR2_X1_8T g6535(.A1 (out12[21]), .A2 (L11[21]), .Z (n_171));
  XOR2_X1_8T g6536(.A1 (out12[24]), .A2 (L11[24]), .Z (n_170));
  XOR2_X1_8T g6537(.A1 (out12[25]), .A2 (L11[25]), .Z (n_169));
  XOR2_X1_8T g6538(.A1 (out12[26]), .A2 (L11[26]), .Z (n_168));
  XOR2_X1_8T g6539(.A1 (out12[27]), .A2 (L11[27]), .Z (n_167));
  XOR2_X1_8T g6540(.A1 (out12[28]), .A2 (L11[28]), .Z (n_166));
  XOR2_X1_8T g6541(.A1 (out12[29]), .A2 (L11[29]), .Z (n_165));
  XOR2_X1_8T g6542(.A1 (out12[30]), .A2 (L11[30]), .Z (n_164));
  XOR2_X1_8T g6543(.A1 (out12[31]), .A2 (L11[31]), .Z (n_163));
  XOR2_X1_8T g6544(.A1 (out12[32]), .A2 (L11[32]), .Z (n_162));
  XOR2_X1_8T g6545(.A1 (out13[1]), .A2 (L12[1]), .Z (n_161));
  XOR2_X1_8T g6546(.A1 (out13[2]), .A2 (L12[2]), .Z (n_160));
  XOR2_X1_8T g6547(.A1 (out13[3]), .A2 (L12[3]), .Z (n_159));
  XOR2_X1_8T g6548(.A1 (out13[4]), .A2 (L12[4]), .Z (n_158));
  XOR2_X1_8T g6549(.A1 (out13[6]), .A2 (L12[6]), .Z (n_157));
  XOR2_X1_8T g6550(.A1 (out13[7]), .A2 (L12[7]), .Z (n_156));
  XOR2_X1_8T g6551(.A1 (out13[5]), .A2 (L12[5]), .Z (n_155));
  XOR2_X1_8T g6552(.A1 (out13[8]), .A2 (L12[8]), .Z (n_154));
  XOR2_X1_8T g6553(.A1 (out13[9]), .A2 (L12[9]), .Z (n_153));
  XOR2_X1_8T g6554(.A1 (out13[10]), .A2 (L12[10]), .Z (n_152));
  XOR2_X1_8T g6555(.A1 (out13[11]), .A2 (L12[11]), .Z (n_151));
  XOR2_X1_8T g6556(.A1 (out13[12]), .A2 (L12[12]), .Z (n_150));
  XOR2_X1_8T g6557(.A1 (out13[13]), .A2 (L12[13]), .Z (n_149));
  XOR2_X1_8T g6558(.A1 (out13[14]), .A2 (L12[14]), .Z (n_148));
  XOR2_X1_8T g6559(.A1 (out13[15]), .A2 (L12[15]), .Z (n_147));
  XOR2_X1_8T g6560(.A1 (out13[16]), .A2 (L12[16]), .Z (n_146));
  XOR2_X1_8T g6561(.A1 (out13[17]), .A2 (L12[17]), .Z (n_145));
  XOR2_X1_8T g6562(.A1 (out13[18]), .A2 (L12[18]), .Z (n_144));
  XOR2_X1_8T g6563(.A1 (out13[19]), .A2 (L12[19]), .Z (n_143));
  XOR2_X1_8T g6564(.A1 (out13[20]), .A2 (L12[20]), .Z (n_142));
  XOR2_X1_8T g6565(.A1 (out0[2]), .A2 (desIn_r[14]), .Z (n_141));
  XOR2_X1_8T g6566(.A1 (out13[21]), .A2 (L12[21]), .Z (n_140));
  XOR2_X1_8T g6567(.A1 (out0[4]), .A2 (desIn_r[30]), .Z (n_139));
  XOR2_X1_8T g6568(.A1 (out13[22]), .A2 (L12[22]), .Z (n_138));
  XOR2_X1_8T g6569(.A1 (out0[5]), .A2 (desIn_r[38]), .Z (n_137));
  XOR2_X1_8T g6570(.A1 (out13[23]), .A2 (L12[23]), .Z (n_136));
  XOR2_X1_8T g6571(.A1 (out13[24]), .A2 (L12[24]), .Z (n_135));
  XOR2_X1_8T g6572(.A1 (out13[25]), .A2 (L12[25]), .Z (n_134));
  XOR2_X1_8T g6573(.A1 (out0[3]), .A2 (desIn_r[22]), .Z (n_133));
  XOR2_X1_8T g6574(.A1 (out13[26]), .A2 (L12[26]), .Z (n_132));
  XOR2_X1_8T g6575(.A1 (out0[6]), .A2 (desIn_r[46]), .Z (n_131));
  XOR2_X1_8T g6576(.A1 (out13[27]), .A2 (L12[27]), .Z (n_130));
  XOR2_X1_8T g6577(.A1 (out13[28]), .A2 (L12[28]), .Z (n_129));
  XOR2_X1_8T g6578(.A1 (out10[4]), .A2 (L9[4]), .Z (n_128));
  XOR2_X1_8T g6579(.A1 (out0[1]), .A2 (desIn_r[6]), .Z (n_127));
  XOR2_X1_8T g6580(.A1 (out13[30]), .A2 (L12[30]), .Z (n_126));
  XOR2_X1_8T g6581(.A1 (out0[7]), .A2 (desIn_r[54]), .Z (n_125));
  XOR2_X1_8T g6582(.A1 (out13[31]), .A2 (L12[31]), .Z (n_124));
  XOR2_X1_8T g6583(.A1 (out0[8]), .A2 (desIn_r[62]), .Z (n_123));
  XOR2_X1_8T g6584(.A1 (out13[32]), .A2 (L12[32]), .Z (n_122));
  XOR2_X1_8T g6585(.A1 (out0[9]), .A2 (desIn_r[4]), .Z (n_121));
  XOR2_X1_8T g6586(.A1 (out14[1]), .A2 (L13[1]), .Z (n_120));
  XOR2_X1_8T g6587(.A1 (out14[2]), .A2 (L13[2]), .Z (n_119));
  XOR2_X1_8T g6588(.A1 (out14[3]), .A2 (L13[3]), .Z (n_118));
  XOR2_X1_8T g6589(.A1 (out14[4]), .A2 (L13[4]), .Z (n_117));
  XOR2_X1_8T g6590(.A1 (out0[11]), .A2 (desIn_r[20]), .Z (n_116));
  XOR2_X1_8T g6591(.A1 (out14[5]), .A2 (L13[5]), .Z (n_115));
  XOR2_X1_8T g6592(.A1 (out14[6]), .A2 (L13[6]), .Z (n_114));
  XOR2_X1_8T g6593(.A1 (out14[7]), .A2 (L13[7]), .Z (n_113));
  XOR2_X1_8T g6594(.A1 (out14[8]), .A2 (L13[8]), .Z (n_112));
  XOR2_X1_8T g6595(.A1 (out14[9]), .A2 (L13[9]), .Z (n_111));
  XOR2_X1_8T g6596(.A1 (out0[12]), .A2 (desIn_r[28]), .Z (n_110));
  XOR2_X1_8T g6597(.A1 (out14[10]), .A2 (L13[10]), .Z (n_109));
  XOR2_X1_8T g6598(.A1 (out0[13]), .A2 (desIn_r[36]), .Z (n_108));
  XOR2_X1_8T g6599(.A1 (out14[11]), .A2 (L13[11]), .Z (n_107));
  XOR2_X1_8T g6600(.A1 (out14[12]), .A2 (L13[12]), .Z (n_106));
  XOR2_X1_8T g6601(.A1 (out14[13]), .A2 (L13[13]), .Z (n_105));
  XOR2_X1_8T g6602(.A1 (out0[14]), .A2 (desIn_r[44]), .Z (n_104));
  XOR2_X1_8T g6603(.A1 (out14[14]), .A2 (L13[14]), .Z (n_103));
  XOR2_X1_8T g6604(.A1 (out14[15]), .A2 (L13[15]), .Z (n_102));
  XOR2_X1_8T g6605(.A1 (out14[16]), .A2 (L13[16]), .Z (n_101));
  XOR2_X1_8T g6606(.A1 (out0[15]), .A2 (desIn_r[52]), .Z (n_100));
  XOR2_X1_8T g6607(.A1 (out14[17]), .A2 (L13[17]), .Z (n_99));
  XOR2_X1_8T g6608(.A1 (out14[18]), .A2 (L13[18]), .Z (n_98));
  XOR2_X1_8T g6609(.A1 (out0[10]), .A2 (desIn_r[12]), .Z (n_97));
  XOR2_X1_8T g6610(.A1 (out14[19]), .A2 (L13[19]), .Z (n_96));
  XOR2_X1_8T g6611(.A1 (out0[16]), .A2 (desIn_r[60]), .Z (n_95));
  XOR2_X1_8T g6612(.A1 (out14[21]), .A2 (L13[21]), .Z (n_94));
  XOR2_X1_8T g6613(.A1 (out0[17]), .A2 (desIn_r[2]), .Z (n_93));
  XOR2_X1_8T g6614(.A1 (out14[22]), .A2 (L13[22]), .Z (n_92));
  XOR2_X1_8T g6615(.A1 (out14[23]), .A2 (L13[23]), .Z (n_91));
  XOR2_X1_8T g6616(.A1 (out14[24]), .A2 (L13[24]), .Z (n_90));
  XOR2_X1_8T g6617(.A1 (out14[25]), .A2 (L13[25]), .Z (n_89));
  XOR2_X1_8T g6618(.A1 (out14[26]), .A2 (L13[26]), .Z (n_88));
  XOR2_X1_8T g6619(.A1 (out0[18]), .A2 (desIn_r[10]), .Z (n_87));
  XOR2_X1_8T g6620(.A1 (out0[19]), .A2 (desIn_r[18]), .Z (n_86));
  XOR2_X1_8T g6621(.A1 (out14[28]), .A2 (L13[28]), .Z (n_85));
  XOR2_X1_8T g6622(.A1 (out14[29]), .A2 (L13[29]), .Z (n_84));
  XOR2_X1_8T g6623(.A1 (out14[30]), .A2 (L13[30]), .Z (n_83));
  XOR2_X1_8T g6624(.A1 (out0[20]), .A2 (desIn_r[26]), .Z (n_82));
  XOR2_X1_8T g6625(.A1 (out14[31]), .A2 (L13[31]), .Z (n_81));
  XOR2_X1_8T g6626(.A1 (out0[21]), .A2 (desIn_r[34]), .Z (n_80));
  XOR2_X1_8T g6627(.A1 (out0[22]), .A2 (desIn_r[42]), .Z (n_79));
  XOR2_X1_8T g6628(.A1 (out0[24]), .A2 (desIn_r[58]), .Z (n_78));
  XOR2_X1_8T g6629(.A1 (out15[25]), .A2 (L14[25]), .Z (n_77));
  XOR2_X1_8T g6630(.A1 (out0[25]), .A2 (desIn_r[0]), .Z (n_76));
  XOR2_X1_8T g6631(.A1 (out0[23]), .A2 (desIn_r[50]), .Z (n_75));
  XOR2_X1_8T g6632(.A1 (out15[17]), .A2 (L14[17]), .Z (n_74));
  XOR2_X1_8T g6633(.A1 (out15[9]), .A2 (L14[9]), .Z (n_73));
  XOR2_X1_8T g6634(.A1 (out15[1]), .A2 (L14[1]), .Z (n_72));
  XOR2_X1_8T g6635(.A1 (out0[26]), .A2 (desIn_r[8]), .Z (n_71));
  XOR2_X1_8T g6636(.A1 (out15[26]), .A2 (L14[26]), .Z (n_70));
  XOR2_X1_8T g6637(.A1 (out0[27]), .A2 (desIn_r[16]), .Z (n_69));
  XOR2_X1_8T g6638(.A1 (out15[18]), .A2 (L14[18]), .Z (n_68));
  XOR2_X1_8T g6639(.A1 (out15[10]), .A2 (L14[10]), .Z (n_67));
  XOR2_X1_8T g6640(.A1 (out0[28]), .A2 (desIn_r[24]), .Z (n_66));
  XOR2_X1_8T g6641(.A1 (out15[2]), .A2 (L14[2]), .Z (n_65));
  XOR2_X1_8T g6642(.A1 (out15[27]), .A2 (L14[27]), .Z (n_64));
  XOR2_X1_8T g6643(.A1 (out0[29]), .A2 (desIn_r[32]), .Z (n_63));
  XOR2_X1_8T g6644(.A1 (out15[19]), .A2 (L14[19]), .Z (n_62));
  XOR2_X1_8T g6645(.A1 (out15[11]), .A2 (L14[11]), .Z (n_61));
  XOR2_X1_8T g6646(.A1 (out15[3]), .A2 (L14[3]), .Z (n_60));
  XOR2_X1_8T g6647(.A1 (out15[28]), .A2 (L14[28]), .Z (n_59));
  XOR2_X1_8T g6648(.A1 (out0[31]), .A2 (desIn_r[48]), .Z (n_58));
  XOR2_X1_8T g6649(.A1 (out15[20]), .A2 (L14[20]), .Z (n_57));
  XOR2_X1_8T g6650(.A1 (out15[12]), .A2 (L14[12]), .Z (n_56));
  XOR2_X1_8T g6651(.A1 (out0[30]), .A2 (desIn_r[40]), .Z (n_55));
  XOR2_X1_8T g6652(.A1 (out0[32]), .A2 (desIn_r[56]), .Z (n_54));
  XOR2_X1_8T g6653(.A1 (out15[4]), .A2 (L14[4]), .Z (n_53));
  XOR2_X1_8T g6654(.A1 (out15[29]), .A2 (L14[29]), .Z (n_52));
  XOR2_X1_8T g6655(.A1 (out1[1]), .A2 (L0[1]), .Z (n_51));
  XOR2_X1_8T g6656(.A1 (out15[21]), .A2 (L14[21]), .Z (n_50));
  XOR2_X1_8T g6657(.A1 (out1[2]), .A2 (L0[2]), .Z (n_49));
  XOR2_X1_8T g6658(.A1 (out15[13]), .A2 (L14[13]), .Z (n_48));
  XOR2_X1_8T g6659(.A1 (out1[3]), .A2 (L0[3]), .Z (n_47));
  XOR2_X1_8T g6660(.A1 (out15[5]), .A2 (L14[5]), .Z (n_46));
  XOR2_X1_8T g6661(.A1 (out15[30]), .A2 (L14[30]), .Z (n_45));
  XOR2_X1_8T g6662(.A1 (out15[22]), .A2 (L14[22]), .Z (n_44));
  XOR2_X1_8T g6663(.A1 (out1[4]), .A2 (L0[4]), .Z (n_43));
  XOR2_X1_8T g6664(.A1 (out15[14]), .A2 (L14[14]), .Z (n_42));
  XOR2_X1_8T g6665(.A1 (out15[6]), .A2 (L14[6]), .Z (n_41));
  XOR2_X1_8T g6666(.A1 (out15[31]), .A2 (L14[31]), .Z (n_40));
  XOR2_X1_8T g6667(.A1 (out1[5]), .A2 (L0[5]), .Z (n_39));
  XOR2_X1_8T g6668(.A1 (out1[7]), .A2 (L0[7]), .Z (n_38));
  XOR2_X1_8T g6669(.A1 (out15[23]), .A2 (L14[23]), .Z (n_37));
  XOR2_X1_8T g6670(.A1 (out15[15]), .A2 (L14[15]), .Z (n_36));
  XOR2_X1_8T g6671(.A1 (out1[6]), .A2 (L0[6]), .Z (n_35));
  XOR2_X1_8T g6672(.A1 (out15[7]), .A2 (L14[7]), .Z (n_34));
  XOR2_X1_8T g6673(.A1 (out1[8]), .A2 (L0[8]), .Z (n_33));
  XOR2_X1_8T g6674(.A1 (out15[32]), .A2 (L14[32]), .Z (n_32));
  XOR2_X1_8T g6675(.A1 (out15[24]), .A2 (L14[24]), .Z (n_31));
  XOR2_X1_8T g6676(.A1 (out15[16]), .A2 (L14[16]), .Z (n_30));
  XOR2_X1_8T g6677(.A1 (out1[9]), .A2 (L0[9]), .Z (n_29));
  XOR2_X1_8T g6678(.A1 (out1[10]), .A2 (L0[10]), .Z (n_28));
  XOR2_X1_8T g6679(.A1 (out15[8]), .A2 (L14[8]), .Z (n_27));
  XOR2_X1_8T g6680(.A1 (out1[11]), .A2 (L0[11]), .Z (n_26));
  XOR2_X1_8T g6681(.A1 (out1[12]), .A2 (L0[12]), .Z (n_25));
  XOR2_X1_8T g6682(.A1 (out1[13]), .A2 (L0[13]), .Z (n_24));
  XOR2_X1_8T g6683(.A1 (out1[14]), .A2 (L0[14]), .Z (n_23));
  XOR2_X1_8T g6684(.A1 (out1[15]), .A2 (L0[15]), .Z (n_22));
  XOR2_X1_8T g6685(.A1 (out1[16]), .A2 (L0[16]), .Z (n_21));
  XOR2_X1_8T g6686(.A1 (out1[17]), .A2 (L0[17]), .Z (n_20));
  XOR2_X1_8T g6687(.A1 (out1[18]), .A2 (L0[18]), .Z (n_19));
  XOR2_X1_8T g6688(.A1 (out1[19]), .A2 (L0[19]), .Z (n_18));
  XOR2_X1_8T g6689(.A1 (out1[20]), .A2 (L0[20]), .Z (n_17));
  XOR2_X1_8T g6690(.A1 (out1[22]), .A2 (L0[22]), .Z (n_16));
  XOR2_X1_8T g6691(.A1 (out1[23]), .A2 (L0[23]), .Z (n_15));
  XOR2_X1_8T g6692(.A1 (out1[21]), .A2 (L0[21]), .Z (n_14));
  XOR2_X1_8T g6693(.A1 (out1[24]), .A2 (L0[24]), .Z (n_13));
  XOR2_X1_8T g6694(.A1 (out1[25]), .A2 (L0[25]), .Z (n_12));
  XOR2_X1_8T g6695(.A1 (out1[26]), .A2 (L0[26]), .Z (n_11));
  XOR2_X1_8T g6696(.A1 (out1[27]), .A2 (L0[27]), .Z (n_10));
  XOR2_X1_8T g6697(.A1 (out1[28]), .A2 (L0[28]), .Z (n_9));
  XOR2_X1_8T g6698(.A1 (out1[29]), .A2 (L0[29]), .Z (n_8));
  XOR2_X1_8T g6699(.A1 (out1[30]), .A2 (L0[30]), .Z (n_7));
  XOR2_X1_8T g6700(.A1 (out1[31]), .A2 (L0[31]), .Z (n_6));
  XOR2_X1_8T g6701(.A1 (out1[32]), .A2 (L0[32]), .Z (n_5));
  XOR2_X1_8T g6702(.A1 (out2[1]), .A2 (L1[1]), .Z (n_4));
  XOR2_X1_8T g6703(.A1 (out2[2]), .A2 (L1[2]), .Z (n_3));
  XOR2_X1_8T g6704(.A1 (out2[3]), .A2 (L1[3]), .Z (n_2));
  XOR2_X1_8T g6705(.A1 (out2[4]), .A2 (L1[4]), .Z (n_1));
endmodule

