
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-214-generic) on Mon May 05 03:31:51 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project adi 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c' to the project
INFO: [HLS 200-1510] Running: set_top adi 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 33371
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c' ... 
WARNING: [HLS 207-5292] unused parameter 'tsteps' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:2:52)
WARNING: [HLS 207-5292] unused parameter 'n' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:2:63)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.06 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.53 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.202 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:5) in function 'adi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:5) in function 'adi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_41_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:5) in function 'adi' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_59_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:5) in function 'adi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_46_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:6) in function 'adi' completely with a factor of 58.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_52_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:6) in function 'adi' completely with a factor of 58.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:6) in function 'adi' completely with a factor of 58.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_70_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:6) in function 'adi' completely with a factor of 58.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.230 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:4:7) in function 'adi' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.8 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'adi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adi_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) on array 'u' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'u'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) on array 'u' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'u'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) on array 'u' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'u'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) on array 'u' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'u'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_146', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) on array 'u' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'u'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_166', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) on array 'u' due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array 'u'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) on array 'u' due to limited memory ports (II = 86). Please consider using a memory core with more ports or partitioning the array 'u'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 87, Depth = 2461, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 11.89 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 17.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 17.95 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adi_Pipeline_VITIS_LOOP_59_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_5'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_59_5' (loop 'VITIS_LOOP_59_5'): Unable to schedule 'load' operation ('v_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66) on array 'v' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'v'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_59_5' (loop 'VITIS_LOOP_59_5'): Unable to schedule 'load' operation ('v_load_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66) on array 'v' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'v'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_59_5' (loop 'VITIS_LOOP_59_5'): Unable to schedule 'load' operation ('v_load_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66) on array 'v' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'v'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_59_5' (loop 'VITIS_LOOP_59_5'): Unable to schedule 'load' operation ('v_load_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66) on array 'v' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'v'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_59_5' (loop 'VITIS_LOOP_59_5'): Unable to schedule 'load' operation ('v_load_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66) on array 'v' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'v'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_59_5' (loop 'VITIS_LOOP_59_5'): Unable to schedule 'load' operation ('v_load_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66) on array 'v' due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array 'v'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_59_5' (loop 'VITIS_LOOP_59_5'): Unable to schedule 'load' operation ('v_load_172', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66) on array 'v' due to limited memory ports (II = 86). Please consider using a memory core with more ports or partitioning the array 'v'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 87, Depth = 2461, loop 'VITIS_LOOP_59_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 16.68 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 17.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 17.3 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.45 seconds; current allocated memory: 1.375 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adi_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'adi_Pipeline_VITIS_LOOP_41_2' pipeline 'VITIS_LOOP_41_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'adi_Pipeline_VITIS_LOOP_41_2' is 6296 from HDL expression: ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adi_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adi_Pipeline_VITIS_LOOP_59_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'adi_Pipeline_VITIS_LOOP_59_5' pipeline 'VITIS_LOOP_59_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'adi_Pipeline_VITIS_LOOP_59_5' is 7646 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adi_Pipeline_VITIS_LOOP_59_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.05 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.25 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/u' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/v' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/p' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adi/q' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'adi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'adi/tsteps' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adi/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.86 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.07 seconds; current allocated memory: 1.506 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.56 seconds; current allocated memory: 1.506 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.513 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for adi.
INFO: [VLOG 209-307] Generating Verilog RTL for adi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 248.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 93 seconds. CPU system time: 1.27 seconds. Elapsed time: 95.46 seconds; current allocated memory: 320.859 MB.
INFO: [HLS 200-112] Total CPU user time: 95.5 seconds. Total CPU system time: 1.73 seconds. Total elapsed time: 108.65 seconds; peak allocated memory: 1.513 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon May  5 03:33:39 2025...
