*******************************************************************

  Device    [IOBR]

  Author    [leiyang]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of IOBR // pragma PAP_ARC_COLOR="64:64:128"
{
    // The bounding box
    generate ( 60 # 60 );

    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 60]  < 
                             
                             MIPI_SW_DYN       @[,10],
                             DO                @[,30],
                             DIN               @[,40],
                             TS                @[,50]

                           >
              ->  [60, ]  
              
                             < 
                            
                               DIFFO_IN        @[10,],
                               DIFFI_IN        @[30,],
                               DIFFI_OUT       @[50,]                                                          
                            
                             >
              ->  [  ,0]  <  
                             PAD               @[,30]

                           >
              ->  [ 0, ]    ;

}; // symbol logsym of IOBR

/*******************************************************************************

  Device    [IOBR]

  Author    [rjliu]

  Abstract  [The schematic for IOBR]

  Revision History:

********************************************************************************/
schematic schm of IOBR
{
    // The bounding box
      generate (176 # 128);
    //
    // Layout all symbols.
    //
    device IBUFR  (symbol logsym) IBUFR
        @[112,32];

    device OBUFR  (symbol logsym) OBUFR
        @[32,22];
        
    device DIFFORMUX  (symbol logsym) DIFFORMUX
        @[62,52];

    device MIPIMUX (symbol logsym) MIPIMUX
        @[32,90];
        
    "0" @ [(<pin X1 of <instance MIPIMUX>>#|) - 3, <pin X1 of <instance MIPIMUX>>#-];
    
    map (
         <instance IBUFR>     => <instance IBUFR     of device IOBR (structure netlist)> ,
         <instance OBUFR>     => <instance OBUFR     of device IOBR (structure netlist)> ,
         <instance DIFFORMUX> => <instance DIFFORMUX of device IOBR (structure netlist)> ,
         <instance MIPIMUX>   => <instance MIPIMUX   of device IOBR (structure netlist)>
         );

    //
    // Layout all ports.
    //
    // Since ports drive or are driven by pins of symbol instance, derive the port
    // location from those pins
    //

    port DO           @[16,<pin DO of <instance OBUFR>>#-];
    port TS           @[16,<pin TS of <instance OBUFR>>#-];
    port DIN          @[160,<pin OUT of <instance IBUFR>>#-];
    port PAD          @[96,95]; // pragma PAP_UI_ORIENTATION="NORTH"
    port DIFFI_IN     @[16,<pin DIFFI_IN of <instance IBUFR>>#-];
    port DIFFO_IN     @[16,<pin DIFFO_IN of <instance DIFFORMUX>>#-];
    port DIFFI_OUT    @[160,(<pin OUT of <instance DIFFORMUX>>#-)+10];
    port MIPI_SW_DYN  @[16, <pin X0 of <instance MIPIMUX>>#-];

    // Layout all lines
    //

    line lnDIFFI_IN
        <port DIFFI_IN> ->
        <pin DIFFI_IN of <instance IBUFR>>;

    line lnDO
        <port DO> ->
        <pin DO of <instance OBUFR>>;

    line lnTS
        <port TS> ->
        <pin TS of <instance OBUFR>>;

    line lnDIFFO_IN
        <port DIFFO_IN> -> <pin DIFFO_IN of <instance DIFFORMUX>>;
        
//        <pin DIFFO_OUT of <instance OBUFD>> ->
//        [40,16] ->
//        <port DIFFO_OUT>;

    line lnPAD
        <pin OUT of <instance DIFFORMUX>> ->
        [96,<pin OUT of <instance DIFFORMUX>>#-] ->
        [, 56] ->
        <pin IN of <instance IBUFR>>,

        [96,<pin OUT of <instance DIFFORMUX>>#-] ->
        [96, (<pin OUT of <instance DIFFORMUX>>#-)+10] ->
        <port DIFFI_OUT>,
        
        [96, (<pin OUT of <instance DIFFORMUX>>#-)+10] ->
        <port PAD>;
        

    line lnDIN
        <pin OUT of <instance IBUFR>> ->
        <port DIN>;
    
    
    line lnMIPI_SW_DYN
      <port MIPI_SW_DYN> ->
      [(<port MIPI_SW_DYN>#|)+4, ] ->
      <pin X0 of <instance MIPIMUX>>,
      
      [(<port MIPI_SW_DYN>#|)+4, <port MIPI_SW_DYN>#-]->
      [ , <pin MIPI_SW_DYN of <instance IBUFR>>#-]->
      <pin MIPI_SW_DYN of <instance IBUFR>>,

     [(<port MIPI_SW_DYN>#|)+4, <pin MIPI_SW_DYN of <instance IBUFR>>#-]->
     [ , <pin MIPI_SW_DYN of <instance OBUFR>>#-]->
     <pin MIPI_SW_DYN of <instance OBUFR>>;
  
  line lnMIPIMUX
        <pin Y of <instance MIPIMUX>> ->
        [(<pin Y of <instance MIPIMUX>>#|)+4, ] ->
        [ , <pin MIPI_SW_DYN of <instance DIFFORMUX>>#-] ->
        <pin MIPI_SW_DYN of <instance DIFFORMUX>>;
        
    line lnOBUFO_IN
        <pin OUT of <instance OBUFR>> ->
        [(<pin OUT of <instance OBUFR>>#|) + 10, ] ->
        [ ,<pin OBUFO_IN of <instance DIFFORMUX>>#- ] ->
        <pin OBUFO_IN of <instance DIFFORMUX>>;
    
    line lnMIPIMUX_1
        [(<instance MIPIMUX>#|)-2, <pin X1 of <instance MIPIMUX>>#-] -> 
        <pin X1 of <instance MIPIMUX>>; 
        
    map  (
           <line lnDIFFI_IN>    => <wire ntDIFFI_IN     of device IOBR (structure netlist)>,
           <line lnDO>          => <wire ntDO           of device IOBR (structure netlist)>,
           <line lnTS>          => <wire ntTS           of device IOBR (structure netlist)>,
           <line lnDIFFO_IN>    => <wire ntDIFFO_IN     of device IOBR (structure netlist)>,
           <line lnPAD>         => <wire ntPAD          of device IOBR (structure netlist)>,
           <line lnDIN>         => <wire ntDIN          of device IOBR (structure netlist)>,
           <line lnMIPI_SW_DYN> => <wire ntMIPI_SW_DYN  of device IOBR (structure netlist)>,
           <line lnOBUFO_IN>    => <wire ntOBUFO_IN     of device IOBR (structure netlist)>,
           <line lnMIPIMUX>     => <wire ntMIPIMUX      of device IOBR (structure netlist)>
         );


};// end of schematic schm of IOBR

/*******************************************************************************

  Device    [IOBR]

  Author    [rjliu]

  Abstract  [The floorplan schematic for IOBR]

  Revision History:

********************************************************************************/
floorplan
schematic floorplan_view of IOBR // pragma PAP_ARC_SHOW_BOUNDING_BOX
{
    generate ( 20*8 # 20*8 );

    device IBUFR (symbol fpsym)  IBUFR
        @[8*8, 4*8];
    device OBUFR (symbol fpsym) OBUFR
        @[8*8,12*8];
    device DIFFORMUX  (symbol fpsym) DIFFORMUX
        @[14*8, 8*8-4];
        
    map (
         <instance IBUFR>     => <instance IBUFR    of device IOBR (structure fp_struct)> ,
         <instance OBUFR>     => <instance OBUFR    of device IOBR (structure fp_struct)> ,
         <instance DIFFORMUX>     => <instance DIFFORMUX    of device IOBR (structure fp_struct)>
         );
};

