#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Jun 11 18:38:39 2018
# Process ID: 11832
# Log file: C:/Users/craig robertson/Desktop/FPGB/FPGB/planAhead_run_3/planAhead.log
# Journal file: C:/Users/craig robertson/Desktop/FPGB/FPGB/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/craig robertson/Desktop/FPGB/FPGB/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin AD25 [get_ports cpu_led]
endgroup
set_property iostandard LVCMOS18 [get_ports [list cpu_led]]
save_constraints
refresh_design
startgroup
set_property package_pin AE24 [get_ports debug_led]
endgroup
set_property iostandard LVCMOS18 [get_ports [list debug_led]]
save_constraints
