# Runiq

> A markdown-friendly diagram DSL with JSON twin that compiles to standards-compliant SVG

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![TypeScript](https://img.shields.io/badge/TypeScript-5.9-blue.svg)](https://www.typescriptlang.org/)
[![Tests](https://img.shields.io/badge/tests-1098%2B-brightgreen.svg)](./packages)

**üöÄ Status**: Phase 1 Complete - Core types, **75 shapes**, ELK layout, hierarchical containers!  
**‚ö° NEW**: C4 Architecture diagrams - System Context, Containers, Components with official color palette! üèóÔ∏è  
**‚ö° NEW**: UML Class Diagrams with generics, member-level edges, and design patterns! üé®  
**‚ö° NEW**: Mindmap diagrams for brainstorming & knowledge mapping - radial layout, 10 tests! üß†  
**‚ö° NEW**: Quantum circuit diagrams for quantum computing visualization - 12 gates, IBM Qiskit style! ‚öõÔ∏è  
**‚ö° NEW**: Pedigree charts for medical genetics & genealogy - 3 shapes, full notation support! üß¨  
**‚ö° NEW**: Network topology diagrams - routers, firewalls, load balancers, and more! üåê  
**‚ö° NEW**: UML relationships - stereotypes (<<include>>, <<extend>>), line styles, arrow types!  
**‚ö° NEW**: Block diagram support for control systems & signal processing!  
**‚ö° NEW**: LaTeX & Simulink export for control systems and academic papers!

## ‚ú® Features

### Software Diagrams

- **Two inputs, one AST**: Human-friendly DSL and 1:1 JSON format
- **Pure SVG output**: No HTML hacks, embed-safe for PowerPoint/Keynote/Google Slides
- **Pluggable system**: Extensible shapes, icons, layout engines, and themes
- **SvelteKit editor**: Monaco code editor with real-time preview
- **Standards compliant**: SVG 1.1/2.0 friendly with accessibility support

### C4 Architecture Diagrams (NEW! üéâ)

- **4 hierarchical levels**: System Context, Container, Component, Code (use UML)
- **Official C4 color palette**: Person (#08427B), System (#1168BD), Container (#438DD5), Component (#85BBF0)
- **Technology labels**: Multi-line labels with `\n` separator for app name + tech stack
- **Simon Brown's C4 model**: Industry-standard architecture visualization ([c4model.com](https://c4model.com/))
- **4 shape types**: Person (external actors), Software System, Container (apps/DBs), Component (code modules)
- **Microservices support**: Organize containers by architectural layer (frontend, backend, data)
- **Relationship labels**: Technology/protocol annotations ([HTTPS], [SQL/TCP], [JSON/REST])
- **Sample diagrams**: Banking system, microservices architecture, API components
- **Professional styling**: Consistent with C4 community standards

### UML Class Diagrams (NEW! üéâ)

- **3-Compartment structure**: Name, attributes, methods with automatic compartment hiding
- **Generic type support**: Single (`List<T>`), multiple (`Map<K,V>`), nested (`List<Map<K,V>>`), bounded (`T extends Comparable<T>`)
- **Visibility modifiers**: Public (+), private (-), protected (#), package (~)
- **Stereotypes**: ¬´interface¬ª, ¬´abstract¬ª with proper guillemet rendering
- **Member-level edges**: Revolutionary syntax for FK relationships: `Order.customerId -> Customer.id`
- **Method signatures**: Full parameter lists with types and return values
- **Abstract methods**: Rendered in italic with `abstract:true` flag
- **Static members**: Support for static fields and methods
- **Default values**: Show field initialization values
- **Design patterns**: 6 comprehensive examples (inheritance, interfaces, generics, factory, observer, domain models)
- **Database modeling**: Perfect for entity-relationship diagrams with FK connections

### UML Relationships

- **Stereotypes**: <<include>>, <<extend>>, <<uses>>, <<implements>>, custom stereotypes
- **Line styles**: Solid, dashed, dotted for different relationship types
- **Arrow types**:
  - Standard (filled) - associations
  - Hollow (open triangle) - generalization/inheritance
  - Open (V-shaped) - dependencies
  - None - undirected relationships
- **Complete UML support**: Use case, class, sequence diagrams with proper notation

### Electrical & Digital Circuits (NEW! üéâ)

- **Text-based circuit definition**: Write circuits in plain text with clear syntax
- **SPICE netlist export**: Automatic generation of simulation-ready netlists
- **Verilog HDL export**: Generate synthesizable Verilog for digital designs
- **IEEE schematic rendering**: Professional SVG schematics with standard symbols (22 symbols!)
- **Logic gate library**: AND, OR, NOT, XOR, NAND, NOR, BUFFER (IEEE/ANSI distinctive shapes)
- **Complete workflow**: Design ‚Üí Simulate ‚Üí Visualize from single source
- **Version control friendly**: Track circuit changes like code

### Block Diagrams & Control Systems (NEW! üéâ)

- **Control system blocks**: Transfer functions, gain blocks, integrators, differentiators
- **Signal operations**: Summing junctions (+), multiply (√ó), divide (√∑), compare
- **Standard notation**: Laplace domain (s), time delays (e^-sT), saturation blocks
- **Feedback loops**: Model closed-loop control systems with feedback paths
- **Engineering applications**: PID controllers, state-space models, signal processing
- **5 example diagrams**: Ready-to-use templates in `examples/block-diagrams/`

### Mindmap Diagrams (NEW! üéâ)

- **Radial layout**: Central node with branches radiating outward
- **Brainstorming**: Organize ideas hierarchically around central concepts
- **Knowledge mapping**: Create learning roadmaps and study guides
- **Project planning**: Break down complex projects into phases and tasks
- **Multiple levels**: Support for 3-4 hierarchical levels (main topics ‚Üí subtopics ‚Üí details)
- **Mixed shapes**: Use different shapes for different node types (topics, actions, metrics)
- **Custom styling**: Color-code by category, importance, or type
- **Flexible spacing**: Control node distance for clarity
- **4 example diagrams**: Simple brainstorming, project planning, learning roadmap, business strategy

### Pedigree Charts (NEW! üéâ)

- **Medical genetics notation**: Standard symbols for genealogy and clinical genetics
- **Gender-specific shapes**: Male (square), female (circle), unknown sex (diamond)
- **Genetic status markers**: Affected (black fill), carrier (half-fill), normal (white)
- **Vital status**: Deceased individuals with diagonal line overlay
- **Relationship types**: Marriage (horizontal line, no arrow), consanguinity (double line)
- **Property-based syntax**: Inline `affected:true`, `carrier:true`, `deceased:true`
- **Standards compliant**: Follows medical/genetics pedigree conventions
- **5 example diagrams**: Inheritance patterns, consanguinity, multi-generation families

### Quantum Circuits (NEW! üéâ)

- **IBM Qiskit style**: Industry-standard quantum circuit visualization
- **12 quantum gates**: Pauli (X, Y, Z), Hadamard, Phase (S, T), multi-qubit primitives
- **Single-qubit gates**: Basis transformations, superposition, phase rotations
- **Multi-qubit operations**: Control dots, CNOT targets, SWAP gates
- **Measurement & utilities**: Measurement boxes, qubit wires, circuit barriers
- **Color-coded gates**: Red (Pauli), green (Hadamard), yellow (phase), blue (measurement)
- **4 example circuits**: Bell state, quantum teleportation, Grover search, QFT
- **Educational focus**: Visualize quantum algorithms without quantum simulation

### Network Topology (NEW! üéâ)

- **7 network shapes**: Routers, switches, firewalls, servers, clouds, WANs, load balancers
- **Infrastructure modeling**: Design network architectures visually
- **Standard symbols**: Industry-recognized network diagram notation
- **Security visualization**: Firewalls, DMZs, security zones
- **Cloud integration**: Multi-cloud and hybrid architectures
- **Enterprise ready**: Data centers, campus networks, branch offices

## üöÄ Quick Start

```bash
# Clone the repository
git clone https://github.com/jgreywolf/runiq.git
cd runiq

# Install dependencies (requires pnpm)
pnpm install

# Build all packages
pnpm build

# Run tests
pnpm test

# Start the editor
pnpm dev
```

## üì¶ Packages

### Core Packages

| Package                                                    | Description                        | Tests  |
| ---------------------------------------------------------- | ---------------------------------- | ------ |
| [`@runiq/core`](./packages/core)                           | Core types, shapes, and registries | 743 ‚úÖ |
| [`@runiq/parser-dsl`](./packages/parser-dsl)               | Langium-based DSL parser           | 114 ‚úÖ |
| [`@runiq/layout-base`](./packages/layout-base)             | ELK layout engine adapter          | 40 ‚úÖ  |
| [`@runiq/renderer-svg`](./packages/renderer-svg)           | SVG rendering engine               | 30 ‚úÖ  |
| [`@runiq/io-json`](./packages/io-json)                     | JSON import/export                 | 28 ‚úÖ  |
| [`@runiq/icons-fontawesome`](./packages/icons-fontawesome) | Font Awesome icon provider         | -      |
| [`@runiq/cli`](./packages/cli)                             | Command-line interface             | -      |

### Electrical & Digital Circuit Packages

| Package                                                      | Description                          | Tests |
| ------------------------------------------------------------ | ------------------------------------ | ----- |
| [`@runiq/export-spice`](./packages/export-spice)             | SPICE netlist generator (analog)     | 18 ‚úÖ |
| [`@runiq/export-verilog`](./packages/export-verilog)         | Verilog HDL generator (digital)      | 15 ‚úÖ |
| [`@runiq/renderer-schematic`](./packages/renderer-schematic) | IEEE-standard schematic SVG renderer | 46 ‚úÖ |

### Block Diagram Export Packages (NEW! üéâ)

| Package                                                | Description                                  | Tests |
| ------------------------------------------------------ | -------------------------------------------- | ----- |
| [`@runiq/export-latex`](./packages/export-latex)       | LaTeX/TikZ exporter for academic papers      | 8 ‚úÖ  |
| [`@runiq/export-simulink`](./packages/export-simulink) | Simulink MDL exporter for MATLAB integration | 8 ‚úÖ  |

### Applications

| App                             | Description          |
| ------------------------------- | -------------------- |
| [`runiq-editor`](./apps/editor) | SvelteKit web editor |

## Parser Technology

Runiq uses **[Langium](https://langium.org/)** for parsing - a modern TypeScript language engineering framework with:

‚úÖ **Built-in LSP support** - Ready for VS Code extensions and Monaco editor  
‚úÖ **Auto-generated typed AST** - TypeScript types derived from grammar  
‚úÖ **Declarative grammar** - Clean `.langium` syntax  
‚úÖ **Production-proven** - Used by Mermaid.js for new diagrams  
‚úÖ **Active maintenance** - Regular updates from TypeFox/Eclipse

See [docs/langium-migration.md](./docs/langium-migration.md) for migration details.

## Apps

- `editor` - SvelteKit editor with Monaco
- `playground` - Simple demo

## Example DSL

### Software Diagram - Basic Flowchart

```runiq
diagram "Auth Flow" direction: LR

style default fill:#f7f7ff stroke:#444 font:Inter fontSize:14
style decision fill:#fff7e6 stroke:#aa7700

shape User     as @actor   label:"Visitor" icon:fa/user
shape Landing  as @rounded label:"Landing Page"
shape Check    as @rhombus label:"Signed up?" style:decision
shape Welcome  as @hex     label:"Welcome"

User -> Landing : visits
Landing -> Check
Check[yes] -> Welcome
Check[no]  -> Pricing : reads
```

**Output:**

![Auth Flow Diagram](./examples/auth-flow.svg)

[See full example ‚Üí](./examples/auth-flow.runiq)

### Electrical Circuit - RC Lowpass Filter (NEW!)

```runiq
electrical "RC Lowpass Filter" {
  net IN, OUT, GND

  part V1 type:V source:"SIN(0 1 1k)" pins:(IN,GND)
  part R1 type:R value:"10k" pins:(IN,OUT)
  part C1 type:C value:"1n" pins:(OUT,GND)

  analysis tran "0 5m"
}
```

**This generates:**

- üìÑ **SPICE Netlist** for simulation (ngspice/LTspice compatible)
- üé® **IEEE Schematic SVG** with professional symbols and labels

**Output:**

![RC Filter Schematic](./examples/electrical/schematics/rc-filter.svg)

[See more electrical examples ‚Üí](./examples/electrical/)

### Digital Circuit - Half Adder (NEW!)

```runiq
digital "Half Adder" {
  net A, B, SUM, CARRY

  gate U1 type:XOR inputs:(A,B) output:SUM
  gate U2 type:AND inputs:(A,B) output:CARRY
}
```

**This generates:**

- üíª **Verilog HDL** module for synthesis/simulation
- üé® **IEEE Logic Gate Schematic** with distinctive gate symbols (curved OR, flat AND, etc.)
- üìä **Truth table validation** for correctness checking

**Output:**

![Half Adder Schematic](./packages/renderer-schematic/examples/digital/schematics/half-adder.svg)

[See more digital examples ‚Üí](./packages/export-verilog/examples/)

### C4 Architecture - System Context (NEW!)

```runiq
diagram "Banking System - Context"
direction: TB

shape customer as @c4-person label:"Customer"
shape bankingSystem as @c4-system label:"Internet Banking\\nSystem"
shape emailSystem as @c4-system label:"Email System"
shape mainframe as @c4-system label:"Mainframe\\nBanking System"

customer -Uses-> bankingSystem
bankingSystem -Sends emails-> emailSystem
bankingSystem -Uses-> mainframe
```

**Features:**

- ‚úÖ **Official C4 color palette** - Professional blue tones for each level
- ‚úÖ **Multi-line labels** - Use `\\n` for system name + description
- ‚úÖ **Technology labels** - Add protocols to edges: `-Uses [HTTPS]->`
- ‚úÖ **4 shape types** - Person, System, Container, Component

[See full C4 guide ‚Üí](./docs/examples/c4-architecture.md)

### With Containers

```runiq
diagram "Microservices" direction: LR

container backend "Backend Services"
  backgroundColor: "#f3e5f5"
  borderColor: "#7b1fa2"
  borderWidth: 3 {
  shape auth as @hex label: "Auth Service"
  shape api as @hex label: "API Gateway"
  shape users as @hex label: "User Service"

  api -> auth
  api -> users
}

shape web as @rounded label: "Web UI"
web -> api : HTTPS
```

_SVG output coming soon - see [examples/microservices.runiq](./examples/microservices.runiq)_

[See more container examples ‚Üí](./examples/)

### UML Use Case Diagram with Relationships (NEW! üéâ)

```runiq
diagram: use-case
title: "Banking System"

# Actors
actor Customer "Bank Customer"
actor Staff "Bank Staff"

# System boundary
system-boundary Bank "ATM System" {
  ellipse-wide Withdraw "Withdraw Cash"
  ellipse-wide Deposit "Deposit Funds"
  ellipse-wide CheckBalance "Check Balance"
  ellipse-wide Authenticate "Authenticate User"
  ellipse-wide PrintReceipt "Print Receipt"
}

# Associations (solid lines, standard arrows)
Customer -> Withdraw
Customer -> Deposit
Staff -> CheckBalance

# <<include>> - Required dependency (dashed, open arrow)
Withdraw -> Authenticate stereotype: "include" lineStyle: dashed arrowType: open
Deposit -> Authenticate stereotype: "include" lineStyle: dashed arrowType: open

# <<extend>> - Optional extension (dashed, open arrow)
PrintReceipt -> Withdraw stereotype: "extend" lineStyle: dashed arrowType: open
```

**This generates:**

- üë§ **Actor shapes** - Stick figures for external users/systems
- ‚≠ï **Use case ovals** - Horizontal ellipses for system functionality
- üì¶ **System boundaries** - Dotted rectangles grouping related use cases
- üîó **Associations** - Connections showing actor-use case relationships
- üìã **Stereotypes** - <<include>>, <<extend>> with proper UML notation

_SVG output coming soon - see [examples/use-case-diagram/banking-advanced.runiq](./examples/use-case-diagram/banking-advanced.runiq)_

[See all use case examples ‚Üí](./examples/use-case-diagram/)

- üé® **Line styles** - Solid, dashed, dotted lines for different semantics
- ‚û°Ô∏è **Arrow types** - Standard, hollow, open arrows for relationship types

[See more use case examples ‚Üí](./examples/use-case-diagram/)

### UML Class Diagram - E-Commerce Domain Model (NEW!)

```runiq
diagram "Domain Model" {
  direction: TB

  // Customer entity
  shape Customer as @class label:"Customer"
    attributes:[
      {name:"id" type:"int" visibility:private},
      {name:"email" type:"string" visibility:private}
    ]
    methods:[
      {name:"placeOrder" params:[{name:"cart" type:"Cart"}] returnType:"Order" visibility:public}
    ]

  // Order entity with foreign key
  shape Order as @class label:"Order"
    attributes:[
      {name:"id" type:"int" visibility:private},
      {name:"customerId" type:"int" visibility:private},
      {name:"total" type:"decimal" visibility:private}
    ]
    methods:[
      {name:"calculateTotal" returnType:"decimal" visibility:public}
    ]

  // Member-level edge showing FK relationship
  Order.customerId -> Customer.id
}
```

**This generates:**

- üì¶ **3-compartment boxes** - Name, attributes, methods (auto-hides empty sections)
- üî§ **Generic types** - `List<T>`, `Map<K,V>`, nested and bounded generics
- üîí **Visibility** - +public, -private, #protected, ~package symbols
- üè∑Ô∏è **Stereotypes** - ¬´interface¬ª, ¬´abstract¬ª with proper guillemets
- üîó **Member-level edges** - Revolutionary FK syntax: `Order.customerId -> Customer.id`
- ‚öôÔ∏è **Method signatures** - Full parameters with types and return values

[See all class diagram examples ‚Üí](./examples/class-diagrams/)

- Simple inheritance (abstract classes)
- Interface implementation
- Generic collections
- Design patterns (Factory, Observer)
- Domain models with foreign keys

## üéØ Current Status (October 2025)

### ‚úÖ Completed

**Software Diagrams:**

- [x] **61 shapes implemented** (52 flowchart/diagram + 9 block diagram shapes! üéâ)
  - Flowchart: Actors, circles, data/documents, data I/O, storage, process, specialized, annotations
  - Block Diagrams: Transfer functions, gain, integrator, differentiator, delay, saturation, junctions
- [x] **UML Class Diagrams** - Complete! üéâ
  - 3-compartment rendering (name, attributes, methods)
  - Generic type support (single, multiple, nested, bounded)
  - Visibility modifiers (+, -, #, ~)
  - Stereotypes (¬´interface¬ª, ¬´abstract¬ª)
  - Member-level edge connections for FK relationships
  - 18 shape tests + 8 parser tests passing
  - 6 comprehensive examples (patterns, domain models)
  - [See Class Diagram Examples ‚Üí](./examples/class-diagrams/)
- [x] **ELK layout engine integrated** - Replaced Dagre with superior Eclipse Layout Kernel
- [x] **SVG renderer functional** - Standards-compliant output
- [x] **Hierarchical containers - Complete! üéâ**
  - Full DSL syntax support for containers with styling and layout options
  - Nested containers (parser + renderer complete, layout 90%)
  - Cross-container edges fully supported
  - 148 container-related tests (95% passing)
  - [See Container Documentation ‚Üí](./docs/containers.md)

**Electrical Circuits (NEW!):**

- [x] **Profile-based architecture** - Multi-domain support (electrical, digital)
- [x] **Electrical DSL** - Clean syntax for circuits with parts, nets, analysis
- [x] **SPICE exporter** - Automatic netlist generation (18/18 tests ‚úÖ)
- [x] **IEEE schematic renderer** - Professional SVG schematics (21/21 tests ‚úÖ)
  - 8 standard symbols: R, C, L, V, I, GND, D, LED
  - Automatic layout and wire routing
  - Configurable styling and labels
  - [See Schematic Renderer ‚Üí](./packages/renderer-schematic/)
- [x] **Complete workflow validated** - 5 working examples with SPICE + schematics
  - [See Electrical Examples ‚Üí](./examples/electrical/)

**Testing & Infrastructure:**

- [x] **Test coverage** - 600+ tests passing across packages
- [x] **Monorepo architecture** - Clean package separation with pnpm workspaces

### üöß In Progress (Oct 17, 2025)

**Software Diagrams:**

- [x] **Hierarchical Containers** - ALL PHASES COMPLETE! üéâ
- [x] **UML Relationships** - Stereotypes, line styles, arrow types complete
- [x] **Use Case Diagrams** - Actors, use cases, system boundaries
- [x] **Block Diagrams** - Control systems with LaTeX/Simulink export
- [ ] **Pedigree Charts** - NEXT UP! Family trees for genealogy & genetics

**Research & Planning:**

See [docs/new-diagram-types-research.md](./docs/new-diagram-types-research.md) for analysis of:

- ‚úÖ Pedigree charts (genealogy, medical genetics) - **READY TO IMPLEMENT**
- Quantum circuit diagrams (quantum computing education)
- Network topology diagrams (IT infrastructure)
- UML timing diagrams (embedded systems, protocols)

### üîÆ Roadmap

**High Priority - Specialized Diagrams:**

1. **Pedigree Charts** (IN PROGRESS) - Family trees, medical genetics, genealogy
2. **Network Topology** (NEXT) - IT infrastructure, cloud architecture
3. **Quantum Circuits** (FUTURE) - Quantum computing, quantum algorithms
4. **UML Timing Diagrams** (FUTURE) - Real-time systems, protocol timing

**High Priority - Layout & Rendering:**

1. **Alternative Layout Algorithms** - Enable ELK's force/radial/stress for all diagram types
2. **Data-Driven Rendering** - Charts with actual data values (pie, bar, XY)
3. **Swim Lanes/Zones** - BPMN lane partitioning with role-based organization
4. **Time-Based Layouts** - Gantt charts, project timelines, roadmaps

**Medium Priority - Electrical/Digital:**

1. **Enhanced Circuit Symbols** - Transistors, MOSFETs, op-amps, analog ICs
2. **Advanced Wire Routing** - Orthogonal routing, junction dots, bus notation
3. **Component Rotation** - 90¬∞/180¬∞/270¬∞ orientation for circuits
4. **Digital Simulation** - Integrate with Icarus Verilog or similar tools
5. **PCB Export** - KiCad footprint mapping for PCB design

## üìö Documentation

- [Layout Research & ELK Migration](./docs/layout-research-2025.md)
- [Diagram Type Support Analysis](./docs/diagram-type-support.md) - 45 diagram types evaluated
- [New Diagram Types Research](./docs/new-diagram-types-research.md) - üÜï Feasibility analysis for pedigree, quantum, network, timing, SmartArt
- [Hierarchical Containers Design](./docs/hierarchical-containers-design.md) - Complete Phase 1-5 plan
- [Containers Guide](./docs/containers.md) - Complete container usage documentation
- [Use Case Diagram Guide](./examples/use-case-diagram/README.md) - UML use case documentation
- [Block Diagram Examples](./examples/block-diagrams/README.md) - Control systems guide
- [Dagre to ELK Migration](./docs/dagre-to-elk-migration.md)
- [Langium Migration Guide](./docs/langium-migration.md)

## üß™ Testing

```bash
# Run all tests
pnpm test

# Run tests for specific package
cd packages/core && pnpm test

# Run tests in watch mode (for development)
cd packages/core && pnpm test:watch

# Build all packages
pnpm build
```

**Test Coverage:**

**Software Diagrams:**

- Core: 345 tests (types, shapes, validation)
- Layout: 24 tests (ELK adapter)
- Renderer: 30 tests (SVG output)

**Electrical Circuits:**

- Parser: 5 tests (electrical profile parsing)
- SPICE Exporter: 18 tests (netlist generation)
- Schematic Renderer: 21 tests (IEEE symbol rendering)

**Total: 600+ tests passing** ‚úÖ

## üìã Requirements

- **Node.js** >= 18
- **pnpm** >= 8.15.0

## ü§ù Contributing

Contributions are welcome! This project follows **Test-Driven Development (TDD)**:

1. **Write tests first** (Red) - Define expected behavior
2. **Implement minimal code** (Green) - Make tests pass
3. **Refactor** (Refactor) - Keep tests passing while improving code

See [`.github/copilot-instructions.md`](./.github/copilot-instructions.md) for detailed development guidelines.

## üìä Shape Library (57 Total)

| Category        | Count | Shapes                                                                                          |
| --------------- | ----- | ----------------------------------------------------------------------------------------------- |
| **Actors**      | 8     | actor, actor-circle, actor-rect, person, group, role, agent, system-actor                       |
| **Circles**     | 10    | circle (5 sizes), dashed, dotted, thick, ellipse (wide/tall)                                    |
| **UML**         | 2     | ellipse-wide (use cases), system-boundary (system container)                                    |
| **Data & Docs** | 7     | document, document-multiple, stored-data, tape, card, note, paper                               |
| **Data I/O**    | 6     | data, input, output, manual-input, display, stored-data                                         |
| **Storage**     | 6     | database, cylinder, internal-storage, magnetic-disk, magnetic-tape, direct-access               |
| **Process**     | 9     | process, rect, subroutine, predefined, preparation, manual, manual-operation, loop-limit, merge |
| **Specialized** | 3     | cloud, delay, off-page-connector                                                                |
| **Annotations** | 3     | annotation-left, annotation-right, comment                                                      |
| **Pedigree**    | 3     | pedigree-male (square), pedigree-female (circle), pedigree-unknown (diamond)                    |

## üé® Supported Diagram Types

### Software Diagrams

| Status | Type              | Notes                                 |
| ------ | ----------------- | ------------------------------------- |
| ‚úÖ     | Flowcharts        | Full support                          |
| ‚úÖ     | Sequence diagrams | Full support                          |
| ‚úÖ     | Use case diagrams | NEW! Actors, use cases, boundaries üéâ |
| ‚úÖ     | Class diagrams    | Full support                          |
| ‚úÖ     | State diagrams    | Full support                          |
| ‚úÖ     | ER diagrams       | Full support                          |
| ‚úÖ     | C4 diagrams       | Container support complete! üéâ        |
| üü°     | BPMN              | Swim lanes coming soon                |

### Electrical & Digital Circuits (NEW!)

| Status | Type                | Notes                                     |
| ------ | ------------------- | ----------------------------------------- |
| ‚úÖ     | Analog circuits     | R, C, L, V, I sources + SPICE export      |
| ‚úÖ     | Power supplies      | Voltage dividers, filters, regulators     |
| ‚úÖ     | LED circuits        | Current limiting, indicators              |
| ‚úÖ     | Schematic rendering | IEEE-standard SVG schematics              |
| ‚úÖ     | Digital logic       | Grammar ready, Verilog export coming soon |
| üü°     | Mixed-signal        | Analog + digital in same circuit (future) |

### Medical & Genetics (NEW!)

| Status | Type            | Notes                                          |
| ------ | --------------- | ---------------------------------------------- |
| ‚úÖ     | Pedigree charts | Male/female/unknown shapes, genetic markers üéâ |
| ‚úÖ     | Inheritance     | Affected, carrier, normal status               |
| ‚úÖ     | Relationships   | Marriage, consanguinity (double line)          |
| ‚úÖ     | Vital status    | Deceased marker (diagonal line)                |

## üöÄ What Makes Runiq Unique?

**For Software Engineers:**

- ‚ú® Version control friendly (plain text)
- ‚ú® Embed diagrams in Markdown/docs
- ‚ú® Consistent styling across teams
- ‚ú® No vendor lock-in (open format)

**For Hardware Engineers (NEW!):**

- ‚ö° **Text ‚Üí SPICE + Schematic** from single source (no other tool does this!)
- ‚ö° Design ‚Üí Simulate ‚Üí Document workflow
- ‚ö° Version control electrical circuits like code
- ‚ö° IEEE-standard professional schematics
- ‚ö° Automatic ground normalization
- ‚ö° Compatible with industry tools (ngspice, LTspice)
  | üü° | Mind maps | Partial support |
  | üü° | Timeline/Gantt | Time-based layouts planned |

[See full analysis of 45 diagram types ‚Üí](./docs/diagram-type-support.md)

## üìÑ License

MIT ¬© 2025 Justin Greywolf

## üôè Acknowledgments

- [Eclipse Layout Kernel (ELK)](https://www.eclipse.org/elk/) - Professional graph layout
- [Langium](https://langium.org/) - Language engineering toolkit
- [Font Awesome](https://fontawesome.com/) - Icon library
- [SvelteKit](https://kit.svelte.dev/) - Web framework
- [Vitest](https://vitest.dev/) - Testing framework

---

**Built with ‚ù§Ô∏è using Test-Driven Development** | [Report Issues](https://github.com/jgreywolf/runiq/issues) | [Contribute](https://github.com/jgreywolf/runiq/pulls)
