Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/hlug/Documents/GitHub/Verilog/Lab01/tb_FullAdder_isim_beh.exe -prj C:/Users/hlug/Documents/GitHub/Verilog/Lab01/tb_FullAdder_beh.prj work.tb_FullAdder work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/hlug/Documents/GitHub/Verilog/Lab01/src/FullAdder.v" into library work
Analyzing Verilog file "C:/Users/hlug/Documents/GitHub/Verilog/Lab01/tb/tb_FullAdder.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FullAdder
Compiling module tb_FullAdder
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/hlug/Documents/GitHub/Verilog/Lab01/tb_FullAdder_isim_beh.exe
Fuse Memory Usage: 30068 KB
Fuse CPU Usage: 374 ms
