<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stm32f1/cpu.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_e87737e7b17464df022d8313b0e30619.html">stm32f1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1_2cpu_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2013 INRIA</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (C) 2014 Freie Universität Berlin</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (C) 2016 TriaGnoSys GmbH</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser General</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Public License v2.1. See the file LICENSE in the top level directory for more</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * details.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;cpu.h&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;periph_conf.h&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="init_8h.html">periph/init.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* Configuration of flash access cycles */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#if CLOCK_CORECLOCK &lt;= 24000000</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="stm32f1_2cpu_8c.html#a5880bb515c97df54b83986264aac9157">   34</a></span>&#160;<span class="preprocessor">#define FLASH_LATENCY (0) </span><span class="comment">/* Zero wait state, if 0 &lt; SYSCLK≤ 24 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#elif CLOCK_CORECLOCK &lt;= 48000000</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define FLASH_LATENCY (1) </span><span class="comment">/* One wait states, if 24 MHz &lt; SYSCLK ≤ 48 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#elif CLOCK_CORECLOCK &lt;= 72000000</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define FLASH_LATENCY (2) </span><span class="comment">/* Two wait states, if 48 MHz &lt; SYSCLK ≤ 72 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* See if we want to use the PLL */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined(CLOCK_PLL_DIV) || defined(CLOCK_PLL_MUL)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define CLOCK_USE_PLL              1</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="stm32f1_2cpu_8c.html#a8dc6f59497ff407016c464fb10f9ece8">   45</a></span>&#160;<span class="preprocessor">#define CLOCK_USE_PLL              0</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* Check the source to be used and parameters */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#if defined(CLOCK_HSI) &amp;&amp; defined(CLOCK_HSE)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#error &quot;Only provide one of two CLOCK_HSI/CLOCK_HSE&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#elif (CLOCK_USE_PLL == 1) &amp;&amp; (!defined(CLOCK_PLL_MUL) || !defined(CLOCK_PLL_DIV))</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#error &quot;When using PLL both CLOCK_PLL_DIV and CLOCK_PLL_MUL must be provided&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#elif CLOCK_HSI</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define CLOCK_CR_SOURCE            RCC_CR_HSION</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define CLOCK_CR_SOURCE_RDY        RCC_CR_HSIRDY</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define CLOCK_PLL_DIVMSK           0</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define CLOCK_PLL_SOURCE           0</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define CLOCK_DISABLE_HSI          0</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#if (CLOCK_USE_PLL == 0)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define CLOCK_CFGR_SW              RCC_CFGR_SW_HSI</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define CLOCK_CFGR_SW_RDY          RCC_CFGR_SWS_HSI</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#elif (CLOCK_PLL_DIV != 2)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#error &quot;CLOCK_PLL_DIV can only be 2 for the HSI&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#elif CLOCK_HSE</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define CLOCK_CR_SOURCE            RCC_CR_HSEON</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define CLOCK_CR_SOURCE_RDY        RCC_CR_HSERDY</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define CLOCK_PLL_SOURCE           RCC_CFGR_PLLSRC</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define CLOCK_DISABLE_HSI          1</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#if (CLOCK_USE_PLL == 0)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define CLOCK_CFGR_SW              RCC_CFGR_SW_HSE</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define CLOCK_CFGR_SW_RDY          RCC_CFGR_SWS_HSE</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#elif (CLOCK_PLL_DIV == 2)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define CLOCK_PLL_DIVMSK           RCC_CFGR_PLLXTPRE</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#elif (CLOCK_PLL_DIV == 1)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define CLOCK_PLL_DIVMSK           0</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#elif defined(CLOCK_PLL_DIV)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#error &quot;HSE divider must be 1 or 2&quot;</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#error &quot;Please provide CLOCK_HSI or CLOCK_HSE in boards/NAME/includes/perhip_cpu.h&quot;</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#if (CLOCK_USE_PLL == 1)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define CLOCK_CFGR_SW              RCC_CFGR_SW_PLL</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define CLOCK_CFGR_SW_RDY          RCC_CFGR_SWS_PLL</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#if CLOCK_PLL_MUL &gt; 16</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#error &quot;PLL multiplier cannot exceed 16 times&quot;</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#elif CLOCK_PLL_MUL &lt; 2</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#error &quot;PLL multiplier cannot be set to 1 or lower&quot;</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">  101</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">cpu_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">/* initialize the Cortex-M core */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a>();</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">/* initialize system clocks */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a>();</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">/* trigger static peripheral initialization */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="group__drivers__periph__init.html#ga2cd4bdd061501508fe71aa672f690e81">periph_init</a>();</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">/* Reset the RCC clock configuration to the default reset state(for debug purpose) */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">/* Set HSION bit */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (uint32_t)0x00000001;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="comment">/* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)0xF0FF0000;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFEF6FFFF;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="comment">/* Reset HSEBYP bit */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFFFBFFFF;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="comment">/* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)0xFF80FFFF;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="comment">/* Disable all interrupts and clear pending bits  */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = (uint32_t)0x009F0000;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="comment">/* SYSCLK, HCLK, PCLK2 and PCLK1 configuration */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="comment">/* Enable high speed clock source */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((uint32_t)CLOCK_CR_SOURCE);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">/* Wait till the high speed clock source is ready</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">     * NOTE: the MCU will stay here forever if you use an external clock source and it&#39;s not connected */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; CLOCK_CR_SOURCE_RDY) == 0) {}</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">/* Enable prefetch buffer and set flash wait state */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="cc26x0__vims_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = (uint32_t)(<a class="code" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a> | <a class="code" href="stm32f1_2cpu_8c.html#a5880bb515c97df54b83986264aac9157">FLASH_LATENCY</a>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">/* HCLK = SYSCLK */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a11f66224742678d401efba36fb4d9164">CLOCK_AHB_DIV</a>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">/* PCLK2 = HCLK */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a34259b3a8aae08bd77bab9cecdf1398e">CLOCK_APB2_DIV</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">/* PCLK1 = HCLK */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a2cad8e54e6cdecca5c8a58a411ef5a93">CLOCK_APB1_DIV</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#if (CLOCK_USE_PLL == 1)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="comment">/*  PLL configuration: PLLCLK = CLOCK_SOURCE / PLL_DIV * PLL_MUL */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(CLOCK_PLL_SOURCE | CLOCK_PLL_DIVMSK | ((<a class="code" href="boards_2arduino-due_2include_2periph__conf_8h.html#a902a38d6dfe9bc80271132ace0d1ca69">CLOCK_PLL_MUL</a> - 2) &lt;&lt; 18));</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">/* Enable PLL */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">/* Wait till PLL is ready */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0) {}</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">/* Select the system clock source */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= ~((uint32_t)(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)CLOCK_CFGR_SW;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">/* Wait till selected system clock source is ready */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != CLOCK_CFGR_SW_RDY) {}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#if CLOCK_DISABLE_HSI</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) != 0) {}</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;}</div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02790">stm32f030x8.h:2790</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a11f66224742678d401efba36fb4d9164"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a11f66224742678d401efba36fb4d9164">CLOCK_AHB_DIV</a></div><div class="ttdeci">#define CLOCK_AHB_DIV</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00042">periph_conf.h:42</a></div></div>
<div class="ttc" id="init_8h_html"><div class="ttname"><a href="init_8h.html">init.h</a></div><div class="ttdoc">Common peripheral driver initialization interface. </div></div>
<div class="ttc" id="boards_2arduino-due_2include_2periph__conf_8h_html_a902a38d6dfe9bc80271132ace0d1ca69"><div class="ttname"><a href="boards_2arduino-due_2include_2periph__conf_8h.html#a902a38d6dfe9bc80271132ace0d1ca69">CLOCK_PLL_MUL</a></div><div class="ttdeci">#define CLOCK_PLL_MUL</div><div class="ttdef"><b>Definition:</b> <a href="boards_2arduino-due_2include_2periph__conf_8h_source.html#l00043">periph_conf.h:43</a></div></div>
<div class="ttc" id="cc26x0__vims_8h_html_a844ea28ba1e0a5a0e497f16b61ea306b"><div class="ttname"><a href="cc26x0__vims_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a></div><div class="ttdeci">#define FLASH</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__vims_8h_source.html#l00180">cc26x0_vims.h:180</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a34259b3a8aae08bd77bab9cecdf1398e"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a34259b3a8aae08bd77bab9cecdf1398e">CLOCK_APB2_DIV</a></div><div class="ttdeci">#define CLOCK_APB2_DIV</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00043">periph_conf.h:43</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02744">stm32f030x8.h:2744</a></div></div>
<div class="ttc" id="lpc11u34_2cpu_8c_html_a77a5156421b30155252c84627925814b"><div class="ttname"><a href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a></div><div class="ttdeci">void clk_init(void)</div><div class="ttdoc">Initialize the CPU clock. </div><div class="ttdef"><b>Definition:</b> <a href="lpc11u34_2cpu_8c_source.html#l00039">cpu.c:39</a></div></div>
<div class="ttc" id="stm32f1_2cpu_8c_html_a5880bb515c97df54b83986264aac9157"><div class="ttname"><a href="stm32f1_2cpu_8c.html#a5880bb515c97df54b83986264aac9157">FLASH_LATENCY</a></div><div class="ttdeci">#define FLASH_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f1_2cpu_8c_source.html#l00034">cpu.c:34</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00543">stm32f030x8.h:543</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5285ab198307213dce0629f9b7c6fc86"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a></div><div class="ttdeci">#define FLASH_ACR_PRFTBE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l01686">stm32f030x8.h:1686</a></div></div>
<div class="ttc" id="group__drivers__periph__init_html_ga2cd4bdd061501508fe71aa672f690e81"><div class="ttname"><a href="group__drivers__periph__init.html#ga2cd4bdd061501508fe71aa672f690e81">periph_init</a></div><div class="ttdeci">void periph_init(void)</div><div class="ttdoc">Common peripheral initialization function. </div><div class="ttdef"><b>Definition:</b> <a href="init_8c_source.html#l00023">init.c:23</a></div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga560ad8614ae03841a10b489f4370bc51"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">cpu_init</a></div><div class="ttdeci">void cpu_init(void)</div><div class="ttdoc">Initialize the CPU, set IRQ priorities. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2cpu_8c_source.html#l00026">cpu.c:26</a></div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga618ef3d6a7eede1d913eff0873ff9012"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a></div><div class="ttdeci">void cortexm_init(void)</div><div class="ttdoc">Initialize Cortex-M specific core parts of the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cortexm__init_8c_source.html#l00029">cortexm_init.c:29</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a2cad8e54e6cdecca5c8a58a411ef5a93"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a2cad8e54e6cdecca5c8a58a411ef5a93">CLOCK_APB1_DIV</a></div><div class="ttdeci">#define CLOCK_APB1_DIV</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00044">periph_conf.h:44</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02801">stm32f030x8.h:2801</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02784">stm32f030x8.h:2784</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02741">stm32f030x8.h:2741</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02781">stm32f030x8.h:2781</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:58 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
