\hypertarget{struct_f_m_c___s_d_r_a_m___timing_type_def}{}\doxysection{FMC\+\_\+\+SDRAM\+\_\+\+Timing\+Type\+Def Struct Reference}
\label{struct_f_m_c___s_d_r_a_m___timing_type_def}\index{FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}}


FMC SDRAM Timing parameters structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+ll\+\_\+fmc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0f5789baa8b6011855a2eacda1233960}{Load\+To\+Active\+Delay}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0187ada95f0f6bd759815ab0726f044c}{Exit\+Self\+Refresh\+Delay}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_ab3c404cd50c7929cec8a50eb807a4bf9}{Self\+Refresh\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_abad82a3fc84ba674ad2be56e99462bee}{Row\+Cycle\+Delay}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a53fc20897927686901b6402366ce0629}{Write\+Recovery\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a5407d40d8106afbe24cb73d04d2dbae4}{RPDelay}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def_a0af8f0dd975acf4edfec5b950d26a451}{RCDDelay}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FMC SDRAM Timing parameters structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00397}{397}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___timing_type_def_a0187ada95f0f6bd759815ab0726f044c}\label{struct_f_m_c___s_d_r_a_m___timing_type_def_a0187ada95f0f6bd759815ab0726f044c}} 
\index{FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}!ExitSelfRefreshDelay@{ExitSelfRefreshDelay}}
\index{ExitSelfRefreshDelay@{ExitSelfRefreshDelay}!FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{ExitSelfRefreshDelay}{ExitSelfRefreshDelay}}
{\footnotesize\ttfamily uint32\+\_\+t Exit\+Self\+Refresh\+Delay}

Defines the delay from releasing the self refresh command to issuing the Activate command in number of memory clock cycles. This parameter can be a value between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00403}{403}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___timing_type_def_a0f5789baa8b6011855a2eacda1233960}\label{struct_f_m_c___s_d_r_a_m___timing_type_def_a0f5789baa8b6011855a2eacda1233960}} 
\index{FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}!LoadToActiveDelay@{LoadToActiveDelay}}
\index{LoadToActiveDelay@{LoadToActiveDelay}!FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{LoadToActiveDelay}{LoadToActiveDelay}}
{\footnotesize\ttfamily uint32\+\_\+t Load\+To\+Active\+Delay}

Defines the delay between a Load Mode Register command and an active or Refresh command in number of memory clock cycles. This parameter can be a value between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00399}{399}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___timing_type_def_a0af8f0dd975acf4edfec5b950d26a451}\label{struct_f_m_c___s_d_r_a_m___timing_type_def_a0af8f0dd975acf4edfec5b950d26a451}} 
\index{FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}!RCDDelay@{RCDDelay}}
\index{RCDDelay@{RCDDelay}!FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{RCDDelay}{RCDDelay}}
{\footnotesize\ttfamily uint32\+\_\+t RCDDelay}

Defines the delay between the Activate Command and a Read/\+Write command in number of memory clock cycles. This parameter can be a value between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00423}{423}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___timing_type_def_abad82a3fc84ba674ad2be56e99462bee}\label{struct_f_m_c___s_d_r_a_m___timing_type_def_abad82a3fc84ba674ad2be56e99462bee}} 
\index{FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}!RowCycleDelay@{RowCycleDelay}}
\index{RowCycleDelay@{RowCycleDelay}!FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{RowCycleDelay}{RowCycleDelay}}
{\footnotesize\ttfamily uint32\+\_\+t Row\+Cycle\+Delay}

Defines the delay between the Refresh command and the Activate command and the delay between two consecutive Refresh commands in number of memory clock cycles. This parameter can be a value between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00411}{411}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___timing_type_def_a5407d40d8106afbe24cb73d04d2dbae4}\label{struct_f_m_c___s_d_r_a_m___timing_type_def_a5407d40d8106afbe24cb73d04d2dbae4}} 
\index{FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}!RPDelay@{RPDelay}}
\index{RPDelay@{RPDelay}!FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{RPDelay}{RPDelay}}
{\footnotesize\ttfamily uint32\+\_\+t RPDelay}

Defines the delay between a Precharge Command and an other command in number of memory clock cycles. This parameter can be a value between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00419}{419}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___timing_type_def_ab3c404cd50c7929cec8a50eb807a4bf9}\label{struct_f_m_c___s_d_r_a_m___timing_type_def_ab3c404cd50c7929cec8a50eb807a4bf9}} 
\index{FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}!SelfRefreshTime@{SelfRefreshTime}}
\index{SelfRefreshTime@{SelfRefreshTime}!FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{SelfRefreshTime}{SelfRefreshTime}}
{\footnotesize\ttfamily uint32\+\_\+t Self\+Refresh\+Time}

Defines the minimum Self Refresh period in number of memory clock cycles. This parameter can be a value between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00407}{407}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___timing_type_def_a53fc20897927686901b6402366ce0629}\label{struct_f_m_c___s_d_r_a_m___timing_type_def_a53fc20897927686901b6402366ce0629}} 
\index{FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}!WriteRecoveryTime@{WriteRecoveryTime}}
\index{WriteRecoveryTime@{WriteRecoveryTime}!FMC\_SDRAM\_TimingTypeDef@{FMC\_SDRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{WriteRecoveryTime}{WriteRecoveryTime}}
{\footnotesize\ttfamily uint32\+\_\+t Write\+Recovery\+Time}

Defines the Write recovery Time in number of memory clock cycles. This parameter can be a value between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00416}{416}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__ll__fmc_8h}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}\end{DoxyCompactItemize}
