{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575929390786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575929390786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 23:09:50 2019 " "Processing started: Mon Dec 09 23:09:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575929390786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575929390786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler " "Command: quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575929390786 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575929391252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/test_benches/sampler_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/test_benches/sampler_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sampler_tb-behavioral " "Found design unit 1: sampler_tb-behavioral" {  } { { "../../test_benches/sampler_tb.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/test_benches/sampler_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575929392023 ""} { "Info" "ISGN_ENTITY_NAME" "1 sampler_tb " "Found entity 1: sampler_tb" {  } { { "../../test_benches/sampler_tb.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/test_benches/sampler_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575929392023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575929392023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sampler-rtl " "Found design unit 1: sampler-rtl" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575929392026 ""} { "Info" "ISGN_ENTITY_NAME" "1 sampler " "Found entity 1: sampler" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575929392026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575929392026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sampler " "Elaborating entity \"sampler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575929392151 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[0\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[0\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392158 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[0\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[0\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392158 "|sampler"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[1\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[1\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392158 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[1\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[1\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392158 "|sampler"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[2\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[2\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392158 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[2\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[2\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392158 "|sampler"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[3\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[3\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392159 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[3\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[3\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392159 "|sampler"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[4\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[4\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392159 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[4\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[4\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392159 "|sampler"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[5\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[5\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392159 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[5\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[5\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392159 "|sampler"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[6\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[6\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392159 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[6\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[6\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392159 "|sampler"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[7\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[7\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392159 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[7\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[7\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392159 "|sampler"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[8\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[8\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392159 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[8\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[8\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392159 "|sampler"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[9\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[9\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392159 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[9\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[9\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392159 "|sampler"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[10\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[10\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392159 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[10\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[10\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392160 "|sampler"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "r_DATA\[11\] sampler.vhd(34) " "HDL error at sampler.vhd(34): can't infer register for \"r_DATA\[11\]\" because its behavior does not match any supported register model" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1575929392160 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_DATA\[11\] sampler.vhd(32) " "Inferred latch for \"r_DATA\[11\]\" at sampler.vhd(32)" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575929392160 "|sampler"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "sampler.vhd(34) " "HDL error at sampler.vhd(34): couldn't implement registers for assignments on this clock edge" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 34 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1575929392160 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "sampler.vhd(36) " "HDL error at sampler.vhd(36): couldn't implement registers for assignments on this clock edge" {  } { { "sampler.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/sampler/sampler.vhd" 36 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1575929392160 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1575929392162 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575929392308 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 09 23:09:52 2019 " "Processing ended: Mon Dec 09 23:09:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575929392308 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575929392308 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575929392308 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575929392308 ""}
