// Seed: 1119428196
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    input  id_3,
    input  id_4,
    input  id_5
);
endmodule
`define pp_6 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_6 = id_0[1 : !1];
endmodule
`define pp_7 0
`timescale 1 ps / 1 ps
