{
  "family": "ESP32-P4",
  "architecture": "arm-cortex-m3",
  "vendor": "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.",
  "mcus": {
    "ESP32-P4": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x500DE000"
            },
            {
              "name": "LP_ADC",
              "base": "0x50127000",
              "irq": 9
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Register"
            },
            "CTRL2": {
              "offset": "0x04",
              "size": 32,
              "description": "Register"
            },
            "FILTER_CTRL1": {
              "offset": "0x08",
              "size": 32,
              "description": "Register"
            },
            "FSM_WAIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Register"
            },
            "SAR1_STATUS": {
              "offset": "0x10",
              "size": 32,
              "description": "Register"
            },
            "SAR2_STATUS": {
              "offset": "0x14",
              "size": 32,
              "description": "Register"
            },
            "SAR1_PATT_TAB1": {
              "offset": "0x18",
              "size": 32,
              "description": "Register"
            },
            "SAR1_PATT_TAB2": {
              "offset": "0x1C",
              "size": 32,
              "description": "Register"
            },
            "SAR1_PATT_TAB3": {
              "offset": "0x20",
              "size": 32,
              "description": "Register"
            },
            "SAR1_PATT_TAB4": {
              "offset": "0x24",
              "size": 32,
              "description": "Register"
            },
            "SAR2_PATT_TAB1": {
              "offset": "0x28",
              "size": 32,
              "description": "Register"
            },
            "SAR2_PATT_TAB2": {
              "offset": "0x2C",
              "size": 32,
              "description": "Register"
            },
            "SAR2_PATT_TAB3": {
              "offset": "0x30",
              "size": 32,
              "description": "Register"
            },
            "SAR2_PATT_TAB4": {
              "offset": "0x34",
              "size": 32,
              "description": "Register"
            },
            "ARB_CTRL": {
              "offset": "0x38",
              "size": 32,
              "description": "Register"
            },
            "FILTER_CTRL0": {
              "offset": "0x3C",
              "size": 32,
              "description": "Register"
            },
            "SAR1_DATA_STATUS": {
              "offset": "0x40",
              "size": 32,
              "description": "Register"
            },
            "THRES0_CTRL": {
              "offset": "0x44",
              "size": 32,
              "description": "Register"
            },
            "THRES1_CTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "Register"
            },
            "THRES_CTRL": {
              "offset": "0x4C",
              "size": 32,
              "description": "Register"
            },
            "INT_ENA": {
              "offset": "0x50",
              "size": 32,
              "description": "Register"
            },
            "INT_RAW": {
              "offset": "0x54",
              "size": 32,
              "description": "Register"
            },
            "INT_ST": {
              "offset": "0x58",
              "size": 32,
              "description": "Register"
            },
            "INT_CLR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Register"
            },
            "DMA_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "Register"
            },
            "SAR2_DATA_STATUS": {
              "offset": "0x64",
              "size": 32,
              "description": "Register"
            },
            "CALI": {
              "offset": "0x68",
              "size": 32,
              "description": "Register"
            },
            "RND_ECO_LOW": {
              "offset": "0x6C",
              "size": 32,
              "description": "Register"
            },
            "RND_ECO_HIGH": {
              "offset": "0x70",
              "size": 32,
              "description": "Register"
            },
            "RND_ECO_CS": {
              "offset": "0x74",
              "size": 32,
              "description": "Register"
            },
            "CTRL_DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "Register"
            }
          },
          "bits": {
            "CTRL": {
              "START_FORCE": {
                "bit": 0,
                "description": "need_des"
              },
              "START": {
                "bit": 1,
                "description": "need_des"
              },
              "WORK_MODE": {
                "bit": 2,
                "description": "0: single mode, 1: double mode, 2: alternate mode",
                "width": 2
              },
              "SAR_SEL": {
                "bit": 4,
                "description": "0: SAR1, 1: SAR2, only work for single SAR mode"
              },
              "SAR_CLK_GATED": {
                "bit": 5,
                "description": "need_des"
              },
              "SAR_CLK_DIV": {
                "bit": 6,
                "description": "SAR clock divider",
                "width": 8
              },
              "SAR1_PATT_LEN": {
                "bit": 14,
                "description": "0 ~ 15 means length 1 ~ 16",
                "width": 4
              },
              "SAR2_PATT_LEN": {
                "bit": 18,
                "description": "0 ~ 15 means length 1 ~ 16",
                "width": 4
              },
              "SAR1_PATT_P_CLEAR": {
                "bit": 22,
                "description": "clear the pointer of pattern table for DIG ADC1 CTRL"
              },
              "SAR2_PATT_P_CLEAR": {
                "bit": 23,
                "description": "clear the pointer of pattern table for DIG ADC2 CTRL"
              },
              "DATA_SAR_SEL": {
                "bit": 24,
                "description": "1: sar_sel will be coded by the MSB of the 16-bit output data, in this case the resolution should not be larger than 11 bits."
              },
              "DATA_TO_I2S": {
                "bit": 25,
                "description": "1: I2S input data is from SAR ADC (for DMA), 0: I2S input data is from GPIO matrix"
              },
              "XPD_SAR1_FORCE": {
                "bit": 26,
                "description": "force option to xpd sar1 blocks",
                "width": 2
              },
              "XPD_SAR2_FORCE": {
                "bit": 28,
                "description": "force option to xpd sar2 blocks",
                "width": 2
              },
              "WAIT_ARB_CYCLE": {
                "bit": 30,
                "description": "wait arbit signal stable after sar_done",
                "width": 2
              }
            },
            "CTRL2": {
              "MEAS_NUM_LIMIT": {
                "bit": 0,
                "description": "need_des"
              },
              "MAX_MEAS_NUM": {
                "bit": 1,
                "description": "max conversion number",
                "width": 8
              },
              "SAR1_INV": {
                "bit": 9,
                "description": "1: data to DIG ADC1 CTRL is inverted, otherwise not"
              },
              "SAR2_INV": {
                "bit": 10,
                "description": "1: data to DIG ADC2 CTRL is inverted, otherwise not"
              },
              "TIMER_SEL": {
                "bit": 11,
                "description": "1: select saradc timer 0: i2s_ws trigger"
              },
              "TIMER_TARGET": {
                "bit": 12,
                "description": "to set saradc timer target",
                "width": 12
              },
              "TIMER_EN": {
                "bit": 24,
                "description": "to enable saradc timer trigger"
              }
            },
            "FILTER_CTRL1": {
              "FILTER_FACTOR1": {
                "bit": 26,
                "description": "need_des",
                "width": 3
              },
              "FILTER_FACTOR0": {
                "bit": 29,
                "description": "need_des",
                "width": 3
              }
            },
            "FSM_WAIT": {
              "XPD_WAIT": {
                "bit": 0,
                "description": "need_des",
                "width": 8
              },
              "RSTB_WAIT": {
                "bit": 8,
                "description": "need_des",
                "width": 8
              },
              "STANDBY_WAIT": {
                "bit": 16,
                "description": "need_des",
                "width": 8
              }
            },
            "SAR1_STATUS": {
              "SAR1_STATUS": {
                "bit": 0,
                "description": "SAR1_STATUS",
                "width": 32
              }
            },
            "SAR2_STATUS": {
              "SAR2_STATUS": {
                "bit": 0,
                "description": "SAR2_STATUS",
                "width": 32
              }
            },
            "SAR1_PATT_TAB1": {
              "SAR1_PATT_TAB1": {
                "bit": 0,
                "description": "item 0 ~ 3 for pattern table 1 (each item one byte)",
                "width": 24
              }
            },
            "SAR1_PATT_TAB2": {
              "SAR1_PATT_TAB2": {
                "bit": 0,
                "description": "Item 4 ~ 7 for pattern table 1 (each item one byte)",
                "width": 24
              }
            },
            "SAR1_PATT_TAB3": {
              "SAR1_PATT_TAB3": {
                "bit": 0,
                "description": "Item 8 ~ 11 for pattern table 1 (each item one byte)",
                "width": 24
              }
            },
            "SAR1_PATT_TAB4": {
              "SAR1_PATT_TAB4": {
                "bit": 0,
                "description": "Item 12 ~ 15 for pattern table 1 (each item one byte)",
                "width": 24
              }
            },
            "SAR2_PATT_TAB1": {
              "SAR2_PATT_TAB1": {
                "bit": 0,
                "description": "item 0 ~ 3 for pattern table 2 (each item one byte)",
                "width": 24
              }
            },
            "SAR2_PATT_TAB2": {
              "SAR2_PATT_TAB2": {
                "bit": 0,
                "description": "Item 4 ~ 7 for pattern table 2 (each item one byte)",
                "width": 24
              }
            },
            "SAR2_PATT_TAB3": {
              "SAR2_PATT_TAB3": {
                "bit": 0,
                "description": "Item 8 ~ 11 for pattern table 2 (each item one byte)",
                "width": 24
              }
            },
            "SAR2_PATT_TAB4": {
              "SAR2_PATT_TAB4": {
                "bit": 0,
                "description": "Item 12 ~ 15 for pattern table 2 (each item one byte)",
                "width": 24
              }
            },
            "ARB_CTRL": {
              "ARB_APB_FORCE": {
                "bit": 2,
                "description": "adc2 arbiter force to enableapb controller"
              },
              "ARB_RTC_FORCE": {
                "bit": 3,
                "description": "adc2 arbiter force to enable rtc controller"
              },
              "ARB_WIFI_FORCE": {
                "bit": 4,
                "description": "adc2 arbiter force to enable wifi controller"
              },
              "ARB_GRANT_FORCE": {
                "bit": 5,
                "description": "adc2 arbiter force grant"
              },
              "ARB_APB_PRIORITY": {
                "bit": 6,
                "description": "Set adc2 arbiterapb priority",
                "width": 2
              },
              "ARB_RTC_PRIORITY": {
                "bit": 8,
                "description": "Set adc2 arbiter rtc priority",
                "width": 2
              },
              "ARB_WIFI_PRIORITY": {
                "bit": 10,
                "description": "Set adc2 arbiter wifi priority",
                "width": 2
              },
              "ARB_FIX_PRIORITY": {
                "bit": 12,
                "description": "adc2 arbiter uses fixed priority"
              }
            },
            "FILTER_CTRL0": {
              "FILTER_CHANNEL1": {
                "bit": 14,
                "description": "need_des",
                "width": 5
              },
              "FILTER_CHANNEL0": {
                "bit": 19,
                "description": "apb_adc1_filter_factor",
                "width": 5
              },
              "FILTER_RESET": {
                "bit": 31,
                "description": "enable apb_adc1_filter"
              }
            },
            "SAR1_DATA_STATUS": {
              "APB_SARADC1_DATA": {
                "bit": 0,
                "description": "need_des",
                "width": 17
              }
            },
            "THRES0_CTRL": {
              "THRES0_CHANNEL": {
                "bit": 0,
                "description": "need_des",
                "width": 5
              },
              "THRES0_HIGH": {
                "bit": 5,
                "description": "saradc1's thres0 monitor thres",
                "width": 13
              },
              "THRES0_LOW": {
                "bit": 18,
                "description": "saradc1's thres0 monitor thres",
                "width": 13
              }
            },
            "THRES1_CTRL": {
              "THRES1_CHANNEL": {
                "bit": 0,
                "description": "need_des",
                "width": 5
              },
              "THRES1_HIGH": {
                "bit": 5,
                "description": "saradc1's thres0 monitor thres",
                "width": 13
              },
              "THRES1_LOW": {
                "bit": 18,
                "description": "saradc1's thres0 monitor thres",
                "width": 13
              }
            },
            "THRES_CTRL": {
              "THRES_ALL_EN": {
                "bit": 27,
                "description": "need_des"
              },
              "THRES3_EN": {
                "bit": 28,
                "description": "need_des"
              },
              "THRES2_EN": {
                "bit": 29,
                "description": "need_des"
              },
              "THRES1_EN": {
                "bit": 30,
                "description": "need_des"
              },
              "THRES0_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_ENA": {
              "THRES1_LOW_INT_ENA": {
                "bit": 26,
                "description": "need_des"
              },
              "THRES0_LOW_INT_ENA": {
                "bit": 27,
                "description": "need_des"
              },
              "THRES1_HIGH_INT_ENA": {
                "bit": 28,
                "description": "need_des"
              },
              "THRES0_HIGH_INT_ENA": {
                "bit": 29,
                "description": "need_des"
              },
              "SAR2_DONE_INT_ENA": {
                "bit": 30,
                "description": "need_des"
              },
              "SAR1_DONE_INT_ENA": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_RAW": {
              "THRES1_LOW_INT_RAW": {
                "bit": 26,
                "description": "need_des"
              },
              "THRES0_LOW_INT_RAW": {
                "bit": 27,
                "description": "need_des"
              },
              "THRES1_HIGH_INT_RAW": {
                "bit": 28,
                "description": "need_des"
              },
              "THRES0_HIGH_INT_RAW": {
                "bit": 29,
                "description": "need_des"
              },
              "SAR2_DONE_INT_RAW": {
                "bit": 30,
                "description": "need_des"
              },
              "SAR1_DONE_INT_RAW": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_ST": {
              "THRES1_LOW_INT_ST": {
                "bit": 26,
                "description": "need_des"
              },
              "THRES0_LOW_INT_ST": {
                "bit": 27,
                "description": "need_des"
              },
              "THRES1_HIGH_INT_ST": {
                "bit": 28,
                "description": "need_des"
              },
              "THRES0_HIGH_INT_ST": {
                "bit": 29,
                "description": "need_des"
              },
              "APB_SARADC2_DONE_INT_ST": {
                "bit": 30,
                "description": "need_des"
              },
              "APB_SARADC1_DONE_INT_ST": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_CLR": {
              "THRES1_LOW_INT_CLR": {
                "bit": 26,
                "description": "need_des"
              },
              "THRES0_LOW_INT_CLR": {
                "bit": 27,
                "description": "need_des"
              },
              "THRES1_HIGH_INT_CLR": {
                "bit": 28,
                "description": "need_des"
              },
              "THRES0_HIGH_INT_CLR": {
                "bit": 29,
                "description": "need_des"
              },
              "APB_SARADC2_DONE_INT_CLR": {
                "bit": 30,
                "description": "need_des"
              },
              "APB_SARADC1_DONE_INT_CLR": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "DMA_CONF": {
              "APB_ADC_EOF_NUM": {
                "bit": 0,
                "description": "the dma_in_suc_eof gen when sample cnt = spi_eof_num",
                "width": 16
              },
              "APB_ADC_RESET_FSM": {
                "bit": 30,
                "description": "reset_apb_adc_state"
              },
              "APB_ADC_TRANS": {
                "bit": 31,
                "description": "enable apb_adc use spi_dma"
              }
            },
            "SAR2_DATA_STATUS": {
              "APB_SARADC2_DATA": {
                "bit": 0,
                "description": "need_des",
                "width": 17
              }
            },
            "CALI": {
              "CFG": {
                "bit": 0,
                "description": "need_des",
                "width": 17
              }
            },
            "RND_ECO_LOW": {
              "RND_ECO_LOW": {
                "bit": 0,
                "description": "rnd eco low",
                "width": 32
              }
            },
            "RND_ECO_HIGH": {
              "RND_ECO_HIGH": {
                "bit": 0,
                "description": "rnd eco high",
                "width": 32
              }
            },
            "RND_ECO_CS": {
              "RND_ECO_EN": {
                "bit": 0,
                "description": "need_des"
              },
              "RND_ECO_RESULT": {
                "bit": 1,
                "description": "need_des"
              }
            },
            "CTRL_DATE": {
              "CTRL_DATE": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              },
              "CLK_EN": {
                "bit": 31,
                "description": "need_des"
              }
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x50090000",
              "irq": 69
            },
            {
              "name": "HMAC",
              "base": "0x50095000"
            },
            {
              "name": "RSA",
              "base": "0x50092000",
              "irq": 68
            },
            {
              "name": "SHA",
              "base": "0x50091000",
              "irq": 70
            }
          ],
          "registers": {
            "KEY_0": {
              "offset": "0x00",
              "size": 32,
              "description": "Key material key_0 configure register"
            },
            "KEY_1": {
              "offset": "0x04",
              "size": 32,
              "description": "Key material key_1 configure register"
            },
            "KEY_2": {
              "offset": "0x08",
              "size": 32,
              "description": "Key material key_2 configure register"
            },
            "KEY_3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Key material key_3 configure register"
            },
            "KEY_4": {
              "offset": "0x10",
              "size": 32,
              "description": "Key material key_4 configure register"
            },
            "KEY_5": {
              "offset": "0x14",
              "size": 32,
              "description": "Key material key_5 configure register"
            },
            "KEY_6": {
              "offset": "0x18",
              "size": 32,
              "description": "Key material key_6 configure register"
            },
            "KEY_7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Key material key_7 configure register"
            },
            "TEXT_IN_0": {
              "offset": "0x20",
              "size": 32,
              "description": "source text material text_in_0 configure register"
            },
            "TEXT_IN_1": {
              "offset": "0x24",
              "size": 32,
              "description": "source text material text_in_1 configure register"
            },
            "TEXT_IN_2": {
              "offset": "0x28",
              "size": 32,
              "description": "source text material text_in_2 configure register"
            },
            "TEXT_IN_3": {
              "offset": "0x2C",
              "size": 32,
              "description": "source text material text_in_3 configure register"
            },
            "TEXT_OUT_0": {
              "offset": "0x30",
              "size": 32,
              "description": "result text material text_out_0 configure register"
            },
            "TEXT_OUT_1": {
              "offset": "0x34",
              "size": 32,
              "description": "result text material text_out_1 configure register"
            },
            "TEXT_OUT_2": {
              "offset": "0x38",
              "size": 32,
              "description": "result text material text_out_2 configure register"
            },
            "TEXT_OUT_3": {
              "offset": "0x3C",
              "size": 32,
              "description": "result text material text_out_3 configure register"
            },
            "MODE": {
              "offset": "0x40",
              "size": 32,
              "description": "AES Mode register"
            },
            "ENDIAN": {
              "offset": "0x44",
              "size": 32,
              "description": "AES Endian configure register"
            },
            "TRIGGER": {
              "offset": "0x48",
              "size": 32,
              "description": "AES trigger register"
            },
            "STATE": {
              "offset": "0x4C",
              "size": 32,
              "description": "AES state register"
            },
            "IV_MEM[%s]": {
              "offset": "0x50",
              "size": 32,
              "description": "The memory that stores initialization vector"
            },
            "H_MEM[%s]": {
              "offset": "0x60",
              "size": 32,
              "description": "The memory that stores GCM hash subkey"
            },
            "J0_MEM[%s]": {
              "offset": "0x70",
              "size": 32,
              "description": "The memory that stores J0"
            },
            "T0_MEM[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "The memory that stores T0"
            },
            "DMA_ENABLE": {
              "offset": "0x90",
              "size": 32,
              "description": "DMA-AES working mode register"
            },
            "BLOCK_MODE": {
              "offset": "0x94",
              "size": 32,
              "description": "AES cipher block mode register"
            },
            "BLOCK_NUM": {
              "offset": "0x98",
              "size": 32,
              "description": "AES block number register"
            },
            "INC_SEL": {
              "offset": "0x9C",
              "size": 32,
              "description": "Standard incrementing function configure register"
            },
            "AAD_BLOCK_NUM": {
              "offset": "0xA0",
              "size": 32,
              "description": "Additional Authential Data block number register"
            },
            "REMAINDER_BIT_NUM": {
              "offset": "0xA4",
              "size": 32,
              "description": "AES remainder bit number register"
            },
            "CONTINUE": {
              "offset": "0xA8",
              "size": 32,
              "description": "AES continue register"
            },
            "INT_CLEAR": {
              "offset": "0xAC",
              "size": 32,
              "description": "AES Interrupt clear register"
            },
            "INT_ENA": {
              "offset": "0xB0",
              "size": 32,
              "description": "AES Interrupt enable register"
            },
            "DATE": {
              "offset": "0xB4",
              "size": 32,
              "description": "AES version control register"
            },
            "DMA_EXIT": {
              "offset": "0xB8",
              "size": 32,
              "description": "AES-DMA exit config"
            }
          },
          "bits": {
            "KEY_0": {
              "KEY_0": {
                "bit": 0,
                "description": "This bits stores key_0 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_1": {
              "KEY_1": {
                "bit": 0,
                "description": "This bits stores key_1 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_2": {
              "KEY_2": {
                "bit": 0,
                "description": "This bits stores key_2 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_3": {
              "KEY_3": {
                "bit": 0,
                "description": "This bits stores key_3 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_4": {
              "KEY_4": {
                "bit": 0,
                "description": "This bits stores key_4 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_5": {
              "KEY_5": {
                "bit": 0,
                "description": "This bits stores key_5 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_6": {
              "KEY_6": {
                "bit": 0,
                "description": "This bits stores key_6 that is a part of key material.",
                "width": 32
              }
            },
            "KEY_7": {
              "KEY_7": {
                "bit": 0,
                "description": "This bits stores key_7 that is a part of key material.",
                "width": 32
              }
            },
            "TEXT_IN_0": {
              "TEXT_IN_0": {
                "bit": 0,
                "description": "This bits stores text_in_0 that is a part of source text material.",
                "width": 32
              }
            },
            "TEXT_IN_1": {
              "TEXT_IN_1": {
                "bit": 0,
                "description": "This bits stores text_in_1 that is a part of source text material.",
                "width": 32
              }
            },
            "TEXT_IN_2": {
              "TEXT_IN_2": {
                "bit": 0,
                "description": "This bits stores text_in_2 that is a part of source text material.",
                "width": 32
              }
            },
            "TEXT_IN_3": {
              "TEXT_IN_3": {
                "bit": 0,
                "description": "This bits stores text_in_3 that is a part of source text material.",
                "width": 32
              }
            },
            "TEXT_OUT_0": {
              "TEXT_OUT_0": {
                "bit": 0,
                "description": "This bits stores text_out_0 that is a part of result text material.",
                "width": 32
              }
            },
            "TEXT_OUT_1": {
              "TEXT_OUT_1": {
                "bit": 0,
                "description": "This bits stores text_out_1 that is a part of result text material.",
                "width": 32
              }
            },
            "TEXT_OUT_2": {
              "TEXT_OUT_2": {
                "bit": 0,
                "description": "This bits stores text_out_2 that is a part of result text material.",
                "width": 32
              }
            },
            "TEXT_OUT_3": {
              "TEXT_OUT_3": {
                "bit": 0,
                "description": "This bits stores text_out_3 that is a part of result text material.",
                "width": 32
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "This bits decides which one operation mode will be used. 3'd0: AES-EN-128, 3'd1: AES-EN-192, 3'd2: AES-EN-256, 3'd4: AES-DE-128, 3'd5: AES-DE-192, 3'd6: AES-DE-256.",
                "width": 3
              }
            },
            "ENDIAN": {
              "ENDIAN": {
                "bit": 0,
                "description": "endian. [1:0] key endian, [3:2] text_in endian or in_stream endian,  [5:4] text_out endian or out_stream endian",
                "width": 6
              }
            },
            "TRIGGER": {
              "TRIGGER": {
                "bit": 0,
                "description": "Set this bit to start AES calculation."
              }
            },
            "STATE": {
              "STATE": {
                "bit": 0,
                "description": "Those bits shows AES status. For typical AES, 0: idle, 1: busy. For DMA-AES, 0: idle, 1: busy, 2: calculation_done.",
                "width": 2
              }
            },
            "DMA_ENABLE": {
              "DMA_ENABLE": {
                "bit": 0,
                "description": "1'b0: typical AES working mode, 1'b1: DMA-AES working mode."
              }
            },
            "BLOCK_MODE": {
              "BLOCK_MODE": {
                "bit": 0,
                "description": "Those bits decides which block mode will be used. 0x0: ECB, 0x1: CBC, 0x2: OFB, 0x3: CTR, 0x4: CFB-8, 0x5: CFB-128, 0x6: GCM, 0x7: reserved.",
                "width": 3
              }
            },
            "BLOCK_NUM": {
              "BLOCK_NUM": {
                "bit": 0,
                "description": "Those bits stores the number of Plaintext/ciphertext block.",
                "width": 32
              }
            },
            "INC_SEL": {
              "INC_SEL": {
                "bit": 0,
                "description": "This bit decides the standard incrementing function. 0: INC32. 1: INC128."
              }
            },
            "AAD_BLOCK_NUM": {
              "AAD_BLOCK_NUM": {
                "bit": 0,
                "description": "Those bits stores the number of AAD block.",
                "width": 32
              }
            },
            "REMAINDER_BIT_NUM": {
              "REMAINDER_BIT_NUM": {
                "bit": 0,
                "description": "Those bits stores the number of remainder bit.",
                "width": 7
              }
            },
            "CONTINUE": {
              "CONTINUE": {
                "bit": 0,
                "description": "Set this bit to continue GCM operation."
              }
            },
            "INT_CLEAR": {
              "INT_CLEAR": {
                "bit": 0,
                "description": "Set this bit to clear the AES interrupt."
              }
            },
            "INT_ENA": {
              "INT_ENA": {
                "bit": 0,
                "description": "Set this bit to enable interrupt that occurs when DMA-AES calculation is done."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This bits stores the version information of AES.",
                "width": 30
              }
            },
            "DMA_EXIT": {
              "DMA_EXIT": {
                "bit": 0,
                "description": "Set this register to leave calculation done stage. Recommend to use it after software finishes reading DMA's output buffer."
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "AHB_DMA",
              "base": "0x50085000",
              "irq": 56
            },
            {
              "name": "AXI_DMA",
              "base": "0x5008A000"
            },
            {
              "name": "DMA",
              "base": "0x50081000",
              "irq": 24
            },
            {
              "name": "H264_DMA",
              "base": "0x500A7000",
              "irq": 115
            }
          ],
          "registers": {
            "IN_INT_RAW_CH%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Raw status interrupt of channel 0"
            },
            "IN_INT_ST_CH%s": {
              "offset": "0x04",
              "size": 32,
              "description": "Masked interrupt of channel 0"
            },
            "IN_INT_ENA_CH%s": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt enable bits of channel 0"
            },
            "IN_INT_CLR_CH%s": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt clear bits of channel 0"
            },
            "OUT_INT_RAW_CH%s": {
              "offset": "0x30",
              "size": 32,
              "description": "Raw status interrupt of channel 0"
            },
            "OUT_INT_ST_CH%s": {
              "offset": "0x34",
              "size": 32,
              "description": "Masked interrupt of channel 0"
            },
            "OUT_INT_ENA_CH%s": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt enable bits of channel 0"
            },
            "OUT_INT_CLR_CH%s": {
              "offset": "0x3C",
              "size": 32,
              "description": "Interrupt clear bits of channel 0"
            },
            "AHB_TEST": {
              "offset": "0x60",
              "size": 32,
              "description": "reserved"
            },
            "MISC_CONF": {
              "offset": "0x64",
              "size": 32,
              "description": "MISC register"
            },
            "DATE": {
              "offset": "0x68",
              "size": 32,
              "description": "Version control register"
            },
            "IN_CONF0_CH%s": {
              "offset": "0x70",
              "size": 32,
              "description": "Configure 0 register of Rx channel 0"
            },
            "IN_CONF1_CH%s": {
              "offset": "0x74",
              "size": 32,
              "description": "Configure 1 register of Rx channel 0"
            },
            "INFIFO_STATUS_CH%s": {
              "offset": "0x78",
              "size": 32,
              "description": "Receive FIFO status of Rx channel 0"
            },
            "IN_POP_CH%s": {
              "offset": "0x7C",
              "size": 32,
              "description": "Pop control register of Rx channel 0"
            },
            "IN_LINK_CH%s": {
              "offset": "0x80",
              "size": 32,
              "description": "Link descriptor configure and control register of Rx channel 0"
            },
            "IN_STATE_CH%s": {
              "offset": "0x84",
              "size": 32,
              "description": "Receive status of Rx channel 0"
            },
            "IN_SUC_EOF_DES_ADDR_CH%s": {
              "offset": "0x88",
              "size": 32,
              "description": "Inlink descriptor address when EOF occurs of Rx channel 0"
            },
            "IN_ERR_EOF_DES_ADDR_CH%s": {
              "offset": "0x8C",
              "size": 32,
              "description": "Inlink descriptor address when errors occur of Rx channel 0"
            },
            "IN_DSCR_CH%s": {
              "offset": "0x90",
              "size": 32,
              "description": "Current inlink descriptor address of Rx channel 0"
            },
            "IN_DSCR_BF0_CH%s": {
              "offset": "0x94",
              "size": 32,
              "description": "The last inlink descriptor address of Rx channel 0"
            },
            "IN_DSCR_BF1_CH%s": {
              "offset": "0x98",
              "size": 32,
              "description": "The second-to-last inlink descriptor address of Rx channel 0"
            },
            "IN_PRI_CH%s": {
              "offset": "0x9C",
              "size": 32,
              "description": "Priority register of Rx channel 0"
            },
            "IN_PERI_SEL_CH%s": {
              "offset": "0xA0",
              "size": 32,
              "description": "Peripheral selection of Rx channel 0"
            },
            "OUT_CONF0_CH0": {
              "offset": "0xD0",
              "size": 32,
              "description": "Configure 0 register of Tx channel 0"
            },
            "OUT_CONF1_CH%s": {
              "offset": "0xD4",
              "size": 32,
              "description": "Configure 1 register of Tx channel 0"
            },
            "OUTFIFO_STATUS_CH%s": {
              "offset": "0xD8",
              "size": 32,
              "description": "Transmit FIFO status of Tx channel 0"
            },
            "OUT_PUSH_CH%s": {
              "offset": "0xDC",
              "size": 32,
              "description": "Push control register of Rx channel 0"
            },
            "OUT_LINK_CH%s": {
              "offset": "0xE0",
              "size": 32,
              "description": "Link descriptor configure and control register of Tx channel 0"
            },
            "OUT_STATE_CH%s": {
              "offset": "0xE4",
              "size": 32,
              "description": "Transmit status of Tx channel 0"
            },
            "OUT_EOF_DES_ADDR_CH%s": {
              "offset": "0xE8",
              "size": 32,
              "description": "Outlink descriptor address when EOF occurs of Tx channel 0"
            },
            "OUT_EOF_BFR_DES_ADDR_CH%s": {
              "offset": "0xEC",
              "size": 32,
              "description": "The last outlink descriptor address when EOF occurs of Tx channel 0"
            },
            "OUT_DSCR_CH%s": {
              "offset": "0xF0",
              "size": 32,
              "description": "Current inlink descriptor address of Tx channel 0"
            },
            "OUT_DSCR_BF0_CH%s": {
              "offset": "0xF4",
              "size": 32,
              "description": "The last inlink descriptor address of Tx channel 0"
            },
            "OUT_DSCR_BF1_CH%s": {
              "offset": "0xF8",
              "size": 32,
              "description": "The second-to-last inlink descriptor address of Tx channel 0"
            },
            "OUT_PRI_CH%s": {
              "offset": "0xFC",
              "size": 32,
              "description": "Priority register of Tx channel 0."
            },
            "OUT_PERI_SEL_CH%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Peripheral selection of Tx channel 0"
            },
            "OUT_CONF0_CH%s": {
              "offset": "0x190",
              "size": 32,
              "description": "Configure 0 register of Tx channel 1"
            },
            "OUT_CRC_INIT_DATA_CH%s": {
              "offset": "0x2BC",
              "size": 32,
              "description": "This register is used to config ch0 crc initial data(max 32 bit)"
            },
            "TX_CRC_WIDTH_CH%s": {
              "offset": "0x2C0",
              "size": 32,
              "description": "This register is used to confiig tx ch0 crc result width,2'b00 mean crc_width <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width  <=24,2'b11 mean 24<crc_width<=32"
            },
            "OUT_CRC_CLEAR_CH%s": {
              "offset": "0x2C4",
              "size": 32,
              "description": "This register is used to clear ch0 crc result"
            },
            "OUT_CRC_FINAL_RESULT_CH%s": {
              "offset": "0x2C8",
              "size": 32,
              "description": "This register is used to store ch0 crc result"
            },
            "TX_CRC_EN_WR_DATA_CH%s": {
              "offset": "0x2CC",
              "size": 32,
              "description": "This resister is used to config ch0 crc en for every bit"
            },
            "TX_CRC_EN_ADDR_CH%s": {
              "offset": "0x2D0",
              "size": 32,
              "description": "This register is used to config ch0 crc en addr"
            },
            "TX_CRC_DATA_EN_WR_DATA_CH%s": {
              "offset": "0x2D4",
              "size": 32,
              "description": "This register is used to config crc data_8bit en"
            },
            "TX_CRC_DATA_EN_ADDR_CH%s": {
              "offset": "0x2D8",
              "size": 32,
              "description": "This register is used to config addr of crc data_8bit en"
            },
            "TX_CH_ARB_WEIGH_CH%s": {
              "offset": "0x2DC",
              "size": 32,
              "description": "This register is used to config ch0 arbiter weigh"
            },
            "TX_ARB_WEIGH_OPT_DIR_CH%s": {
              "offset": "0x2E0",
              "size": 32,
              "description": "This register is used to config off or on weigh optimization"
            },
            "IN_CRC_INIT_DATA_CH%s": {
              "offset": "0x334",
              "size": 32,
              "description": "This register is used to config ch0 crc initial data(max 32 bit)"
            },
            "RX_CRC_WIDTH_CH%s": {
              "offset": "0x338",
              "size": 32,
              "description": "This register is used to confiig rx ch0 crc result width,2'b00 mean crc_width <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width  <=24,2'b11 mean 24<crc_width<=32"
            },
            "IN_CRC_CLEAR_CH%s": {
              "offset": "0x33C",
              "size": 32,
              "description": "This register is used to clear ch0 crc result"
            },
            "IN_CRC_FINAL_RESULT_CH%s": {
              "offset": "0x340",
              "size": 32,
              "description": "This register is used to store ch0 crc result"
            },
            "RX_CRC_EN_WR_DATA_CH%s": {
              "offset": "0x344",
              "size": 32,
              "description": "This resister is used to config ch0 crc en for every bit"
            },
            "RX_CRC_EN_ADDR_CH%s": {
              "offset": "0x348",
              "size": 32,
              "description": "This register is used to config ch0 crc en addr"
            },
            "RX_CRC_DATA_EN_WR_DATA_CH%s": {
              "offset": "0x34C",
              "size": 32,
              "description": "This register is used to config crc data_8bit en"
            },
            "RX_CRC_DATA_EN_ADDR_CH%s": {
              "offset": "0x350",
              "size": 32,
              "description": "This register is used to config addr of crc data_8bit en"
            },
            "RX_CH_ARB_WEIGH_CH%s": {
              "offset": "0x354",
              "size": 32,
              "description": "This register is used to config ch0 arbiter weigh"
            },
            "RX_ARB_WEIGH_OPT_DIR_CH%s": {
              "offset": "0x358",
              "size": 32,
              "description": "This register is used to config off or on weigh optimization"
            },
            "IN_LINK_ADDR_CH%s": {
              "offset": "0x3AC",
              "size": 32,
              "description": "Link descriptor configure of Rx channel 0"
            },
            "OUT_LINK_ADDR_CH%s": {
              "offset": "0x3B8",
              "size": 32,
              "description": "Link descriptor configure of Tx channel 0"
            },
            "INTR_MEM_START_ADDR": {
              "offset": "0x3C4",
              "size": 32,
              "description": "The start address of accessible address space."
            },
            "INTR_MEM_END_ADDR": {
              "offset": "0x3C8",
              "size": 32,
              "description": "The end address of accessible address space. The access address beyond this range would lead to descriptor error."
            },
            "ARB_TIMEOUT_TX": {
              "offset": "0x3CC",
              "size": 32,
              "description": "This retister is used to config arbiter time slice for tx dir"
            },
            "ARB_TIMEOUT_RX": {
              "offset": "0x3D0",
              "size": 32,
              "description": "This retister is used to config arbiter time slice for rx dir"
            },
            "WEIGHT_EN_TX": {
              "offset": "0x3D4",
              "size": 32,
              "description": "This register is used to config arbiter weigh function to on or off for tx dir"
            },
            "WEIGHT_EN_RX": {
              "offset": "0x3D8",
              "size": 32,
              "description": "This register is used to config arbiter weigh function to on or off for rx dir"
            }
          },
          "bits": {
            "IN_INT_RAW_CH%s": {
              "IN_DONE_CH_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0."
              },
              "IN_SUC_EOF_CH_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0 the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0."
              },
              "IN_ERR_EOF_CH_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals this raw interrupt is reserved."
              },
              "IN_DSCR_ERR_CH_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt bit turns to high level when detecting inlink descriptor error including owner error and the second and third word error of inlink descriptor for Rx channel 0."
              },
              "IN_DSCR_EMPTY_CH_INT_RAW": {
                "bit": 4,
                "description": "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed but there is no more inlink for Rx channel 0."
              },
              "INFIFO_OVF_CH_INT_RAW": {
                "bit": 5,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow."
              },
              "INFIFO_UDF_CH_INT_RAW": {
                "bit": 6,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow."
              }
            },
            "IN_INT_ST_CH%s": {
              "IN_DONE_CH_INT_ST": {
                "bit": 0,
                "description": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF_CH_INT_ST": {
                "bit": 1,
                "description": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF_CH_INT_ST": {
                "bit": 2,
                "description": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR_CH_INT_ST": {
                "bit": 3,
                "description": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY_CH_INT_ST": {
                "bit": 4,
                "description": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "INFIFO_OVF_CH_INT_ST": {
                "bit": 5,
                "description": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF_CH_INT_ST": {
                "bit": 6,
                "description": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "IN_INT_ENA_CH%s": {
              "IN_DONE_CH_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF_CH_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF_CH_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR_CH_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY_CH_INT_ENA": {
                "bit": 4,
                "description": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "INFIFO_OVF_CH_INT_ENA": {
                "bit": 5,
                "description": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF_CH_INT_ENA": {
                "bit": 6,
                "description": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "IN_INT_CLR_CH%s": {
              "IN_DONE_CH_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the IN_DONE_CH_INT interrupt."
              },
              "IN_SUC_EOF_CH_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
              },
              "IN_ERR_EOF_CH_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
              },
              "IN_DSCR_ERR_CH_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt."
              },
              "IN_DSCR_EMPTY_CH_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
              },
              "INFIFO_OVF_CH_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
              },
              "INFIFO_UDF_CH_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "OUT_INT_RAW_CH%s": {
              "OUT_DONE_CH_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0."
              },
              "OUT_EOF_CH_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0."
              },
              "OUT_DSCR_ERR_CH_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt bit turns to high level when detecting outlink descriptor error including owner error and the second and third word error of outlink descriptor for Tx channel 0."
              },
              "OUT_TOTAL_EOF_CH_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0."
              },
              "OUTFIFO_OVF_CH_INT_RAW": {
                "bit": 4,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is overflow."
              },
              "OUTFIFO_UDF_CH_INT_RAW": {
                "bit": 5,
                "description": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is underflow."
              }
            },
            "OUT_INT_ST_CH%s": {
              "OUT_DONE_CH_INT_ST": {
                "bit": 0,
                "description": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF_CH_INT_ST": {
                "bit": 1,
                "description": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
              },
              "OUT_DSCR_ERR_CH_INT_ST": {
                "bit": 2,
                "description": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF_CH_INT_ST": {
                "bit": 3,
                "description": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "OUTFIFO_OVF_CH_INT_ST": {
                "bit": 4,
                "description": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF_CH_INT_ST": {
                "bit": 5,
                "description": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "OUT_INT_ENA_CH%s": {
              "OUT_DONE_CH_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF_CH_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
              },
              "OUT_DSCR_ERR_CH_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF_CH_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "OUTFIFO_OVF_CH_INT_ENA": {
                "bit": 4,
                "description": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF_CH_INT_ENA": {
                "bit": 5,
                "description": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "OUT_INT_CLR_CH%s": {
              "OUT_DONE_CH_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
              },
              "OUT_EOF_CH_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
              },
              "OUT_DSCR_ERR_CH_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
              },
              "OUT_TOTAL_EOF_CH_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
              },
              "OUTFIFO_OVF_CH_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
              },
              "OUTFIFO_UDF_CH_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
              }
            },
            "AHB_TEST": {
              "AHB_TESTMODE": {
                "bit": 0,
                "description": "reserved",
                "width": 3
              },
              "AHB_TESTADDR": {
                "bit": 4,
                "description": "reserved",
                "width": 2
              }
            },
            "MISC_CONF": {
              "AHBM_RST_INTER": {
                "bit": 0,
                "description": "Set this bit then clear this bit to reset the internal ahb FSM."
              },
              "ARB_PRI_DIS": {
                "bit": 2,
                "description": "Set this bit to disable priority arbitration function."
              },
              "CLK_EN": {
                "bit": 3,
                "description": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "register version.",
                "width": 32
              }
            },
            "IN_CONF0_CH%s": {
              "IN_RST_CH": {
                "bit": 0,
                "description": "This bit is used to reset AHB_DMA channel 0 Rx FSM and Rx FIFO pointer."
              },
              "IN_LOOP_TEST_CH": {
                "bit": 1,
                "description": "reserved"
              },
              "INDSCR_BURST_EN_CH": {
                "bit": 2,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM."
              },
              "IN_DATA_BURST_EN_CH": {
                "bit": 3,
                "description": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM."
              },
              "MEM_TRANS_EN_CH": {
                "bit": 4,
                "description": "Set this bit 1 to enable automatic transmitting data from memory to memory via AHB_DMA."
              },
              "IN_ETM_EN_CH": {
                "bit": 5,
                "description": "Set this bit to 1 to enable etm control mode, dma Rx channel 0 is triggered by etm task."
              }
            },
            "IN_CONF1_CH%s": {
              "IN_CHECK_OWNER_CH": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              }
            },
            "INFIFO_STATUS_CH%s": {
              "INFIFO_FULL_CH": {
                "bit": 0,
                "description": "L1 Rx FIFO full signal for Rx channel 0."
              },
              "INFIFO_EMPTY_CH": {
                "bit": 1,
                "description": "L1 Rx FIFO empty signal for Rx channel 0."
              },
              "INFIFO_CNT_CH": {
                "bit": 2,
                "description": "The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.",
                "width": 6
              },
              "IN_REMAIN_UNDER_1B_CH": {
                "bit": 23,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_2B_CH": {
                "bit": 24,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_3B_CH": {
                "bit": 25,
                "description": "reserved"
              },
              "IN_REMAIN_UNDER_4B_CH": {
                "bit": 26,
                "description": "reserved"
              },
              "IN_BUF_HUNGRY_CH": {
                "bit": 27,
                "description": "reserved"
              }
            },
            "IN_POP_CH%s": {
              "INFIFO_RDATA_CH": {
                "bit": 0,
                "description": "This register stores the data popping from AHB_DMA FIFO.",
                "width": 12
              },
              "INFIFO_POP_CH": {
                "bit": 12,
                "description": "Set this bit to pop data from AHB_DMA FIFO."
              }
            },
            "IN_LINK_CH%s": {
              "INLINK_AUTO_RET_CH": {
                "bit": 0,
                "description": "Set this bit to return to current inlink descriptor's address when there are some errors in current receiving data."
              },
              "INLINK_STOP_CH": {
                "bit": 1,
                "description": "Set this bit to stop dealing with the inlink descriptors."
              },
              "INLINK_START_CH": {
                "bit": 2,
                "description": "Set this bit to start dealing with the inlink descriptors."
              },
              "INLINK_RESTART_CH": {
                "bit": 3,
                "description": "Set this bit to mount a new inlink descriptor."
              },
              "INLINK_PARK_CH": {
                "bit": 4,
                "description": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
              }
            },
            "IN_STATE_CH%s": {
              "INLINK_DSCR_ADDR_CH": {
                "bit": 0,
                "description": "This register stores the current inlink descriptor's address.",
                "width": 18
              },
              "IN_DSCR_STATE_CH": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "IN_STATE_CH": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "IN_SUC_EOF_DES_ADDR_CH%s": {
              "IN_SUC_EOF_DES_ADDR_CH": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "IN_ERR_EOF_DES_ADDR_CH%s": {
              "IN_ERR_EOF_DES_ADDR_CH": {
                "bit": 0,
                "description": "This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.",
                "width": 32
              }
            },
            "IN_DSCR_CH%s": {
              "INLINK_DSCR_CH": {
                "bit": 0,
                "description": "The address of the current inlink descriptor x.",
                "width": 32
              }
            },
            "IN_DSCR_BF0_CH%s": {
              "INLINK_DSCR_BF0_CH": {
                "bit": 0,
                "description": "The address of the last inlink descriptor x-1.",
                "width": 32
              }
            },
            "IN_DSCR_BF1_CH%s": {
              "INLINK_DSCR_BF1_CH": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "IN_PRI_CH%s": {
              "RX_PRI_CH": {
                "bit": 0,
                "description": "The priority of Rx channel 0. The larger of the value the higher of the priority.",
                "width": 4
              }
            },
            "IN_PERI_SEL_CH%s": {
              "PERI_IN_SEL_CH": {
                "bit": 0,
                "description": "This register is used to select peripheral for Rx channel 0. I3C. 1: Dummy. 2: UHCI0. 3: I2S0. 4: I2S1. 5: I2S2. 6: Dummy. 7: Dummy. 8: ADC_DAC. 9: Dummy. 10: RMT,11~15: Dummy",
                "width": 6
              }
            },
            "OUT_CONF0_CH0": {
              "OUT_RST_CH0": {
                "bit": 0,
                "description": "This bit is used to reset AHB_DMA channel 0 Tx FSM and Tx FIFO pointer."
              },
              "OUT_LOOP_TEST_CH0": {
                "bit": 1,
                "description": "reserved"
              },
              "OUT_AUTO_WRBACK_CH0": {
                "bit": 2,
                "description": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
              },
              "OUT_EOF_MODE_CH0": {
                "bit": 3,
                "description": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 0 is generated when data need to transmit has been popped from FIFO in AHB_DMA"
              },
              "OUTDSCR_BURST_EN_CH0": {
                "bit": 4,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM."
              },
              "OUT_DATA_BURST_EN_CH0": {
                "bit": 5,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 transmitting data when accessing internal SRAM."
              },
              "OUT_ETM_EN_CH0": {
                "bit": 6,
                "description": "Set this bit to 1 to enable etm control mode, dma Tx channel 0 is triggered by etm task."
              }
            },
            "OUT_CONF1_CH%s": {
              "OUT_CHECK_OWNER_CH": {
                "bit": 12,
                "description": "Set this bit to enable checking the owner attribute of the link descriptor."
              }
            },
            "OUTFIFO_STATUS_CH%s": {
              "OUTFIFO_FULL_CH": {
                "bit": 0,
                "description": "L1 Tx FIFO full signal for Tx channel 0."
              },
              "OUTFIFO_EMPTY_CH": {
                "bit": 1,
                "description": "L1 Tx FIFO empty signal for Tx channel 0."
              },
              "OUTFIFO_CNT_CH": {
                "bit": 2,
                "description": "The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.",
                "width": 6
              },
              "OUT_REMAIN_UNDER_1B_CH": {
                "bit": 23,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_2B_CH": {
                "bit": 24,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_3B_CH": {
                "bit": 25,
                "description": "reserved"
              },
              "OUT_REMAIN_UNDER_4B_CH": {
                "bit": 26,
                "description": "reserved"
              }
            },
            "OUT_PUSH_CH%s": {
              "OUTFIFO_WDATA_CH": {
                "bit": 0,
                "description": "This register stores the data that need to be pushed into AHB_DMA FIFO.",
                "width": 9
              },
              "OUTFIFO_PUSH_CH": {
                "bit": 9,
                "description": "Set this bit to push data into AHB_DMA FIFO."
              }
            },
            "OUT_LINK_CH%s": {
              "OUTLINK_STOP_CH": {
                "bit": 0,
                "description": "Set this bit to stop dealing with the outlink descriptors."
              },
              "OUTLINK_START_CH": {
                "bit": 1,
                "description": "Set this bit to start dealing with the outlink descriptors."
              },
              "OUTLINK_RESTART_CH": {
                "bit": 2,
                "description": "Set this bit to restart a new outlink from the last address."
              },
              "OUTLINK_PARK_CH": {
                "bit": 3,
                "description": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
              }
            },
            "OUT_STATE_CH%s": {
              "OUTLINK_DSCR_ADDR_CH": {
                "bit": 0,
                "description": "This register stores the current outlink descriptor's address.",
                "width": 18
              },
              "OUT_DSCR_STATE_CH": {
                "bit": 18,
                "description": "reserved",
                "width": 2
              },
              "OUT_STATE_CH": {
                "bit": 20,
                "description": "reserved",
                "width": 3
              }
            },
            "OUT_EOF_DES_ADDR_CH%s": {
              "OUT_EOF_DES_ADDR_CH": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.",
                "width": 32
              }
            },
            "OUT_EOF_BFR_DES_ADDR_CH%s": {
              "OUT_EOF_BFR_DES_ADDR_CH": {
                "bit": 0,
                "description": "This register stores the address of the outlink descriptor before the last outlink descriptor.",
                "width": 32
              }
            },
            "OUT_DSCR_CH%s": {
              "OUTLINK_DSCR_CH": {
                "bit": 0,
                "description": "The address of the current outlink descriptor y.",
                "width": 32
              }
            },
            "OUT_DSCR_BF0_CH%s": {
              "OUTLINK_DSCR_BF0_CH": {
                "bit": 0,
                "description": "The address of the last outlink descriptor y-1.",
                "width": 32
              }
            },
            "OUT_DSCR_BF1_CH%s": {
              "OUTLINK_DSCR_BF1_CH": {
                "bit": 0,
                "description": "The address of the second-to-last inlink descriptor x-2.",
                "width": 32
              }
            },
            "OUT_PRI_CH%s": {
              "TX_PRI_CH": {
                "bit": 0,
                "description": "The priority of Tx channel 0. The larger of the value the higher of the priority.",
                "width": 4
              }
            },
            "OUT_PERI_SEL_CH%s": {
              "PERI_OUT_SEL_CH": {
                "bit": 0,
                "description": "This register is used to select peripheral for Tx channel 0. I3C. 1: Dummy. 2: UHCI0. 3: I2S0. 4: I2S1. 5: I2S2. 6: Dummy. 7: Dummy. 8: ADC_DAC. 9: Dummy. 10: RMT,11~15: Dummy",
                "width": 6
              }
            },
            "OUT_CONF0_CH%s": {
              "OUT_RST_CH": {
                "bit": 0,
                "description": "This bit is used to reset AHB_DMA channel 1 Tx FSM and Tx FIFO pointer."
              },
              "OUT_LOOP_TEST_CH": {
                "bit": 1,
                "description": "reserved"
              },
              "OUT_AUTO_WRBACK_CH": {
                "bit": 2,
                "description": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
              },
              "OUT_EOF_MODE_CH": {
                "bit": 3,
                "description": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 1 is generated when data need to transmit has been popped from FIFO in AHB_DMA"
              },
              "OUTDSCR_BURST_EN_CH": {
                "bit": 4,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 1 reading link descriptor when accessing internal SRAM."
              },
              "OUT_DATA_BURST_EN_CH": {
                "bit": 5,
                "description": "Set this bit to 1 to enable INCR burst transfer for Tx channel 1 transmitting data when accessing internal SRAM."
              },
              "OUT_ETM_EN_CH": {
                "bit": 6,
                "description": "Set this bit to 1 to enable etm control mode, dma Tx channel 1 is triggered by etm task."
              }
            },
            "OUT_CRC_INIT_DATA_CH%s": {
              "OUT_CRC_INIT_DATA_CH": {
                "bit": 0,
                "description": "This register is used to config ch0 of tx crc initial value",
                "width": 32
              }
            },
            "TX_CRC_WIDTH_CH%s": {
              "TX_CRC_WIDTH_CH": {
                "bit": 0,
                "description": "reserved",
                "width": 2
              },
              "TX_CRC_LAUTCH_FLGA_CH": {
                "bit": 2,
                "description": "reserved"
              }
            },
            "OUT_CRC_CLEAR_CH%s": {
              "OUT_CRC_CLEAR_CH": {
                "bit": 0,
                "description": "This register is used to clear ch0 of tx crc result"
              }
            },
            "OUT_CRC_FINAL_RESULT_CH%s": {
              "OUT_CRC_FINAL_RESULT_CH": {
                "bit": 0,
                "description": "This register is used to store result ch0 of tx",
                "width": 32
              }
            },
            "TX_CRC_EN_WR_DATA_CH%s": {
              "TX_CRC_EN_WR_DATA_CH": {
                "bit": 0,
                "description": "This register is used to enable tx ch0 crc 32bit on/off",
                "width": 32
              }
            },
            "TX_CRC_EN_ADDR_CH%s": {
              "TX_CRC_EN_ADDR_CH": {
                "bit": 0,
                "description": "reserved",
                "width": 32
              }
            },
            "TX_CRC_DATA_EN_WR_DATA_CH%s": {
              "TX_CRC_DATA_EN_WR_DATA_CH": {
                "bit": 0,
                "description": "reserved",
                "width": 8
              }
            },
            "TX_CRC_DATA_EN_ADDR_CH%s": {
              "TX_CRC_DATA_EN_ADDR_CH": {
                "bit": 0,
                "description": "reserved",
                "width": 32
              }
            },
            "TX_CH_ARB_WEIGH_CH%s": {
              "TX_CH_ARB_WEIGH_CH": {
                "bit": 0,
                "description": "reserved",
                "width": 4
              }
            },
            "TX_ARB_WEIGH_OPT_DIR_CH%s": {
              "TX_ARB_WEIGH_OPT_DIR_CH": {
                "bit": 0,
                "description": "reserved"
              }
            },
            "IN_CRC_INIT_DATA_CH%s": {
              "IN_CRC_INIT_DATA_CH": {
                "bit": 0,
                "description": "This register is used to config ch0 of rx crc initial value",
                "width": 32
              }
            },
            "RX_CRC_WIDTH_CH%s": {
              "RX_CRC_WIDTH_CH": {
                "bit": 0,
                "description": "reserved",
                "width": 2
              },
              "RX_CRC_LAUTCH_FLGA_CH": {
                "bit": 2,
                "description": "reserved"
              }
            },
            "IN_CRC_CLEAR_CH%s": {
              "IN_CRC_CLEAR_CH": {
                "bit": 0,
                "description": "This register is used to clear ch0 of rx crc result"
              }
            },
            "IN_CRC_FINAL_RESULT_CH%s": {
              "IN_CRC_FINAL_RESULT_CH": {
                "bit": 0,
                "description": "This register is used to store result ch0 of rx",
                "width": 32
              }
            },
            "RX_CRC_EN_WR_DATA_CH%s": {
              "RX_CRC_EN_WR_DATA_CH": {
                "bit": 0,
                "description": "This register is used to enable rx ch0 crc 32bit on/off",
                "width": 32
              }
            },
            "RX_CRC_EN_ADDR_CH%s": {
              "RX_CRC_EN_ADDR_CH": {
                "bit": 0,
                "description": "reserved",
                "width": 32
              }
            },
            "RX_CRC_DATA_EN_WR_DATA_CH%s": {
              "RX_CRC_DATA_EN_WR_DATA_CH": {
                "bit": 0,
                "description": "reserved",
                "width": 8
              }
            },
            "RX_CRC_DATA_EN_ADDR_CH%s": {
              "RX_CRC_DATA_EN_ADDR_CH": {
                "bit": 0,
                "description": "reserved",
                "width": 32
              }
            },
            "RX_CH_ARB_WEIGH_CH%s": {
              "RX_CH_ARB_WEIGH_CH": {
                "bit": 0,
                "description": "reserved",
                "width": 4
              }
            },
            "RX_ARB_WEIGH_OPT_DIR_CH%s": {
              "RX_ARB_WEIGH_OPT_DIR_CH": {
                "bit": 0,
                "description": "reserved"
              }
            },
            "IN_LINK_ADDR_CH%s": {
              "INLINK_ADDR_CH": {
                "bit": 0,
                "description": "This register stores the 32 least significant bits of the first inlink descriptor's address.",
                "width": 32
              }
            },
            "OUT_LINK_ADDR_CH%s": {
              "OUTLINK_ADDR_CH": {
                "bit": 0,
                "description": "This register stores the 32 least significant bits of the first outlink descriptor's address.",
                "width": 32
              }
            },
            "INTR_MEM_START_ADDR": {
              "ACCESS_INTR_MEM_START_ADDR": {
                "bit": 0,
                "description": "The start address of accessible address space.",
                "width": 32
              }
            },
            "INTR_MEM_END_ADDR": {
              "ACCESS_INTR_MEM_END_ADDR": {
                "bit": 0,
                "description": "The end address of accessible address space. The access address beyond this range would lead to descriptor error.",
                "width": 32
              }
            },
            "ARB_TIMEOUT_TX": {
              "ARB_TIMEOUT_TX": {
                "bit": 0,
                "description": "This register is used to config arbiter time out value",
                "width": 16
              }
            },
            "ARB_TIMEOUT_RX": {
              "ARB_TIMEOUT_RX": {
                "bit": 0,
                "description": "This register is used to config arbiter time out value",
                "width": 16
              }
            },
            "WEIGHT_EN_TX": {
              "WEIGHT_EN_TX": {
                "bit": 0,
                "description": "This register is used to config arbiter weight function  off/on"
              }
            },
            "WEIGHT_EN_RX": {
              "WEIGHT_EN_RX": {
                "bit": 0,
                "description": "This register is used to config arbiter weight function  off/on"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "LP_I2C_ANA_MST",
              "base": "0x50124000"
            },
            {
              "name": "I2C0",
              "base": "0x500C4000",
              "irq": 44
            },
            {
              "name": "I2C1",
              "base": "0x500C5000",
              "irq": 45
            },
            {
              "name": "LP_I2C0",
              "base": "0x50122000",
              "irq": 11
            }
          ],
          "registers": {
            "I2C0_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "need des"
            },
            "I2C1_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "need des"
            },
            "I2C0_CONF": {
              "offset": "0x08",
              "size": 32,
              "description": "need des"
            },
            "I2C1_CONF": {
              "offset": "0x0C",
              "size": 32,
              "description": "need des"
            },
            "I2C_BURST_CONF": {
              "offset": "0x10",
              "size": 32,
              "description": "need des"
            },
            "I2C_BURST_STATUS": {
              "offset": "0x14",
              "size": 32,
              "description": "need des"
            },
            "ANA_CONF0": {
              "offset": "0x18",
              "size": 32,
              "description": "need des"
            },
            "ANA_CONF1": {
              "offset": "0x1C",
              "size": 32,
              "description": "need des"
            },
            "ANA_CONF2": {
              "offset": "0x20",
              "size": 32,
              "description": "need des"
            },
            "I2C0_CTRL1": {
              "offset": "0x24",
              "size": 32,
              "description": "need des"
            },
            "I2C1_CTRL1": {
              "offset": "0x28",
              "size": 32,
              "description": "need des"
            },
            "HW_I2C_CTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "need des"
            },
            "NOUSE": {
              "offset": "0x30",
              "size": 32,
              "description": "need des"
            },
            "CLK160M": {
              "offset": "0x34",
              "size": 32,
              "description": "need des"
            },
            "DATE": {
              "offset": "0x38",
              "size": 32,
              "description": "need des"
            }
          },
          "bits": {
            "I2C0_CTRL": {
              "I2C0_CTRL": {
                "bit": 0,
                "description": "need des",
                "width": 25
              },
              "I2C0_BUSY": {
                "bit": 25,
                "description": "need des"
              }
            },
            "I2C1_CTRL": {
              "I2C1_CTRL": {
                "bit": 0,
                "description": "need des",
                "width": 25
              },
              "I2C1_BUSY": {
                "bit": 25,
                "description": "need des"
              }
            },
            "I2C0_CONF": {
              "I2C0_CONF": {
                "bit": 0,
                "description": "need des",
                "width": 24
              },
              "I2C0_STATUS": {
                "bit": 24,
                "description": "need des",
                "width": 8
              }
            },
            "I2C1_CONF": {
              "I2C1_CONF": {
                "bit": 0,
                "description": "need des",
                "width": 24
              },
              "I2C1_STATUS": {
                "bit": 24,
                "description": "need des",
                "width": 8
              }
            },
            "I2C_BURST_CONF": {
              "I2C_MST_BURST_CTRL": {
                "bit": 0,
                "description": "need des",
                "width": 32
              }
            },
            "I2C_BURST_STATUS": {
              "I2C_MST_BURST_DONE": {
                "bit": 0,
                "description": "need des"
              },
              "I2C_MST0_BURST_ERR_FLAG": {
                "bit": 1,
                "description": "need des"
              },
              "I2C_MST1_BURST_ERR_FLAG": {
                "bit": 2,
                "description": "need des"
              },
              "I2C_MST_BURST_TIMEOUT_CNT": {
                "bit": 20,
                "description": "need des",
                "width": 12
              }
            },
            "ANA_CONF0": {
              "ANA_CONF0": {
                "bit": 0,
                "description": "need des",
                "width": 24
              },
              "ANA_STATUS0": {
                "bit": 24,
                "description": "need des",
                "width": 8
              }
            },
            "ANA_CONF1": {
              "ANA_CONF1": {
                "bit": 0,
                "description": "need des",
                "width": 24
              },
              "ANA_STATUS1": {
                "bit": 24,
                "description": "need des",
                "width": 8
              }
            },
            "ANA_CONF2": {
              "ANA_CONF2": {
                "bit": 0,
                "description": "need des",
                "width": 24
              },
              "ANA_STATUS2": {
                "bit": 24,
                "description": "need des",
                "width": 8
              }
            },
            "I2C0_CTRL1": {
              "I2C0_SCL_PULSE_DUR": {
                "bit": 0,
                "description": "need des",
                "width": 6
              },
              "I2C0_SDA_SIDE_GUARD": {
                "bit": 6,
                "description": "need des",
                "width": 5
              }
            },
            "I2C1_CTRL1": {
              "I2C1_SCL_PULSE_DUR": {
                "bit": 0,
                "description": "need des",
                "width": 6
              },
              "I2C1_SDA_SIDE_GUARD": {
                "bit": 6,
                "description": "need des",
                "width": 5
              }
            },
            "HW_I2C_CTRL": {
              "HW_I2C_SCL_PULSE_DUR": {
                "bit": 0,
                "description": "need des",
                "width": 6
              },
              "HW_I2C_SDA_SIDE_GUARD": {
                "bit": 6,
                "description": "need des",
                "width": 5
              },
              "ARBITER_DIS": {
                "bit": 11,
                "description": "need des"
              }
            },
            "NOUSE": {
              "I2C_MST_NOUSE": {
                "bit": 0,
                "description": "need des",
                "width": 32
              }
            },
            "CLK160M": {
              "CLK_I2C_MST_SEL_160M": {
                "bit": 0,
                "description": "need des"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "need des",
                "width": 28
              },
              "I2C_MST_CLK_EN": {
                "bit": 28,
                "description": "need des"
              }
            }
          }
        },
        "ASSIST": {
          "instances": [
            {
              "name": "ASSIST_DEBUG",
              "base": "0x3FF06000",
              "irq": 127
            }
          ],
          "registers": {
            "CORE_0_INTR_ENA": {
              "offset": "0x00",
              "size": 32,
              "description": "core0 monitor enable configuration register"
            },
            "CORE_0_INTR_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "core0 monitor interrupt status register"
            },
            "CORE_0_INTR_RLS": {
              "offset": "0x08",
              "size": 32,
              "description": "core0 monitor interrupt enable register"
            },
            "CORE_0_INTR_CLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "core0 monitor interrupt clr register"
            },
            "CORE_0_AREA_DRAM0_0_MIN": {
              "offset": "0x10",
              "size": 32,
              "description": "core0 dram0 region0 addr configuration register"
            },
            "CORE_0_AREA_DRAM0_0_MAX": {
              "offset": "0x14",
              "size": 32,
              "description": "core0 dram0 region0 addr configuration register"
            },
            "CORE_0_AREA_DRAM0_1_MIN": {
              "offset": "0x18",
              "size": 32,
              "description": "core0 dram0 region1 addr configuration register"
            },
            "CORE_0_AREA_DRAM0_1_MAX": {
              "offset": "0x1C",
              "size": 32,
              "description": "core0 dram0 region1 addr configuration register"
            },
            "CORE_0_AREA_PIF_0_MIN": {
              "offset": "0x20",
              "size": 32,
              "description": "core0 PIF region0 addr configuration register"
            },
            "CORE_0_AREA_PIF_0_MAX": {
              "offset": "0x24",
              "size": 32,
              "description": "core0 PIF region0 addr configuration register"
            },
            "CORE_0_AREA_PIF_1_MIN": {
              "offset": "0x28",
              "size": 32,
              "description": "core0 PIF region1 addr configuration register"
            },
            "CORE_0_AREA_PIF_1_MAX": {
              "offset": "0x2C",
              "size": 32,
              "description": "core0 PIF region1 addr configuration register"
            },
            "CORE_0_AREA_PC": {
              "offset": "0x30",
              "size": 32,
              "description": "core0 area pc status register"
            },
            "CORE_0_AREA_SP": {
              "offset": "0x34",
              "size": 32,
              "description": "core0 area sp status register"
            },
            "CORE_0_SP_MIN": {
              "offset": "0x38",
              "size": 32,
              "description": "stack min value"
            },
            "CORE_0_SP_MAX": {
              "offset": "0x3C",
              "size": 32,
              "description": "stack max value"
            },
            "CORE_0_SP_PC": {
              "offset": "0x40",
              "size": 32,
              "description": "stack monitor pc status register"
            },
            "CORE_0_RCD_EN": {
              "offset": "0x44",
              "size": 32,
              "description": "record enable configuration register"
            },
            "CORE_0_RCD_PDEBUGPC": {
              "offset": "0x48",
              "size": 32,
              "description": "record status regsiter"
            },
            "CORE_0_RCD_PDEBUGSP": {
              "offset": "0x4C",
              "size": 32,
              "description": "record status regsiter"
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0x50",
              "size": 32,
              "description": "exception monitor status register0"
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0x54",
              "size": 32,
              "description": "exception monitor status register1"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0x58",
              "size": 32,
              "description": "exception monitor status register2"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0x5C",
              "size": 32,
              "description": "exception monitor status register3"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_2": {
              "offset": "0x60",
              "size": 32,
              "description": "exception monitor status register4"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_3": {
              "offset": "0x64",
              "size": 32,
              "description": "exception monitor status register5"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_4": {
              "offset": "0x68",
              "size": 32,
              "description": "exception monitor status register6"
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_5": {
              "offset": "0x6C",
              "size": 32,
              "description": "exception monitor status register7"
            },
            "CORE_0_LASTPC_BEFORE_EXCEPTION": {
              "offset": "0x70",
              "size": 32,
              "description": "cpu status register"
            },
            "CORE_0_DEBUG_MODE": {
              "offset": "0x74",
              "size": 32,
              "description": "cpu status register"
            },
            "CORE_1_INTR_ENA": {
              "offset": "0x80",
              "size": 32,
              "description": "core1 monitor enable configuration register"
            },
            "CORE_1_INTR_RAW": {
              "offset": "0x84",
              "size": 32,
              "description": "core1 monitor interrupt status register"
            },
            "CORE_1_INTR_RLS": {
              "offset": "0x88",
              "size": 32,
              "description": "core1 monitor interrupt enable register"
            },
            "CORE_1_INTR_CLR": {
              "offset": "0x8C",
              "size": 32,
              "description": "core1 monitor interrupt clr register"
            },
            "CORE_1_AREA_DRAM0_0_MIN": {
              "offset": "0x90",
              "size": 32,
              "description": "core1 dram0 region0 addr configuration register"
            },
            "CORE_1_AREA_DRAM0_0_MAX": {
              "offset": "0x94",
              "size": 32,
              "description": "core1 dram0 region0 addr configuration register"
            },
            "CORE_1_AREA_DRAM0_1_MIN": {
              "offset": "0x98",
              "size": 32,
              "description": "core1 dram0 region1 addr configuration register"
            },
            "CORE_1_AREA_DRAM0_1_MAX": {
              "offset": "0x9C",
              "size": 32,
              "description": "core1 dram0 region1 addr configuration register"
            },
            "CORE_1_AREA_PIF_0_MIN": {
              "offset": "0xA0",
              "size": 32,
              "description": "core1 PIF region0 addr configuration register"
            },
            "CORE_1_AREA_PIF_0_MAX": {
              "offset": "0xA4",
              "size": 32,
              "description": "core1 PIF region0 addr configuration register"
            },
            "CORE_1_AREA_PIF_1_MIN": {
              "offset": "0xA8",
              "size": 32,
              "description": "core1 PIF region1 addr configuration register"
            },
            "CORE_1_AREA_PIF_1_MAX": {
              "offset": "0xAC",
              "size": 32,
              "description": "core1 PIF region1 addr configuration register"
            },
            "CORE_1_AREA_PC": {
              "offset": "0xB0",
              "size": 32,
              "description": "core1 area pc status register"
            },
            "CORE_1_AREA_SP": {
              "offset": "0xB4",
              "size": 32,
              "description": "core1 area sp status register"
            },
            "CORE_1_SP_MIN": {
              "offset": "0xB8",
              "size": 32,
              "description": "stack min value"
            },
            "CORE_1_SP_MAX": {
              "offset": "0xBC",
              "size": 32,
              "description": "stack max value"
            },
            "CORE_1_SP_PC": {
              "offset": "0xC0",
              "size": 32,
              "description": "stack monitor pc status register"
            },
            "CORE_1_RCD_EN": {
              "offset": "0xC4",
              "size": 32,
              "description": "record enable configuration register"
            },
            "CORE_1_RCD_PDEBUGPC": {
              "offset": "0xC8",
              "size": 32,
              "description": "record status regsiter"
            },
            "CORE_1_RCD_PDEBUGSP": {
              "offset": "0xCC",
              "size": 32,
              "description": "record status regsiter"
            },
            "CORE_1_IRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0xD0",
              "size": 32,
              "description": "exception monitor status register0"
            },
            "CORE_1_IRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0xD4",
              "size": 32,
              "description": "exception monitor status register1"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0xD8",
              "size": 32,
              "description": "exception monitor status register2"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0xDC",
              "size": 32,
              "description": "exception monitor status register3"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_2": {
              "offset": "0xE0",
              "size": 32,
              "description": "exception monitor status register4"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_3": {
              "offset": "0xE4",
              "size": 32,
              "description": "exception monitor status register5"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_4": {
              "offset": "0xE8",
              "size": 32,
              "description": "exception monitor status register6"
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_5": {
              "offset": "0xEC",
              "size": 32,
              "description": "exception monitor status register7"
            },
            "CORE_1_LASTPC_BEFORE_EXCEPTION": {
              "offset": "0xF0",
              "size": 32,
              "description": "cpu status register"
            },
            "CORE_1_DEBUG_MODE": {
              "offset": "0xF4",
              "size": 32,
              "description": "cpu status register"
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0": {
              "offset": "0x100",
              "size": 32,
              "description": "exception monitor status register6"
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1": {
              "offset": "0x104",
              "size": 32,
              "description": "exception monitor status register7"
            },
            "CLOCK_GATE": {
              "offset": "0x108",
              "size": 32,
              "description": "clock register"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "version register"
            }
          },
          "bits": {
            "CORE_0_INTR_ENA": {
              "CORE_0_AREA_DRAM0_0_RD_ENA": {
                "bit": 0,
                "description": "Core0 dram0 area0 read monitor enable"
              },
              "CORE_0_AREA_DRAM0_0_WR_ENA": {
                "bit": 1,
                "description": "Core0 dram0 area0 write monitor enable"
              },
              "CORE_0_AREA_DRAM0_1_RD_ENA": {
                "bit": 2,
                "description": "Core0 dram0 area1 read monitor enable"
              },
              "CORE_0_AREA_DRAM0_1_WR_ENA": {
                "bit": 3,
                "description": "Core0 dram0 area1 write monitor enable"
              },
              "CORE_0_AREA_PIF_0_RD_ENA": {
                "bit": 4,
                "description": "Core0 PIF area0 read monitor enable"
              },
              "CORE_0_AREA_PIF_0_WR_ENA": {
                "bit": 5,
                "description": "Core0 PIF area0 write monitor enable"
              },
              "CORE_0_AREA_PIF_1_RD_ENA": {
                "bit": 6,
                "description": "Core0 PIF area1 read monitor enable"
              },
              "CORE_0_AREA_PIF_1_WR_ENA": {
                "bit": 7,
                "description": "Core0 PIF area1 write monitor enable"
              },
              "CORE_0_SP_SPILL_MIN_ENA": {
                "bit": 8,
                "description": "Core0 stackpoint underflow monitor enable"
              },
              "CORE_0_SP_SPILL_MAX_ENA": {
                "bit": 9,
                "description": "Core0 stackpoint overflow monitor enable"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_ENA": {
                "bit": 10,
                "description": "IBUS busy monitor enable"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_ENA": {
                "bit": 11,
                "description": "DBUS busy monitor enbale"
              }
            },
            "CORE_0_INTR_RAW": {
              "CORE_0_AREA_DRAM0_0_RD_RAW": {
                "bit": 0,
                "description": "Core0 dram0 area0 read monitor interrupt status"
              },
              "CORE_0_AREA_DRAM0_0_WR_RAW": {
                "bit": 1,
                "description": "Core0 dram0 area0 write monitor interrupt status"
              },
              "CORE_0_AREA_DRAM0_1_RD_RAW": {
                "bit": 2,
                "description": "Core0 dram0 area1 read monitor interrupt status"
              },
              "CORE_0_AREA_DRAM0_1_WR_RAW": {
                "bit": 3,
                "description": "Core0 dram0 area1 write monitor interrupt status"
              },
              "CORE_0_AREA_PIF_0_RD_RAW": {
                "bit": 4,
                "description": "Core0 PIF area0 read monitor interrupt status"
              },
              "CORE_0_AREA_PIF_0_WR_RAW": {
                "bit": 5,
                "description": "Core0 PIF area0 write monitor interrupt status"
              },
              "CORE_0_AREA_PIF_1_RD_RAW": {
                "bit": 6,
                "description": "Core0 PIF area1 read monitor interrupt status"
              },
              "CORE_0_AREA_PIF_1_WR_RAW": {
                "bit": 7,
                "description": "Core0 PIF area1 write monitor interrupt status"
              },
              "CORE_0_SP_SPILL_MIN_RAW": {
                "bit": 8,
                "description": "Core0 stackpoint underflow monitor interrupt status"
              },
              "CORE_0_SP_SPILL_MAX_RAW": {
                "bit": 9,
                "description": "Core0 stackpoint overflow monitor interrupt status"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_RAW": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt status"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_RAW": {
                "bit": 11,
                "description": "DBUS busy monitor initerrupt status"
              }
            },
            "CORE_0_INTR_RLS": {
              "CORE_0_AREA_DRAM0_0_RD_RLS": {
                "bit": 0,
                "description": "Core0 dram0 area0 read monitor interrupt enable"
              },
              "CORE_0_AREA_DRAM0_0_WR_RLS": {
                "bit": 1,
                "description": "Core0 dram0 area0 write monitor interrupt enable"
              },
              "CORE_0_AREA_DRAM0_1_RD_RLS": {
                "bit": 2,
                "description": "Core0 dram0 area1 read monitor interrupt enable"
              },
              "CORE_0_AREA_DRAM0_1_WR_RLS": {
                "bit": 3,
                "description": "Core0 dram0 area1 write monitor interrupt enable"
              },
              "CORE_0_AREA_PIF_0_RD_RLS": {
                "bit": 4,
                "description": "Core0 PIF area0 read monitor interrupt enable"
              },
              "CORE_0_AREA_PIF_0_WR_RLS": {
                "bit": 5,
                "description": "Core0 PIF area0 write monitor interrupt enable"
              },
              "CORE_0_AREA_PIF_1_RD_RLS": {
                "bit": 6,
                "description": "Core0 PIF area1 read monitor interrupt enable"
              },
              "CORE_0_AREA_PIF_1_WR_RLS": {
                "bit": 7,
                "description": "Core0 PIF area1 write monitor interrupt enable"
              },
              "CORE_0_SP_SPILL_MIN_RLS": {
                "bit": 8,
                "description": "Core0 stackpoint underflow monitor interrupt enable"
              },
              "CORE_0_SP_SPILL_MAX_RLS": {
                "bit": 9,
                "description": "Core0 stackpoint overflow monitor interrupt enable"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_RLS": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt enable"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_RLS": {
                "bit": 11,
                "description": "DBUS busy monitor interrupt enbale"
              }
            },
            "CORE_0_INTR_CLR": {
              "CORE_0_AREA_DRAM0_0_RD_CLR": {
                "bit": 0,
                "description": "Core0 dram0 area0 read monitor interrupt clr"
              },
              "CORE_0_AREA_DRAM0_0_WR_CLR": {
                "bit": 1,
                "description": "Core0 dram0 area0 write monitor interrupt clr"
              },
              "CORE_0_AREA_DRAM0_1_RD_CLR": {
                "bit": 2,
                "description": "Core0 dram0 area1 read monitor interrupt clr"
              },
              "CORE_0_AREA_DRAM0_1_WR_CLR": {
                "bit": 3,
                "description": "Core0 dram0 area1 write monitor interrupt clr"
              },
              "CORE_0_AREA_PIF_0_RD_CLR": {
                "bit": 4,
                "description": "Core0 PIF area0 read monitor interrupt clr"
              },
              "CORE_0_AREA_PIF_0_WR_CLR": {
                "bit": 5,
                "description": "Core0 PIF area0 write monitor interrupt clr"
              },
              "CORE_0_AREA_PIF_1_RD_CLR": {
                "bit": 6,
                "description": "Core0 PIF area1 read monitor interrupt clr"
              },
              "CORE_0_AREA_PIF_1_WR_CLR": {
                "bit": 7,
                "description": "Core0 PIF area1 write monitor interrupt clr"
              },
              "CORE_0_SP_SPILL_MIN_CLR": {
                "bit": 8,
                "description": "Core0 stackpoint underflow monitor interrupt clr"
              },
              "CORE_0_SP_SPILL_MAX_CLR": {
                "bit": 9,
                "description": "Core0 stackpoint overflow monitor interrupt clr"
              },
              "CORE_0_IRAM0_EXCEPTION_MONITOR_CLR": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt clr"
              },
              "CORE_0_DRAM0_EXCEPTION_MONITOR_CLR": {
                "bit": 11,
                "description": "DBUS busy monitor interrupt clr"
              }
            },
            "CORE_0_AREA_DRAM0_0_MIN": {
              "CORE_0_AREA_DRAM0_0_MIN": {
                "bit": 0,
                "description": "Core0 dram0 region0 start addr",
                "width": 32
              }
            },
            "CORE_0_AREA_DRAM0_0_MAX": {
              "CORE_0_AREA_DRAM0_0_MAX": {
                "bit": 0,
                "description": "Core0 dram0 region0 end addr",
                "width": 32
              }
            },
            "CORE_0_AREA_DRAM0_1_MIN": {
              "CORE_0_AREA_DRAM0_1_MIN": {
                "bit": 0,
                "description": "Core0 dram0 region1 start addr",
                "width": 32
              }
            },
            "CORE_0_AREA_DRAM0_1_MAX": {
              "CORE_0_AREA_DRAM0_1_MAX": {
                "bit": 0,
                "description": "Core0 dram0 region1 end addr",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_0_MIN": {
              "CORE_0_AREA_PIF_0_MIN": {
                "bit": 0,
                "description": "Core0 PIF region0 start addr",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_0_MAX": {
              "CORE_0_AREA_PIF_0_MAX": {
                "bit": 0,
                "description": "Core0 PIF region0 end addr",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_1_MIN": {
              "CORE_0_AREA_PIF_1_MIN": {
                "bit": 0,
                "description": "Core0 PIF region1 start addr",
                "width": 32
              }
            },
            "CORE_0_AREA_PIF_1_MAX": {
              "CORE_0_AREA_PIF_1_MAX": {
                "bit": 0,
                "description": "Core0 PIF region1 end addr",
                "width": 32
              }
            },
            "CORE_0_AREA_PC": {
              "CORE_0_AREA_PC": {
                "bit": 0,
                "description": "the stackpointer when first touch region monitor interrupt",
                "width": 32
              }
            },
            "CORE_0_AREA_SP": {
              "CORE_0_AREA_SP": {
                "bit": 0,
                "description": "the PC when first touch region monitor interrupt",
                "width": 32
              }
            },
            "CORE_0_SP_MIN": {
              "CORE_0_SP_MIN": {
                "bit": 0,
                "description": "core0 sp region configuration regsiter",
                "width": 32
              }
            },
            "CORE_0_SP_MAX": {
              "CORE_0_SP_MAX": {
                "bit": 0,
                "description": "core0 sp pc status register",
                "width": 32
              }
            },
            "CORE_0_SP_PC": {
              "CORE_0_SP_PC": {
                "bit": 0,
                "description": "This regsiter stores the PC when trigger stack monitor.",
                "width": 32
              }
            },
            "CORE_0_RCD_EN": {
              "CORE_0_RCD_RECORDEN": {
                "bit": 0,
                "description": "Set 1 to enable record PC"
              },
              "CORE_0_RCD_PDEBUGEN": {
                "bit": 1,
                "description": "Set 1 to enable cpu pdebug function, must set this bit can get cpu PC"
              }
            },
            "CORE_0_RCD_PDEBUGPC": {
              "CORE_0_RCD_PDEBUGPC": {
                "bit": 0,
                "description": "recorded PC",
                "width": 32
              }
            },
            "CORE_0_RCD_PDEBUGSP": {
              "CORE_0_RCD_PDEBUGSP": {
                "bit": 0,
                "description": "recorded sp",
                "width": 32
              }
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_0": {
              "CORE_0_IRAM0_RECORDING_ADDR_0": {
                "bit": 0,
                "description": "reg_core_0_iram0_recording_addr_0",
                "width": 24
              },
              "CORE_0_IRAM0_RECORDING_WR_0": {
                "bit": 24,
                "description": "reg_core_0_iram0_recording_wr_0"
              },
              "CORE_0_IRAM0_RECORDING_LOADSTORE_0": {
                "bit": 25,
                "description": "reg_core_0_iram0_recording_loadstore_0"
              }
            },
            "CORE_0_IRAM0_EXCEPTION_MONITOR_1": {
              "CORE_0_IRAM0_RECORDING_ADDR_1": {
                "bit": 0,
                "description": "reg_core_0_iram0_recording_addr_1",
                "width": 24
              },
              "CORE_0_IRAM0_RECORDING_WR_1": {
                "bit": 24,
                "description": "reg_core_0_iram0_recording_wr_1"
              },
              "CORE_0_IRAM0_RECORDING_LOADSTORE_1": {
                "bit": 25,
                "description": "reg_core_0_iram0_recording_loadstore_1"
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_0": {
              "CORE_0_DRAM0_RECORDING_WR_0": {
                "bit": 0,
                "description": "reg_core_0_dram0_recording_wr_0"
              },
              "CORE_0_DRAM0_RECORDING_BYTEEN_0": {
                "bit": 1,
                "description": "reg_core_0_dram0_recording_byteen_0",
                "width": 16
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_1": {
              "CORE_0_DRAM0_RECORDING_ADDR_0": {
                "bit": 0,
                "description": "reg_core_0_dram0_recording_addr_0",
                "width": 24
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_2": {
              "CORE_0_DRAM0_RECORDING_PC_0": {
                "bit": 0,
                "description": "reg_core_0_dram0_recording_pc_0",
                "width": 32
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_3": {
              "CORE_0_DRAM0_RECORDING_WR_1": {
                "bit": 0,
                "description": "reg_core_0_dram0_recording_wr_1"
              },
              "CORE_0_DRAM0_RECORDING_BYTEEN_1": {
                "bit": 1,
                "description": "reg_core_0_dram0_recording_byteen_1",
                "width": 16
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_4": {
              "CORE_0_DRAM0_RECORDING_ADDR_1": {
                "bit": 0,
                "description": "reg_core_0_dram0_recording_addr_1",
                "width": 24
              }
            },
            "CORE_0_DRAM0_EXCEPTION_MONITOR_5": {
              "CORE_0_DRAM0_RECORDING_PC_1": {
                "bit": 0,
                "description": "reg_core_0_dram0_recording_pc_1",
                "width": 32
              }
            },
            "CORE_0_LASTPC_BEFORE_EXCEPTION": {
              "CORE_0_LASTPC_BEFORE_EXC": {
                "bit": 0,
                "description": "cpu's lastpc before exception",
                "width": 32
              }
            },
            "CORE_0_DEBUG_MODE": {
              "CORE_0_DEBUG_MODE": {
                "bit": 0,
                "description": "cpu debug mode status, 1 means cpu enter debug mode."
              },
              "CORE_0_DEBUG_MODULE_ACTIVE": {
                "bit": 1,
                "description": "cpu debug_module active status"
              }
            },
            "CORE_1_INTR_ENA": {
              "CORE_1_AREA_DRAM0_0_RD_ENA": {
                "bit": 0,
                "description": "Core1 dram0 area0 read monitor enable"
              },
              "CORE_1_AREA_DRAM0_0_WR_ENA": {
                "bit": 1,
                "description": "Core1 dram0 area0 write monitor enable"
              },
              "CORE_1_AREA_DRAM0_1_RD_ENA": {
                "bit": 2,
                "description": "Core1 dram0 area1 read monitor enable"
              },
              "CORE_1_AREA_DRAM0_1_WR_ENA": {
                "bit": 3,
                "description": "Core1 dram0 area1 write monitor enable"
              },
              "CORE_1_AREA_PIF_0_RD_ENA": {
                "bit": 4,
                "description": "Core1 PIF area0 read monitor enable"
              },
              "CORE_1_AREA_PIF_0_WR_ENA": {
                "bit": 5,
                "description": "Core1 PIF area0 write monitor enable"
              },
              "CORE_1_AREA_PIF_1_RD_ENA": {
                "bit": 6,
                "description": "Core1 PIF area1 read monitor enable"
              },
              "CORE_1_AREA_PIF_1_WR_ENA": {
                "bit": 7,
                "description": "Core1 PIF area1 write monitor enable"
              },
              "CORE_1_SP_SPILL_MIN_ENA": {
                "bit": 8,
                "description": "Core1 stackpoint underflow monitor enable"
              },
              "CORE_1_SP_SPILL_MAX_ENA": {
                "bit": 9,
                "description": "Core1 stackpoint overflow monitor enable"
              },
              "CORE_1_IRAM0_EXCEPTION_MONITOR_ENA": {
                "bit": 10,
                "description": "IBUS busy monitor enable"
              },
              "CORE_1_DRAM0_EXCEPTION_MONITOR_ENA": {
                "bit": 11,
                "description": "DBUS busy monitor enbale"
              }
            },
            "CORE_1_INTR_RAW": {
              "CORE_1_AREA_DRAM0_0_RD_RAW": {
                "bit": 0,
                "description": "Core1 dram0 area0 read monitor interrupt status"
              },
              "CORE_1_AREA_DRAM0_0_WR_RAW": {
                "bit": 1,
                "description": "Core1 dram0 area0 write monitor interrupt status"
              },
              "CORE_1_AREA_DRAM0_1_RD_RAW": {
                "bit": 2,
                "description": "Core1 dram0 area1 read monitor interrupt status"
              },
              "CORE_1_AREA_DRAM0_1_WR_RAW": {
                "bit": 3,
                "description": "Core1 dram0 area1 write monitor interrupt status"
              },
              "CORE_1_AREA_PIF_0_RD_RAW": {
                "bit": 4,
                "description": "Core1 PIF area0 read monitor interrupt status"
              },
              "CORE_1_AREA_PIF_0_WR_RAW": {
                "bit": 5,
                "description": "Core1 PIF area0 write monitor interrupt status"
              },
              "CORE_1_AREA_PIF_1_RD_RAW": {
                "bit": 6,
                "description": "Core1 PIF area1 read monitor interrupt status"
              },
              "CORE_1_AREA_PIF_1_WR_RAW": {
                "bit": 7,
                "description": "Core1 PIF area1 write monitor interrupt status"
              },
              "CORE_1_SP_SPILL_MIN_RAW": {
                "bit": 8,
                "description": "Core1 stackpoint underflow monitor interrupt status"
              },
              "CORE_1_SP_SPILL_MAX_RAW": {
                "bit": 9,
                "description": "Core1 stackpoint overflow monitor interrupt status"
              },
              "CORE_1_IRAM0_EXCEPTION_MONITOR_RAW": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt status"
              },
              "CORE_1_DRAM0_EXCEPTION_MONITOR_RAW": {
                "bit": 11,
                "description": "DBUS busy monitor initerrupt status"
              }
            },
            "CORE_1_INTR_RLS": {
              "CORE_1_AREA_DRAM0_0_RD_RLS": {
                "bit": 0,
                "description": "Core1 dram0 area0 read monitor interrupt enable"
              },
              "CORE_1_AREA_DRAM0_0_WR_RLS": {
                "bit": 1,
                "description": "Core1 dram0 area0 write monitor interrupt enable"
              },
              "CORE_1_AREA_DRAM0_1_RD_RLS": {
                "bit": 2,
                "description": "Core1 dram0 area1 read monitor interrupt enable"
              },
              "CORE_1_AREA_DRAM0_1_WR_RLS": {
                "bit": 3,
                "description": "Core1 dram0 area1 write monitor interrupt enable"
              },
              "CORE_1_AREA_PIF_0_RD_RLS": {
                "bit": 4,
                "description": "Core1 PIF area0 read monitor interrupt enable"
              },
              "CORE_1_AREA_PIF_0_WR_RLS": {
                "bit": 5,
                "description": "Core1 PIF area0 write monitor interrupt enable"
              },
              "CORE_1_AREA_PIF_1_RD_RLS": {
                "bit": 6,
                "description": "Core1 PIF area1 read monitor interrupt enable"
              },
              "CORE_1_AREA_PIF_1_WR_RLS": {
                "bit": 7,
                "description": "Core1 PIF area1 write monitor interrupt enable"
              },
              "CORE_1_SP_SPILL_MIN_RLS": {
                "bit": 8,
                "description": "Core1 stackpoint underflow monitor interrupt enable"
              },
              "CORE_1_SP_SPILL_MAX_RLS": {
                "bit": 9,
                "description": "Core1 stackpoint overflow monitor interrupt enable"
              },
              "CORE_1_IRAM0_EXCEPTION_MONITOR_RLS": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt enable"
              },
              "CORE_1_DRAM0_EXCEPTION_MONITOR_RLS": {
                "bit": 11,
                "description": "DBUS busy monitor interrupt enbale"
              }
            },
            "CORE_1_INTR_CLR": {
              "CORE_1_AREA_DRAM0_0_RD_CLR": {
                "bit": 0,
                "description": "Core1 dram0 area0 read monitor interrupt clr"
              },
              "CORE_1_AREA_DRAM0_0_WR_CLR": {
                "bit": 1,
                "description": "Core1 dram0 area0 write monitor interrupt clr"
              },
              "CORE_1_AREA_DRAM0_1_RD_CLR": {
                "bit": 2,
                "description": "Core1 dram0 area1 read monitor interrupt clr"
              },
              "CORE_1_AREA_DRAM0_1_WR_CLR": {
                "bit": 3,
                "description": "Core1 dram0 area1 write monitor interrupt clr"
              },
              "CORE_1_AREA_PIF_0_RD_CLR": {
                "bit": 4,
                "description": "Core1 PIF area0 read monitor interrupt clr"
              },
              "CORE_1_AREA_PIF_0_WR_CLR": {
                "bit": 5,
                "description": "Core1 PIF area0 write monitor interrupt clr"
              },
              "CORE_1_AREA_PIF_1_RD_CLR": {
                "bit": 6,
                "description": "Core1 PIF area1 read monitor interrupt clr"
              },
              "CORE_1_AREA_PIF_1_WR_CLR": {
                "bit": 7,
                "description": "Core1 PIF area1 write monitor interrupt clr"
              },
              "CORE_1_SP_SPILL_MIN_CLR": {
                "bit": 8,
                "description": "Core1 stackpoint underflow monitor interrupt clr"
              },
              "CORE_1_SP_SPILL_MAX_CLR": {
                "bit": 9,
                "description": "Core1 stackpoint overflow monitor interrupt clr"
              },
              "CORE_1_IRAM0_EXCEPTION_MONITOR_CLR": {
                "bit": 10,
                "description": "IBUS busy monitor interrupt clr"
              },
              "CORE_1_DRAM0_EXCEPTION_MONITOR_CLR": {
                "bit": 11,
                "description": "DBUS busy monitor interrupt clr"
              }
            },
            "CORE_1_AREA_DRAM0_0_MIN": {
              "CORE_1_AREA_DRAM0_0_MIN": {
                "bit": 0,
                "description": "Core1 dram0 region0 start addr",
                "width": 32
              }
            },
            "CORE_1_AREA_DRAM0_0_MAX": {
              "CORE_1_AREA_DRAM0_0_MAX": {
                "bit": 0,
                "description": "Core1 dram0 region0 end addr",
                "width": 32
              }
            },
            "CORE_1_AREA_DRAM0_1_MIN": {
              "CORE_1_AREA_DRAM0_1_MIN": {
                "bit": 0,
                "description": "Core1 dram0 region1 start addr",
                "width": 32
              }
            },
            "CORE_1_AREA_DRAM0_1_MAX": {
              "CORE_1_AREA_DRAM0_1_MAX": {
                "bit": 0,
                "description": "Core1 dram0 region1 end addr",
                "width": 32
              }
            },
            "CORE_1_AREA_PIF_0_MIN": {
              "CORE_1_AREA_PIF_0_MIN": {
                "bit": 0,
                "description": "Core1 PIF region0 start addr",
                "width": 32
              }
            },
            "CORE_1_AREA_PIF_0_MAX": {
              "CORE_1_AREA_PIF_0_MAX": {
                "bit": 0,
                "description": "Core1 PIF region0 end addr",
                "width": 32
              }
            },
            "CORE_1_AREA_PIF_1_MIN": {
              "CORE_1_AREA_PIF_1_MIN": {
                "bit": 0,
                "description": "Core1 PIF region1 start addr",
                "width": 32
              }
            },
            "CORE_1_AREA_PIF_1_MAX": {
              "CORE_1_AREA_PIF_1_MAX": {
                "bit": 0,
                "description": "Core1 PIF region1 end addr",
                "width": 32
              }
            },
            "CORE_1_AREA_PC": {
              "CORE_1_AREA_PC": {
                "bit": 0,
                "description": "the stackpointer when first touch region monitor interrupt",
                "width": 32
              }
            },
            "CORE_1_AREA_SP": {
              "CORE_1_AREA_SP": {
                "bit": 0,
                "description": "the PC when first touch region monitor interrupt",
                "width": 32
              }
            },
            "CORE_1_SP_MIN": {
              "CORE_1_SP_MIN": {
                "bit": 0,
                "description": "core1 sp region configuration regsiter",
                "width": 32
              }
            },
            "CORE_1_SP_MAX": {
              "CORE_1_SP_MAX": {
                "bit": 0,
                "description": "core1 sp pc status register",
                "width": 32
              }
            },
            "CORE_1_SP_PC": {
              "CORE_1_SP_PC": {
                "bit": 0,
                "description": "This regsiter stores the PC when trigger stack monitor.",
                "width": 32
              }
            },
            "CORE_1_RCD_EN": {
              "CORE_1_RCD_RECORDEN": {
                "bit": 0,
                "description": "Set 1 to enable record PC"
              },
              "CORE_1_RCD_PDEBUGEN": {
                "bit": 1,
                "description": "Set 1 to enable cpu pdebug function, must set this bit can get cpu PC"
              }
            },
            "CORE_1_RCD_PDEBUGPC": {
              "CORE_1_RCD_PDEBUGPC": {
                "bit": 0,
                "description": "recorded PC",
                "width": 32
              }
            },
            "CORE_1_RCD_PDEBUGSP": {
              "CORE_1_RCD_PDEBUGSP": {
                "bit": 0,
                "description": "recorded sp",
                "width": 32
              }
            },
            "CORE_1_IRAM0_EXCEPTION_MONITOR_0": {
              "CORE_1_IRAM0_RECORDING_ADDR_0": {
                "bit": 0,
                "description": "reg_core_1_iram0_recording_addr_0",
                "width": 24
              },
              "CORE_1_IRAM0_RECORDING_WR_0": {
                "bit": 24,
                "description": "reg_core_1_iram0_recording_wr_0"
              },
              "CORE_1_IRAM0_RECORDING_LOADSTORE_0": {
                "bit": 25,
                "description": "reg_core_1_iram0_recording_loadstore_0"
              }
            },
            "CORE_1_IRAM0_EXCEPTION_MONITOR_1": {
              "CORE_1_IRAM0_RECORDING_ADDR_1": {
                "bit": 0,
                "description": "reg_core_1_iram0_recording_addr_1",
                "width": 24
              },
              "CORE_1_IRAM0_RECORDING_WR_1": {
                "bit": 24,
                "description": "reg_core_1_iram0_recording_wr_1"
              },
              "CORE_1_IRAM0_RECORDING_LOADSTORE_1": {
                "bit": 25,
                "description": "reg_core_1_iram0_recording_loadstore_1"
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_0": {
              "CORE_1_DRAM0_RECORDING_WR_0": {
                "bit": 0,
                "description": "reg_core_1_dram0_recording_wr_0"
              },
              "CORE_1_DRAM0_RECORDING_BYTEEN_0": {
                "bit": 1,
                "description": "reg_core_1_dram0_recording_byteen_0",
                "width": 16
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_1": {
              "CORE_1_DRAM0_RECORDING_ADDR_0": {
                "bit": 0,
                "description": "reg_core_1_dram0_recording_addr_0",
                "width": 24
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_2": {
              "CORE_1_DRAM0_RECORDING_PC_0": {
                "bit": 0,
                "description": "reg_core_1_dram0_recording_pc_0",
                "width": 32
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_3": {
              "CORE_1_DRAM0_RECORDING_WR_1": {
                "bit": 0,
                "description": "reg_core_1_dram0_recording_wr_1"
              },
              "CORE_1_DRAM0_RECORDING_BYTEEN_1": {
                "bit": 1,
                "description": "reg_core_1_dram0_recording_byteen_1",
                "width": 16
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_4": {
              "CORE_1_DRAM0_RECORDING_ADDR_1": {
                "bit": 0,
                "description": "reg_core_1_dram0_recording_addr_1",
                "width": 24
              }
            },
            "CORE_1_DRAM0_EXCEPTION_MONITOR_5": {
              "CORE_1_DRAM0_RECORDING_PC_1": {
                "bit": 0,
                "description": "reg_core_1_dram0_recording_pc_1",
                "width": 32
              }
            },
            "CORE_1_LASTPC_BEFORE_EXCEPTION": {
              "CORE_1_LASTPC_BEFORE_EXC": {
                "bit": 0,
                "description": "cpu's lastpc before exception",
                "width": 32
              }
            },
            "CORE_1_DEBUG_MODE": {
              "CORE_1_DEBUG_MODE": {
                "bit": 0,
                "description": "cpu debug mode status, 1 means cpu enter debug mode."
              },
              "CORE_1_DEBUG_MODULE_ACTIVE": {
                "bit": 1,
                "description": "cpu debug_module active status"
              }
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0": {
              "CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0": {
                "bit": 0,
                "description": "reg_core_x_iram0_dram0_limit_cycle_0",
                "width": 20
              }
            },
            "CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1": {
              "CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1": {
                "bit": 0,
                "description": "reg_core_x_iram0_dram0_limit_cycle_1",
                "width": 20
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "Set 1 force on the clock gate"
              }
            },
            "DATE": {
              "ASSIST_DEBUG_DATE": {
                "bit": 0,
                "description": "version register",
                "width": 28
              }
            }
          }
        },
        "RADIO": {
          "instances": [
            {
              "name": "BITSCRAMBLER",
              "base": "0x500A3000"
            }
          ],
          "registers": {
            "TX_INST_CFG0": {
              "offset": "0x00",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "TX_INST_CFG1": {
              "offset": "0x04",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "RX_INST_CFG0": {
              "offset": "0x08",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "RX_INST_CFG1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "TX_LUT_CFG0": {
              "offset": "0x10",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "TX_LUT_CFG1": {
              "offset": "0x14",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "RX_LUT_CFG0": {
              "offset": "0x18",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "RX_LUT_CFG1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "TX_TAILING_BITS": {
              "offset": "0x20",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "RX_TAILING_BITS": {
              "offset": "0x24",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "TX_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "RX_CTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "TX_STATE": {
              "offset": "0x30",
              "size": 32,
              "description": "Status registers"
            },
            "RX_STATE": {
              "offset": "0x34",
              "size": 32,
              "description": "Status registers"
            },
            "SYS": {
              "offset": "0xF8",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "VERSION": {
              "offset": "0xFC",
              "size": 32,
              "description": "Control and configuration registers"
            }
          },
          "bits": {
            "TX_INST_CFG0": {
              "TX_INST_IDX": {
                "bit": 0,
                "description": "write this bits to specify the one of 8 instruction",
                "width": 3
              },
              "TX_INST_POS": {
                "bit": 3,
                "description": "write this bits to specify the bit position of 257 bit instruction which in units of 32 bits",
                "width": 4
              }
            },
            "TX_INST_CFG1": {
              "TX_INST": {
                "bit": 0,
                "description": "write this bits to update instruction which specified by BITSCRAMBLER_TX_INST_CFG0_REG, Read this bits to get instruction which specified by BITSCRAMBLER_TX_INST_CFG0_REG",
                "width": 32
              }
            },
            "RX_INST_CFG0": {
              "RX_INST_IDX": {
                "bit": 0,
                "description": "write this bits to specify the one of 8 instruction",
                "width": 3
              },
              "RX_INST_POS": {
                "bit": 3,
                "description": "write this bits to specify the bit position of 257 bit instruction which in units of 32 bits",
                "width": 4
              }
            },
            "RX_INST_CFG1": {
              "RX_INST": {
                "bit": 0,
                "description": "write this bits to update instruction which specified by BITSCRAMBLER_RX_INST_CFG0_REG, Read this bits to get instruction which specified by BITSCRAMBLER_RX_INST_CFG0_REG",
                "width": 32
              }
            },
            "TX_LUT_CFG0": {
              "TX_LUT_IDX": {
                "bit": 0,
                "description": "write this bits to specify the bytes position of LUT RAM based on reg_bitscrambler_tx_lut_mode",
                "width": 11
              },
              "TX_LUT_MODE": {
                "bit": 11,
                "description": "write this bits to specify the bytes mode of LUT RAM, 0: 1 byte,1: 2bytes, 2: 4 bytes",
                "width": 2
              }
            },
            "TX_LUT_CFG1": {
              "TX_LUT": {
                "bit": 0,
                "description": "write this bits to update LUT which specified by BITSCRAMBLER_TX_LUT_CFG0_REG, Read this bits to get LUT which specified by BITSCRAMBLER_TX_LUT_CFG0_REG",
                "width": 32
              }
            },
            "RX_LUT_CFG0": {
              "RX_LUT_IDX": {
                "bit": 0,
                "description": "write this bits to specify the bytes position of LUT RAM based on reg_bitscrambler_rx_lut_mode",
                "width": 11
              },
              "RX_LUT_MODE": {
                "bit": 11,
                "description": "write this bits to specify the bytes mode of LUT RAM, 0: 1 byte,1: 2bytes, 2: 4 bytes",
                "width": 2
              }
            },
            "RX_LUT_CFG1": {
              "RX_LUT": {
                "bit": 0,
                "description": "write this bits to update LUT which specified by BITSCRAMBLER_RX_LUT_CFG0_REG, Read this bits to get LUT which specified by BITSCRAMBLER_RX_LUT_CFG0_REG",
                "width": 32
              }
            },
            "TX_TAILING_BITS": {
              "TX_TAILING_BITS": {
                "bit": 0,
                "description": "write this bits to specify the extra data bit length after getting EOF",
                "width": 16
              }
            },
            "RX_TAILING_BITS": {
              "RX_TAILING_BITS": {
                "bit": 0,
                "description": "write this bits to specify the extra data bit length after getting EOF",
                "width": 16
              }
            },
            "TX_CTRL": {
              "TX_ENA": {
                "bit": 0,
                "description": "write this bit to enable the bitscrambler tx"
              },
              "TX_PAUSE": {
                "bit": 1,
                "description": "write this bit to pause the bitscrambler tx core"
              },
              "TX_HALT": {
                "bit": 2,
                "description": "write this bit to halt the bitscrambler tx core"
              },
              "TX_EOF_MODE": {
                "bit": 3,
                "description": "write this bit to ser the bitscrambler tx core EOF signal generating mode which is combined with reg_bitscrambler_tx_tailing_bits, 0: counter by read dma fifo, 0 counter by write peripheral buffer"
              },
              "TX_COND_MODE": {
                "bit": 4,
                "description": "write this bit to specify the LOOP instruction condition mode of bitscrambler tx core, 0: use the little than operator to get the condition, 1: use not equal operator to get the condition"
              },
              "TX_FETCH_MODE": {
                "bit": 5,
                "description": "write this bit to set the bitscrambler tx core fetch instruction mode, 0: prefetch by reset, 1: fetch by instrutions"
              },
              "TX_HALT_MODE": {
                "bit": 6,
                "description": "write this bit to set the bitscrambler tx core halt mode when tx_halt is set, 0: wait write data back done, , 1: ignore write data back"
              },
              "TX_RD_DUMMY": {
                "bit": 7,
                "description": "write this bit to set the bitscrambler tx core read data mode when EOF received.0: wait read data, 1: ignore read data"
              },
              "TX_FIFO_RST": {
                "bit": 8,
                "description": "write this bit to reset the bitscrambler tx fifo"
              }
            },
            "RX_CTRL": {
              "RX_ENA": {
                "bit": 0,
                "description": "write this bit to enable the bitscrambler rx"
              },
              "RX_PAUSE": {
                "bit": 1,
                "description": "write this bit to pause the bitscrambler rx core"
              },
              "RX_HALT": {
                "bit": 2,
                "description": "write this bit to halt the bitscrambler rx core"
              },
              "RX_EOF_MODE": {
                "bit": 3,
                "description": "write this bit to ser the bitscrambler rx core EOF signal generating mode which is combined with reg_bitscrambler_rx_tailing_bits, 0: counter by read peripheral buffer, 0 counter by write dma fifo"
              },
              "RX_COND_MODE": {
                "bit": 4,
                "description": "write this bit to specify the LOOP instruction condition mode of bitscrambler rx core, 0: use the little than operator to get the condition, 1: use not equal operator to get the condition"
              },
              "RX_FETCH_MODE": {
                "bit": 5,
                "description": "write this bit to set the bitscrambler rx core fetch instruction mode, 0: prefetch by reset, 1: fetch by instrutions"
              },
              "RX_HALT_MODE": {
                "bit": 6,
                "description": "write this bit to set the bitscrambler rx core halt mode when rx_halt is set, 0: wait write data back done, , 1: ignore write data back"
              },
              "RX_RD_DUMMY": {
                "bit": 7,
                "description": "write this bit to set the bitscrambler rx core read data mode when EOF received.0: wait read data, 1: ignore read data"
              },
              "RX_FIFO_RST": {
                "bit": 8,
                "description": "write this bit to reset the bitscrambler rx fifo"
              }
            },
            "TX_STATE": {
              "TX_IN_IDLE": {
                "bit": 0,
                "description": "represents the bitscrambler tx core in halt mode"
              },
              "TX_IN_RUN": {
                "bit": 1,
                "description": "represents the bitscrambler tx core in run mode"
              },
              "TX_IN_WAIT": {
                "bit": 2,
                "description": "represents the bitscrambler tx core in wait mode to wait write back done"
              },
              "TX_IN_PAUSE": {
                "bit": 3,
                "description": "represents the bitscrambler tx core in pause mode"
              },
              "TX_FIFO_EMPTY": {
                "bit": 4,
                "description": "represents the bitscrambler tx fifo in empty state"
              },
              "TX_EOF_GET_CNT": {
                "bit": 16,
                "description": "represents the bytes numbers of bitscrambler tx core when get EOF",
                "width": 14
              },
              "TX_EOF_OVERLOAD": {
                "bit": 30,
                "description": "represents the some EOFs will be lost for bitscrambler tx core"
              },
              "TX_EOF_TRACE_CLR": {
                "bit": 31,
                "description": "write this bit to clear reg_bitscrambler_tx_eof_overload and reg_bitscrambler_tx_eof_get_cnt registers"
              }
            },
            "RX_STATE": {
              "RX_IN_IDLE": {
                "bit": 0,
                "description": "represents the bitscrambler rx core in halt mode"
              },
              "RX_IN_RUN": {
                "bit": 1,
                "description": "represents the bitscrambler rx core in run mode"
              },
              "RX_IN_WAIT": {
                "bit": 2,
                "description": "represents the bitscrambler rx core in wait mode to wait write back done"
              },
              "RX_IN_PAUSE": {
                "bit": 3,
                "description": "represents the bitscrambler rx core in pause mode"
              },
              "RX_FIFO_FULL": {
                "bit": 4,
                "description": "represents the bitscrambler rx fifo in full state"
              },
              "RX_EOF_GET_CNT": {
                "bit": 16,
                "description": "represents the bytes numbers of bitscrambler rx core when get EOF",
                "width": 14
              },
              "RX_EOF_OVERLOAD": {
                "bit": 30,
                "description": "represents the some EOFs will be lost for bitscrambler rx core"
              },
              "RX_EOF_TRACE_CLR": {
                "bit": 31,
                "description": "write this bit to clear reg_bitscrambler_rx_eof_overload and reg_bitscrambler_rx_eof_get_cnt registers"
              }
            },
            "SYS": {
              "LOOP_MODE": {
                "bit": 0,
                "description": "write this bit to set the bitscrambler tx loop back to DMA rx"
              },
              "CLK_EN": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "VERSION": {
              "BITSCRAMBLER_VER": {
                "bit": 0,
                "description": "Reserved",
                "width": 28
              }
            }
          }
        },
        "CACHE": {
          "instances": [
            {
              "name": "CACHE",
              "base": "0x3FF10000",
              "irq": 83
            }
          ],
          "registers": {
            "L1_ICACHE_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "L1 instruction Cache(L1-ICache) control register"
            },
            "L1_DCACHE_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "L1 data Cache(L1-DCache) control register"
            },
            "L1_BYPASS_CACHE_CONF": {
              "offset": "0x08",
              "size": 32,
              "description": "Bypass Cache configure register"
            },
            "L1_CACHE_ATOMIC_CONF": {
              "offset": "0x0C",
              "size": 32,
              "description": "L1 Cache atomic feature configure register"
            },
            "L1_ICACHE_CACHESIZE_CONF": {
              "offset": "0x10",
              "size": 32,
              "description": "L1 instruction Cache CacheSize mode configure register"
            },
            "L1_ICACHE_BLOCKSIZE_CONF": {
              "offset": "0x14",
              "size": 32,
              "description": "L1 instruction Cache BlockSize mode configure register"
            },
            "L1_DCACHE_CACHESIZE_CONF": {
              "offset": "0x18",
              "size": 32,
              "description": "L1 data Cache CacheSize mode configure register"
            },
            "L1_DCACHE_BLOCKSIZE_CONF": {
              "offset": "0x1C",
              "size": 32,
              "description": "L1 data Cache BlockSize mode configure register"
            },
            "L1_CACHE_WRAP_AROUND_CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "Cache wrap around control register"
            },
            "L1_CACHE_TAG_MEM_POWER_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "Cache tag memory power control register"
            },
            "L1_CACHE_DATA_MEM_POWER_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "Cache data memory power control register"
            },
            "L1_CACHE_FREEZE_CTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "Cache Freeze control register"
            },
            "L1_CACHE_DATA_MEM_ACS_CONF": {
              "offset": "0x30",
              "size": 32,
              "description": "Cache data memory access configure register"
            },
            "L1_CACHE_TAG_MEM_ACS_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "Cache tag memory access configure register"
            },
            "L1_ICACHE0_PRELOCK_CONF": {
              "offset": "0x38",
              "size": 32,
              "description": "L1 instruction Cache 0 prelock configure register"
            },
            "L1_ICACHE0_PRELOCK_SCT0_ADDR": {
              "offset": "0x3C",
              "size": 32,
              "description": "L1 instruction Cache 0 prelock section0 address configure register"
            },
            "L1_ICACHE0_PRELOCK_SCT1_ADDR": {
              "offset": "0x40",
              "size": 32,
              "description": "L1 instruction Cache 0 prelock section1 address configure register"
            },
            "L1_ICACHE0_PRELOCK_SCT_SIZE": {
              "offset": "0x44",
              "size": 32,
              "description": "L1 instruction Cache 0 prelock section size configure register"
            },
            "L1_ICACHE1_PRELOCK_CONF": {
              "offset": "0x48",
              "size": 32,
              "description": "L1 instruction Cache 1 prelock configure register"
            },
            "L1_ICACHE1_PRELOCK_SCT0_ADDR": {
              "offset": "0x4C",
              "size": 32,
              "description": "L1 instruction Cache 1 prelock section0 address configure register"
            },
            "L1_ICACHE1_PRELOCK_SCT1_ADDR": {
              "offset": "0x50",
              "size": 32,
              "description": "L1 instruction Cache 1 prelock section1 address configure register"
            },
            "L1_ICACHE1_PRELOCK_SCT_SIZE": {
              "offset": "0x54",
              "size": 32,
              "description": "L1 instruction Cache 1 prelock section size configure register"
            },
            "L1_ICACHE2_PRELOCK_CONF": {
              "offset": "0x58",
              "size": 32,
              "description": "L1 instruction Cache 2 prelock configure register"
            },
            "L1_ICACHE2_PRELOCK_SCT0_ADDR": {
              "offset": "0x5C",
              "size": 32,
              "description": "L1 instruction Cache 2 prelock section0 address configure register"
            },
            "L1_ICACHE2_PRELOCK_SCT1_ADDR": {
              "offset": "0x60",
              "size": 32,
              "description": "L1 instruction Cache 2 prelock section1 address configure register"
            },
            "L1_ICACHE2_PRELOCK_SCT_SIZE": {
              "offset": "0x64",
              "size": 32,
              "description": "L1 instruction Cache 2 prelock section size configure register"
            },
            "L1_ICACHE3_PRELOCK_CONF": {
              "offset": "0x68",
              "size": 32,
              "description": "L1 instruction Cache 3 prelock configure register"
            },
            "L1_ICACHE3_PRELOCK_SCT0_ADDR": {
              "offset": "0x6C",
              "size": 32,
              "description": "L1 instruction Cache 3 prelock section0 address configure register"
            },
            "L1_ICACHE3_PRELOCK_SCT1_ADDR": {
              "offset": "0x70",
              "size": 32,
              "description": "L1 instruction Cache 3 prelock section1 address configure register"
            },
            "L1_ICACHE3_PRELOCK_SCT_SIZE": {
              "offset": "0x74",
              "size": 32,
              "description": "L1 instruction Cache 3 prelock section size configure register"
            },
            "L1_DCACHE_PRELOCK_CONF": {
              "offset": "0x78",
              "size": 32,
              "description": "L1 data Cache prelock configure register"
            },
            "L1_DCACHE_PRELOCK_SCT0_ADDR": {
              "offset": "0x7C",
              "size": 32,
              "description": "L1 data Cache prelock section0 address configure register"
            },
            "L1_DCACHE_PRELOCK_SCT1_ADDR": {
              "offset": "0x80",
              "size": 32,
              "description": "L1 data Cache prelock section1 address configure register"
            },
            "L1_DCACHE_PRELOCK_SCT_SIZE": {
              "offset": "0x84",
              "size": 32,
              "description": "L1 data Cache prelock section size configure register"
            },
            "LOCK_CTRL": {
              "offset": "0x88",
              "size": 32,
              "description": "Lock-class (manual lock) operation control register"
            },
            "LOCK_MAP": {
              "offset": "0x8C",
              "size": 32,
              "description": "Lock (manual lock) map configure register"
            },
            "LOCK_ADDR": {
              "offset": "0x90",
              "size": 32,
              "description": "Lock (manual lock) address configure register"
            },
            "LOCK_SIZE": {
              "offset": "0x94",
              "size": 32,
              "description": "Lock (manual lock) size configure register"
            },
            "SYNC_CTRL": {
              "offset": "0x98",
              "size": 32,
              "description": "Sync-class operation control register"
            },
            "SYNC_MAP": {
              "offset": "0x9C",
              "size": 32,
              "description": "Sync map configure register"
            },
            "SYNC_ADDR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Sync address configure register"
            },
            "SYNC_SIZE": {
              "offset": "0xA4",
              "size": 32,
              "description": "Sync size configure register"
            },
            "L1_ICACHE0_PRELOAD_CTRL": {
              "offset": "0xA8",
              "size": 32,
              "description": "L1 instruction Cache 0 preload-operation control register"
            },
            "L1_ICACHE0_PRELOAD_ADDR": {
              "offset": "0xAC",
              "size": 32,
              "description": "L1 instruction Cache 0 preload address configure register"
            },
            "L1_ICACHE0_PRELOAD_SIZE": {
              "offset": "0xB0",
              "size": 32,
              "description": "L1 instruction Cache 0 preload size configure register"
            },
            "L1_ICACHE1_PRELOAD_CTRL": {
              "offset": "0xB4",
              "size": 32,
              "description": "L1 instruction Cache 1 preload-operation control register"
            },
            "L1_ICACHE1_PRELOAD_ADDR": {
              "offset": "0xB8",
              "size": 32,
              "description": "L1 instruction Cache 1 preload address configure register"
            },
            "L1_ICACHE1_PRELOAD_SIZE": {
              "offset": "0xBC",
              "size": 32,
              "description": "L1 instruction Cache 1 preload size configure register"
            },
            "L1_ICACHE2_PRELOAD_CTRL": {
              "offset": "0xC0",
              "size": 32,
              "description": "L1 instruction Cache 2 preload-operation control register"
            },
            "L1_ICACHE2_PRELOAD_ADDR": {
              "offset": "0xC4",
              "size": 32,
              "description": "L1 instruction Cache 2 preload address configure register"
            },
            "L1_ICACHE2_PRELOAD_SIZE": {
              "offset": "0xC8",
              "size": 32,
              "description": "L1 instruction Cache 2 preload size configure register"
            },
            "L1_ICACHE3_PRELOAD_CTRL": {
              "offset": "0xCC",
              "size": 32,
              "description": "L1 instruction Cache 3 preload-operation control register"
            },
            "L1_ICACHE3_PRELOAD_ADDR": {
              "offset": "0xD0",
              "size": 32,
              "description": "L1 instruction Cache 3 preload address configure register"
            },
            "L1_ICACHE3_PRELOAD_SIZE": {
              "offset": "0xD4",
              "size": 32,
              "description": "L1 instruction Cache 3 preload size configure register"
            },
            "L1_DCACHE_PRELOAD_CTRL": {
              "offset": "0xD8",
              "size": 32,
              "description": "L1 data Cache  preload-operation control register"
            },
            "L1_DCACHE_PRELOAD_ADDR": {
              "offset": "0xDC",
              "size": 32,
              "description": "L1 data Cache  preload address configure register"
            },
            "L1_DCACHE_PRELOAD_SIZE": {
              "offset": "0xE0",
              "size": 32,
              "description": "L1 data Cache  preload size configure register"
            },
            "L1_ICACHE0_AUTOLOAD_CTRL": {
              "offset": "0xE4",
              "size": 32,
              "description": "L1 instruction Cache 0 autoload-operation control register"
            },
            "L1_ICACHE0_AUTOLOAD_SCT0_ADDR": {
              "offset": "0xE8",
              "size": 32,
              "description": "L1 instruction Cache 0 autoload section 0 address configure register"
            },
            "L1_ICACHE0_AUTOLOAD_SCT0_SIZE": {
              "offset": "0xEC",
              "size": 32,
              "description": "L1 instruction Cache 0 autoload section 0 size configure register"
            },
            "L1_ICACHE0_AUTOLOAD_SCT1_ADDR": {
              "offset": "0xF0",
              "size": 32,
              "description": "L1 instruction Cache 0 autoload section 1 address configure register"
            },
            "L1_ICACHE0_AUTOLOAD_SCT1_SIZE": {
              "offset": "0xF4",
              "size": 32,
              "description": "L1 instruction Cache 0 autoload section 1 size configure register"
            },
            "L1_ICACHE1_AUTOLOAD_CTRL": {
              "offset": "0xF8",
              "size": 32,
              "description": "L1 instruction Cache 1 autoload-operation control register"
            },
            "L1_ICACHE1_AUTOLOAD_SCT0_ADDR": {
              "offset": "0xFC",
              "size": 32,
              "description": "L1 instruction Cache 1 autoload section 0 address configure register"
            },
            "L1_ICACHE1_AUTOLOAD_SCT0_SIZE": {
              "offset": "0x100",
              "size": 32,
              "description": "L1 instruction Cache 1 autoload section 0 size configure register"
            },
            "L1_ICACHE1_AUTOLOAD_SCT1_ADDR": {
              "offset": "0x104",
              "size": 32,
              "description": "L1 instruction Cache 1 autoload section 1 address configure register"
            },
            "L1_ICACHE1_AUTOLOAD_SCT1_SIZE": {
              "offset": "0x108",
              "size": 32,
              "description": "L1 instruction Cache 1 autoload section 1 size configure register"
            },
            "L1_ICACHE2_AUTOLOAD_CTRL": {
              "offset": "0x10C",
              "size": 32,
              "description": "L1 instruction Cache 2 autoload-operation control register"
            },
            "L1_ICACHE2_AUTOLOAD_SCT0_ADDR": {
              "offset": "0x110",
              "size": 32,
              "description": "L1 instruction Cache 2 autoload section 0 address configure register"
            },
            "L1_ICACHE2_AUTOLOAD_SCT0_SIZE": {
              "offset": "0x114",
              "size": 32,
              "description": "L1 instruction Cache 2 autoload section 0 size configure register"
            },
            "L1_ICACHE2_AUTOLOAD_SCT1_ADDR": {
              "offset": "0x118",
              "size": 32,
              "description": "L1 instruction Cache 2 autoload section 1 address configure register"
            },
            "L1_ICACHE2_AUTOLOAD_SCT1_SIZE": {
              "offset": "0x11C",
              "size": 32,
              "description": "L1 instruction Cache 2 autoload section 1 size configure register"
            },
            "L1_ICACHE3_AUTOLOAD_CTRL": {
              "offset": "0x120",
              "size": 32,
              "description": "L1 instruction Cache 3 autoload-operation control register"
            },
            "L1_ICACHE3_AUTOLOAD_SCT0_ADDR": {
              "offset": "0x124",
              "size": 32,
              "description": "L1 instruction Cache 3 autoload section 0 address configure register"
            },
            "L1_ICACHE3_AUTOLOAD_SCT0_SIZE": {
              "offset": "0x128",
              "size": 32,
              "description": "L1 instruction Cache 3 autoload section 0 size configure register"
            },
            "L1_ICACHE3_AUTOLOAD_SCT1_ADDR": {
              "offset": "0x12C",
              "size": 32,
              "description": "L1 instruction Cache 3 autoload section 1 address configure register"
            },
            "L1_ICACHE3_AUTOLOAD_SCT1_SIZE": {
              "offset": "0x130",
              "size": 32,
              "description": "L1 instruction Cache 3 autoload section 1 size configure register"
            },
            "L1_DCACHE_AUTOLOAD_CTRL": {
              "offset": "0x134",
              "size": 32,
              "description": "L1 data Cache autoload-operation control register"
            },
            "L1_DCACHE_AUTOLOAD_SCT0_ADDR": {
              "offset": "0x138",
              "size": 32,
              "description": "L1 data Cache autoload section 0 address configure register"
            },
            "L1_DCACHE_AUTOLOAD_SCT0_SIZE": {
              "offset": "0x13C",
              "size": 32,
              "description": "L1 data Cache autoload section 0 size configure register"
            },
            "L1_DCACHE_AUTOLOAD_SCT1_ADDR": {
              "offset": "0x140",
              "size": 32,
              "description": "L1 data Cache autoload section 1 address configure register"
            },
            "L1_DCACHE_AUTOLOAD_SCT1_SIZE": {
              "offset": "0x144",
              "size": 32,
              "description": "L1 data Cache autoload section 1 size configure register"
            },
            "L1_DCACHE_AUTOLOAD_SCT2_ADDR": {
              "offset": "0x148",
              "size": 32,
              "description": "L1 data Cache autoload section 2 address configure register"
            },
            "L1_DCACHE_AUTOLOAD_SCT2_SIZE": {
              "offset": "0x14C",
              "size": 32,
              "description": "L1 data Cache autoload section 2 size configure register"
            },
            "L1_DCACHE_AUTOLOAD_SCT3_ADDR": {
              "offset": "0x150",
              "size": 32,
              "description": "L1 data Cache autoload section 1 address configure register"
            },
            "L1_DCACHE_AUTOLOAD_SCT3_SIZE": {
              "offset": "0x154",
              "size": 32,
              "description": "L1 data Cache autoload section 1 size configure register"
            },
            "L1_CACHE_ACS_CNT_INT_ENA": {
              "offset": "0x158",
              "size": 32,
              "description": "Cache Access Counter Interrupt enable register"
            },
            "L1_CACHE_ACS_CNT_INT_CLR": {
              "offset": "0x15C",
              "size": 32,
              "description": "Cache Access Counter Interrupt clear register"
            },
            "L1_CACHE_ACS_CNT_INT_RAW": {
              "offset": "0x160",
              "size": 32,
              "description": "Cache Access Counter Interrupt raw register"
            },
            "L1_CACHE_ACS_CNT_INT_ST": {
              "offset": "0x164",
              "size": 32,
              "description": "Cache Access Counter Interrupt status register"
            },
            "L1_CACHE_ACS_FAIL_CTRL": {
              "offset": "0x168",
              "size": 32,
              "description": "Cache Access Fail Configuration register"
            },
            "L1_CACHE_ACS_FAIL_INT_ENA": {
              "offset": "0x16C",
              "size": 32,
              "description": "Cache Access Fail Interrupt enable register"
            },
            "L1_CACHE_ACS_FAIL_INT_CLR": {
              "offset": "0x170",
              "size": 32,
              "description": "L1-Cache Access Fail Interrupt clear register"
            },
            "L1_CACHE_ACS_FAIL_INT_RAW": {
              "offset": "0x174",
              "size": 32,
              "description": "Cache Access Fail Interrupt raw register"
            },
            "L1_CACHE_ACS_FAIL_INT_ST": {
              "offset": "0x178",
              "size": 32,
              "description": "Cache Access Fail Interrupt status register"
            },
            "L1_CACHE_ACS_CNT_CTRL": {
              "offset": "0x17C",
              "size": 32,
              "description": "Cache Access Counter enable and clear register"
            },
            "L1_IBUS0_ACS_HIT_CNT": {
              "offset": "0x180",
              "size": 32,
              "description": "L1-ICache bus0 Hit-Access Counter register"
            },
            "L1_IBUS0_ACS_MISS_CNT": {
              "offset": "0x184",
              "size": 32,
              "description": "L1-ICache bus0 Miss-Access Counter register"
            },
            "L1_IBUS0_ACS_CONFLICT_CNT": {
              "offset": "0x188",
              "size": 32,
              "description": "L1-ICache bus0 Conflict-Access Counter register"
            },
            "L1_IBUS0_ACS_NXTLVL_RD_CNT": {
              "offset": "0x18C",
              "size": 32,
              "description": "L1-ICache bus0 Next-Level-Access Counter register"
            },
            "L1_IBUS1_ACS_HIT_CNT": {
              "offset": "0x190",
              "size": 32,
              "description": "L1-ICache bus1 Hit-Access Counter register"
            },
            "L1_IBUS1_ACS_MISS_CNT": {
              "offset": "0x194",
              "size": 32,
              "description": "L1-ICache bus1 Miss-Access Counter register"
            },
            "L1_IBUS1_ACS_CONFLICT_CNT": {
              "offset": "0x198",
              "size": 32,
              "description": "L1-ICache bus1 Conflict-Access Counter register"
            },
            "L1_IBUS1_ACS_NXTLVL_RD_CNT": {
              "offset": "0x19C",
              "size": 32,
              "description": "L1-ICache bus1 Next-Level-Access Counter register"
            },
            "L1_IBUS2_ACS_HIT_CNT": {
              "offset": "0x1A0",
              "size": 32,
              "description": "L1-ICache bus2 Hit-Access Counter register"
            },
            "L1_IBUS2_ACS_MISS_CNT": {
              "offset": "0x1A4",
              "size": 32,
              "description": "L1-ICache bus2 Miss-Access Counter register"
            },
            "L1_IBUS2_ACS_CONFLICT_CNT": {
              "offset": "0x1A8",
              "size": 32,
              "description": "L1-ICache bus2 Conflict-Access Counter register"
            },
            "L1_IBUS2_ACS_NXTLVL_RD_CNT": {
              "offset": "0x1AC",
              "size": 32,
              "description": "L1-ICache bus2 Next-Level-Access Counter register"
            },
            "L1_IBUS3_ACS_HIT_CNT": {
              "offset": "0x1B0",
              "size": 32,
              "description": "L1-ICache bus3 Hit-Access Counter register"
            },
            "L1_IBUS3_ACS_MISS_CNT": {
              "offset": "0x1B4",
              "size": 32,
              "description": "L1-ICache bus3 Miss-Access Counter register"
            },
            "L1_IBUS3_ACS_CONFLICT_CNT": {
              "offset": "0x1B8",
              "size": 32,
              "description": "L1-ICache bus3 Conflict-Access Counter register"
            },
            "L1_IBUS3_ACS_NXTLVL_RD_CNT": {
              "offset": "0x1BC",
              "size": 32,
              "description": "L1-ICache bus3 Next-Level-Access Counter register"
            },
            "L1_DBUS0_ACS_HIT_CNT": {
              "offset": "0x1C0",
              "size": 32,
              "description": "L1-DCache bus0 Hit-Access Counter register"
            },
            "L1_DBUS0_ACS_MISS_CNT": {
              "offset": "0x1C4",
              "size": 32,
              "description": "L1-DCache bus0 Miss-Access Counter register"
            },
            "L1_DBUS0_ACS_CONFLICT_CNT": {
              "offset": "0x1C8",
              "size": 32,
              "description": "L1-DCache bus0 Conflict-Access Counter register"
            },
            "L1_DBUS0_ACS_NXTLVL_RD_CNT": {
              "offset": "0x1CC",
              "size": 32,
              "description": "L1-DCache bus0 Next-Level-Access Counter register"
            },
            "L1_DBUS0_ACS_NXTLVL_WR_CNT": {
              "offset": "0x1D0",
              "size": 32,
              "description": "L1-DCache bus0 WB-Access Counter register"
            },
            "L1_DBUS1_ACS_HIT_CNT": {
              "offset": "0x1D4",
              "size": 32,
              "description": "L1-DCache bus1 Hit-Access Counter register"
            },
            "L1_DBUS1_ACS_MISS_CNT": {
              "offset": "0x1D8",
              "size": 32,
              "description": "L1-DCache bus1 Miss-Access Counter register"
            },
            "L1_DBUS1_ACS_CONFLICT_CNT": {
              "offset": "0x1DC",
              "size": 32,
              "description": "L1-DCache bus1 Conflict-Access Counter register"
            },
            "L1_DBUS1_ACS_NXTLVL_RD_CNT": {
              "offset": "0x1E0",
              "size": 32,
              "description": "L1-DCache bus1 Next-Level-Access Counter register"
            },
            "L1_DBUS1_ACS_NXTLVL_WR_CNT": {
              "offset": "0x1E4",
              "size": 32,
              "description": "L1-DCache bus1 WB-Access Counter register"
            },
            "L1_DBUS2_ACS_HIT_CNT": {
              "offset": "0x1E8",
              "size": 32,
              "description": "L1-DCache bus2 Hit-Access Counter register"
            },
            "L1_DBUS2_ACS_MISS_CNT": {
              "offset": "0x1EC",
              "size": 32,
              "description": "L1-DCache bus2 Miss-Access Counter register"
            },
            "L1_DBUS2_ACS_CONFLICT_CNT": {
              "offset": "0x1F0",
              "size": 32,
              "description": "L1-DCache bus2 Conflict-Access Counter register"
            },
            "L1_DBUS2_ACS_NXTLVL_RD_CNT": {
              "offset": "0x1F4",
              "size": 32,
              "description": "L1-DCache bus2 Next-Level-Access Counter register"
            },
            "L1_DBUS2_ACS_NXTLVL_WR_CNT": {
              "offset": "0x1F8",
              "size": 32,
              "description": "L1-DCache bus2 WB-Access Counter register"
            },
            "L1_DBUS3_ACS_HIT_CNT": {
              "offset": "0x1FC",
              "size": 32,
              "description": "L1-DCache bus3 Hit-Access Counter register"
            },
            "L1_DBUS3_ACS_MISS_CNT": {
              "offset": "0x200",
              "size": 32,
              "description": "L1-DCache bus3 Miss-Access Counter register"
            },
            "L1_DBUS3_ACS_CONFLICT_CNT": {
              "offset": "0x204",
              "size": 32,
              "description": "L1-DCache bus3 Conflict-Access Counter register"
            },
            "L1_DBUS3_ACS_NXTLVL_RD_CNT": {
              "offset": "0x208",
              "size": 32,
              "description": "L1-DCache bus3 Next-Level-Access Counter register"
            },
            "L1_DBUS3_ACS_NXTLVL_WR_CNT": {
              "offset": "0x20C",
              "size": 32,
              "description": "L1-DCache bus3 WB-Access Counter register"
            },
            "L1_ICACHE0_ACS_FAIL_ID_ATTR": {
              "offset": "0x210",
              "size": 32,
              "description": "L1-ICache0 Access Fail ID/attribution information register"
            },
            "L1_ICACHE0_ACS_FAIL_ADDR": {
              "offset": "0x214",
              "size": 32,
              "description": "L1-ICache0 Access Fail Address information register"
            },
            "L1_ICACHE1_ACS_FAIL_ID_ATTR": {
              "offset": "0x218",
              "size": 32,
              "description": "L1-ICache0 Access Fail ID/attribution information register"
            },
            "L1_ICACHE1_ACS_FAIL_ADDR": {
              "offset": "0x21C",
              "size": 32,
              "description": "L1-ICache0 Access Fail Address information register"
            },
            "L1_ICACHE2_ACS_FAIL_ID_ATTR": {
              "offset": "0x220",
              "size": 32,
              "description": "L1-ICache0 Access Fail ID/attribution information register"
            },
            "L1_ICACHE2_ACS_FAIL_ADDR": {
              "offset": "0x224",
              "size": 32,
              "description": "L1-ICache0 Access Fail Address information register"
            },
            "L1_ICACHE3_ACS_FAIL_ID_ATTR": {
              "offset": "0x228",
              "size": 32,
              "description": "L1-ICache0 Access Fail ID/attribution information register"
            },
            "L1_ICACHE3_ACS_FAIL_ADDR": {
              "offset": "0x22C",
              "size": 32,
              "description": "L1-ICache0 Access Fail Address information register"
            },
            "L1_DCACHE_ACS_FAIL_ID_ATTR": {
              "offset": "0x230",
              "size": 32,
              "description": "L1-DCache Access Fail ID/attribution information register"
            },
            "L1_DCACHE_ACS_FAIL_ADDR": {
              "offset": "0x234",
              "size": 32,
              "description": "L1-DCache Access Fail Address information register"
            },
            "SYNC_L1_CACHE_PRELOAD_INT_ENA": {
              "offset": "0x238",
              "size": 32,
              "description": "L1-Cache Access Fail Interrupt enable register"
            },
            "SYNC_L1_CACHE_PRELOAD_INT_CLR": {
              "offset": "0x23C",
              "size": 32,
              "description": "Sync Preload operation Interrupt clear register"
            },
            "SYNC_L1_CACHE_PRELOAD_INT_RAW": {
              "offset": "0x240",
              "size": 32,
              "description": "Sync Preload operation Interrupt raw register"
            },
            "SYNC_L1_CACHE_PRELOAD_INT_ST": {
              "offset": "0x244",
              "size": 32,
              "description": "L1-Cache Access Fail Interrupt status register"
            },
            "SYNC_L1_CACHE_PRELOAD_EXCEPTION": {
              "offset": "0x248",
              "size": 32,
              "description": "Cache Sync/Preload Operation exception register"
            },
            "L1_CACHE_SYNC_RST_CTRL": {
              "offset": "0x24C",
              "size": 32,
              "description": "Cache Sync Reset control register"
            },
            "L1_CACHE_PRELOAD_RST_CTRL": {
              "offset": "0x250",
              "size": 32,
              "description": "Cache Preload Reset control register"
            },
            "L1_CACHE_AUTOLOAD_BUF_CLR_CTRL": {
              "offset": "0x254",
              "size": 32,
              "description": "Cache Autoload buffer clear control register"
            },
            "L1_UNALLOCATE_BUFFER_CLEAR": {
              "offset": "0x258",
              "size": 32,
              "description": "Unallocate request buffer clear registers"
            },
            "L1_CACHE_OBJECT_CTRL": {
              "offset": "0x25C",
              "size": 32,
              "description": "Cache Tag and Data memory Object control register"
            },
            "L1_CACHE_WAY_OBJECT": {
              "offset": "0x260",
              "size": 32,
              "description": "Cache Tag and Data memory way register"
            },
            "L1_CACHE_VADDR": {
              "offset": "0x264",
              "size": 32,
              "description": "Cache Vaddr register"
            },
            "L1_CACHE_DEBUG_BUS": {
              "offset": "0x268",
              "size": 32,
              "description": "Cache Tag/data memory content register"
            },
            "LEVEL_SPLIT0": {
              "offset": "0x26C",
              "size": 32,
              "description": "USED TO SPLIT L1 CACHE AND L2 CACHE"
            },
            "L2_CACHE_CTRL": {
              "offset": "0x270",
              "size": 32,
              "description": "L2 Cache(L2-Cache) control register"
            },
            "L2_BYPASS_CACHE_CONF": {
              "offset": "0x274",
              "size": 32,
              "description": "Bypass Cache configure register"
            },
            "L2_CACHE_CACHESIZE_CONF": {
              "offset": "0x278",
              "size": 32,
              "description": "L2 Cache CacheSize mode configure register"
            },
            "L2_CACHE_BLOCKSIZE_CONF": {
              "offset": "0x27C",
              "size": 32,
              "description": "L2 Cache BlockSize mode configure register"
            },
            "L2_CACHE_WRAP_AROUND_CTRL": {
              "offset": "0x280",
              "size": 32,
              "description": "Cache wrap around control register"
            },
            "L2_CACHE_TAG_MEM_POWER_CTRL": {
              "offset": "0x284",
              "size": 32,
              "description": "Cache tag memory power control register"
            },
            "L2_CACHE_DATA_MEM_POWER_CTRL": {
              "offset": "0x288",
              "size": 32,
              "description": "Cache data memory power control register"
            },
            "L2_CACHE_FREEZE_CTRL": {
              "offset": "0x28C",
              "size": 32,
              "description": "Cache Freeze control register"
            },
            "L2_CACHE_DATA_MEM_ACS_CONF": {
              "offset": "0x290",
              "size": 32,
              "description": "Cache data memory access configure register"
            },
            "L2_CACHE_TAG_MEM_ACS_CONF": {
              "offset": "0x294",
              "size": 32,
              "description": "Cache tag memory access configure register"
            },
            "L2_CACHE_PRELOCK_CONF": {
              "offset": "0x298",
              "size": 32,
              "description": "L2 Cache prelock configure register"
            },
            "L2_CACHE_PRELOCK_SCT0_ADDR": {
              "offset": "0x29C",
              "size": 32,
              "description": "L2 Cache prelock section0 address configure register"
            },
            "L2_CACHE_PRELOCK_SCT1_ADDR": {
              "offset": "0x2A0",
              "size": 32,
              "description": "L2 Cache prelock section1 address configure register"
            },
            "L2_CACHE_PRELOCK_SCT_SIZE": {
              "offset": "0x2A4",
              "size": 32,
              "description": "L2 Cache prelock section size configure register"
            },
            "L2_CACHE_PRELOAD_CTRL": {
              "offset": "0x2A8",
              "size": 32,
              "description": "L2 Cache preload-operation control register"
            },
            "L2_CACHE_PRELOAD_ADDR": {
              "offset": "0x2AC",
              "size": 32,
              "description": "L2 Cache preload address configure register"
            },
            "L2_CACHE_PRELOAD_SIZE": {
              "offset": "0x2B0",
              "size": 32,
              "description": "L2 Cache preload size configure register"
            },
            "L2_CACHE_AUTOLOAD_CTRL": {
              "offset": "0x2B4",
              "size": 32,
              "description": "L2 Cache autoload-operation control register"
            },
            "L2_CACHE_AUTOLOAD_SCT0_ADDR": {
              "offset": "0x2B8",
              "size": 32,
              "description": "L2 Cache autoload section 0 address configure register"
            },
            "L2_CACHE_AUTOLOAD_SCT0_SIZE": {
              "offset": "0x2BC",
              "size": 32,
              "description": "L2 Cache autoload section 0 size configure register"
            },
            "L2_CACHE_AUTOLOAD_SCT1_ADDR": {
              "offset": "0x2C0",
              "size": 32,
              "description": "L2 Cache autoload section 1 address configure register"
            },
            "L2_CACHE_AUTOLOAD_SCT1_SIZE": {
              "offset": "0x2C4",
              "size": 32,
              "description": "L2 Cache autoload section 1 size configure register"
            },
            "L2_CACHE_AUTOLOAD_SCT2_ADDR": {
              "offset": "0x2C8",
              "size": 32,
              "description": "L2 Cache autoload section 2 address configure register"
            },
            "L2_CACHE_AUTOLOAD_SCT2_SIZE": {
              "offset": "0x2CC",
              "size": 32,
              "description": "L2 Cache autoload section 2 size configure register"
            },
            "L2_CACHE_AUTOLOAD_SCT3_ADDR": {
              "offset": "0x2D0",
              "size": 32,
              "description": "L2 Cache autoload section 3 address configure register"
            },
            "L2_CACHE_AUTOLOAD_SCT3_SIZE": {
              "offset": "0x2D4",
              "size": 32,
              "description": "L2 Cache autoload section 3 size configure register"
            },
            "L2_CACHE_ACS_CNT_INT_ENA": {
              "offset": "0x2D8",
              "size": 32,
              "description": "Cache Access Counter Interrupt enable register"
            },
            "L2_CACHE_ACS_CNT_INT_CLR": {
              "offset": "0x2DC",
              "size": 32,
              "description": "Cache Access Counter Interrupt clear register"
            },
            "L2_CACHE_ACS_CNT_INT_RAW": {
              "offset": "0x2E0",
              "size": 32,
              "description": "Cache Access Counter Interrupt raw register"
            },
            "L2_CACHE_ACS_CNT_INT_ST": {
              "offset": "0x2E4",
              "size": 32,
              "description": "Cache Access Counter Interrupt status register"
            },
            "L2_CACHE_ACS_FAIL_CTRL": {
              "offset": "0x2E8",
              "size": 32,
              "description": "Cache Access Fail Configuration register"
            },
            "L2_CACHE_ACS_FAIL_INT_ENA": {
              "offset": "0x2EC",
              "size": 32,
              "description": "Cache Access Fail Interrupt enable register"
            },
            "L2_CACHE_ACS_FAIL_INT_CLR": {
              "offset": "0x2F0",
              "size": 32,
              "description": "L1-Cache Access Fail Interrupt clear register"
            },
            "L2_CACHE_ACS_FAIL_INT_RAW": {
              "offset": "0x2F4",
              "size": 32,
              "description": "Cache Access Fail Interrupt raw register"
            },
            "L2_CACHE_ACS_FAIL_INT_ST": {
              "offset": "0x2F8",
              "size": 32,
              "description": "Cache Access Fail Interrupt status register"
            },
            "L2_CACHE_ACS_CNT_CTRL": {
              "offset": "0x2FC",
              "size": 32,
              "description": "Cache Access Counter enable and clear register"
            },
            "L2_IBUS0_ACS_HIT_CNT": {
              "offset": "0x300",
              "size": 32,
              "description": "L2-Cache bus0 Hit-Access Counter register"
            },
            "L2_IBUS0_ACS_MISS_CNT": {
              "offset": "0x304",
              "size": 32,
              "description": "L2-Cache bus0 Miss-Access Counter register"
            },
            "L2_IBUS0_ACS_CONFLICT_CNT": {
              "offset": "0x308",
              "size": 32,
              "description": "L2-Cache bus0 Conflict-Access Counter register"
            },
            "L2_IBUS0_ACS_NXTLVL_RD_CNT": {
              "offset": "0x30C",
              "size": 32,
              "description": "L2-Cache bus0 Next-Level-Access Counter register"
            },
            "L2_IBUS1_ACS_HIT_CNT": {
              "offset": "0x310",
              "size": 32,
              "description": "L2-Cache bus1 Hit-Access Counter register"
            },
            "L2_IBUS1_ACS_MISS_CNT": {
              "offset": "0x314",
              "size": 32,
              "description": "L2-Cache bus1 Miss-Access Counter register"
            },
            "L2_IBUS1_ACS_CONFLICT_CNT": {
              "offset": "0x318",
              "size": 32,
              "description": "L2-Cache bus1 Conflict-Access Counter register"
            },
            "L2_IBUS1_ACS_NXTLVL_RD_CNT": {
              "offset": "0x31C",
              "size": 32,
              "description": "L2-Cache bus1 Next-Level-Access Counter register"
            },
            "L2_IBUS2_ACS_HIT_CNT": {
              "offset": "0x320",
              "size": 32,
              "description": "L2-Cache bus2 Hit-Access Counter register"
            },
            "L2_IBUS2_ACS_MISS_CNT": {
              "offset": "0x324",
              "size": 32,
              "description": "L2-Cache bus2 Miss-Access Counter register"
            },
            "L2_IBUS2_ACS_CONFLICT_CNT": {
              "offset": "0x328",
              "size": 32,
              "description": "L2-Cache bus2 Conflict-Access Counter register"
            },
            "L2_IBUS2_ACS_NXTLVL_RD_CNT": {
              "offset": "0x32C",
              "size": 32,
              "description": "L2-Cache bus2 Next-Level-Access Counter register"
            },
            "L2_IBUS3_ACS_HIT_CNT": {
              "offset": "0x330",
              "size": 32,
              "description": "L2-Cache bus3 Hit-Access Counter register"
            },
            "L2_IBUS3_ACS_MISS_CNT": {
              "offset": "0x334",
              "size": 32,
              "description": "L2-Cache bus3 Miss-Access Counter register"
            },
            "L2_IBUS3_ACS_CONFLICT_CNT": {
              "offset": "0x338",
              "size": 32,
              "description": "L2-Cache bus3 Conflict-Access Counter register"
            },
            "L2_IBUS3_ACS_NXTLVL_RD_CNT": {
              "offset": "0x33C",
              "size": 32,
              "description": "L2-Cache bus3 Next-Level-Access Counter register"
            },
            "L2_DBUS0_ACS_HIT_CNT": {
              "offset": "0x340",
              "size": 32,
              "description": "L2-Cache bus0 Hit-Access Counter register"
            },
            "L2_DBUS0_ACS_MISS_CNT": {
              "offset": "0x344",
              "size": 32,
              "description": "L2-Cache bus0 Miss-Access Counter register"
            },
            "L2_DBUS0_ACS_CONFLICT_CNT": {
              "offset": "0x348",
              "size": 32,
              "description": "L2-Cache bus0 Conflict-Access Counter register"
            },
            "L2_DBUS0_ACS_NXTLVL_RD_CNT": {
              "offset": "0x34C",
              "size": 32,
              "description": "L2-Cache bus0 Next-Level-Access Counter register"
            },
            "L2_DBUS0_ACS_NXTLVL_WR_CNT": {
              "offset": "0x350",
              "size": 32,
              "description": "L2-Cache bus0 WB-Access Counter register"
            },
            "L2_DBUS1_ACS_HIT_CNT": {
              "offset": "0x354",
              "size": 32,
              "description": "L2-Cache bus1 Hit-Access Counter register"
            },
            "L2_DBUS1_ACS_MISS_CNT": {
              "offset": "0x358",
              "size": 32,
              "description": "L2-Cache bus1 Miss-Access Counter register"
            },
            "L2_DBUS1_ACS_CONFLICT_CNT": {
              "offset": "0x35C",
              "size": 32,
              "description": "L2-Cache bus1 Conflict-Access Counter register"
            },
            "L2_DBUS1_ACS_NXTLVL_RD_CNT": {
              "offset": "0x360",
              "size": 32,
              "description": "L2-Cache bus1 Next-Level-Access Counter register"
            },
            "L2_DBUS1_ACS_NXTLVL_WR_CNT": {
              "offset": "0x364",
              "size": 32,
              "description": "L2-Cache bus1 WB-Access Counter register"
            },
            "L2_DBUS2_ACS_HIT_CNT": {
              "offset": "0x368",
              "size": 32,
              "description": "L2-Cache bus2 Hit-Access Counter register"
            },
            "L2_DBUS2_ACS_MISS_CNT": {
              "offset": "0x36C",
              "size": 32,
              "description": "L2-Cache bus2 Miss-Access Counter register"
            },
            "L2_DBUS2_ACS_CONFLICT_CNT": {
              "offset": "0x370",
              "size": 32,
              "description": "L2-Cache bus2 Conflict-Access Counter register"
            },
            "L2_DBUS2_ACS_NXTLVL_RD_CNT": {
              "offset": "0x374",
              "size": 32,
              "description": "L2-Cache bus2 Next-Level-Access Counter register"
            },
            "L2_DBUS2_ACS_NXTLVL_WR_CNT": {
              "offset": "0x378",
              "size": 32,
              "description": "L2-Cache bus2 WB-Access Counter register"
            },
            "L2_DBUS3_ACS_HIT_CNT": {
              "offset": "0x37C",
              "size": 32,
              "description": "L2-Cache bus3 Hit-Access Counter register"
            },
            "L2_DBUS3_ACS_MISS_CNT": {
              "offset": "0x380",
              "size": 32,
              "description": "L2-Cache bus3 Miss-Access Counter register"
            },
            "L2_DBUS3_ACS_CONFLICT_CNT": {
              "offset": "0x384",
              "size": 32,
              "description": "L2-Cache bus3 Conflict-Access Counter register"
            },
            "L2_DBUS3_ACS_NXTLVL_RD_CNT": {
              "offset": "0x388",
              "size": 32,
              "description": "L2-Cache bus3 Next-Level-Access Counter register"
            },
            "L2_DBUS3_ACS_NXTLVL_WR_CNT": {
              "offset": "0x38C",
              "size": 32,
              "description": "L2-Cache bus3 WB-Access Counter register"
            },
            "L2_CACHE_ACS_FAIL_ID_ATTR": {
              "offset": "0x390",
              "size": 32,
              "description": "L2-Cache Access Fail ID/attribution information register"
            },
            "L2_CACHE_ACS_FAIL_ADDR": {
              "offset": "0x394",
              "size": 32,
              "description": "L2-Cache Access Fail Address information register"
            },
            "L2_CACHE_SYNC_PRELOAD_INT_ENA": {
              "offset": "0x398",
              "size": 32,
              "description": "L1-Cache Access Fail Interrupt enable register"
            },
            "L2_CACHE_SYNC_PRELOAD_INT_CLR": {
              "offset": "0x39C",
              "size": 32,
              "description": "Sync Preload operation Interrupt clear register"
            },
            "L2_CACHE_SYNC_PRELOAD_INT_RAW": {
              "offset": "0x3A0",
              "size": 32,
              "description": "Sync Preload operation Interrupt raw register"
            },
            "L2_CACHE_SYNC_PRELOAD_INT_ST": {
              "offset": "0x3A4",
              "size": 32,
              "description": "L1-Cache Access Fail Interrupt status register"
            },
            "L2_CACHE_SYNC_PRELOAD_EXCEPTION": {
              "offset": "0x3A8",
              "size": 32,
              "description": "Cache Sync/Preload Operation exception register"
            },
            "L2_CACHE_SYNC_RST_CTRL": {
              "offset": "0x3AC",
              "size": 32,
              "description": "Cache Sync Reset control register"
            },
            "L2_CACHE_PRELOAD_RST_CTRL": {
              "offset": "0x3B0",
              "size": 32,
              "description": "Cache Preload Reset control register"
            },
            "L2_CACHE_AUTOLOAD_BUF_CLR_CTRL": {
              "offset": "0x3B4",
              "size": 32,
              "description": "Cache Autoload buffer clear control register"
            },
            "L2_UNALLOCATE_BUFFER_CLEAR": {
              "offset": "0x3B8",
              "size": 32,
              "description": "Unallocate request buffer clear registers"
            },
            "L2_CACHE_ACCESS_ATTR_CTRL": {
              "offset": "0x3BC",
              "size": 32,
              "description": "L2 cache access attribute control register"
            },
            "L2_CACHE_OBJECT_CTRL": {
              "offset": "0x3C0",
              "size": 32,
              "description": "Cache Tag and Data memory Object control register"
            },
            "L2_CACHE_WAY_OBJECT": {
              "offset": "0x3C4",
              "size": 32,
              "description": "Cache Tag and Data memory way register"
            },
            "L2_CACHE_VADDR": {
              "offset": "0x3C8",
              "size": 32,
              "description": "Cache Vaddr register"
            },
            "L2_CACHE_DEBUG_BUS": {
              "offset": "0x3CC",
              "size": 32,
              "description": "Cache Tag/data memory content register"
            },
            "LEVEL_SPLIT1": {
              "offset": "0x3D0",
              "size": 32,
              "description": "USED TO SPLIT L1 CACHE AND L2 CACHE"
            },
            "CLOCK_GATE": {
              "offset": "0x3D4",
              "size": 32,
              "description": "Clock gate control register"
            },
            "REDUNDANCY_SIG0": {
              "offset": "0x3D8",
              "size": 32,
              "description": "Cache redundancy signal 0 register"
            },
            "REDUNDANCY_SIG1": {
              "offset": "0x3DC",
              "size": 32,
              "description": "Cache redundancy signal 1 register"
            },
            "REDUNDANCY_SIG2": {
              "offset": "0x3E0",
              "size": 32,
              "description": "Cache redundancy signal 2 register"
            },
            "REDUNDANCY_SIG3": {
              "offset": "0x3E4",
              "size": 32,
              "description": "Cache redundancy signal 3 register"
            },
            "REDUNDANCY_SIG4": {
              "offset": "0x3E8",
              "size": 32,
              "description": "Cache redundancy signal 0 register"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "L1_ICACHE_CTRL": {
              "L1_ICACHE_SHUT_IBUS0": {
                "bit": 0,
                "description": "The bit is used to disable core0 ibus access L1-ICache, 0: enable, 1: disable"
              },
              "L1_ICACHE_SHUT_IBUS1": {
                "bit": 1,
                "description": "The bit is used to disable core1 ibus access L1-ICache, 0: enable, 1: disable"
              },
              "L1_ICACHE_SHUT_IBUS2": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE_SHUT_IBUS3": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_ICACHE_UNDEF_OP": {
                "bit": 8,
                "description": "Reserved",
                "width": 8
              }
            },
            "L1_DCACHE_CTRL": {
              "L1_DCACHE_SHUT_DBUS0": {
                "bit": 0,
                "description": "The bit is used to disable core0 dbus access L1-DCache, 0: enable, 1: disable"
              },
              "L1_DCACHE_SHUT_DBUS1": {
                "bit": 1,
                "description": "The bit is used to disable core1 dbus access L1-DCache, 0: enable, 1: disable"
              },
              "L1_DCACHE_SHUT_DBUS2": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_DCACHE_SHUT_DBUS3": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_SHUT_DMA": {
                "bit": 4,
                "description": "The bit is used to disable DMA access L1-DCache, 0: enable, 1: disable"
              },
              "L1_DCACHE_UNDEF_OP": {
                "bit": 8,
                "description": "Reserved",
                "width": 8
              }
            },
            "L1_BYPASS_CACHE_CONF": {
              "BYPASS_L1_ICACHE0_EN": {
                "bit": 0,
                "description": "The bit is used to enable bypass L1-ICache0. 0: disable bypass, 1: enable bypass."
              },
              "BYPASS_L1_ICACHE1_EN": {
                "bit": 1,
                "description": "The bit is used to enable bypass L1-ICache1. 0: disable bypass, 1: enable bypass."
              },
              "BYPASS_L1_ICACHE2_EN": {
                "bit": 2,
                "description": "Reserved"
              },
              "BYPASS_L1_ICACHE3_EN": {
                "bit": 3,
                "description": "Reserved"
              },
              "BYPASS_L1_DCACHE_EN": {
                "bit": 4,
                "description": "The bit is used to enable bypass L1-DCache. 0: disable bypass, 1: enable bypass."
              }
            },
            "L1_CACHE_ATOMIC_CONF": {
              "L1_DCACHE_ATOMIC_EN": {
                "bit": 0,
                "description": "The bit is used to enable atomic feature on L1-DCache when multiple cores access L1-DCache.  1: disable, 1: enable."
              }
            },
            "L1_ICACHE_CACHESIZE_CONF": {
              "L1_ICACHE_CACHESIZE_256": {
                "bit": 0,
                "description": "The field is used to configure cachesize of L1-ICache as 256 bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_512": {
                "bit": 1,
                "description": "The field is used to configure cachesize of L1-ICache as 512 bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_1K": {
                "bit": 2,
                "description": "The field is used to configure cachesize of L1-ICache as 1k bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_2K": {
                "bit": 3,
                "description": "The field is used to configure cachesize of L1-ICache as 2k bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_4K": {
                "bit": 4,
                "description": "The field is used to configure cachesize of L1-ICache as 4k bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_8K": {
                "bit": 5,
                "description": "The field is used to configure cachesize of L1-ICache as 8k bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_16K": {
                "bit": 6,
                "description": "The field is used to configure cachesize of L1-ICache as 16k bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_32K": {
                "bit": 7,
                "description": "The field is used to configure cachesize of L1-ICache as 32k bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_64K": {
                "bit": 8,
                "description": "The field is used to configure cachesize of L1-ICache as 64k bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_128K": {
                "bit": 9,
                "description": "The field is used to configure cachesize of L1-ICache as 128k bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_256K": {
                "bit": 10,
                "description": "The field is used to configure cachesize of L1-ICache as 256k bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_512K": {
                "bit": 11,
                "description": "The field is used to configure cachesize of L1-ICache as 512k bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_CACHESIZE_1024K": {
                "bit": 12,
                "description": "The field is used to configure cachesize of L1-ICache as 1024k bytes. This field and all other fields within this register is onehot."
              }
            },
            "L1_ICACHE_BLOCKSIZE_CONF": {
              "L1_ICACHE_BLOCKSIZE_8": {
                "bit": 0,
                "description": "The field is used to configureblocksize of L1-ICache as 8 bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_BLOCKSIZE_16": {
                "bit": 1,
                "description": "The field is used to configureblocksize of L1-ICache as 16 bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_BLOCKSIZE_32": {
                "bit": 2,
                "description": "The field is used to configureblocksize of L1-ICache as 32 bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_BLOCKSIZE_64": {
                "bit": 3,
                "description": "The field is used to configureblocksize of L1-ICache as 64 bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_BLOCKSIZE_128": {
                "bit": 4,
                "description": "The field is used to configureblocksize of L1-ICache as 128 bytes. This field and all other fields within this register is onehot."
              },
              "L1_ICACHE_BLOCKSIZE_256": {
                "bit": 5,
                "description": "The field is used to configureblocksize of L1-ICache as 256 bytes. This field and all other fields within this register is onehot."
              }
            },
            "L1_DCACHE_CACHESIZE_CONF": {
              "L1_DCACHE_CACHESIZE_256": {
                "bit": 0,
                "description": "The field is used to configure cachesize of L1-DCache as 256 bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_512": {
                "bit": 1,
                "description": "The field is used to configure cachesize of L1-DCache as 512 bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_1K": {
                "bit": 2,
                "description": "The field is used to configure cachesize of L1-DCache as 1k bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_2K": {
                "bit": 3,
                "description": "The field is used to configure cachesize of L1-DCache as 2k bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_4K": {
                "bit": 4,
                "description": "The field is used to configure cachesize of L1-DCache as 4k bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_8K": {
                "bit": 5,
                "description": "The field is used to configure cachesize of L1-DCache as 8k bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_16K": {
                "bit": 6,
                "description": "The field is used to configure cachesize of L1-DCache as 16k bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_32K": {
                "bit": 7,
                "description": "The field is used to configure cachesize of L1-DCache as 32k bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_64K": {
                "bit": 8,
                "description": "The field is used to configure cachesize of L1-DCache as 64k bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_128K": {
                "bit": 9,
                "description": "The field is used to configure cachesize of L1-DCache as 128k bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_256K": {
                "bit": 10,
                "description": "The field is used to configure cachesize of L1-DCache as 256k bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_512K": {
                "bit": 11,
                "description": "The field is used to configure cachesize of L1-DCache as 512k bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_CACHESIZE_1024K": {
                "bit": 12,
                "description": "The field is used to configure cachesize of L1-DCache as 1024k bytes. This field and all other fields within this register is onehot."
              }
            },
            "L1_DCACHE_BLOCKSIZE_CONF": {
              "L1_DCACHE_BLOCKSIZE_8": {
                "bit": 0,
                "description": "The field is used to configureblocksize of L1-DCache as 8 bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_BLOCKSIZE_16": {
                "bit": 1,
                "description": "The field is used to configureblocksize of L1-DCache as 16 bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_BLOCKSIZE_32": {
                "bit": 2,
                "description": "The field is used to configureblocksize of L1-DCache as 32 bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_BLOCKSIZE_64": {
                "bit": 3,
                "description": "The field is used to configureblocksize of L1-DCache as 64 bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_BLOCKSIZE_128": {
                "bit": 4,
                "description": "The field is used to configureblocksize of L1-DCache as 128 bytes. This field and all other fields within this register is onehot."
              },
              "L1_DCACHE_BLOCKSIZE_256": {
                "bit": 5,
                "description": "The field is used to configureblocksize of L1-DCache as 256 bytes. This field and all other fields within this register is onehot."
              }
            },
            "L1_CACHE_WRAP_AROUND_CTRL": {
              "L1_ICACHE0_WRAP": {
                "bit": 0,
                "description": "Set this bit as 1 to enable L1-ICache0 wrap around mode."
              },
              "L1_ICACHE1_WRAP": {
                "bit": 1,
                "description": "Set this bit as 1 to enable L1-ICache1 wrap around mode."
              },
              "L1_ICACHE2_WRAP": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_WRAP": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_WRAP": {
                "bit": 4,
                "description": "Set this bit as 1 to enable L1-DCache wrap around mode."
              }
            },
            "L1_CACHE_TAG_MEM_POWER_CTRL": {
              "L1_ICACHE0_TAG_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to close clock gating of  L1-ICache0 tag memory. 1: close gating, 0: open clock gating."
              },
              "L1_ICACHE0_TAG_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power L1-ICache0 tag memory down. 0: follow rtc_lslp, 1: power down"
              },
              "L1_ICACHE0_TAG_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power L1-ICache0 tag memory up. 0: follow rtc_lslp, 1: power up"
              },
              "L1_ICACHE1_TAG_MEM_FORCE_ON": {
                "bit": 4,
                "description": "The bit is used to close clock gating of  L1-ICache1 tag memory. 1: close gating, 0: open clock gating."
              },
              "L1_ICACHE1_TAG_MEM_FORCE_PD": {
                "bit": 5,
                "description": "The bit is used to power L1-ICache1 tag memory down. 0: follow rtc_lslp, 1: power down"
              },
              "L1_ICACHE1_TAG_MEM_FORCE_PU": {
                "bit": 6,
                "description": "The bit is used to power L1-ICache1 tag memory up. 0: follow rtc_lslp, 1: power up"
              },
              "L1_ICACHE2_TAG_MEM_FORCE_ON": {
                "bit": 8,
                "description": "Reserved"
              },
              "L1_ICACHE2_TAG_MEM_FORCE_PD": {
                "bit": 9,
                "description": "Reserved"
              },
              "L1_ICACHE2_TAG_MEM_FORCE_PU": {
                "bit": 10,
                "description": "Reserved"
              },
              "L1_ICACHE3_TAG_MEM_FORCE_ON": {
                "bit": 12,
                "description": "Reserved"
              },
              "L1_ICACHE3_TAG_MEM_FORCE_PD": {
                "bit": 13,
                "description": "Reserved"
              },
              "L1_ICACHE3_TAG_MEM_FORCE_PU": {
                "bit": 14,
                "description": "Reserved"
              },
              "L1_DCACHE_TAG_MEM_FORCE_ON": {
                "bit": 16,
                "description": "The bit is used to close clock gating of  L1-DCache tag memory. 1: close gating, 0: open clock gating."
              },
              "L1_DCACHE_TAG_MEM_FORCE_PD": {
                "bit": 17,
                "description": "The bit is used to power L1-DCache tag memory down. 0: follow rtc_lslp, 1: power down"
              },
              "L1_DCACHE_TAG_MEM_FORCE_PU": {
                "bit": 18,
                "description": "The bit is used to power L1-DCache tag memory up. 0: follow rtc_lslp, 1: power up"
              }
            },
            "L1_CACHE_DATA_MEM_POWER_CTRL": {
              "L1_ICACHE0_DATA_MEM_FORCE_ON": {
                "bit": 0,
                "description": "The bit is used to close clock gating of  L1-ICache0 data memory. 1: close gating, 0: open clock gating."
              },
              "L1_ICACHE0_DATA_MEM_FORCE_PD": {
                "bit": 1,
                "description": "The bit is used to power L1-ICache0 data memory down. 0: follow rtc_lslp, 1: power down"
              },
              "L1_ICACHE0_DATA_MEM_FORCE_PU": {
                "bit": 2,
                "description": "The bit is used to power L1-ICache0 data memory up. 0: follow rtc_lslp, 1: power up"
              },
              "L1_ICACHE1_DATA_MEM_FORCE_ON": {
                "bit": 4,
                "description": "The bit is used to close clock gating of  L1-ICache1 data memory. 1: close gating, 0: open clock gating."
              },
              "L1_ICACHE1_DATA_MEM_FORCE_PD": {
                "bit": 5,
                "description": "The bit is used to power L1-ICache1 data memory down. 0: follow rtc_lslp, 1: power down"
              },
              "L1_ICACHE1_DATA_MEM_FORCE_PU": {
                "bit": 6,
                "description": "The bit is used to power L1-ICache1 data memory up. 0: follow rtc_lslp, 1: power up"
              },
              "L1_ICACHE2_DATA_MEM_FORCE_ON": {
                "bit": 8,
                "description": "Reserved"
              },
              "L1_ICACHE2_DATA_MEM_FORCE_PD": {
                "bit": 9,
                "description": "Reserved"
              },
              "L1_ICACHE2_DATA_MEM_FORCE_PU": {
                "bit": 10,
                "description": "Reserved"
              },
              "L1_ICACHE3_DATA_MEM_FORCE_ON": {
                "bit": 12,
                "description": "Reserved"
              },
              "L1_ICACHE3_DATA_MEM_FORCE_PD": {
                "bit": 13,
                "description": "Reserved"
              },
              "L1_ICACHE3_DATA_MEM_FORCE_PU": {
                "bit": 14,
                "description": "Reserved"
              },
              "L1_DCACHE_DATA_MEM_FORCE_ON": {
                "bit": 16,
                "description": "The bit is used to close clock gating of  L1-DCache data memory. 1: close gating, 0: open clock gating."
              },
              "L1_DCACHE_DATA_MEM_FORCE_PD": {
                "bit": 17,
                "description": "The bit is used to power L1-DCache data memory down. 0: follow rtc_lslp, 1: power down"
              },
              "L1_DCACHE_DATA_MEM_FORCE_PU": {
                "bit": 18,
                "description": "The bit is used to power L1-DCache data memory up. 0: follow rtc_lslp, 1: power up"
              }
            },
            "L1_CACHE_FREEZE_CTRL": {
              "L1_ICACHE0_FREEZE_EN": {
                "bit": 0,
                "description": "The bit is used to enable freeze operation on L1-ICache0. It can be cleared by software."
              },
              "L1_ICACHE0_FREEZE_MODE": {
                "bit": 1,
                "description": "The bit is used to configure mode of freeze operation L1-ICache0. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              },
              "L1_ICACHE0_FREEZE_DONE": {
                "bit": 2,
                "description": "The bit is used to indicate whether freeze operation on L1-ICache0 is finished or not. 0: not finished. 1: finished."
              },
              "L1_ICACHE1_FREEZE_EN": {
                "bit": 4,
                "description": "The bit is used to enable freeze operation on L1-ICache1. It can be cleared by software."
              },
              "L1_ICACHE1_FREEZE_MODE": {
                "bit": 5,
                "description": "The bit is used to configure mode of freeze operation L1-ICache1. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              },
              "L1_ICACHE1_FREEZE_DONE": {
                "bit": 6,
                "description": "The bit is used to indicate whether freeze operation on L1-ICache1 is finished or not. 0: not finished. 1: finished."
              },
              "L1_ICACHE2_FREEZE_EN": {
                "bit": 8,
                "description": "Reserved"
              },
              "L1_ICACHE2_FREEZE_MODE": {
                "bit": 9,
                "description": "Reserved"
              },
              "L1_ICACHE2_FREEZE_DONE": {
                "bit": 10,
                "description": "Reserved"
              },
              "L1_ICACHE3_FREEZE_EN": {
                "bit": 12,
                "description": "Reserved"
              },
              "L1_ICACHE3_FREEZE_MODE": {
                "bit": 13,
                "description": "Reserved"
              },
              "L1_ICACHE3_FREEZE_DONE": {
                "bit": 14,
                "description": "Reserved"
              },
              "L1_DCACHE_FREEZE_EN": {
                "bit": 16,
                "description": "The bit is used to enable freeze operation on L1-DCache. It can be cleared by software."
              },
              "L1_DCACHE_FREEZE_MODE": {
                "bit": 17,
                "description": "The bit is used to configure mode of freeze operation L1-DCache. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              },
              "L1_DCACHE_FREEZE_DONE": {
                "bit": 18,
                "description": "The bit is used to indicate whether freeze operation on L1-DCache is finished or not. 0: not finished. 1: finished."
              }
            },
            "L1_CACHE_DATA_MEM_ACS_CONF": {
              "L1_ICACHE0_DATA_MEM_RD_EN": {
                "bit": 0,
                "description": "The bit is used to enable config-bus read L1-ICache0 data memoryory. 0: disable, 1: enable."
              },
              "L1_ICACHE0_DATA_MEM_WR_EN": {
                "bit": 1,
                "description": "The bit is used to enable config-bus write L1-ICache0 data memoryory. 0: disable, 1: enable."
              },
              "L1_ICACHE1_DATA_MEM_RD_EN": {
                "bit": 4,
                "description": "The bit is used to enable config-bus read L1-ICache1 data memoryory. 0: disable, 1: enable."
              },
              "L1_ICACHE1_DATA_MEM_WR_EN": {
                "bit": 5,
                "description": "The bit is used to enable config-bus write L1-ICache1 data memoryory. 0: disable, 1: enable."
              },
              "L1_ICACHE2_DATA_MEM_RD_EN": {
                "bit": 8,
                "description": "Reserved"
              },
              "L1_ICACHE2_DATA_MEM_WR_EN": {
                "bit": 9,
                "description": "Reserved"
              },
              "L1_ICACHE3_DATA_MEM_RD_EN": {
                "bit": 12,
                "description": "Reserved"
              },
              "L1_ICACHE3_DATA_MEM_WR_EN": {
                "bit": 13,
                "description": "Reserved"
              },
              "L1_DCACHE_DATA_MEM_RD_EN": {
                "bit": 16,
                "description": "The bit is used to enable config-bus read L1-DCache data memoryory. 0: disable, 1: enable."
              },
              "L1_DCACHE_DATA_MEM_WR_EN": {
                "bit": 17,
                "description": "The bit is used to enable config-bus write L1-DCache data memoryory. 0: disable, 1: enable."
              }
            },
            "L1_CACHE_TAG_MEM_ACS_CONF": {
              "L1_ICACHE0_TAG_MEM_RD_EN": {
                "bit": 0,
                "description": "The bit is used to enable config-bus read L1-ICache0 tag memoryory. 0: disable, 1: enable."
              },
              "L1_ICACHE0_TAG_MEM_WR_EN": {
                "bit": 1,
                "description": "The bit is used to enable config-bus write L1-ICache0 tag memoryory. 0: disable, 1: enable."
              },
              "L1_ICACHE1_TAG_MEM_RD_EN": {
                "bit": 4,
                "description": "The bit is used to enable config-bus read L1-ICache1 tag memoryory. 0: disable, 1: enable."
              },
              "L1_ICACHE1_TAG_MEM_WR_EN": {
                "bit": 5,
                "description": "The bit is used to enable config-bus write L1-ICache1 tag memoryory. 0: disable, 1: enable."
              },
              "L1_ICACHE2_TAG_MEM_RD_EN": {
                "bit": 8,
                "description": "Reserved"
              },
              "L1_ICACHE2_TAG_MEM_WR_EN": {
                "bit": 9,
                "description": "Reserved"
              },
              "L1_ICACHE3_TAG_MEM_RD_EN": {
                "bit": 12,
                "description": "Reserved"
              },
              "L1_ICACHE3_TAG_MEM_WR_EN": {
                "bit": 13,
                "description": "Reserved"
              },
              "L1_DCACHE_TAG_MEM_RD_EN": {
                "bit": 16,
                "description": "The bit is used to enable config-bus read L1-DCache tag memoryory. 0: disable, 1: enable."
              },
              "L1_DCACHE_TAG_MEM_WR_EN": {
                "bit": 17,
                "description": "The bit is used to enable config-bus write L1-DCache tag memoryory. 0: disable, 1: enable."
              }
            },
            "L1_ICACHE0_PRELOCK_CONF": {
              "L1_ICACHE0_PRELOCK_SCT0_EN": {
                "bit": 0,
                "description": "The bit is used to enable the first section of prelock function on L1-ICache0."
              },
              "L1_ICACHE0_PRELOCK_SCT1_EN": {
                "bit": 1,
                "description": "The bit is used to enable the second section of prelock function on L1-ICache0."
              },
              "L1_ICACHE0_PRELOCK_RGID": {
                "bit": 2,
                "description": "The bit is used to set  the gid of l1 icache0 prelock.",
                "width": 4
              }
            },
            "L1_ICACHE0_PRELOCK_SCT0_ADDR": {
              "L1_ICACHE0_PRELOCK_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT0_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE0_PRELOCK_SCT1_ADDR": {
              "L1_ICACHE0_PRELOCK_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT1_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE0_PRELOCK_SCT_SIZE": {
              "L1_ICACHE0_PRELOCK_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT0_ADDR_REG",
                "width": 14
              },
              "L1_ICACHE0_PRELOCK_SCT1_SIZE": {
                "bit": 16,
                "description": "Those bits are used to configure the size of the second section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT1_ADDR_REG",
                "width": 14
              }
            },
            "L1_ICACHE1_PRELOCK_CONF": {
              "L1_ICACHE1_PRELOCK_SCT0_EN": {
                "bit": 0,
                "description": "The bit is used to enable the first section of prelock function on L1-ICache1."
              },
              "L1_ICACHE1_PRELOCK_SCT1_EN": {
                "bit": 1,
                "description": "The bit is used to enable the second section of prelock function on L1-ICache1."
              },
              "L1_ICACHE1_PRELOCK_RGID": {
                "bit": 2,
                "description": "The bit is used to set  the gid of l1 icache1 prelock.",
                "width": 4
              }
            },
            "L1_ICACHE1_PRELOCK_SCT0_ADDR": {
              "L1_ICACHE1_PRELOCK_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT0_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE1_PRELOCK_SCT1_ADDR": {
              "L1_ICACHE1_PRELOCK_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT1_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE1_PRELOCK_SCT_SIZE": {
              "L1_ICACHE1_PRELOCK_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT0_ADDR_REG",
                "width": 14
              },
              "L1_ICACHE1_PRELOCK_SCT1_SIZE": {
                "bit": 16,
                "description": "Those bits are used to configure the size of the second section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT1_ADDR_REG",
                "width": 14
              }
            },
            "L1_ICACHE2_PRELOCK_CONF": {
              "L1_ICACHE2_PRELOCK_SCT0_EN": {
                "bit": 0,
                "description": "The bit is used to enable the first section of prelock function on L1-ICache2."
              },
              "L1_ICACHE2_PRELOCK_SCT1_EN": {
                "bit": 1,
                "description": "The bit is used to enable the second section of prelock function on L1-ICache2."
              },
              "L1_ICACHE2_PRELOCK_RGID": {
                "bit": 2,
                "description": "The bit is used to set  the gid of l1 icache2 prelock.",
                "width": 4
              }
            },
            "L1_ICACHE2_PRELOCK_SCT0_ADDR": {
              "L1_ICACHE2_PRELOCK_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT0_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE2_PRELOCK_SCT1_ADDR": {
              "L1_ICACHE2_PRELOCK_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT1_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE2_PRELOCK_SCT_SIZE": {
              "L1_ICACHE2_PRELOCK_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT0_ADDR_REG",
                "width": 14
              },
              "L1_ICACHE2_PRELOCK_SCT1_SIZE": {
                "bit": 16,
                "description": "Those bits are used to configure the size of the second section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT1_ADDR_REG",
                "width": 14
              }
            },
            "L1_ICACHE3_PRELOCK_CONF": {
              "L1_ICACHE3_PRELOCK_SCT0_EN": {
                "bit": 0,
                "description": "The bit is used to enable the first section of prelock function on L1-ICache3."
              },
              "L1_ICACHE3_PRELOCK_SCT1_EN": {
                "bit": 1,
                "description": "The bit is used to enable the second section of prelock function on L1-ICache3."
              },
              "L1_ICACHE3_PRELOCK_RGID": {
                "bit": 2,
                "description": "The bit is used to set  the gid of l1 icache3 prelock.",
                "width": 4
              }
            },
            "L1_ICACHE3_PRELOCK_SCT0_ADDR": {
              "L1_ICACHE3_PRELOCK_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT0_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE3_PRELOCK_SCT1_ADDR": {
              "L1_ICACHE3_PRELOCK_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT1_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE3_PRELOCK_SCT_SIZE": {
              "L1_ICACHE3_PRELOCK_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT0_ADDR_REG",
                "width": 14
              },
              "L1_ICACHE3_PRELOCK_SCT1_SIZE": {
                "bit": 16,
                "description": "Those bits are used to configure the size of the second section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT1_ADDR_REG",
                "width": 14
              }
            },
            "L1_DCACHE_PRELOCK_CONF": {
              "L1_DCACHE_PRELOCK_SCT0_EN": {
                "bit": 0,
                "description": "The bit is used to enable the first section of prelock function on L1-DCache."
              },
              "L1_DCACHE_PRELOCK_SCT1_EN": {
                "bit": 1,
                "description": "The bit is used to enable the second section of prelock function on L1-DCache."
              },
              "L1_DCACHE_PRELOCK_RGID": {
                "bit": 2,
                "description": "The bit is used to set  the gid of l1 dcache prelock.",
                "width": 4
              }
            },
            "L1_DCACHE_PRELOCK_SCT0_ADDR": {
              "L1_DCACHE_PRELOCK_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT0_SIZE_REG",
                "width": 32
              }
            },
            "L1_DCACHE_PRELOCK_SCT1_ADDR": {
              "L1_DCACHE_PRELOCK_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT1_SIZE_REG",
                "width": 32
              }
            },
            "L1_DCACHE_PRELOCK_SCT_SIZE": {
              "L1_DCACHE_PRELOCK_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT0_ADDR_REG",
                "width": 14
              },
              "L1_DCACHE_PRELOCK_SCT1_SIZE": {
                "bit": 16,
                "description": "Those bits are used to configure the size of the second section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT1_ADDR_REG",
                "width": 14
              }
            },
            "LOCK_CTRL": {
              "LOCK_ENA": {
                "bit": 0,
                "description": "The bit is used to enable lock operation. It will be cleared by hardware after lock operation done. Note that (1) this bit and unlock_ena bit are mutually exclusive, that is, those bits can not be set to 1 at the same time. (2) lock operation can be applied on LL1-ICache, L1-DCache and L2-Cache."
              },
              "UNLOCK_ENA": {
                "bit": 1,
                "description": "The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done. Note that (1) this bit and lock_ena bit are mutually exclusive, that is, those bits can not be set to 1 at the same time. (2) unlock operation can be applied on L1-ICache, L1-DCache and L2-Cache."
              },
              "LOCK_DONE": {
                "bit": 2,
                "description": "The bit is used to indicate whether unlock/lock operation is finished or not. 0: not finished. 1: finished."
              },
              "LOCK_RGID": {
                "bit": 3,
                "description": "The bit is used to set  the gid of cache lock/unlock.",
                "width": 4
              }
            },
            "LOCK_MAP": {
              "LOCK_MAP": {
                "bit": 0,
                "description": "Those bits are used to indicate which caches in the two-level cache structure will apply this lock/unlock operation. [0]: L1-ICache0, [1]: L1-ICache1, [2]: L1-ICache2, [3]: L1-ICache3, [4]: L1-DCache, [5]: L2-Cache.",
                "width": 6
              }
            },
            "LOCK_ADDR": {
              "LOCK_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the lock/unlock operation, which should be used together with CACHE_LOCK_SIZE_REG",
                "width": 32
              }
            },
            "LOCK_SIZE": {
              "LOCK_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the lock/unlock operation, which should be used together with CACHE_LOCK_ADDR_REG",
                "width": 16
              }
            },
            "SYNC_CTRL": {
              "INVALIDATE_ENA": {
                "bit": 0,
                "description": "The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done. Note that this bit and the other sync-bits (clean_ena, writeback_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              },
              "CLEAN_ENA": {
                "bit": 1,
                "description": "The bit is used to enable clean operation. It will be cleared by hardware after clean operation done. Note that this bit and the other sync-bits (invalidate_ena, writeback_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              },
              "WRITEBACK_ENA": {
                "bit": 2,
                "description": "The bit is used to enable writeback operation. It will be cleared by hardware after writeback operation done. Note that this bit and the other sync-bits (invalidate_ena, clean_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              },
              "WRITEBACK_INVALIDATE_ENA": {
                "bit": 3,
                "description": "The bit is used to enable writeback-invalidate operation. It will be cleared by hardware after writeback-invalidate operation done. Note that this bit and the other sync-bits (invalidate_ena, clean_ena, writeback_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              },
              "SYNC_DONE": {
                "bit": 4,
                "description": "The bit is used to indicate whether sync operation (invalidate, clean, writeback, writeback_invalidate) is finished or not. 0: not finished. 1: finished."
              },
              "SYNC_RGID": {
                "bit": 5,
                "description": "The bit is used to set  the gid of cache sync operation (invalidate, clean, writeback, writeback_invalidate)",
                "width": 4
              }
            },
            "SYNC_MAP": {
              "SYNC_MAP": {
                "bit": 0,
                "description": "Those bits are used to indicate which caches in the two-level cache structure will apply the sync operation. [0]: L1-ICache0, [1]: L1-ICache1, [2]: L1-ICache2, [3]: L1-ICache3, [4]: L1-DCache, [5]: L2-Cache.",
                "width": 6
              }
            },
            "SYNC_ADDR": {
              "SYNC_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the sync operation, which should be used together with CACHE_SYNC_SIZE_REG",
                "width": 32
              }
            },
            "SYNC_SIZE": {
              "SYNC_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the sync operation, which should be used together with CACHE_SYNC_ADDR_REG",
                "width": 28
              }
            },
            "L1_ICACHE0_PRELOAD_CTRL": {
              "L1_ICACHE0_PRELOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable preload operation on L1-ICache0. It will be cleared by hardware automatically after preload operation is done."
              },
              "L1_ICACHE0_PRELOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              },
              "L1_ICACHE0_PRELOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              },
              "L1_ICACHE0_PRELOAD_RGID": {
                "bit": 3,
                "description": "The bit is used to set  the gid of l1 icache0 preload.",
                "width": 4
              }
            },
            "L1_ICACHE0_PRELOAD_ADDR": {
              "L1_ICACHE0_PRELOAD_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of preload on L1-ICache0, which should be used together with L1_ICACHE0_PRELOAD_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE0_PRELOAD_SIZE": {
              "L1_ICACHE0_PRELOAD_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOAD_ADDR_REG",
                "width": 14
              }
            },
            "L1_ICACHE1_PRELOAD_CTRL": {
              "L1_ICACHE1_PRELOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable preload operation on L1-ICache1. It will be cleared by hardware automatically after preload operation is done."
              },
              "L1_ICACHE1_PRELOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              },
              "L1_ICACHE1_PRELOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              },
              "L1_ICACHE1_PRELOAD_RGID": {
                "bit": 3,
                "description": "The bit is used to set  the gid of l1 icache1 preload.",
                "width": 4
              }
            },
            "L1_ICACHE1_PRELOAD_ADDR": {
              "L1_ICACHE1_PRELOAD_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of preload on L1-ICache1, which should be used together with L1_ICACHE1_PRELOAD_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE1_PRELOAD_SIZE": {
              "L1_ICACHE1_PRELOAD_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOAD_ADDR_REG",
                "width": 14
              }
            },
            "L1_ICACHE2_PRELOAD_CTRL": {
              "L1_ICACHE2_PRELOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable preload operation on L1-ICache2. It will be cleared by hardware automatically after preload operation is done."
              },
              "L1_ICACHE2_PRELOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              },
              "L1_ICACHE2_PRELOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              },
              "L1_ICACHE2_PRELOAD_RGID": {
                "bit": 3,
                "description": "The bit is used to set  the gid of l1 icache2 preload.",
                "width": 4
              }
            },
            "L1_ICACHE2_PRELOAD_ADDR": {
              "L1_ICACHE2_PRELOAD_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of preload on L1-ICache2, which should be used together with L1_ICACHE2_PRELOAD_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE2_PRELOAD_SIZE": {
              "L1_ICACHE2_PRELOAD_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOAD_ADDR_REG",
                "width": 14
              }
            },
            "L1_ICACHE3_PRELOAD_CTRL": {
              "L1_ICACHE3_PRELOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable preload operation on L1-ICache3. It will be cleared by hardware automatically after preload operation is done."
              },
              "L1_ICACHE3_PRELOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              },
              "L1_ICACHE3_PRELOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              },
              "L1_ICACHE3_PRELOAD_RGID": {
                "bit": 3,
                "description": "The bit is used to set  the gid of l1 icache3 preload.",
                "width": 4
              }
            },
            "L1_ICACHE3_PRELOAD_ADDR": {
              "L1_ICACHE3_PRELOAD_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of preload on L1-ICache3, which should be used together with L1_ICACHE3_PRELOAD_SIZE_REG",
                "width": 32
              }
            },
            "L1_ICACHE3_PRELOAD_SIZE": {
              "L1_ICACHE3_PRELOAD_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOAD_ADDR_REG",
                "width": 14
              }
            },
            "L1_DCACHE_PRELOAD_CTRL": {
              "L1_DCACHE_PRELOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable preload operation on L1-DCache. It will be cleared by hardware automatically after preload operation is done."
              },
              "L1_DCACHE_PRELOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              },
              "L1_DCACHE_PRELOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              },
              "L1_DCACHE_PRELOAD_RGID": {
                "bit": 3,
                "description": "The bit is used to set  the gid of l1 dcache preload.",
                "width": 4
              }
            },
            "L1_DCACHE_PRELOAD_ADDR": {
              "L1_DCACHE_PRELOAD_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of preload on L1-DCache, which should be used together with L1_DCACHE_PRELOAD_SIZE_REG",
                "width": 32
              }
            },
            "L1_DCACHE_PRELOAD_SIZE": {
              "L1_DCACHE_PRELOAD_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOAD_ADDR_REG",
                "width": 14
              }
            },
            "L1_ICACHE0_AUTOLOAD_CTRL": {
              "L1_ICACHE0_AUTOLOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable and disable autoload operation on L1-ICache0.  1: enable, 0: disable."
              },
              "L1_ICACHE0_AUTOLOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether autoload operation on L1-ICache0 is finished or not. 0: not finished. 1: finished."
              },
              "L1_ICACHE0_AUTOLOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of autoload operation on L1-ICache0. 0: ascending. 1: descending."
              },
              "L1_ICACHE0_AUTOLOAD_TRIGGER_MODE": {
                "bit": 3,
                "description": "The field is used to configure trigger mode of autoload operation on L1-ICache0. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.",
                "width": 2
              },
              "L1_ICACHE0_AUTOLOAD_SCT0_ENA": {
                "bit": 8,
                "description": "The bit is used to enable the first section for autoload operation on L1-ICache0."
              },
              "L1_ICACHE0_AUTOLOAD_SCT1_ENA": {
                "bit": 9,
                "description": "The bit is used to enable the second section for autoload operation on L1-ICache0."
              },
              "L1_ICACHE0_AUTOLOAD_RGID": {
                "bit": 10,
                "description": "The bit is used to set  the gid of l1 icache0 autoload.",
                "width": 4
              }
            },
            "L1_ICACHE0_AUTOLOAD_SCT0_ADDR": {
              "L1_ICACHE0_AUTOLOAD_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.",
                "width": 32
              }
            },
            "L1_ICACHE0_AUTOLOAD_SCT0_SIZE": {
              "L1_ICACHE0_AUTOLOAD_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.",
                "width": 28
              }
            },
            "L1_ICACHE0_AUTOLOAD_SCT1_ADDR": {
              "L1_ICACHE0_AUTOLOAD_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.",
                "width": 32
              }
            },
            "L1_ICACHE0_AUTOLOAD_SCT1_SIZE": {
              "L1_ICACHE0_AUTOLOAD_SCT1_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the second section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.",
                "width": 28
              }
            },
            "L1_ICACHE1_AUTOLOAD_CTRL": {
              "L1_ICACHE1_AUTOLOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable and disable autoload operation on L1-ICache1.  1: enable, 0: disable."
              },
              "L1_ICACHE1_AUTOLOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether autoload operation on L1-ICache1 is finished or not. 0: not finished. 1: finished."
              },
              "L1_ICACHE1_AUTOLOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of autoload operation on L1-ICache1. 0: ascending. 1: descending."
              },
              "L1_ICACHE1_AUTOLOAD_TRIGGER_MODE": {
                "bit": 3,
                "description": "The field is used to configure trigger mode of autoload operation on L1-ICache1. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.",
                "width": 2
              },
              "L1_ICACHE1_AUTOLOAD_SCT0_ENA": {
                "bit": 8,
                "description": "The bit is used to enable the first section for autoload operation on L1-ICache1."
              },
              "L1_ICACHE1_AUTOLOAD_SCT1_ENA": {
                "bit": 9,
                "description": "The bit is used to enable the second section for autoload operation on L1-ICache1."
              },
              "L1_ICACHE1_AUTOLOAD_RGID": {
                "bit": 10,
                "description": "The bit is used to set  the gid of l1 icache1 autoload.",
                "width": 4
              }
            },
            "L1_ICACHE1_AUTOLOAD_SCT0_ADDR": {
              "L1_ICACHE1_AUTOLOAD_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.",
                "width": 32
              }
            },
            "L1_ICACHE1_AUTOLOAD_SCT0_SIZE": {
              "L1_ICACHE1_AUTOLOAD_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.",
                "width": 28
              }
            },
            "L1_ICACHE1_AUTOLOAD_SCT1_ADDR": {
              "L1_ICACHE1_AUTOLOAD_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.",
                "width": 32
              }
            },
            "L1_ICACHE1_AUTOLOAD_SCT1_SIZE": {
              "L1_ICACHE1_AUTOLOAD_SCT1_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the second section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.",
                "width": 28
              }
            },
            "L1_ICACHE2_AUTOLOAD_CTRL": {
              "L1_ICACHE2_AUTOLOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable and disable autoload operation on L1-ICache2.  1: enable, 0: disable."
              },
              "L1_ICACHE2_AUTOLOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether autoload operation on L1-ICache2 is finished or not. 0: not finished. 1: finished."
              },
              "L1_ICACHE2_AUTOLOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of autoload operation on L1-ICache2. 0: ascending. 1: descending."
              },
              "L1_ICACHE2_AUTOLOAD_TRIGGER_MODE": {
                "bit": 3,
                "description": "The field is used to configure trigger mode of autoload operation on L1-ICache2. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.",
                "width": 2
              },
              "L1_ICACHE2_AUTOLOAD_SCT0_ENA": {
                "bit": 8,
                "description": "The bit is used to enable the first section for autoload operation on L1-ICache2."
              },
              "L1_ICACHE2_AUTOLOAD_SCT1_ENA": {
                "bit": 9,
                "description": "The bit is used to enable the second section for autoload operation on L1-ICache2."
              },
              "L1_ICACHE2_AUTOLOAD_RGID": {
                "bit": 10,
                "description": "The bit is used to set  the gid of l1 icache2 autoload.",
                "width": 4
              }
            },
            "L1_ICACHE2_AUTOLOAD_SCT0_ADDR": {
              "L1_ICACHE2_AUTOLOAD_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.",
                "width": 32
              }
            },
            "L1_ICACHE2_AUTOLOAD_SCT0_SIZE": {
              "L1_ICACHE2_AUTOLOAD_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.",
                "width": 28
              }
            },
            "L1_ICACHE2_AUTOLOAD_SCT1_ADDR": {
              "L1_ICACHE2_AUTOLOAD_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.",
                "width": 32
              }
            },
            "L1_ICACHE2_AUTOLOAD_SCT1_SIZE": {
              "L1_ICACHE2_AUTOLOAD_SCT1_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the second section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.",
                "width": 28
              }
            },
            "L1_ICACHE3_AUTOLOAD_CTRL": {
              "L1_ICACHE3_AUTOLOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable and disable autoload operation on L1-ICache3.  1: enable, 0: disable."
              },
              "L1_ICACHE3_AUTOLOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether autoload operation on L1-ICache3 is finished or not. 0: not finished. 1: finished."
              },
              "L1_ICACHE3_AUTOLOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of autoload operation on L1-ICache3. 0: ascending. 1: descending."
              },
              "L1_ICACHE3_AUTOLOAD_TRIGGER_MODE": {
                "bit": 3,
                "description": "The field is used to configure trigger mode of autoload operation on L1-ICache3. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.",
                "width": 2
              },
              "L1_ICACHE3_AUTOLOAD_SCT0_ENA": {
                "bit": 8,
                "description": "The bit is used to enable the first section for autoload operation on L1-ICache3."
              },
              "L1_ICACHE3_AUTOLOAD_SCT1_ENA": {
                "bit": 9,
                "description": "The bit is used to enable the second section for autoload operation on L1-ICache3."
              },
              "L1_ICACHE3_AUTOLOAD_RGID": {
                "bit": 10,
                "description": "The bit is used to set  the gid of l1 icache3 autoload.",
                "width": 4
              }
            },
            "L1_ICACHE3_AUTOLOAD_SCT0_ADDR": {
              "L1_ICACHE3_AUTOLOAD_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.",
                "width": 32
              }
            },
            "L1_ICACHE3_AUTOLOAD_SCT0_SIZE": {
              "L1_ICACHE3_AUTOLOAD_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.",
                "width": 28
              }
            },
            "L1_ICACHE3_AUTOLOAD_SCT1_ADDR": {
              "L1_ICACHE3_AUTOLOAD_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.",
                "width": 32
              }
            },
            "L1_ICACHE3_AUTOLOAD_SCT1_SIZE": {
              "L1_ICACHE3_AUTOLOAD_SCT1_SIZE": {
                "bit": 0,
                "description": "Reserved",
                "width": 28
              }
            },
            "L1_DCACHE_AUTOLOAD_CTRL": {
              "L1_DCACHE_AUTOLOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable and disable autoload operation on L1-DCache.  1: enable, 0: disable."
              },
              "L1_DCACHE_AUTOLOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether autoload operation on L1-DCache is finished or not. 0: not finished. 1: finished."
              },
              "L1_DCACHE_AUTOLOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of autoload operation on L1-DCache. 0: ascending. 1: descending."
              },
              "L1_DCACHE_AUTOLOAD_TRIGGER_MODE": {
                "bit": 3,
                "description": "The field is used to configure trigger mode of autoload operation on L1-DCache. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.",
                "width": 2
              },
              "L1_DCACHE_AUTOLOAD_SCT0_ENA": {
                "bit": 8,
                "description": "The bit is used to enable the first section for autoload operation on L1-DCache."
              },
              "L1_DCACHE_AUTOLOAD_SCT1_ENA": {
                "bit": 9,
                "description": "The bit is used to enable the second section for autoload operation on L1-DCache."
              },
              "L1_DCACHE_AUTOLOAD_SCT2_ENA": {
                "bit": 10,
                "description": "The bit is used to enable the third section for autoload operation on L1-DCache."
              },
              "L1_DCACHE_AUTOLOAD_SCT3_ENA": {
                "bit": 11,
                "description": "The bit is used to enable the fourth section for autoload operation on L1-DCache."
              },
              "L1_DCACHE_AUTOLOAD_RGID": {
                "bit": 12,
                "description": "The bit is used to set  the gid of l1 dcache autoload.",
                "width": 4
              }
            },
            "L1_DCACHE_AUTOLOAD_SCT0_ADDR": {
              "L1_DCACHE_AUTOLOAD_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT0_SIZE and L1_DCACHE_AUTOLOAD_SCT0_ENA.",
                "width": 32
              }
            },
            "L1_DCACHE_AUTOLOAD_SCT0_SIZE": {
              "L1_DCACHE_AUTOLOAD_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT0_ADDR and L1_DCACHE_AUTOLOAD_SCT0_ENA.",
                "width": 28
              }
            },
            "L1_DCACHE_AUTOLOAD_SCT1_ADDR": {
              "L1_DCACHE_AUTOLOAD_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT1_SIZE and L1_DCACHE_AUTOLOAD_SCT1_ENA.",
                "width": 32
              }
            },
            "L1_DCACHE_AUTOLOAD_SCT1_SIZE": {
              "L1_DCACHE_AUTOLOAD_SCT1_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the second section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT1_ADDR and L1_DCACHE_AUTOLOAD_SCT1_ENA.",
                "width": 28
              }
            },
            "L1_DCACHE_AUTOLOAD_SCT2_ADDR": {
              "L1_DCACHE_AUTOLOAD_SCT2_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the third section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT2_SIZE and L1_DCACHE_AUTOLOAD_SCT2_ENA.",
                "width": 32
              }
            },
            "L1_DCACHE_AUTOLOAD_SCT2_SIZE": {
              "L1_DCACHE_AUTOLOAD_SCT2_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the third section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT2_ADDR and L1_DCACHE_AUTOLOAD_SCT2_ENA.",
                "width": 28
              }
            },
            "L1_DCACHE_AUTOLOAD_SCT3_ADDR": {
              "L1_DCACHE_AUTOLOAD_SCT3_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the fourth section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT3_SIZE and L1_DCACHE_AUTOLOAD_SCT3_ENA.",
                "width": 32
              }
            },
            "L1_DCACHE_AUTOLOAD_SCT3_SIZE": {
              "L1_DCACHE_AUTOLOAD_SCT3_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the fourth section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT3_ADDR and L1_DCACHE_AUTOLOAD_SCT3_ENA.",
                "width": 28
              }
            },
            "L1_CACHE_ACS_CNT_INT_ENA": {
              "L1_IBUS0_OVF_INT_ENA": {
                "bit": 0,
                "description": "The bit is used to enable interrupt of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0."
              },
              "L1_IBUS1_OVF_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable interrupt of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1."
              },
              "L1_IBUS2_OVF_INT_ENA": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_IBUS3_OVF_INT_ENA": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DBUS0_OVF_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable interrupt of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache."
              },
              "L1_DBUS1_OVF_INT_ENA": {
                "bit": 5,
                "description": "The bit is used to enable interrupt of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache."
              },
              "L1_DBUS2_OVF_INT_ENA": {
                "bit": 6,
                "description": "Reserved"
              },
              "L1_DBUS3_OVF_INT_ENA": {
                "bit": 7,
                "description": "Reserved"
              }
            },
            "L1_CACHE_ACS_CNT_INT_CLR": {
              "L1_IBUS0_OVF_INT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear counters overflow interrupt and counters in L1-ICache0 due to bus0 accesses L1-ICache0."
              },
              "L1_IBUS1_OVF_INT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear counters overflow interrupt and counters in L1-ICache1 due to bus1 accesses L1-ICache1."
              },
              "L1_IBUS2_OVF_INT_CLR": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_IBUS3_OVF_INT_CLR": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DBUS0_OVF_INT_CLR": {
                "bit": 4,
                "description": "The bit is used to clear counters overflow interrupt and counters in L1-DCache due to bus0 accesses L1-DCache."
              },
              "L1_DBUS1_OVF_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear counters overflow interrupt and counters in L1-DCache due to bus1 accesses L1-DCache."
              },
              "L1_DBUS2_OVF_INT_CLR": {
                "bit": 6,
                "description": "Reserved"
              },
              "L1_DBUS3_OVF_INT_CLR": {
                "bit": 7,
                "description": "Reserved"
              }
            },
            "L1_CACHE_ACS_CNT_INT_RAW": {
              "L1_IBUS0_OVF_INT_RAW": {
                "bit": 0,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0."
              },
              "L1_IBUS1_OVF_INT_RAW": {
                "bit": 1,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1."
              },
              "L1_IBUS2_OVF_INT_RAW": {
                "bit": 2,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache2 due to bus2 accesses L1-ICache2."
              },
              "L1_IBUS3_OVF_INT_RAW": {
                "bit": 3,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache3 due to bus3 accesses L1-ICache3."
              },
              "L1_DBUS0_OVF_INT_RAW": {
                "bit": 4,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache."
              },
              "L1_DBUS1_OVF_INT_RAW": {
                "bit": 5,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache."
              },
              "L1_DBUS2_OVF_INT_RAW": {
                "bit": 6,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus2 accesses L1-DCache."
              },
              "L1_DBUS3_OVF_INT_RAW": {
                "bit": 7,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus3 accesses L1-DCache."
              }
            },
            "L1_CACHE_ACS_CNT_INT_ST": {
              "L1_IBUS0_OVF_INT_ST": {
                "bit": 0,
                "description": "The bit indicates the interrupt status of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0."
              },
              "L1_IBUS1_OVF_INT_ST": {
                "bit": 1,
                "description": "The bit indicates the interrupt status of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1."
              },
              "L1_IBUS2_OVF_INT_ST": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_IBUS3_OVF_INT_ST": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DBUS0_OVF_INT_ST": {
                "bit": 4,
                "description": "The bit indicates the interrupt status of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache."
              },
              "L1_DBUS1_OVF_INT_ST": {
                "bit": 5,
                "description": "The bit indicates the interrupt status of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache."
              },
              "L1_DBUS2_OVF_INT_ST": {
                "bit": 6,
                "description": "Reserved"
              },
              "L1_DBUS3_OVF_INT_ST": {
                "bit": 7,
                "description": "Reserved"
              }
            },
            "L1_CACHE_ACS_FAIL_CTRL": {
              "L1_ICACHE0_ACS_FAIL_CHECK_MODE": {
                "bit": 0,
                "description": "The bit is used to configure l1 icache0 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              },
              "L1_ICACHE1_ACS_FAIL_CHECK_MODE": {
                "bit": 1,
                "description": "The bit is used to configure l1 icache1 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              },
              "L1_ICACHE2_ACS_FAIL_CHECK_MODE": {
                "bit": 2,
                "description": "The bit is used to configure l1 icache2 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              },
              "L1_ICACHE3_ACS_FAIL_CHECK_MODE": {
                "bit": 3,
                "description": "The bit is used to configure l1 icache3 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              },
              "L1_DCACHE_ACS_FAIL_CHECK_MODE": {
                "bit": 4,
                "description": "The bit is used to configure l1 dcache access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              }
            },
            "L1_CACHE_ACS_FAIL_INT_ENA": {
              "L1_ICACHE0_FAIL_INT_ENA": {
                "bit": 0,
                "description": "The bit is used to enable interrupt of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache0."
              },
              "L1_ICACHE1_FAIL_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable interrupt of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache1."
              },
              "L1_ICACHE2_FAIL_INT_ENA": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_FAIL_INT_ENA": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_FAIL_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable interrupt of access fail that occurs in L1-DCache due to cpu accesses L1-DCache."
              }
            },
            "L1_CACHE_ACS_FAIL_INT_CLR": {
              "L1_ICACHE0_FAIL_INT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear interrupt of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache0."
              },
              "L1_ICACHE1_FAIL_INT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear interrupt of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache1."
              },
              "L1_ICACHE2_FAIL_INT_CLR": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_FAIL_INT_CLR": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_FAIL_INT_CLR": {
                "bit": 4,
                "description": "The bit is used to clear interrupt of access fail that occurs in L1-DCache due to cpu accesses L1-DCache."
              }
            },
            "L1_CACHE_ACS_FAIL_INT_RAW": {
              "L1_ICACHE0_FAIL_INT_RAW": {
                "bit": 0,
                "description": "The raw bit of the interrupt of access fail that occurs in L1-ICache0."
              },
              "L1_ICACHE1_FAIL_INT_RAW": {
                "bit": 1,
                "description": "The raw bit of the interrupt of access fail that occurs in L1-ICache1."
              },
              "L1_ICACHE2_FAIL_INT_RAW": {
                "bit": 2,
                "description": "The raw bit of the interrupt of access fail that occurs in L1-ICache2."
              },
              "L1_ICACHE3_FAIL_INT_RAW": {
                "bit": 3,
                "description": "The raw bit of the interrupt of access fail that occurs in L1-ICache3."
              },
              "L1_DCACHE_FAIL_INT_RAW": {
                "bit": 4,
                "description": "The raw bit of the interrupt of access fail that occurs in L1-DCache."
              }
            },
            "L1_CACHE_ACS_FAIL_INT_ST": {
              "L1_ICACHE0_FAIL_INT_ST": {
                "bit": 0,
                "description": "The bit indicates the interrupt status of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache."
              },
              "L1_ICACHE1_FAIL_INT_ST": {
                "bit": 1,
                "description": "The bit indicates the interrupt status of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache."
              },
              "L1_ICACHE2_FAIL_INT_ST": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_FAIL_INT_ST": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_FAIL_INT_ST": {
                "bit": 4,
                "description": "The bit indicates the interrupt status of access fail that occurs in L1-DCache due to cpu accesses L1-DCache."
              }
            },
            "L1_CACHE_ACS_CNT_CTRL": {
              "L1_IBUS0_CNT_ENA": {
                "bit": 0,
                "description": "The bit is used to enable ibus0 counter in L1-ICache0."
              },
              "L1_IBUS1_CNT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable ibus1 counter in L1-ICache1."
              },
              "L1_IBUS2_CNT_ENA": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_IBUS3_CNT_ENA": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DBUS0_CNT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable dbus0 counter in L1-DCache."
              },
              "L1_DBUS1_CNT_ENA": {
                "bit": 5,
                "description": "The bit is used to enable dbus1 counter in L1-DCache."
              },
              "L1_DBUS2_CNT_ENA": {
                "bit": 6,
                "description": "Reserved"
              },
              "L1_DBUS3_CNT_ENA": {
                "bit": 7,
                "description": "Reserved"
              },
              "L1_IBUS0_CNT_CLR": {
                "bit": 16,
                "description": "The bit is used to clear ibus0 counter in L1-ICache0."
              },
              "L1_IBUS1_CNT_CLR": {
                "bit": 17,
                "description": "The bit is used to clear ibus1 counter in L1-ICache1."
              },
              "L1_IBUS2_CNT_CLR": {
                "bit": 18,
                "description": "Reserved"
              },
              "L1_IBUS3_CNT_CLR": {
                "bit": 19,
                "description": "Reserved"
              },
              "L1_DBUS0_CNT_CLR": {
                "bit": 20,
                "description": "The bit is used to clear dbus0 counter in L1-DCache."
              },
              "L1_DBUS1_CNT_CLR": {
                "bit": 21,
                "description": "The bit is used to clear dbus1 counter in L1-DCache."
              },
              "L1_DBUS2_CNT_CLR": {
                "bit": 22,
                "description": "Reserved"
              },
              "L1_DBUS3_CNT_CLR": {
                "bit": 23,
                "description": "Reserved"
              }
            },
            "L1_IBUS0_ACS_HIT_CNT": {
              "L1_IBUS0_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when bus0 accesses L1-ICache0.",
                "width": 32
              }
            },
            "L1_IBUS0_ACS_MISS_CNT": {
              "L1_IBUS0_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when bus0 accesses L1-ICache0.",
                "width": 32
              }
            },
            "L1_IBUS0_ACS_CONFLICT_CNT": {
              "L1_IBUS0_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when bus0 accesses L1-ICache0.",
                "width": 32
              }
            },
            "L1_IBUS0_ACS_NXTLVL_RD_CNT": {
              "L1_IBUS0_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L1-ICache accesses L2-Cache due to bus0 accessing L1-ICache0.",
                "width": 32
              }
            },
            "L1_IBUS1_ACS_HIT_CNT": {
              "L1_IBUS1_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when bus1 accesses L1-ICache1.",
                "width": 32
              }
            },
            "L1_IBUS1_ACS_MISS_CNT": {
              "L1_IBUS1_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when bus1 accesses L1-ICache1.",
                "width": 32
              }
            },
            "L1_IBUS1_ACS_CONFLICT_CNT": {
              "L1_IBUS1_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when bus1 accesses L1-ICache1.",
                "width": 32
              }
            },
            "L1_IBUS1_ACS_NXTLVL_RD_CNT": {
              "L1_IBUS1_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L1-ICache accesses L2-Cache due to bus1 accessing L1-ICache1.",
                "width": 32
              }
            },
            "L1_IBUS2_ACS_HIT_CNT": {
              "L1_IBUS2_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when bus2 accesses L1-ICache2.",
                "width": 32
              }
            },
            "L1_IBUS2_ACS_MISS_CNT": {
              "L1_IBUS2_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when bus2 accesses L1-ICache2.",
                "width": 32
              }
            },
            "L1_IBUS2_ACS_CONFLICT_CNT": {
              "L1_IBUS2_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when bus2 accesses L1-ICache2.",
                "width": 32
              }
            },
            "L1_IBUS2_ACS_NXTLVL_RD_CNT": {
              "L1_IBUS2_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L1-ICache accesses L2-Cache due to bus2 accessing L1-ICache2.",
                "width": 32
              }
            },
            "L1_IBUS3_ACS_HIT_CNT": {
              "L1_IBUS3_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when bus3 accesses L1-ICache3.",
                "width": 32
              }
            },
            "L1_IBUS3_ACS_MISS_CNT": {
              "L1_IBUS3_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when bus3 accesses L1-ICache3.",
                "width": 32
              }
            },
            "L1_IBUS3_ACS_CONFLICT_CNT": {
              "L1_IBUS3_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when bus3 accesses L1-ICache3.",
                "width": 32
              }
            },
            "L1_IBUS3_ACS_NXTLVL_RD_CNT": {
              "L1_IBUS3_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L1-ICache accesses L2-Cache due to bus3 accessing L1-ICache3.",
                "width": 32
              }
            },
            "L1_DBUS0_ACS_HIT_CNT": {
              "L1_DBUS0_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when bus0 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS0_ACS_MISS_CNT": {
              "L1_DBUS0_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when bus0 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS0_ACS_CONFLICT_CNT": {
              "L1_DBUS0_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when bus0 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS0_ACS_NXTLVL_RD_CNT": {
              "L1_DBUS0_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS0_ACS_NXTLVL_WR_CNT": {
              "L1_DBUS0_NXTLVL_WR_CNT": {
                "bit": 0,
                "description": "The register records the number of write back when bus0 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS1_ACS_HIT_CNT": {
              "L1_DBUS1_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when bus1 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS1_ACS_MISS_CNT": {
              "L1_DBUS1_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when bus1 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS1_ACS_CONFLICT_CNT": {
              "L1_DBUS1_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when bus1 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS1_ACS_NXTLVL_RD_CNT": {
              "L1_DBUS1_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS1_ACS_NXTLVL_WR_CNT": {
              "L1_DBUS1_NXTLVL_WR_CNT": {
                "bit": 0,
                "description": "The register records the number of write back when bus1 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS2_ACS_HIT_CNT": {
              "L1_DBUS2_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when bus2 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS2_ACS_MISS_CNT": {
              "L1_DBUS2_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when bus2 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS2_ACS_CONFLICT_CNT": {
              "L1_DBUS2_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when bus2 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS2_ACS_NXTLVL_RD_CNT": {
              "L1_DBUS2_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS2_ACS_NXTLVL_WR_CNT": {
              "L1_DBUS2_NXTLVL_WR_CNT": {
                "bit": 0,
                "description": "The register records the number of write back when bus2 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS3_ACS_HIT_CNT": {
              "L1_DBUS3_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when bus3 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS3_ACS_MISS_CNT": {
              "L1_DBUS3_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when bus3 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS3_ACS_CONFLICT_CNT": {
              "L1_DBUS3_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when bus3 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS3_ACS_NXTLVL_RD_CNT": {
              "L1_DBUS3_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.",
                "width": 32
              }
            },
            "L1_DBUS3_ACS_NXTLVL_WR_CNT": {
              "L1_DBUS3_NXTLVL_WR_CNT": {
                "bit": 0,
                "description": "The register records the number of write back when bus0 accesses L1-DCache.",
                "width": 32
              }
            },
            "L1_ICACHE0_ACS_FAIL_ID_ATTR": {
              "L1_ICACHE0_FAIL_ID": {
                "bit": 0,
                "description": "The register records the ID of fail-access when cache0 accesses L1-ICache.",
                "width": 16
              },
              "L1_ICACHE0_FAIL_ATTR": {
                "bit": 16,
                "description": "The register records the attribution of fail-access when cache0 accesses L1-ICache.",
                "width": 16
              }
            },
            "L1_ICACHE0_ACS_FAIL_ADDR": {
              "L1_ICACHE0_FAIL_ADDR": {
                "bit": 0,
                "description": "The register records the address of fail-access when cache0 accesses L1-ICache.",
                "width": 32
              }
            },
            "L1_ICACHE1_ACS_FAIL_ID_ATTR": {
              "L1_ICACHE1_FAIL_ID": {
                "bit": 0,
                "description": "The register records the ID of fail-access when cache1 accesses L1-ICache.",
                "width": 16
              },
              "L1_ICACHE1_FAIL_ATTR": {
                "bit": 16,
                "description": "The register records the attribution of fail-access when cache1 accesses L1-ICache.",
                "width": 16
              }
            },
            "L1_ICACHE1_ACS_FAIL_ADDR": {
              "L1_ICACHE1_FAIL_ADDR": {
                "bit": 0,
                "description": "The register records the address of fail-access when cache1 accesses L1-ICache.",
                "width": 32
              }
            },
            "L1_ICACHE2_ACS_FAIL_ID_ATTR": {
              "L1_ICACHE2_FAIL_ID": {
                "bit": 0,
                "description": "The register records the ID of fail-access when cache2 accesses L1-ICache.",
                "width": 16
              },
              "L1_ICACHE2_FAIL_ATTR": {
                "bit": 16,
                "description": "The register records the attribution of fail-access when cache2 accesses L1-ICache.",
                "width": 16
              }
            },
            "L1_ICACHE2_ACS_FAIL_ADDR": {
              "L1_ICACHE2_FAIL_ADDR": {
                "bit": 0,
                "description": "The register records the address of fail-access when cache2 accesses L1-ICache.",
                "width": 32
              }
            },
            "L1_ICACHE3_ACS_FAIL_ID_ATTR": {
              "L1_ICACHE3_FAIL_ID": {
                "bit": 0,
                "description": "The register records the ID of fail-access when cache3 accesses L1-ICache.",
                "width": 16
              },
              "L1_ICACHE3_FAIL_ATTR": {
                "bit": 16,
                "description": "The register records the attribution of fail-access when cache3 accesses L1-ICache.",
                "width": 16
              }
            },
            "L1_ICACHE3_ACS_FAIL_ADDR": {
              "L1_ICACHE3_FAIL_ADDR": {
                "bit": 0,
                "description": "The register records the address of fail-access when cache3 accesses L1-ICache.",
                "width": 32
              }
            },
            "L1_DCACHE_ACS_FAIL_ID_ATTR": {
              "L1_DCACHE_FAIL_ID": {
                "bit": 0,
                "description": "The register records the ID of fail-access when cache accesses L1-DCache.",
                "width": 16
              },
              "L1_DCACHE_FAIL_ATTR": {
                "bit": 16,
                "description": "The register records the attribution of fail-access when cache accesses L1-DCache.",
                "width": 16
              }
            },
            "L1_DCACHE_ACS_FAIL_ADDR": {
              "L1_DCACHE_FAIL_ADDR": {
                "bit": 0,
                "description": "The register records the address of fail-access when cache accesses L1-DCache.",
                "width": 32
              }
            },
            "SYNC_L1_CACHE_PRELOAD_INT_ENA": {
              "L1_ICACHE0_PLD_DONE_INT_ENA": {
                "bit": 0,
                "description": "The bit is used to enable interrupt of L1-ICache0 preload-operation. If preload operation is done, interrupt occurs."
              },
              "L1_ICACHE1_PLD_DONE_INT_ENA": {
                "bit": 1,
                "description": "The bit is used to enable interrupt of L1-ICache1 preload-operation. If preload operation is done, interrupt occurs."
              },
              "L1_ICACHE2_PLD_DONE_INT_ENA": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_PLD_DONE_INT_ENA": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_PLD_DONE_INT_ENA": {
                "bit": 4,
                "description": "The bit is used to enable interrupt of L1-DCache preload-operation. If preload operation is done, interrupt occurs."
              },
              "SYNC_DONE_INT_ENA": {
                "bit": 6,
                "description": "The bit is used to enable interrupt of Cache sync-operation done."
              },
              "L1_ICACHE0_PLD_ERR_INT_ENA": {
                "bit": 7,
                "description": "The bit is used to enable interrupt of L1-ICache0 preload-operation error."
              },
              "L1_ICACHE1_PLD_ERR_INT_ENA": {
                "bit": 8,
                "description": "The bit is used to enable interrupt of L1-ICache1 preload-operation error."
              },
              "L1_ICACHE2_PLD_ERR_INT_ENA": {
                "bit": 9,
                "description": "Reserved"
              },
              "L1_ICACHE3_PLD_ERR_INT_ENA": {
                "bit": 10,
                "description": "Reserved"
              },
              "L1_DCACHE_PLD_ERR_INT_ENA": {
                "bit": 11,
                "description": "The bit is used to enable interrupt of L1-DCache preload-operation error."
              },
              "SYNC_ERR_INT_ENA": {
                "bit": 13,
                "description": "The bit is used to enable interrupt of Cache sync-operation error."
              }
            },
            "SYNC_L1_CACHE_PRELOAD_INT_CLR": {
              "L1_ICACHE0_PLD_DONE_INT_CLR": {
                "bit": 0,
                "description": "The bit is used to clear interrupt that occurs only when L1-ICache0 preload-operation is done."
              },
              "L1_ICACHE1_PLD_DONE_INT_CLR": {
                "bit": 1,
                "description": "The bit is used to clear interrupt that occurs only when L1-ICache1 preload-operation is done."
              },
              "L1_ICACHE2_PLD_DONE_INT_CLR": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_PLD_DONE_INT_CLR": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_PLD_DONE_INT_CLR": {
                "bit": 4,
                "description": "The bit is used to clear interrupt that occurs only when L1-DCache preload-operation is done."
              },
              "SYNC_DONE_INT_CLR": {
                "bit": 6,
                "description": "The bit is used to clear interrupt that occurs only when Cache sync-operation is done."
              },
              "L1_ICACHE0_PLD_ERR_INT_CLR": {
                "bit": 7,
                "description": "The bit is used to clear interrupt of L1-ICache0 preload-operation error."
              },
              "L1_ICACHE1_PLD_ERR_INT_CLR": {
                "bit": 8,
                "description": "The bit is used to clear interrupt of L1-ICache1 preload-operation error."
              },
              "L1_ICACHE2_PLD_ERR_INT_CLR": {
                "bit": 9,
                "description": "Reserved"
              },
              "L1_ICACHE3_PLD_ERR_INT_CLR": {
                "bit": 10,
                "description": "Reserved"
              },
              "L1_DCACHE_PLD_ERR_INT_CLR": {
                "bit": 11,
                "description": "The bit is used to clear interrupt of L1-DCache preload-operation error."
              },
              "SYNC_ERR_INT_CLR": {
                "bit": 13,
                "description": "The bit is used to clear interrupt of Cache sync-operation error."
              }
            },
            "SYNC_L1_CACHE_PRELOAD_INT_RAW": {
              "L1_ICACHE0_PLD_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw bit of the interrupt that occurs only when L1-ICache0 preload-operation is done."
              },
              "L1_ICACHE1_PLD_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw bit of the interrupt that occurs only when L1-ICache1 preload-operation is done."
              },
              "L1_ICACHE2_PLD_DONE_INT_RAW": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_PLD_DONE_INT_RAW": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_PLD_DONE_INT_RAW": {
                "bit": 4,
                "description": "The raw bit of the interrupt that occurs only when L1-DCache preload-operation is done."
              },
              "SYNC_DONE_INT_RAW": {
                "bit": 6,
                "description": "The raw bit of the interrupt that occurs only when Cache sync-operation is done."
              },
              "L1_ICACHE0_PLD_ERR_INT_RAW": {
                "bit": 7,
                "description": "The raw bit of the interrupt that occurs only when L1-ICache0 preload-operation error occurs."
              },
              "L1_ICACHE1_PLD_ERR_INT_RAW": {
                "bit": 8,
                "description": "The raw bit of the interrupt that occurs only when L1-ICache1 preload-operation error occurs."
              },
              "L1_ICACHE2_PLD_ERR_INT_RAW": {
                "bit": 9,
                "description": "Reserved"
              },
              "L1_ICACHE3_PLD_ERR_INT_RAW": {
                "bit": 10,
                "description": "Reserved"
              },
              "L1_DCACHE_PLD_ERR_INT_RAW": {
                "bit": 11,
                "description": "The raw bit of the interrupt that occurs only when L1-DCache preload-operation error occurs."
              },
              "SYNC_ERR_INT_RAW": {
                "bit": 13,
                "description": "The raw bit of the interrupt that occurs only when Cache sync-operation error occurs."
              }
            },
            "SYNC_L1_CACHE_PRELOAD_INT_ST": {
              "L1_ICACHE0_PLD_DONE_INT_ST": {
                "bit": 0,
                "description": "The bit indicates the status of the interrupt that occurs only when L1-ICache0 preload-operation is done."
              },
              "L1_ICACHE1_PLD_DONE_INT_ST": {
                "bit": 1,
                "description": "The bit indicates the status of the interrupt that occurs only when L1-ICache1 preload-operation is done."
              },
              "L1_ICACHE2_PLD_DONE_INT_ST": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_PLD_DONE_INT_ST": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_PLD_DONE_INT_ST": {
                "bit": 4,
                "description": "The bit indicates the status of the interrupt that occurs only when L1-DCache preload-operation is done."
              },
              "SYNC_DONE_INT_ST": {
                "bit": 6,
                "description": "The bit indicates the status of the interrupt that occurs only when Cache sync-operation is done."
              },
              "L1_ICACHE0_PLD_ERR_INT_ST": {
                "bit": 7,
                "description": "The bit indicates the status of the interrupt of L1-ICache0 preload-operation error."
              },
              "L1_ICACHE1_PLD_ERR_INT_ST": {
                "bit": 8,
                "description": "The bit indicates the status of the interrupt of L1-ICache1 preload-operation error."
              },
              "L1_ICACHE2_PLD_ERR_INT_ST": {
                "bit": 9,
                "description": "Reserved"
              },
              "L1_ICACHE3_PLD_ERR_INT_ST": {
                "bit": 10,
                "description": "Reserved"
              },
              "L1_DCACHE_PLD_ERR_INT_ST": {
                "bit": 11,
                "description": "The bit indicates the status of the interrupt of L1-DCache preload-operation error."
              },
              "SYNC_ERR_INT_ST": {
                "bit": 13,
                "description": "The bit indicates the status of the interrupt of Cache sync-operation error."
              }
            },
            "SYNC_L1_CACHE_PRELOAD_EXCEPTION": {
              "L1_ICACHE0_PLD_ERR_CODE": {
                "bit": 0,
                "description": "The value 2 is Only available which means preload size is error in L1-ICache0.",
                "width": 2
              },
              "L1_ICACHE1_PLD_ERR_CODE": {
                "bit": 2,
                "description": "The value 2 is Only available which means preload size is error in L1-ICache1.",
                "width": 2
              },
              "L1_ICACHE2_PLD_ERR_CODE": {
                "bit": 4,
                "description": "Reserved",
                "width": 2
              },
              "L1_ICACHE3_PLD_ERR_CODE": {
                "bit": 6,
                "description": "Reserved",
                "width": 2
              },
              "L1_DCACHE_PLD_ERR_CODE": {
                "bit": 8,
                "description": "The value 2 is Only available which means preload size is error in L1-DCache.",
                "width": 2
              },
              "SYNC_ERR_CODE": {
                "bit": 12,
                "description": "The values 0-2 are available which means sync map, command conflict and size are error in Cache System.",
                "width": 2
              }
            },
            "L1_CACHE_SYNC_RST_CTRL": {
              "L1_ICACHE0_SYNC_RST": {
                "bit": 0,
                "description": "set this bit to reset sync-logic inside L1-ICache0. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."
              },
              "L1_ICACHE1_SYNC_RST": {
                "bit": 1,
                "description": "set this bit to reset sync-logic inside L1-ICache1. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."
              },
              "L1_ICACHE2_SYNC_RST": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_SYNC_RST": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_SYNC_RST": {
                "bit": 4,
                "description": "set this bit to reset sync-logic inside L1-DCache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."
              }
            },
            "L1_CACHE_PRELOAD_RST_CTRL": {
              "L1_ICACHE0_PLD_RST": {
                "bit": 0,
                "description": "set this bit to reset preload-logic inside L1-ICache0. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs."
              },
              "L1_ICACHE1_PLD_RST": {
                "bit": 1,
                "description": "set this bit to reset preload-logic inside L1-ICache1. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs."
              },
              "L1_ICACHE2_PLD_RST": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_PLD_RST": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_PLD_RST": {
                "bit": 4,
                "description": "set this bit to reset preload-logic inside L1-DCache. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs."
              }
            },
            "L1_CACHE_AUTOLOAD_BUF_CLR_CTRL": {
              "L1_ICACHE0_ALD_BUF_CLR": {
                "bit": 0,
                "description": "set this bit to clear autoload-buffer inside L1-ICache0. If this bit is active, autoload will not work in L1-ICache0. This bit should not be active when autoload works in L1-ICache0."
              },
              "L1_ICACHE1_ALD_BUF_CLR": {
                "bit": 1,
                "description": "set this bit to clear autoload-buffer inside L1-ICache1. If this bit is active, autoload will not work in L1-ICache1. This bit should not be active when autoload works in L1-ICache1."
              },
              "L1_ICACHE2_ALD_BUF_CLR": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_ALD_BUF_CLR": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_ALD_BUF_CLR": {
                "bit": 4,
                "description": "set this bit to clear autoload-buffer inside L1-DCache. If this bit is active, autoload will not work in L1-DCache. This bit should not be active when autoload works in L1-DCache."
              }
            },
            "L1_UNALLOCATE_BUFFER_CLEAR": {
              "L1_ICACHE0_UNALLOC_CLR": {
                "bit": 0,
                "description": "The bit is used to clear the unallocate request buffer of l1 icache0 where the unallocate request is responsed but not completed."
              },
              "L1_ICACHE1_UNALLOC_CLR": {
                "bit": 1,
                "description": "The bit is used to clear the unallocate request buffer of l1 icache1 where the unallocate request is responsed but not completed."
              },
              "L1_ICACHE2_UNALLOC_CLR": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_UNALLOC_CLR": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_UNALLOC_CLR": {
                "bit": 4,
                "description": "The bit is used to clear the unallocate request buffer of l1 dcache where the unallocate request is responsed but not completed."
              }
            },
            "L1_CACHE_OBJECT_CTRL": {
              "L1_ICACHE0_TAG_OBJECT": {
                "bit": 0,
                "description": "Set this bit to set L1-ICache0 tag memory as object. This bit should be onehot with the others fields inside this register."
              },
              "L1_ICACHE1_TAG_OBJECT": {
                "bit": 1,
                "description": "Set this bit to set L1-ICache1 tag memory as object. This bit should be onehot with the others fields inside this register."
              },
              "L1_ICACHE2_TAG_OBJECT": {
                "bit": 2,
                "description": "Reserved"
              },
              "L1_ICACHE3_TAG_OBJECT": {
                "bit": 3,
                "description": "Reserved"
              },
              "L1_DCACHE_TAG_OBJECT": {
                "bit": 4,
                "description": "Set this bit to set L1-DCache tag memory as object. This bit should be onehot with the others fields inside this register."
              },
              "L1_ICACHE0_MEM_OBJECT": {
                "bit": 6,
                "description": "Set this bit to set L1-ICache0 data memory as object. This bit should be onehot with the others fields inside this register."
              },
              "L1_ICACHE1_MEM_OBJECT": {
                "bit": 7,
                "description": "Set this bit to set L1-ICache1 data memory as object. This bit should be onehot with the others fields inside this register."
              },
              "L1_ICACHE2_MEM_OBJECT": {
                "bit": 8,
                "description": "Reserved"
              },
              "L1_ICACHE3_MEM_OBJECT": {
                "bit": 9,
                "description": "Reserved"
              },
              "L1_DCACHE_MEM_OBJECT": {
                "bit": 10,
                "description": "Set this bit to set L1-DCache data memory as object. This bit should be onehot with the others fields inside this register."
              }
            },
            "L1_CACHE_WAY_OBJECT": {
              "L1_CACHE_WAY_OBJECT": {
                "bit": 0,
                "description": "Set this bits to select which way of the tag-object will be accessed. 0: way0, 1: way1, 2: way2, 3: way3, ?, 7: way7.",
                "width": 3
              }
            },
            "L1_CACHE_VADDR": {
              "L1_CACHE_VADDR": {
                "bit": 0,
                "description": "Those bits stores the virtual address which will decide where inside the specified tag memory object will be accessed.",
                "width": 32
              }
            },
            "L1_CACHE_DEBUG_BUS": {
              "L1_CACHE_DEBUG_BUS": {
                "bit": 0,
                "description": "This is a constant place where we can write data to or read data from the tag/data memory on the specified cache.",
                "width": 32
              }
            },
            "LEVEL_SPLIT0": {
              "LEVEL_SPLIT0": {
                "bit": 0,
                "description": "Reserved",
                "width": 32
              }
            },
            "L2_CACHE_CTRL": {
              "L2_CACHE_SHUT_DMA": {
                "bit": 4,
                "description": "The bit is used to disable DMA access L2-Cache, 0: enable, 1: disable"
              },
              "L2_CACHE_UNDEF_OP": {
                "bit": 8,
                "description": "Reserved",
                "width": 8
              }
            },
            "L2_BYPASS_CACHE_CONF": {
              "BYPASS_L2_CACHE_EN": {
                "bit": 5,
                "description": "The bit is used to enable bypass L2-Cache. 0: disable bypass, 1: enable bypass."
              }
            },
            "L2_CACHE_CACHESIZE_CONF": {
              "L2_CACHE_CACHESIZE_256": {
                "bit": 0,
                "description": "The field is used to configure cachesize of L2-Cache as 256 bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_512": {
                "bit": 1,
                "description": "The field is used to configure cachesize of L2-Cache as 512 bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_1K": {
                "bit": 2,
                "description": "The field is used to configure cachesize of L2-Cache as 1k bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_2K": {
                "bit": 3,
                "description": "The field is used to configure cachesize of L2-Cache as 2k bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_4K": {
                "bit": 4,
                "description": "The field is used to configure cachesize of L2-Cache as 4k bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_8K": {
                "bit": 5,
                "description": "The field is used to configure cachesize of L2-Cache as 8k bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_16K": {
                "bit": 6,
                "description": "The field is used to configure cachesize of L2-Cache as 16k bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_32K": {
                "bit": 7,
                "description": "The field is used to configure cachesize of L2-Cache as 32k bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_64K": {
                "bit": 8,
                "description": "The field is used to configure cachesize of L2-Cache as 64k bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_128K": {
                "bit": 9,
                "description": "The field is used to configure cachesize of L2-Cache as 128k bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_256K": {
                "bit": 10,
                "description": "The field is used to configure cachesize of L2-Cache as 256k bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_512K": {
                "bit": 11,
                "description": "The field is used to configure cachesize of L2-Cache as 512k bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_CACHESIZE_1024K": {
                "bit": 12,
                "description": "The field is used to configure cachesize of L2-Cache as 1024k bytes. This field and all other fields within this register is onehot."
              }
            },
            "L2_CACHE_BLOCKSIZE_CONF": {
              "L2_CACHE_BLOCKSIZE_8": {
                "bit": 0,
                "description": "The field is used to configureblocksize of L2-Cache as 8 bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_BLOCKSIZE_16": {
                "bit": 1,
                "description": "The field is used to configureblocksize of L2-Cache as 16 bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_BLOCKSIZE_32": {
                "bit": 2,
                "description": "The field is used to configureblocksize of L2-Cache as 32 bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_BLOCKSIZE_64": {
                "bit": 3,
                "description": "The field is used to configureblocksize of L2-Cache as 64 bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_BLOCKSIZE_128": {
                "bit": 4,
                "description": "The field is used to configureblocksize of L2-Cache as 128 bytes. This field and all other fields within this register is onehot."
              },
              "L2_CACHE_BLOCKSIZE_256": {
                "bit": 5,
                "description": "The field is used to configureblocksize of L2-Cache as 256 bytes. This field and all other fields within this register is onehot."
              }
            },
            "L2_CACHE_WRAP_AROUND_CTRL": {
              "L2_CACHE_WRAP": {
                "bit": 5,
                "description": "Set this bit as 1 to enable L2-Cache wrap around mode."
              }
            },
            "L2_CACHE_TAG_MEM_POWER_CTRL": {
              "L2_CACHE_TAG_MEM_FORCE_ON": {
                "bit": 20,
                "description": "The bit is used to close clock gating of  L2-Cache tag memory. 1: close gating, 0: open clock gating."
              },
              "L2_CACHE_TAG_MEM_FORCE_PD": {
                "bit": 21,
                "description": "The bit is used to power L2-Cache tag memory down. 0: follow rtc_lslp, 1: power down"
              },
              "L2_CACHE_TAG_MEM_FORCE_PU": {
                "bit": 22,
                "description": "The bit is used to power L2-Cache tag memory up. 0: follow rtc_lslp, 1: power up"
              }
            },
            "L2_CACHE_DATA_MEM_POWER_CTRL": {
              "L2_CACHE_DATA_MEM_FORCE_ON": {
                "bit": 20,
                "description": "The bit is used to close clock gating of  L2-Cache data memory. 1: close gating, 0: open clock gating."
              },
              "L2_CACHE_DATA_MEM_FORCE_PD": {
                "bit": 21,
                "description": "The bit is used to power L2-Cache data memory down. 0: follow rtc_lslp, 1: power down"
              },
              "L2_CACHE_DATA_MEM_FORCE_PU": {
                "bit": 22,
                "description": "The bit is used to power L2-Cache data memory up. 0: follow rtc_lslp, 1: power up"
              }
            },
            "L2_CACHE_FREEZE_CTRL": {
              "L2_CACHE_FREEZE_EN": {
                "bit": 20,
                "description": "The bit is used to enable freeze operation on L2-Cache. It can be cleared by software."
              },
              "L2_CACHE_FREEZE_MODE": {
                "bit": 21,
                "description": "The bit is used to configure mode of freeze operation L2-Cache. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              },
              "L2_CACHE_FREEZE_DONE": {
                "bit": 22,
                "description": "The bit is used to indicate whether freeze operation on L2-Cache is finished or not. 0: not finished. 1: finished."
              }
            },
            "L2_CACHE_DATA_MEM_ACS_CONF": {
              "L2_CACHE_DATA_MEM_RD_EN": {
                "bit": 20,
                "description": "The bit is used to enable config-bus read L2-Cache data memoryory. 0: disable, 1: enable."
              },
              "L2_CACHE_DATA_MEM_WR_EN": {
                "bit": 21,
                "description": "The bit is used to enable config-bus write L2-Cache data memoryory. 0: disable, 1: enable."
              }
            },
            "L2_CACHE_TAG_MEM_ACS_CONF": {
              "L2_CACHE_TAG_MEM_RD_EN": {
                "bit": 20,
                "description": "The bit is used to enable config-bus read L2-Cache tag memoryory. 0: disable, 1: enable."
              },
              "L2_CACHE_TAG_MEM_WR_EN": {
                "bit": 21,
                "description": "The bit is used to enable config-bus write L2-Cache tag memoryory. 0: disable, 1: enable."
              }
            },
            "L2_CACHE_PRELOCK_CONF": {
              "L2_CACHE_PRELOCK_SCT0_EN": {
                "bit": 0,
                "description": "The bit is used to enable the first section of prelock function on L2-Cache."
              },
              "L2_CACHE_PRELOCK_SCT1_EN": {
                "bit": 1,
                "description": "The bit is used to enable the second section of prelock function on L2-Cache."
              },
              "L2_CACHE_PRELOCK_RGID": {
                "bit": 2,
                "description": "The bit is used to set  the gid of l2 cache prelock.",
                "width": 4
              }
            },
            "L2_CACHE_PRELOCK_SCT0_ADDR": {
              "L2_CACHE_PRELOCK_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT0_SIZE_REG",
                "width": 32
              }
            },
            "L2_CACHE_PRELOCK_SCT1_ADDR": {
              "L2_CACHE_PRELOCK_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT1_SIZE_REG",
                "width": 32
              }
            },
            "L2_CACHE_PRELOCK_SCT_SIZE": {
              "L2_CACHE_PRELOCK_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT0_ADDR_REG",
                "width": 16
              },
              "L2_CACHE_PRELOCK_SCT1_SIZE": {
                "bit": 16,
                "description": "Those bits are used to configure the size of the second section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT1_ADDR_REG",
                "width": 16
              }
            },
            "L2_CACHE_PRELOAD_CTRL": {
              "L2_CACHE_PRELOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable preload operation on L2-Cache. It will be cleared by hardware automatically after preload operation is done."
              },
              "L2_CACHE_PRELOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              },
              "L2_CACHE_PRELOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              },
              "L2_CACHE_PRELOAD_RGID": {
                "bit": 3,
                "description": "The bit is used to set  the gid of l2 cache preload.",
                "width": 4
              }
            },
            "L2_CACHE_PRELOAD_ADDR": {
              "L2_CACHE_PRELOAD_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of preload on L2-Cache, which should be used together with L2_CACHE_PRELOAD_SIZE_REG",
                "width": 32
              }
            },
            "L2_CACHE_PRELOAD_SIZE": {
              "L2_CACHE_PRELOAD_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOAD_ADDR_REG",
                "width": 16
              }
            },
            "L2_CACHE_AUTOLOAD_CTRL": {
              "L2_CACHE_AUTOLOAD_ENA": {
                "bit": 0,
                "description": "The bit is used to enable and disable autoload operation on L2-Cache.  1: enable, 0: disable."
              },
              "L2_CACHE_AUTOLOAD_DONE": {
                "bit": 1,
                "description": "The bit is used to indicate whether autoload operation on L2-Cache is finished or not. 0: not finished. 1: finished."
              },
              "L2_CACHE_AUTOLOAD_ORDER": {
                "bit": 2,
                "description": "The bit is used to configure the direction of autoload operation on L2-Cache. 0: ascending. 1: descending."
              },
              "L2_CACHE_AUTOLOAD_TRIGGER_MODE": {
                "bit": 3,
                "description": "The field is used to configure trigger mode of autoload operation on L2-Cache. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.",
                "width": 2
              },
              "L2_CACHE_AUTOLOAD_SCT0_ENA": {
                "bit": 8,
                "description": "The bit is used to enable the first section for autoload operation on L2-Cache."
              },
              "L2_CACHE_AUTOLOAD_SCT1_ENA": {
                "bit": 9,
                "description": "The bit is used to enable the second section for autoload operation on L2-Cache."
              },
              "L2_CACHE_AUTOLOAD_SCT2_ENA": {
                "bit": 10,
                "description": "The bit is used to enable the third section for autoload operation on L2-Cache."
              },
              "L2_CACHE_AUTOLOAD_SCT3_ENA": {
                "bit": 11,
                "description": "The bit is used to enable the fourth section for autoload operation on L2-Cache."
              },
              "L2_CACHE_AUTOLOAD_RGID": {
                "bit": 12,
                "description": "The bit is used to set  the gid of l2 cache autoload.",
                "width": 4
              }
            },
            "L2_CACHE_AUTOLOAD_SCT0_ADDR": {
              "L2_CACHE_AUTOLOAD_SCT0_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the first section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT0_SIZE and L2_CACHE_AUTOLOAD_SCT0_ENA.",
                "width": 32
              }
            },
            "L2_CACHE_AUTOLOAD_SCT0_SIZE": {
              "L2_CACHE_AUTOLOAD_SCT0_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the first section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT0_ADDR and L2_CACHE_AUTOLOAD_SCT0_ENA.",
                "width": 28
              }
            },
            "L2_CACHE_AUTOLOAD_SCT1_ADDR": {
              "L2_CACHE_AUTOLOAD_SCT1_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the second section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT1_SIZE and L2_CACHE_AUTOLOAD_SCT1_ENA.",
                "width": 32
              }
            },
            "L2_CACHE_AUTOLOAD_SCT1_SIZE": {
              "L2_CACHE_AUTOLOAD_SCT1_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the second section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT1_ADDR and L2_CACHE_AUTOLOAD_SCT1_ENA.",
                "width": 28
              }
            },
            "L2_CACHE_AUTOLOAD_SCT2_ADDR": {
              "L2_CACHE_AUTOLOAD_SCT2_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the third section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT2_SIZE and L2_CACHE_AUTOLOAD_SCT2_ENA.",
                "width": 32
              }
            },
            "L2_CACHE_AUTOLOAD_SCT2_SIZE": {
              "L2_CACHE_AUTOLOAD_SCT2_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the third section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT2_ADDR and L2_CACHE_AUTOLOAD_SCT2_ENA.",
                "width": 28
              }
            },
            "L2_CACHE_AUTOLOAD_SCT3_ADDR": {
              "L2_CACHE_AUTOLOAD_SCT3_ADDR": {
                "bit": 0,
                "description": "Those bits are used to configure the start virtual address of the fourth section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT3_SIZE and L2_CACHE_AUTOLOAD_SCT3_ENA.",
                "width": 32
              }
            },
            "L2_CACHE_AUTOLOAD_SCT3_SIZE": {
              "L2_CACHE_AUTOLOAD_SCT3_SIZE": {
                "bit": 0,
                "description": "Those bits are used to configure the size of the fourth section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT3_ADDR and L2_CACHE_AUTOLOAD_SCT3_ENA.",
                "width": 28
              }
            },
            "L2_CACHE_ACS_CNT_INT_ENA": {
              "L2_IBUS0_OVF_INT_ENA": {
                "bit": 8,
                "description": "The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache."
              },
              "L2_IBUS1_OVF_INT_ENA": {
                "bit": 9,
                "description": "The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache."
              },
              "L2_IBUS2_OVF_INT_ENA": {
                "bit": 10,
                "description": "Reserved"
              },
              "L2_IBUS3_OVF_INT_ENA": {
                "bit": 11,
                "description": "Reserved"
              },
              "L2_DBUS0_OVF_INT_ENA": {
                "bit": 12,
                "description": "The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache."
              },
              "L2_DBUS1_OVF_INT_ENA": {
                "bit": 13,
                "description": "The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache."
              },
              "L2_DBUS2_OVF_INT_ENA": {
                "bit": 14,
                "description": "Reserved"
              },
              "L2_DBUS3_OVF_INT_ENA": {
                "bit": 15,
                "description": "Reserved"
              }
            },
            "L2_CACHE_ACS_CNT_INT_CLR": {
              "L2_IBUS0_OVF_INT_CLR": {
                "bit": 8,
                "description": "The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus0 accesses L2-Cache."
              },
              "L2_IBUS1_OVF_INT_CLR": {
                "bit": 9,
                "description": "The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus1 accesses L2-Cache."
              },
              "L2_IBUS2_OVF_INT_CLR": {
                "bit": 10,
                "description": "Reserved"
              },
              "L2_IBUS3_OVF_INT_CLR": {
                "bit": 11,
                "description": "Reserved"
              },
              "L2_DBUS0_OVF_INT_CLR": {
                "bit": 12,
                "description": "The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus0 accesses L2-Cache."
              },
              "L2_DBUS1_OVF_INT_CLR": {
                "bit": 13,
                "description": "The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus1 accesses L2-Cache."
              },
              "L2_DBUS2_OVF_INT_CLR": {
                "bit": 14,
                "description": "Reserved"
              },
              "L2_DBUS3_OVF_INT_CLR": {
                "bit": 15,
                "description": "Reserved"
              }
            },
            "L2_CACHE_ACS_CNT_INT_RAW": {
              "L2_IBUS0_OVF_INT_RAW": {
                "bit": 8,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-ICache0."
              },
              "L2_IBUS1_OVF_INT_RAW": {
                "bit": 9,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-ICache1."
              },
              "L2_IBUS2_OVF_INT_RAW": {
                "bit": 10,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus2 accesses L2-ICache2."
              },
              "L2_IBUS3_OVF_INT_RAW": {
                "bit": 11,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus3 accesses L2-ICache3."
              },
              "L2_DBUS0_OVF_INT_RAW": {
                "bit": 12,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-DCache."
              },
              "L2_DBUS1_OVF_INT_RAW": {
                "bit": 13,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-DCache."
              },
              "L2_DBUS2_OVF_INT_RAW": {
                "bit": 14,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus2 accesses L2-DCache."
              },
              "L2_DBUS3_OVF_INT_RAW": {
                "bit": 15,
                "description": "The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus3 accesses L2-DCache."
              }
            },
            "L2_CACHE_ACS_CNT_INT_ST": {
              "L2_IBUS0_OVF_INT_ST": {
                "bit": 8,
                "description": "The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache."
              },
              "L2_IBUS1_OVF_INT_ST": {
                "bit": 9,
                "description": "The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache."
              },
              "L2_IBUS2_OVF_INT_ST": {
                "bit": 10,
                "description": "Reserved"
              },
              "L2_IBUS3_OVF_INT_ST": {
                "bit": 11,
                "description": "Reserved"
              },
              "L2_DBUS0_OVF_INT_ST": {
                "bit": 12,
                "description": "The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache."
              },
              "L2_DBUS1_OVF_INT_ST": {
                "bit": 13,
                "description": "The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache."
              },
              "L2_DBUS2_OVF_INT_ST": {
                "bit": 14,
                "description": "Reserved"
              },
              "L2_DBUS3_OVF_INT_ST": {
                "bit": 15,
                "description": "Reserved"
              }
            },
            "L2_CACHE_ACS_FAIL_CTRL": {
              "L2_CACHE_ACS_FAIL_CHECK_MODE": {
                "bit": 0,
                "description": "The bit is used to configure l2 cache access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              }
            },
            "L2_CACHE_ACS_FAIL_INT_ENA": {
              "L2_CACHE_FAIL_INT_ENA": {
                "bit": 5,
                "description": "The bit is used to enable interrupt of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache."
              }
            },
            "L2_CACHE_ACS_FAIL_INT_CLR": {
              "L2_CACHE_FAIL_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear interrupt of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache."
              }
            },
            "L2_CACHE_ACS_FAIL_INT_RAW": {
              "L2_CACHE_FAIL_INT_RAW": {
                "bit": 5,
                "description": "The raw bit of the interrupt of access fail that occurs in L2-Cache."
              }
            },
            "L2_CACHE_ACS_FAIL_INT_ST": {
              "L2_CACHE_FAIL_INT_ST": {
                "bit": 5,
                "description": "The bit indicates the interrupt status of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache."
              }
            },
            "L2_CACHE_ACS_CNT_CTRL": {
              "L2_IBUS0_CNT_ENA": {
                "bit": 8,
                "description": "The bit is used to enable ibus0 counter in L2-Cache."
              },
              "L2_IBUS1_CNT_ENA": {
                "bit": 9,
                "description": "The bit is used to enable ibus1 counter in L2-Cache."
              },
              "L2_IBUS2_CNT_ENA": {
                "bit": 10,
                "description": "Reserved"
              },
              "L2_IBUS3_CNT_ENA": {
                "bit": 11,
                "description": "Reserved"
              },
              "L2_DBUS0_CNT_ENA": {
                "bit": 12,
                "description": "The bit is used to enable dbus0 counter in L2-Cache."
              },
              "L2_DBUS1_CNT_ENA": {
                "bit": 13,
                "description": "The bit is used to enable dbus1 counter in L2-Cache."
              },
              "L2_DBUS2_CNT_ENA": {
                "bit": 14,
                "description": "Reserved"
              },
              "L2_DBUS3_CNT_ENA": {
                "bit": 15,
                "description": "Reserved"
              },
              "L2_IBUS0_CNT_CLR": {
                "bit": 24,
                "description": "The bit is used to clear ibus0 counter in L2-Cache."
              },
              "L2_IBUS1_CNT_CLR": {
                "bit": 25,
                "description": "The bit is used to clear ibus1 counter in L2-Cache."
              },
              "L2_IBUS2_CNT_CLR": {
                "bit": 26,
                "description": "Reserved"
              },
              "L2_IBUS3_CNT_CLR": {
                "bit": 27,
                "description": "Reserved"
              },
              "L2_DBUS0_CNT_CLR": {
                "bit": 28,
                "description": "The bit is used to clear dbus0 counter in L2-Cache."
              },
              "L2_DBUS1_CNT_CLR": {
                "bit": 29,
                "description": "The bit is used to clear dbus1 counter in L2-Cache."
              },
              "L2_DBUS2_CNT_CLR": {
                "bit": 30,
                "description": "Reserved"
              },
              "L2_DBUS3_CNT_CLR": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "L2_IBUS0_ACS_HIT_CNT": {
              "L2_IBUS0_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0.",
                "width": 32
              }
            },
            "L2_IBUS0_ACS_MISS_CNT": {
              "L2_IBUS0_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0.",
                "width": 32
              }
            },
            "L2_IBUS0_ACS_CONFLICT_CNT": {
              "L2_IBUS0_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0.",
                "width": 32
              }
            },
            "L2_IBUS0_ACS_NXTLVL_RD_CNT": {
              "L2_IBUS0_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L2-Cache accesses external memory due to L1-ICache0 accessing L2-Cache due to bus0 accessing L1-ICache0.",
                "width": 32
              }
            },
            "L2_IBUS1_ACS_HIT_CNT": {
              "L2_IBUS1_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1.",
                "width": 32
              }
            },
            "L2_IBUS1_ACS_MISS_CNT": {
              "L2_IBUS1_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1.",
                "width": 32
              }
            },
            "L2_IBUS1_ACS_CONFLICT_CNT": {
              "L2_IBUS1_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1.",
                "width": 32
              }
            },
            "L2_IBUS1_ACS_NXTLVL_RD_CNT": {
              "L2_IBUS1_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L2-Cache accesses external memory due to L1-ICache1 accessing L2-Cache due to bus1 accessing L1-ICache1.",
                "width": 32
              }
            },
            "L2_IBUS2_ACS_HIT_CNT": {
              "L2_IBUS2_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2.",
                "width": 32
              }
            },
            "L2_IBUS2_ACS_MISS_CNT": {
              "L2_IBUS2_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2.",
                "width": 32
              }
            },
            "L2_IBUS2_ACS_CONFLICT_CNT": {
              "L2_IBUS2_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2.",
                "width": 32
              }
            },
            "L2_IBUS2_ACS_NXTLVL_RD_CNT": {
              "L2_IBUS2_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L2-Cache accesses external memory due to L1-ICache2 accessing L2-Cache due to bus2 accessing L1-ICache2.",
                "width": 32
              }
            },
            "L2_IBUS3_ACS_HIT_CNT": {
              "L2_IBUS3_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3.",
                "width": 32
              }
            },
            "L2_IBUS3_ACS_MISS_CNT": {
              "L2_IBUS3_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3.",
                "width": 32
              }
            },
            "L2_IBUS3_ACS_CONFLICT_CNT": {
              "L2_IBUS3_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3.",
                "width": 32
              }
            },
            "L2_IBUS3_ACS_NXTLVL_RD_CNT": {
              "L2_IBUS3_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L2-Cache accesses external memory due to L1-ICache3 accessing L2-Cache due to bus3 accessing L1-ICache3.",
                "width": 32
              }
            },
            "L2_DBUS0_ACS_HIT_CNT": {
              "L2_DBUS0_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS0_ACS_MISS_CNT": {
              "L2_DBUS0_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS0_ACS_CONFLICT_CNT": {
              "L2_DBUS0_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS0_ACS_NXTLVL_RD_CNT": {
              "L2_DBUS0_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus0 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS0_ACS_NXTLVL_WR_CNT": {
              "L2_DBUS0_NXTLVL_WR_CNT": {
                "bit": 0,
                "description": "The register records the number of write back when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS1_ACS_HIT_CNT": {
              "L2_DBUS1_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS1_ACS_MISS_CNT": {
              "L2_DBUS1_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS1_ACS_CONFLICT_CNT": {
              "L2_DBUS1_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS1_ACS_NXTLVL_RD_CNT": {
              "L2_DBUS1_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus1 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS1_ACS_NXTLVL_WR_CNT": {
              "L2_DBUS1_NXTLVL_WR_CNT": {
                "bit": 0,
                "description": "The register records the number of write back when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS2_ACS_HIT_CNT": {
              "L2_DBUS2_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS2_ACS_MISS_CNT": {
              "L2_DBUS2_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS2_ACS_CONFLICT_CNT": {
              "L2_DBUS2_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS2_ACS_NXTLVL_RD_CNT": {
              "L2_DBUS2_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus2 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS2_ACS_NXTLVL_WR_CNT": {
              "L2_DBUS2_NXTLVL_WR_CNT": {
                "bit": 0,
                "description": "The register records the number of write back when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS3_ACS_HIT_CNT": {
              "L2_DBUS3_HIT_CNT": {
                "bit": 0,
                "description": "The register records the number of hits when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS3_ACS_MISS_CNT": {
              "L2_DBUS3_MISS_CNT": {
                "bit": 0,
                "description": "The register records the number of missing when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS3_ACS_CONFLICT_CNT": {
              "L2_DBUS3_CONFLICT_CNT": {
                "bit": 0,
                "description": "The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS3_ACS_NXTLVL_RD_CNT": {
              "L2_DBUS3_NXTLVL_RD_CNT": {
                "bit": 0,
                "description": "The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus3 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_DBUS3_ACS_NXTLVL_WR_CNT": {
              "L2_DBUS3_NXTLVL_WR_CNT": {
                "bit": 0,
                "description": "The register records the number of write back when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.",
                "width": 32
              }
            },
            "L2_CACHE_ACS_FAIL_ID_ATTR": {
              "L2_CACHE_FAIL_ID": {
                "bit": 0,
                "description": "The register records the ID of fail-access when L1-Cache accesses L2-Cache.",
                "width": 16
              },
              "L2_CACHE_FAIL_ATTR": {
                "bit": 16,
                "description": "The register records the attribution of fail-access when L1-Cache accesses L2-Cache due to cache accessing L1-Cache.",
                "width": 16
              }
            },
            "L2_CACHE_ACS_FAIL_ADDR": {
              "L2_CACHE_FAIL_ADDR": {
                "bit": 0,
                "description": "The register records the address of fail-access when L1-Cache accesses L2-Cache.",
                "width": 32
              }
            },
            "L2_CACHE_SYNC_PRELOAD_INT_ENA": {
              "L2_CACHE_PLD_DONE_INT_ENA": {
                "bit": 5,
                "description": "The bit is used to enable interrupt of L2-Cache preload-operation done."
              },
              "L2_CACHE_PLD_ERR_INT_ENA": {
                "bit": 12,
                "description": "The bit is used to enable interrupt of L2-Cache preload-operation error."
              }
            },
            "L2_CACHE_SYNC_PRELOAD_INT_CLR": {
              "L2_CACHE_PLD_DONE_INT_CLR": {
                "bit": 5,
                "description": "The bit is used to clear interrupt that occurs only when L2-Cache preload-operation is done."
              },
              "L2_CACHE_PLD_ERR_INT_CLR": {
                "bit": 12,
                "description": "The bit is used to clear interrupt of L2-Cache preload-operation error."
              }
            },
            "L2_CACHE_SYNC_PRELOAD_INT_RAW": {
              "L2_CACHE_PLD_DONE_INT_RAW": {
                "bit": 5,
                "description": "The raw bit of the interrupt that occurs only when L2-Cache preload-operation is done."
              },
              "L2_CACHE_PLD_ERR_INT_RAW": {
                "bit": 12,
                "description": "The raw bit of the interrupt that occurs only when L2-Cache preload-operation error occurs."
              }
            },
            "L2_CACHE_SYNC_PRELOAD_INT_ST": {
              "L2_CACHE_PLD_DONE_INT_ST": {
                "bit": 5,
                "description": "The bit indicates the status of the interrupt that occurs only when L2-Cache preload-operation is done."
              },
              "L2_CACHE_PLD_ERR_INT_ST": {
                "bit": 12,
                "description": "The bit indicates the status of the interrupt of L2-Cache preload-operation error."
              }
            },
            "L2_CACHE_SYNC_PRELOAD_EXCEPTION": {
              "L2_CACHE_PLD_ERR_CODE": {
                "bit": 10,
                "description": "The value 2 is Only available which means preload size is error in L2-Cache.",
                "width": 2
              }
            },
            "L2_CACHE_SYNC_RST_CTRL": {
              "L2_CACHE_SYNC_RST": {
                "bit": 5,
                "description": "set this bit to reset sync-logic inside L2-Cache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."
              }
            },
            "L2_CACHE_PRELOAD_RST_CTRL": {
              "L2_CACHE_PLD_RST": {
                "bit": 5,
                "description": "set this bit to reset preload-logic inside L2-Cache. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs."
              }
            },
            "L2_CACHE_AUTOLOAD_BUF_CLR_CTRL": {
              "L2_CACHE_ALD_BUF_CLR": {
                "bit": 5,
                "description": "set this bit to clear autoload-buffer inside L2-Cache. If this bit is active, autoload will not work in L2-Cache. This bit should not be active when autoload works in L2-Cache."
              }
            },
            "L2_UNALLOCATE_BUFFER_CLEAR": {
              "L2_CACHE_UNALLOC_CLR": {
                "bit": 5,
                "description": "The bit is used to clear the unallocate request buffer of l2 icache where the unallocate request is responsed but not completed."
              }
            },
            "L2_CACHE_ACCESS_ATTR_CTRL": {
              "L2_CACHE_ACCESS_FORCE_CC": {
                "bit": 0,
                "description": "Set this bit to force the request to l2 cache with cacheable attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of cacheable and non-cacheable."
              },
              "L2_CACHE_ACCESS_FORCE_WB": {
                "bit": 1,
                "description": "Set this bit to force the request to l2 cache with write-back attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of write-back and write-through."
              },
              "L2_CACHE_ACCESS_FORCE_WMA": {
                "bit": 2,
                "description": "Set this bit to force the request to l2 cache with write-miss-allocate attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of write-miss-allocate and write-miss-no-allocate."
              },
              "L2_CACHE_ACCESS_FORCE_RMA": {
                "bit": 3,
                "description": "Set this bit to force the request to l2 cache with read-miss-allocate attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of read-miss-allocate and read-miss-no-allocate."
              }
            },
            "L2_CACHE_OBJECT_CTRL": {
              "L2_CACHE_TAG_OBJECT": {
                "bit": 5,
                "description": "Set this bit to set L2-Cache tag memory as object. This bit should be onehot with the others fields inside this register."
              },
              "L2_CACHE_MEM_OBJECT": {
                "bit": 11,
                "description": "Set this bit to set L2-Cache data memory as object. This bit should be onehot with the others fields inside this register."
              }
            },
            "L2_CACHE_WAY_OBJECT": {
              "L2_CACHE_WAY_OBJECT": {
                "bit": 0,
                "description": "Set this bits to select which way of the tag-object will be accessed. 0: way0, 1: way1, 2: way2, 3: way3, ?, 7: way7.",
                "width": 3
              }
            },
            "L2_CACHE_VADDR": {
              "L2_CACHE_VADDR": {
                "bit": 0,
                "description": "Those bits stores the virtual address which will decide where inside the specified tag memory object will be accessed.",
                "width": 32
              }
            },
            "L2_CACHE_DEBUG_BUS": {
              "L2_CACHE_DEBUG_BUS": {
                "bit": 0,
                "description": "This is a constant place where we can write data to or read data from the tag/data memory on the specified cache.",
                "width": 32
              }
            },
            "LEVEL_SPLIT1": {
              "LEVEL_SPLIT1": {
                "bit": 0,
                "description": "Reserved",
                "width": 32
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "The bit is used to enable clock gate when access all registers in this module."
              }
            },
            "REDUNDANCY_SIG0": {
              "REDCY_SIG0": {
                "bit": 0,
                "description": "Those bits are prepared for ECO.",
                "width": 32
              }
            },
            "REDUNDANCY_SIG1": {
              "REDCY_SIG1": {
                "bit": 0,
                "description": "Those bits are prepared for ECO.",
                "width": 32
              }
            },
            "REDUNDANCY_SIG2": {
              "REDCY_SIG2": {
                "bit": 0,
                "description": "Those bits are prepared for ECO.",
                "width": 32
              }
            },
            "REDUNDANCY_SIG3": {
              "REDCY_SIG3": {
                "bit": 0,
                "description": "Those bits are prepared for ECO.",
                "width": 32
              }
            },
            "REDUNDANCY_SIG4": {
              "REDCY_SIG4": {
                "bit": 0,
                "description": "Those bits are prepared for ECO.",
                "width": 4
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "version control register. Note that this default value stored is the latest date when the hardware logic was updated.",
                "width": 28
              }
            }
          }
        },
        "INTERRUPT": {
          "instances": [
            {
              "name": "INTERRUPT_CORE0",
              "base": "0x500D6000"
            },
            {
              "name": "INTERRUPT_CORE1",
              "base": "0x500D6800"
            }
          ],
          "registers": {
            "LP_RTC_INT_MAP": {
              "offset": "0x00",
              "size": 32,
              "description": "NA"
            },
            "LP_WDT_INT_MAP": {
              "offset": "0x04",
              "size": 32,
              "description": "NA"
            },
            "LP_TIMER_REG_0_INT_MAP": {
              "offset": "0x08",
              "size": 32,
              "description": "NA"
            },
            "LP_TIMER_REG_1_INT_MAP": {
              "offset": "0x0C",
              "size": 32,
              "description": "NA"
            },
            "MB_HP_INT_MAP": {
              "offset": "0x10",
              "size": 32,
              "description": "NA"
            },
            "MB_LP_INT_MAP": {
              "offset": "0x14",
              "size": 32,
              "description": "NA"
            },
            "PMU_REG_0_INT_MAP": {
              "offset": "0x18",
              "size": 32,
              "description": "NA"
            },
            "PMU_REG_1_INT_MAP": {
              "offset": "0x1C",
              "size": 32,
              "description": "NA"
            },
            "LP_ANAPERI_INT_MAP": {
              "offset": "0x20",
              "size": 32,
              "description": "NA"
            },
            "LP_ADC_INT_MAP": {
              "offset": "0x24",
              "size": 32,
              "description": "NA"
            },
            "LP_GPIO_INT_MAP": {
              "offset": "0x28",
              "size": 32,
              "description": "NA"
            },
            "LP_I2C_INT_MAP": {
              "offset": "0x2C",
              "size": 32,
              "description": "NA"
            },
            "LP_I2S_INT_MAP": {
              "offset": "0x30",
              "size": 32,
              "description": "NA"
            },
            "LP_SPI_INT_MAP": {
              "offset": "0x34",
              "size": 32,
              "description": "NA"
            },
            "LP_TOUCH_INT_MAP": {
              "offset": "0x38",
              "size": 32,
              "description": "NA"
            },
            "LP_TSENS_INT_MAP": {
              "offset": "0x3C",
              "size": 32,
              "description": "NA"
            },
            "LP_UART_INT_MAP": {
              "offset": "0x40",
              "size": 32,
              "description": "NA"
            },
            "LP_EFUSE_INT_MAP": {
              "offset": "0x44",
              "size": 32,
              "description": "NA"
            },
            "LP_SW_INT_MAP": {
              "offset": "0x48",
              "size": 32,
              "description": "NA"
            },
            "LP_SYSREG_INT_MAP": {
              "offset": "0x4C",
              "size": 32,
              "description": "NA"
            },
            "LP_HUK_INT_MAP": {
              "offset": "0x50",
              "size": 32,
              "description": "NA"
            },
            "SYS_ICM_INT_MAP": {
              "offset": "0x54",
              "size": 32,
              "description": "NA"
            },
            "USB_DEVICE_INT_MAP": {
              "offset": "0x58",
              "size": 32,
              "description": "NA"
            },
            "SDIO_HOST_INT_MAP": {
              "offset": "0x5C",
              "size": 32,
              "description": "NA"
            },
            "GDMA_INT_MAP": {
              "offset": "0x60",
              "size": 32,
              "description": "NA"
            },
            "SPI2_INT_MAP": {
              "offset": "0x64",
              "size": 32,
              "description": "NA"
            },
            "SPI3_INT_MAP": {
              "offset": "0x68",
              "size": 32,
              "description": "NA"
            },
            "I2S0_INT_MAP": {
              "offset": "0x6C",
              "size": 32,
              "description": "NA"
            },
            "I2S1_INT_MAP": {
              "offset": "0x70",
              "size": 32,
              "description": "NA"
            },
            "I2S2_INT_MAP": {
              "offset": "0x74",
              "size": 32,
              "description": "NA"
            },
            "UHCI0_INT_MAP": {
              "offset": "0x78",
              "size": 32,
              "description": "NA"
            },
            "UART0_INT_MAP": {
              "offset": "0x7C",
              "size": 32,
              "description": "NA"
            },
            "UART1_INT_MAP": {
              "offset": "0x80",
              "size": 32,
              "description": "NA"
            },
            "UART2_INT_MAP": {
              "offset": "0x84",
              "size": 32,
              "description": "NA"
            },
            "UART3_INT_MAP": {
              "offset": "0x88",
              "size": 32,
              "description": "NA"
            },
            "UART4_INT_MAP": {
              "offset": "0x8C",
              "size": 32,
              "description": "NA"
            },
            "LCD_CAM_INT_MAP": {
              "offset": "0x90",
              "size": 32,
              "description": "NA"
            },
            "ADC_INT_MAP": {
              "offset": "0x94",
              "size": 32,
              "description": "NA"
            },
            "PWM0_INT_MAP": {
              "offset": "0x98",
              "size": 32,
              "description": "NA"
            },
            "PWM1_INT_MAP": {
              "offset": "0x9C",
              "size": 32,
              "description": "NA"
            },
            "CAN0_INT_MAP": {
              "offset": "0xA0",
              "size": 32,
              "description": "NA"
            },
            "CAN1_INT_MAP": {
              "offset": "0xA4",
              "size": 32,
              "description": "NA"
            },
            "CAN2_INT_MAP": {
              "offset": "0xA8",
              "size": 32,
              "description": "NA"
            },
            "RMT_INT_MAP": {
              "offset": "0xAC",
              "size": 32,
              "description": "NA"
            },
            "I2C0_INT_MAP": {
              "offset": "0xB0",
              "size": 32,
              "description": "NA"
            },
            "I2C1_INT_MAP": {
              "offset": "0xB4",
              "size": 32,
              "description": "NA"
            },
            "TIMERGRP0_T0_INT_MAP": {
              "offset": "0xB8",
              "size": 32,
              "description": "NA"
            },
            "TIMERGRP0_T1_INT_MAP": {
              "offset": "0xBC",
              "size": 32,
              "description": "NA"
            },
            "TIMERGRP0_WDT_INT_MAP": {
              "offset": "0xC0",
              "size": 32,
              "description": "NA"
            },
            "TIMERGRP1_T0_INT_MAP": {
              "offset": "0xC4",
              "size": 32,
              "description": "NA"
            },
            "TIMERGRP1_T1_INT_MAP": {
              "offset": "0xC8",
              "size": 32,
              "description": "NA"
            },
            "TIMERGRP1_WDT_INT_MAP": {
              "offset": "0xCC",
              "size": 32,
              "description": "NA"
            },
            "LEDC_INT_MAP": {
              "offset": "0xD0",
              "size": 32,
              "description": "NA"
            },
            "SYSTIMER_TARGET0_INT_MAP": {
              "offset": "0xD4",
              "size": 32,
              "description": "NA"
            },
            "SYSTIMER_TARGET1_INT_MAP": {
              "offset": "0xD8",
              "size": 32,
              "description": "NA"
            },
            "SYSTIMER_TARGET2_INT_MAP": {
              "offset": "0xDC",
              "size": 32,
              "description": "NA"
            },
            "AHB_PDMA_IN_CH0_INT_MAP": {
              "offset": "0xE0",
              "size": 32,
              "description": "NA"
            },
            "AHB_PDMA_IN_CH1_INT_MAP": {
              "offset": "0xE4",
              "size": 32,
              "description": "NA"
            },
            "AHB_PDMA_IN_CH2_INT_MAP": {
              "offset": "0xE8",
              "size": 32,
              "description": "NA"
            },
            "AHB_PDMA_OUT_CH0_INT_MAP": {
              "offset": "0xEC",
              "size": 32,
              "description": "NA"
            },
            "AHB_PDMA_OUT_CH1_INT_MAP": {
              "offset": "0xF0",
              "size": 32,
              "description": "NA"
            },
            "AHB_PDMA_OUT_CH2_INT_MAP": {
              "offset": "0xF4",
              "size": 32,
              "description": "NA"
            },
            "AXI_PDMA_IN_CH0_INT_MAP": {
              "offset": "0xF8",
              "size": 32,
              "description": "NA"
            },
            "AXI_PDMA_IN_CH1_INT_MAP": {
              "offset": "0xFC",
              "size": 32,
              "description": "NA"
            },
            "AXI_PDMA_IN_CH2_INT_MAP": {
              "offset": "0x100",
              "size": 32,
              "description": "NA"
            },
            "AXI_PDMA_OUT_CH0_INT_MAP": {
              "offset": "0x104",
              "size": 32,
              "description": "NA"
            },
            "AXI_PDMA_OUT_CH1_INT_MAP": {
              "offset": "0x108",
              "size": 32,
              "description": "NA"
            },
            "AXI_PDMA_OUT_CH2_INT_MAP": {
              "offset": "0x10C",
              "size": 32,
              "description": "NA"
            },
            "RSA_INT_MAP": {
              "offset": "0x110",
              "size": 32,
              "description": "NA"
            },
            "AES_INT_MAP": {
              "offset": "0x114",
              "size": 32,
              "description": "NA"
            },
            "SHA_INT_MAP": {
              "offset": "0x118",
              "size": 32,
              "description": "NA"
            },
            "ECC_INT_MAP": {
              "offset": "0x11C",
              "size": 32,
              "description": "NA"
            },
            "ECDSA_INT_MAP": {
              "offset": "0x120",
              "size": 32,
              "description": "NA"
            },
            "KM_INT_MAP": {
              "offset": "0x124",
              "size": 32,
              "description": "NA"
            },
            "GPIO_INT0_MAP": {
              "offset": "0x128",
              "size": 32,
              "description": "NA"
            },
            "GPIO_INT1_MAP": {
              "offset": "0x12C",
              "size": 32,
              "description": "NA"
            },
            "GPIO_INT2_MAP": {
              "offset": "0x130",
              "size": 32,
              "description": "NA"
            },
            "GPIO_INT3_MAP": {
              "offset": "0x134",
              "size": 32,
              "description": "NA"
            },
            "GPIO_PAD_COMP_INT_MAP": {
              "offset": "0x138",
              "size": 32,
              "description": "NA"
            },
            "CPU_INT_FROM_CPU_0_MAP": {
              "offset": "0x13C",
              "size": 32,
              "description": "NA"
            },
            "CPU_INT_FROM_CPU_1_MAP": {
              "offset": "0x140",
              "size": 32,
              "description": "NA"
            },
            "CPU_INT_FROM_CPU_2_MAP": {
              "offset": "0x144",
              "size": 32,
              "description": "NA"
            },
            "CPU_INT_FROM_CPU_3_MAP": {
              "offset": "0x148",
              "size": 32,
              "description": "NA"
            },
            "CACHE_INT_MAP": {
              "offset": "0x14C",
              "size": 32,
              "description": "NA"
            },
            "FLASH_MSPI_INT_MAP": {
              "offset": "0x150",
              "size": 32,
              "description": "NA"
            },
            "CSI_BRIDGE_INT_MAP": {
              "offset": "0x154",
              "size": 32,
              "description": "NA"
            },
            "DSI_BRIDGE_INT_MAP": {
              "offset": "0x158",
              "size": 32,
              "description": "NA"
            },
            "CSI_INT_MAP": {
              "offset": "0x15C",
              "size": 32,
              "description": "NA"
            },
            "DSI_INT_MAP": {
              "offset": "0x160",
              "size": 32,
              "description": "NA"
            },
            "GMII_PHY_INT_MAP": {
              "offset": "0x164",
              "size": 32,
              "description": "NA"
            },
            "LPI_INT_MAP": {
              "offset": "0x168",
              "size": 32,
              "description": "NA"
            },
            "PMT_INT_MAP": {
              "offset": "0x16C",
              "size": 32,
              "description": "NA"
            },
            "SBD_INT_MAP": {
              "offset": "0x170",
              "size": 32,
              "description": "NA"
            },
            "USB_OTG_INT_MAP": {
              "offset": "0x174",
              "size": 32,
              "description": "NA"
            },
            "USB_OTG_ENDP_MULTI_PROC_INT_MAP": {
              "offset": "0x178",
              "size": 32,
              "description": "NA"
            },
            "JPEG_INT_MAP": {
              "offset": "0x17C",
              "size": 32,
              "description": "NA"
            },
            "PPA_INT_MAP": {
              "offset": "0x180",
              "size": 32,
              "description": "NA"
            },
            "CORE0_TRACE_INT_MAP": {
              "offset": "0x184",
              "size": 32,
              "description": "NA"
            },
            "CORE1_TRACE_INT_MAP": {
              "offset": "0x188",
              "size": 32,
              "description": "NA"
            },
            "HP_CORE_CTRL_INT_MAP": {
              "offset": "0x18C",
              "size": 32,
              "description": "NA"
            },
            "ISP_INT_MAP": {
              "offset": "0x190",
              "size": 32,
              "description": "NA"
            },
            "I3C_MST_INT_MAP": {
              "offset": "0x194",
              "size": 32,
              "description": "NA"
            },
            "I3C_SLV_INT_MAP": {
              "offset": "0x198",
              "size": 32,
              "description": "NA"
            },
            "USB_OTG11_INT_MAP": {
              "offset": "0x19C",
              "size": 32,
              "description": "NA"
            },
            "DMA2D_IN_CH0_INT_MAP": {
              "offset": "0x1A0",
              "size": 32,
              "description": "NA"
            },
            "DMA2D_IN_CH1_INT_MAP": {
              "offset": "0x1A4",
              "size": 32,
              "description": "NA"
            },
            "DMA2D_OUT_CH0_INT_MAP": {
              "offset": "0x1A8",
              "size": 32,
              "description": "NA"
            },
            "DMA2D_OUT_CH1_INT_MAP": {
              "offset": "0x1AC",
              "size": 32,
              "description": "NA"
            },
            "DMA2D_OUT_CH2_INT_MAP": {
              "offset": "0x1B0",
              "size": 32,
              "description": "NA"
            },
            "PSRAM_MSPI_INT_MAP": {
              "offset": "0x1B4",
              "size": 32,
              "description": "NA"
            },
            "HP_SYSREG_INT_MAP": {
              "offset": "0x1B8",
              "size": 32,
              "description": "NA"
            },
            "PCNT_INT_MAP": {
              "offset": "0x1BC",
              "size": 32,
              "description": "NA"
            },
            "HP_PAU_INT_MAP": {
              "offset": "0x1C0",
              "size": 32,
              "description": "NA"
            },
            "HP_PARLIO_RX_INT_MAP": {
              "offset": "0x1C4",
              "size": 32,
              "description": "NA"
            },
            "HP_PARLIO_TX_INT_MAP": {
              "offset": "0x1C8",
              "size": 32,
              "description": "NA"
            },
            "H264_DMA2D_OUT_CH0_INT_MAP": {
              "offset": "0x1CC",
              "size": 32,
              "description": "NA"
            },
            "H264_DMA2D_OUT_CH1_INT_MAP": {
              "offset": "0x1D0",
              "size": 32,
              "description": "NA"
            },
            "H264_DMA2D_OUT_CH2_INT_MAP": {
              "offset": "0x1D4",
              "size": 32,
              "description": "NA"
            },
            "H264_DMA2D_OUT_CH3_INT_MAP": {
              "offset": "0x1D8",
              "size": 32,
              "description": "NA"
            },
            "H264_DMA2D_OUT_CH4_INT_MAP": {
              "offset": "0x1DC",
              "size": 32,
              "description": "NA"
            },
            "H264_DMA2D_IN_CH0_INT_MAP": {
              "offset": "0x1E0",
              "size": 32,
              "description": "NA"
            },
            "H264_DMA2D_IN_CH1_INT_MAP": {
              "offset": "0x1E4",
              "size": 32,
              "description": "NA"
            },
            "H264_DMA2D_IN_CH2_INT_MAP": {
              "offset": "0x1E8",
              "size": 32,
              "description": "NA"
            },
            "H264_DMA2D_IN_CH3_INT_MAP": {
              "offset": "0x1EC",
              "size": 32,
              "description": "NA"
            },
            "H264_DMA2D_IN_CH4_INT_MAP": {
              "offset": "0x1F0",
              "size": 32,
              "description": "NA"
            },
            "H264_DMA2D_IN_CH5_INT_MAP": {
              "offset": "0x1F4",
              "size": 32,
              "description": "NA"
            },
            "H264_REG_INT_MAP": {
              "offset": "0x1F8",
              "size": 32,
              "description": "NA"
            },
            "ASSIST_DEBUG_INT_MAP": {
              "offset": "0x1FC",
              "size": 32,
              "description": "NA"
            },
            "INTR_STATUS_REG_0": {
              "offset": "0x200",
              "size": 32,
              "description": "NA"
            },
            "INTR_STATUS_REG_1": {
              "offset": "0x204",
              "size": 32,
              "description": "NA"
            },
            "INTR_STATUS_REG_2": {
              "offset": "0x208",
              "size": 32,
              "description": "NA"
            },
            "INTR_STATUS_REG_3": {
              "offset": "0x20C",
              "size": 32,
              "description": "NA"
            },
            "CLOCK_GATE": {
              "offset": "0x210",
              "size": 32,
              "description": "NA"
            },
            "INTERRUPT_REG_DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "NA"
            }
          },
          "bits": {
            "LP_RTC_INT_MAP": {
              "CORE0_LP_RTC_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_WDT_INT_MAP": {
              "CORE0_LP_WDT_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_TIMER_REG_0_INT_MAP": {
              "CORE0_LP_TIMER_REG_0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_TIMER_REG_1_INT_MAP": {
              "CORE0_LP_TIMER_REG_1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "MB_HP_INT_MAP": {
              "CORE0_MB_HP_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "MB_LP_INT_MAP": {
              "CORE0_MB_LP_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "PMU_REG_0_INT_MAP": {
              "CORE0_PMU_REG_0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "PMU_REG_1_INT_MAP": {
              "CORE0_PMU_REG_1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_ANAPERI_INT_MAP": {
              "CORE0_LP_ANAPERI_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_ADC_INT_MAP": {
              "CORE0_LP_ADC_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_GPIO_INT_MAP": {
              "CORE0_LP_GPIO_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_I2C_INT_MAP": {
              "CORE0_LP_I2C_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_I2S_INT_MAP": {
              "CORE0_LP_I2S_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_SPI_INT_MAP": {
              "CORE0_LP_SPI_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_TOUCH_INT_MAP": {
              "CORE0_LP_TOUCH_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_TSENS_INT_MAP": {
              "CORE0_LP_TSENS_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_UART_INT_MAP": {
              "CORE0_LP_UART_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_EFUSE_INT_MAP": {
              "CORE0_LP_EFUSE_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_SW_INT_MAP": {
              "CORE0_LP_SW_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_SYSREG_INT_MAP": {
              "CORE0_LP_SYSREG_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LP_HUK_INT_MAP": {
              "CORE0_LP_HUK_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "SYS_ICM_INT_MAP": {
              "CORE0_SYS_ICM_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "USB_DEVICE_INT_MAP": {
              "CORE0_USB_DEVICE_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "SDIO_HOST_INT_MAP": {
              "CORE0_SDIO_HOST_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "GDMA_INT_MAP": {
              "CORE0_GDMA_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "SPI2_INT_MAP": {
              "CORE0_SPI2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "SPI3_INT_MAP": {
              "CORE0_SPI3_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "I2S0_INT_MAP": {
              "CORE0_I2S0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "I2S1_INT_MAP": {
              "CORE0_I2S1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "I2S2_INT_MAP": {
              "CORE0_I2S2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "UHCI0_INT_MAP": {
              "CORE0_UHCI0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "UART0_INT_MAP": {
              "CORE0_UART0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "UART1_INT_MAP": {
              "CORE0_UART1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "UART2_INT_MAP": {
              "CORE0_UART2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "UART3_INT_MAP": {
              "CORE0_UART3_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "UART4_INT_MAP": {
              "CORE0_UART4_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LCD_CAM_INT_MAP": {
              "CORE0_LCD_CAM_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "ADC_INT_MAP": {
              "CORE0_ADC_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "PWM0_INT_MAP": {
              "CORE0_PWM0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "PWM1_INT_MAP": {
              "CORE0_PWM1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CAN0_INT_MAP": {
              "CORE0_CAN0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CAN1_INT_MAP": {
              "CORE0_CAN1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CAN2_INT_MAP": {
              "CORE0_CAN2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "RMT_INT_MAP": {
              "CORE0_RMT_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "I2C0_INT_MAP": {
              "CORE0_I2C0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "I2C1_INT_MAP": {
              "CORE0_I2C1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "TIMERGRP0_T0_INT_MAP": {
              "CORE0_TIMERGRP0_T0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "TIMERGRP0_T1_INT_MAP": {
              "CORE0_TIMERGRP0_T1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "TIMERGRP0_WDT_INT_MAP": {
              "CORE0_TIMERGRP0_WDT_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "TIMERGRP1_T0_INT_MAP": {
              "CORE0_TIMERGRP1_T0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "TIMERGRP1_T1_INT_MAP": {
              "CORE0_TIMERGRP1_T1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "TIMERGRP1_WDT_INT_MAP": {
              "CORE0_TIMERGRP1_WDT_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LEDC_INT_MAP": {
              "CORE0_LEDC_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "SYSTIMER_TARGET0_INT_MAP": {
              "CORE0_SYSTIMER_TARGET0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "SYSTIMER_TARGET1_INT_MAP": {
              "CORE0_SYSTIMER_TARGET1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "SYSTIMER_TARGET2_INT_MAP": {
              "CORE0_SYSTIMER_TARGET2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AHB_PDMA_IN_CH0_INT_MAP": {
              "CORE0_AHB_PDMA_IN_CH0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AHB_PDMA_IN_CH1_INT_MAP": {
              "CORE0_AHB_PDMA_IN_CH1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AHB_PDMA_IN_CH2_INT_MAP": {
              "CORE0_AHB_PDMA_IN_CH2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AHB_PDMA_OUT_CH0_INT_MAP": {
              "CORE0_AHB_PDMA_OUT_CH0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AHB_PDMA_OUT_CH1_INT_MAP": {
              "CORE0_AHB_PDMA_OUT_CH1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AHB_PDMA_OUT_CH2_INT_MAP": {
              "CORE0_AHB_PDMA_OUT_CH2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AXI_PDMA_IN_CH0_INT_MAP": {
              "CORE0_AXI_PDMA_IN_CH0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AXI_PDMA_IN_CH1_INT_MAP": {
              "CORE0_AXI_PDMA_IN_CH1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AXI_PDMA_IN_CH2_INT_MAP": {
              "CORE0_AXI_PDMA_IN_CH2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AXI_PDMA_OUT_CH0_INT_MAP": {
              "CORE0_AXI_PDMA_OUT_CH0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AXI_PDMA_OUT_CH1_INT_MAP": {
              "CORE0_AXI_PDMA_OUT_CH1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AXI_PDMA_OUT_CH2_INT_MAP": {
              "CORE0_AXI_PDMA_OUT_CH2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "RSA_INT_MAP": {
              "CORE0_RSA_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "AES_INT_MAP": {
              "CORE0_AES_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "SHA_INT_MAP": {
              "CORE0_SHA_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "ECC_INT_MAP": {
              "CORE0_ECC_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "ECDSA_INT_MAP": {
              "CORE0_ECDSA_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "KM_INT_MAP": {
              "CORE0_KM_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "GPIO_INT0_MAP": {
              "CORE0_GPIO_INT0_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "GPIO_INT1_MAP": {
              "CORE0_GPIO_INT1_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "GPIO_INT2_MAP": {
              "CORE0_GPIO_INT2_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "GPIO_INT3_MAP": {
              "CORE0_GPIO_INT3_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "GPIO_PAD_COMP_INT_MAP": {
              "CORE0_GPIO_PAD_COMP_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CPU_INT_FROM_CPU_0_MAP": {
              "CORE0_CPU_INT_FROM_CPU_0_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CPU_INT_FROM_CPU_1_MAP": {
              "CORE0_CPU_INT_FROM_CPU_1_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CPU_INT_FROM_CPU_2_MAP": {
              "CORE0_CPU_INT_FROM_CPU_2_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CPU_INT_FROM_CPU_3_MAP": {
              "CORE0_CPU_INT_FROM_CPU_3_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CACHE_INT_MAP": {
              "CORE0_CACHE_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "FLASH_MSPI_INT_MAP": {
              "CORE0_FLASH_MSPI_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CSI_BRIDGE_INT_MAP": {
              "CORE0_CSI_BRIDGE_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "DSI_BRIDGE_INT_MAP": {
              "CORE0_DSI_BRIDGE_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CSI_INT_MAP": {
              "CORE0_CSI_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "DSI_INT_MAP": {
              "CORE0_DSI_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "GMII_PHY_INT_MAP": {
              "CORE0_GMII_PHY_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "LPI_INT_MAP": {
              "CORE0_LPI_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "PMT_INT_MAP": {
              "CORE0_PMT_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "SBD_INT_MAP": {
              "CORE0_SBD_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "USB_OTG_INT_MAP": {
              "CORE0_USB_OTG_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "USB_OTG_ENDP_MULTI_PROC_INT_MAP": {
              "CORE0_USB_OTG_ENDP_MULTI_PROC_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "JPEG_INT_MAP": {
              "CORE0_JPEG_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "PPA_INT_MAP": {
              "CORE0_PPA_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CORE0_TRACE_INT_MAP": {
              "CORE0_CORE0_TRACE_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "CORE1_TRACE_INT_MAP": {
              "CORE0_CORE1_TRACE_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "HP_CORE_CTRL_INT_MAP": {
              "CORE0_HP_CORE_CTRL_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "ISP_INT_MAP": {
              "CORE0_ISP_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "I3C_MST_INT_MAP": {
              "CORE0_I3C_MST_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "I3C_SLV_INT_MAP": {
              "CORE0_I3C_SLV_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "USB_OTG11_INT_MAP": {
              "CORE0_USB_OTG11_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "DMA2D_IN_CH0_INT_MAP": {
              "CORE0_DMA2D_IN_CH0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "DMA2D_IN_CH1_INT_MAP": {
              "CORE0_DMA2D_IN_CH1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "DMA2D_OUT_CH0_INT_MAP": {
              "CORE0_DMA2D_OUT_CH0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "DMA2D_OUT_CH1_INT_MAP": {
              "CORE0_DMA2D_OUT_CH1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "DMA2D_OUT_CH2_INT_MAP": {
              "CORE0_DMA2D_OUT_CH2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "PSRAM_MSPI_INT_MAP": {
              "CORE0_PSRAM_MSPI_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "HP_SYSREG_INT_MAP": {
              "CORE0_HP_SYSREG_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "PCNT_INT_MAP": {
              "CORE0_PCNT_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "HP_PAU_INT_MAP": {
              "CORE0_HP_PAU_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "HP_PARLIO_RX_INT_MAP": {
              "CORE0_HP_PARLIO_RX_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "HP_PARLIO_TX_INT_MAP": {
              "CORE0_HP_PARLIO_TX_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_DMA2D_OUT_CH0_INT_MAP": {
              "CORE0_H264_DMA2D_OUT_CH0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_DMA2D_OUT_CH1_INT_MAP": {
              "CORE0_H264_DMA2D_OUT_CH1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_DMA2D_OUT_CH2_INT_MAP": {
              "CORE0_H264_DMA2D_OUT_CH2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_DMA2D_OUT_CH3_INT_MAP": {
              "CORE0_H264_DMA2D_OUT_CH3_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_DMA2D_OUT_CH4_INT_MAP": {
              "CORE0_H264_DMA2D_OUT_CH4_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_DMA2D_IN_CH0_INT_MAP": {
              "CORE0_H264_DMA2D_IN_CH0_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_DMA2D_IN_CH1_INT_MAP": {
              "CORE0_H264_DMA2D_IN_CH1_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_DMA2D_IN_CH2_INT_MAP": {
              "CORE0_H264_DMA2D_IN_CH2_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_DMA2D_IN_CH3_INT_MAP": {
              "CORE0_H264_DMA2D_IN_CH3_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_DMA2D_IN_CH4_INT_MAP": {
              "CORE0_H264_DMA2D_IN_CH4_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_DMA2D_IN_CH5_INT_MAP": {
              "CORE0_H264_DMA2D_IN_CH5_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "H264_REG_INT_MAP": {
              "CORE0_H264_REG_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "ASSIST_DEBUG_INT_MAP": {
              "CORE0_ASSIST_DEBUG_INT_MAP": {
                "bit": 0,
                "description": "NA",
                "width": 6
              }
            },
            "INTR_STATUS_REG_0": {
              "CORE0_INTR_STATUS_0": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "INTR_STATUS_REG_1": {
              "CORE0_INTR_STATUS_1": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "INTR_STATUS_REG_2": {
              "CORE0_INTR_STATUS_2": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "INTR_STATUS_REG_3": {
              "CORE0_INTR_STATUS_3": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "CLOCK_GATE": {
              "CORE0_REG_CLK_EN": {
                "bit": 0,
                "description": "NA"
              }
            },
            "INTERRUPT_REG_DATE": {
              "CORE0_INTERRUPT_REG_DATE": {
                "bit": 0,
                "description": "NA",
                "width": 28
              }
            }
          }
        },
        "MIPI": {
          "instances": [
            {
              "name": "MIPI_CSI_BRIDGE",
              "base": "0x5009F800",
              "irq": 85
            },
            {
              "name": "MIPI_CSI_HOST",
              "base": "0x5009F000",
              "irq": 87
            },
            {
              "name": "MIPI_DSI_BRIDGE",
              "base": "0x500A0800",
              "irq": 86
            },
            {
              "name": "MIPI_DSI_HOST",
              "base": "0x500A0000",
              "irq": 88
            }
          ],
          "registers": {
            "CLK_EN": {
              "offset": "0x00",
              "size": 32,
              "description": "csi bridge register mapping unit clock gating."
            },
            "CSI_EN": {
              "offset": "0x04",
              "size": 32,
              "description": "csi bridge enable."
            },
            "DMA_REQ_CFG": {
              "offset": "0x08",
              "size": 32,
              "description": "dma request configuration."
            },
            "BUF_FLOW_CTL": {
              "offset": "0x0C",
              "size": 32,
              "description": "csi bridge buffer control."
            },
            "DATA_TYPE_CFG": {
              "offset": "0x10",
              "size": 32,
              "description": "pixel data type configuration."
            },
            "FRAME_CFG": {
              "offset": "0x14",
              "size": 32,
              "description": "frame configuration."
            },
            "ENDIAN_MODE": {
              "offset": "0x18",
              "size": 32,
              "description": "data endianness order configuration."
            },
            "INT_RAW": {
              "offset": "0x1C",
              "size": 32,
              "description": "csi bridge interrupt raw."
            },
            "INT_CLR": {
              "offset": "0x20",
              "size": 32,
              "description": "csi bridge interrupt clr."
            },
            "INT_ST": {
              "offset": "0x24",
              "size": 32,
              "description": "csi bridge interrupt st."
            },
            "INT_ENA": {
              "offset": "0x28",
              "size": 32,
              "description": "csi bridge interrupt enable."
            },
            "DMA_REQ_INTERVAL": {
              "offset": "0x2C",
              "size": 32,
              "description": "DMA interval configuration."
            },
            "DMABLK_SIZE": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA block size configuration."
            },
            "RDN_ECO_CS": {
              "offset": "0x34",
              "size": 32,
              "description": "N/A"
            },
            "RDN_ECO_LOW": {
              "offset": "0x38",
              "size": 32,
              "description": "N/A"
            },
            "RDN_ECO_HIGH": {
              "offset": "0x3C",
              "size": 32,
              "description": "N/A"
            },
            "HOST_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "csi host control by csi bridge."
            },
            "MEM_CTRL": {
              "offset": "0x44",
              "size": 32,
              "description": "csi bridge buffer control."
            }
          },
          "bits": {
            "CLK_EN": {
              "CLK_EN": {
                "bit": 0,
                "description": "0: enable clock gating. 1: disable clock gating, clock always on."
              }
            },
            "CSI_EN": {
              "CSI_BRIG_EN": {
                "bit": 0,
                "description": "0: disable csi bridge. 1: enable csi bridge."
              }
            },
            "DMA_REQ_CFG": {
              "DMA_BURST_LEN": {
                "bit": 0,
                "description": "DMA burst length.",
                "width": 12
              },
              "DMA_CFG_UPD_BY_BLK": {
                "bit": 12,
                "description": "1: reg_dma_burst_len & reg_dma_burst_len will be updated by dma block finish. 0: updated by frame."
              },
              "DMA_FORCE_RD_STATUS": {
                "bit": 16,
                "description": "1: mask dma request when reading frame info. 0: disable mask."
              }
            },
            "BUF_FLOW_CTL": {
              "CSI_BUF_AFULL_THRD": {
                "bit": 0,
                "description": "buffer almost full threshold.",
                "width": 14
              },
              "CSI_BUF_DEPTH": {
                "bit": 16,
                "description": "buffer data count.",
                "width": 14
              }
            },
            "DATA_TYPE_CFG": {
              "DATA_TYPE_MIN": {
                "bit": 0,
                "description": "the min value of data type used for pixel filter.",
                "width": 6
              },
              "DATA_TYPE_MAX": {
                "bit": 8,
                "description": "the max value of data type used for pixel filter.",
                "width": 6
              }
            },
            "FRAME_CFG": {
              "VADR_NUM": {
                "bit": 0,
                "description": "vadr of frame data.",
                "width": 12
              },
              "HADR_NUM": {
                "bit": 12,
                "description": "hadr of frame data.",
                "width": 12
              },
              "HAS_HSYNC_E": {
                "bit": 24,
                "description": "0: frame data doesn't contain hsync. 1: frame data contains hsync."
              },
              "VADR_NUM_CHECK": {
                "bit": 25,
                "description": "0: disable vadr check. 1: enable vadr check."
              }
            },
            "ENDIAN_MODE": {
              "BYTE_ENDIAN_ORDER": {
                "bit": 0,
                "description": "endianness order in bytes. 2'h0 is normal mode and 2'h3 is useful to YUV420(Legacy) when isp is bapassed."
              },
              "BIT_ENDIAN_ORDER": {
                "bit": 1,
                "description": "N/A"
              }
            },
            "INT_RAW": {
              "VADR_NUM_GT_INT_RAW": {
                "bit": 0,
                "description": "reg_vadr_num is greater than real interrupt raw."
              },
              "VADR_NUM_LT_INT_RAW": {
                "bit": 1,
                "description": "reg_vadr_num is less than real interrupt raw."
              },
              "DISCARD_INT_RAW": {
                "bit": 2,
                "description": "an incomplete frame of data was sent interrupt raw."
              },
              "CSI_BUF_OVERRUN_INT_RAW": {
                "bit": 3,
                "description": "buffer overrun interrupt raw."
              },
              "CSI_ASYNC_FIFO_OVF_INT_RAW": {
                "bit": 4,
                "description": "buffer overflow interrupt raw."
              },
              "DMA_CFG_HAS_UPDATED_INT_RAW": {
                "bit": 5,
                "description": "dma configuration update complete interrupt raw."
              }
            },
            "INT_CLR": {
              "VADR_NUM_GT_REAL_INT_CLR": {
                "bit": 0,
                "description": "reg_vadr_num is greater than real interrupt clr."
              },
              "VADR_NUM_LT_REAL_INT_CLR": {
                "bit": 1,
                "description": "reg_vadr_num is less than real interrupt clr."
              },
              "DISCARD_INT_CLR": {
                "bit": 2,
                "description": "an incomplete frame of data was sent interrupt clr."
              },
              "CSI_BUF_OVERRUN_INT_CLR": {
                "bit": 3,
                "description": "buffer overrun interrupt clr."
              },
              "CSI_ASYNC_FIFO_OVF_INT_CLR": {
                "bit": 4,
                "description": "buffer overflow interrupt clr."
              },
              "DMA_CFG_HAS_UPDATED_INT_CLR": {
                "bit": 5,
                "description": "dma configuration update complete interrupt clr."
              }
            },
            "INT_ST": {
              "VADR_NUM_GT_INT_ST": {
                "bit": 0,
                "description": "reg_vadr_num is greater than real interrupt st."
              },
              "VADR_NUM_LT_INT_ST": {
                "bit": 1,
                "description": "reg_vadr_num is less than real interrupt st."
              },
              "DISCARD_INT_ST": {
                "bit": 2,
                "description": "an incomplete frame of data was sent interrupt st."
              },
              "CSI_BUF_OVERRUN_INT_ST": {
                "bit": 3,
                "description": "buffer overrun interrupt st."
              },
              "CSI_ASYNC_FIFO_OVF_INT_ST": {
                "bit": 4,
                "description": "buffer overflow interrupt st."
              },
              "DMA_CFG_HAS_UPDATED_INT_ST": {
                "bit": 5,
                "description": "dma configuration update complete interrupt st."
              }
            },
            "INT_ENA": {
              "VADR_NUM_GT_INT_ENA": {
                "bit": 0,
                "description": "reg_vadr_num is greater than real interrupt enable."
              },
              "VADR_NUM_LT_INT_ENA": {
                "bit": 1,
                "description": "reg_vadr_num is less than real interrupt enable."
              },
              "DISCARD_INT_ENA": {
                "bit": 2,
                "description": "an incomplete frame of data was sent interrupt enable."
              },
              "CSI_BUF_OVERRUN_INT_ENA": {
                "bit": 3,
                "description": "buffer overrun interrupt enable."
              },
              "CSI_ASYNC_FIFO_OVF_INT_ENA": {
                "bit": 4,
                "description": "buffer overflow interrupt enable."
              },
              "DMA_CFG_HAS_UPDATED_INT_ENA": {
                "bit": 5,
                "description": "dma configuration update complete interrupt enable."
              }
            },
            "DMA_REQ_INTERVAL": {
              "DMA_REQ_INTERVAL": {
                "bit": 0,
                "description": "16'b1: 1 cycle. 16'b11: 2 cycle. ... ... 16'hFFFF: 16 cycle.",
                "width": 16
              }
            },
            "DMABLK_SIZE": {
              "DMABLK_SIZE": {
                "bit": 0,
                "description": "the number of reg_dma_burst_len in a block",
                "width": 13
              }
            },
            "RDN_ECO_CS": {
              "RDN_ECO_EN": {
                "bit": 0,
                "description": "N/A"
              },
              "RDN_ECO_RESULT": {
                "bit": 1,
                "description": "N/A"
              }
            },
            "RDN_ECO_LOW": {
              "RDN_ECO_LOW": {
                "bit": 0,
                "description": "N/A",
                "width": 32
              }
            },
            "RDN_ECO_HIGH": {
              "RDN_ECO_HIGH": {
                "bit": 0,
                "description": "N/A",
                "width": 32
              }
            },
            "HOST_CTRL": {
              "CSI_ENABLECLK": {
                "bit": 0,
                "description": "enable clock lane module of csi phy."
              },
              "CSI_CFG_CLK_EN": {
                "bit": 1,
                "description": "enable cfg_clk of csi host module."
              },
              "LOOPBK_TEST_EN": {
                "bit": 2,
                "description": "for phy test by loopback dsi phy to csi phy."
              }
            },
            "MEM_CTRL": {
              "CSI_BRIDGE_MEM_CLK_FORCE_ON": {
                "bit": 0,
                "description": "csi bridge memory clock gating force on."
              },
              "CSI_MEM_AUX_CTRL": {
                "bit": 1,
                "description": "N/A",
                "width": 14
              }
            }
          }
        },
        "DS": {
          "instances": [
            {
              "name": "DS",
              "base": "0x50094000"
            }
          ],
          "registers": {
            "Y_MEM[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "memory that stores Y"
            },
            "M_MEM[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "memory that stores M"
            },
            "RB_MEM[%s]": {
              "offset": "0x400",
              "size": 32,
              "description": "memory that stores Rb"
            },
            "BOX_MEM[%s]": {
              "offset": "0x600",
              "size": 32,
              "description": "memory that stores BOX"
            },
            "IV_MEM[%s]": {
              "offset": "0x630",
              "size": 32,
              "description": "memory that stores IV"
            },
            "X_MEM[%s]": {
              "offset": "0x800",
              "size": 32,
              "description": "memory that stores X"
            },
            "Z_MEM[%s]": {
              "offset": "0xA00",
              "size": 32,
              "description": "memory that stores Z"
            },
            "SET_START": {
              "offset": "0xE00",
              "size": 32,
              "description": "DS start control register"
            },
            "SET_CONTINUE": {
              "offset": "0xE04",
              "size": 32,
              "description": "DS continue control register"
            },
            "SET_FINISH": {
              "offset": "0xE08",
              "size": 32,
              "description": "DS finish control register"
            },
            "QUERY_BUSY": {
              "offset": "0xE0C",
              "size": 32,
              "description": "DS query busy register"
            },
            "QUERY_KEY_WRONG": {
              "offset": "0xE10",
              "size": 32,
              "description": "DS query key-wrong counter register"
            },
            "QUERY_CHECK": {
              "offset": "0xE14",
              "size": 32,
              "description": "DS query check result register"
            },
            "DATE": {
              "offset": "0xE20",
              "size": 32,
              "description": "DS version control register"
            }
          },
          "bits": {
            "SET_START": {
              "SET_START": {
                "bit": 0,
                "description": "set this bit to start DS operation."
              }
            },
            "SET_CONTINUE": {
              "SET_CONTINUE": {
                "bit": 0,
                "description": "set this bit to continue DS operation."
              }
            },
            "SET_FINISH": {
              "SET_FINISH": {
                "bit": 0,
                "description": "Set this bit to finish DS process."
              }
            },
            "QUERY_BUSY": {
              "QUERY_BUSY": {
                "bit": 0,
                "description": "digital signature state. 1'b0: idle, 1'b1: busy"
              }
            },
            "QUERY_KEY_WRONG": {
              "QUERY_KEY_WRONG": {
                "bit": 0,
                "description": "digital signature key wrong counter",
                "width": 4
              }
            },
            "QUERY_CHECK": {
              "MD_ERROR": {
                "bit": 0,
                "description": "MD checkout result. 1'b0: MD check pass, 1'b1: MD check fail"
              },
              "PADDING_BAD": {
                "bit": 1,
                "description": "padding checkout result. 1'b0: a good padding, 1'b1: a bad padding"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "ds version information",
                "width": 30
              }
            }
          }
        },
        "ECC": {
          "instances": [
            {
              "name": "ECC",
              "base": "0x50093000",
              "irq": 71
            }
          ],
          "registers": {
            "MULT_INT_RAW": {
              "offset": "0x0C",
              "size": 32,
              "description": "ECC interrupt raw register, valid in level."
            },
            "MULT_INT_ST": {
              "offset": "0x10",
              "size": 32,
              "description": "ECC interrupt status register."
            },
            "MULT_INT_ENA": {
              "offset": "0x14",
              "size": 32,
              "description": "ECC interrupt enable register."
            },
            "MULT_INT_CLR": {
              "offset": "0x18",
              "size": 32,
              "description": "ECC interrupt clear register."
            },
            "MULT_CONF": {
              "offset": "0x1C",
              "size": 32,
              "description": "ECC configure register"
            },
            "MULT_DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version control register"
            },
            "K_MEM[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "The memory that stores k."
            },
            "PX_MEM[%s]": {
              "offset": "0x120",
              "size": 32,
              "description": "The memory that stores Px."
            },
            "PY_MEM[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "The memory that stores Py."
            }
          },
          "bits": {
            "MULT_INT_RAW": {
              "CALC_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt status bit  for the ecc_calc_done_int interrupt"
              }
            },
            "MULT_INT_ST": {
              "CALC_DONE_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit  for the ecc_calc_done_int interrupt"
              }
            },
            "MULT_INT_ENA": {
              "CALC_DONE_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit  for the ecc_calc_done_int interrupt"
              }
            },
            "MULT_INT_CLR": {
              "CALC_DONE_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the ecc_calc_done_int interrupt"
              }
            },
            "MULT_CONF": {
              "START": {
                "bit": 0,
                "description": "Write 1 to start caculation of ECC Accelerator. This bit will be self-cleared after the caculatrion is done."
              },
              "RESET": {
                "bit": 1,
                "description": "Write 1 to reset ECC Accelerator."
              },
              "KEY_LENGTH": {
                "bit": 2,
                "description": "The key length mode bit of ECC Accelerator.  0: P-192.  1: P-256."
              },
              "MOD_BASE": {
                "bit": 3,
                "description": "The mod base of mod operation, only valid in work_mode 8-11. 0: n(order of curve). 1: p(mod base of curve)"
              },
              "WORK_MODE": {
                "bit": 4,
                "description": "The work mode bits of ECC Accelerator. 0: Point Mult Mode. 1: Reserved. 2: Point verification mode. 3: Point Verif+mult mode. 4: Jacobian Point Mult Mode. 5: Point Add Mode. 6: Jacobian Point Verification Mode. 7: Point Verif + Jacobian Mult Mode. 8: mod addition. 9. mod substraction. 10: mod multiplication. 11: mod division.",
                "width": 4
              },
              "SECURITY_MODE": {
                "bit": 8,
                "description": "Reserved"
              },
              "VERIFICATION_RESULT": {
                "bit": 29,
                "description": "The verification result bit of ECC Accelerator, only valid when calculation is done."
              },
              "CLK_EN": {
                "bit": 30,
                "description": "Write 1 to force on register clock gate."
              },
              "MEM_CLOCK_GATE_FORCE_ON": {
                "bit": 31,
                "description": "ECC memory clock gate force on register"
              }
            },
            "MULT_DATE": {
              "DATE": {
                "bit": 0,
                "description": "ECC mult version control register",
                "width": 28
              }
            }
          }
        },
        "ECDSA": {
          "instances": [
            {
              "name": "ECDSA",
              "base": "0x50096000"
            }
          ],
          "registers": {
            "CONF": {
              "offset": "0x04",
              "size": 32,
              "description": "ECDSA configure register"
            },
            "CLK": {
              "offset": "0x08",
              "size": 32,
              "description": "ECDSA clock gate register"
            },
            "INT_RAW": {
              "offset": "0x0C",
              "size": 32,
              "description": "ECDSA interrupt raw register, valid in level."
            },
            "INT_ST": {
              "offset": "0x10",
              "size": 32,
              "description": "ECDSA interrupt status register."
            },
            "INT_ENA": {
              "offset": "0x14",
              "size": 32,
              "description": "ECDSA interrupt enable register."
            },
            "INT_CLR": {
              "offset": "0x18",
              "size": 32,
              "description": "ECDSA interrupt clear register."
            },
            "START": {
              "offset": "0x1C",
              "size": 32,
              "description": "ECDSA start register"
            },
            "STATE": {
              "offset": "0x20",
              "size": 32,
              "description": "ECDSA status register"
            },
            "RESULT": {
              "offset": "0x24",
              "size": 32,
              "description": "ECDSA result register"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version control register"
            },
            "SHA_MODE": {
              "offset": "0x200",
              "size": 32,
              "description": "ECDSA control SHA register"
            },
            "SHA_START": {
              "offset": "0x210",
              "size": 32,
              "description": "ECDSA control SHA register"
            },
            "SHA_CONTINUE": {
              "offset": "0x214",
              "size": 32,
              "description": "ECDSA control SHA register"
            },
            "SHA_BUSY": {
              "offset": "0x218",
              "size": 32,
              "description": "ECDSA status register"
            },
            "MESSAGE_MEM[%s]": {
              "offset": "0x280",
              "size": 32,
              "description": "The memory that stores message."
            },
            "R_MEM[%s]": {
              "offset": "0xA00",
              "size": 32,
              "description": "The memory that stores r."
            },
            "S_MEM[%s]": {
              "offset": "0xA20",
              "size": 32,
              "description": "The memory that stores s."
            },
            "Z_MEM[%s]": {
              "offset": "0xA40",
              "size": 32,
              "description": "The memory that stores software written z."
            },
            "QAX_MEM[%s]": {
              "offset": "0xA60",
              "size": 32,
              "description": "The memory that stores x coordinates of QA or software written k."
            },
            "QAY_MEM[%s]": {
              "offset": "0xA80",
              "size": 32,
              "description": "The memory that stores y coordinates of QA."
            }
          },
          "bits": {
            "CONF": {
              "WORK_MODE": {
                "bit": 0,
                "description": "The work mode bits of ECDSA Accelerator. 0: Signature Verify Mode. 1: Signature Generate Mode. 2: Export Public Key Mode. 3: invalid.",
                "width": 2
              },
              "ECC_CURVE": {
                "bit": 2,
                "description": "The ecc curve select bit of ECDSA Accelerator.  0: P-192.  1: P-256."
              },
              "SOFTWARE_SET_K": {
                "bit": 3,
                "description": "The source of k select bit. 0: k is automatically generated by hardware. 1: k is written by software."
              },
              "SOFTWARE_SET_Z": {
                "bit": 4,
                "description": "The source of z select bit. 0: z is generated from SHA result. 1: z is written by software."
              },
              "DETERMINISTIC_K": {
                "bit": 5,
                "description": "The source of hardware generated k. 0: k is generated by TRNG. 1: k is generated by deterministic derivation algorithm."
              },
              "DETERMINISTIC_LOOP": {
                "bit": 6,
                "description": "The (loop number - 1) value in the deterministic derivation algorithm to derive k.",
                "width": 16
              }
            },
            "CLK": {
              "GATE_FORCE_ON": {
                "bit": 0,
                "description": "Write 1 to force on register clock gate."
              }
            },
            "INT_RAW": {
              "CALC_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt status bit  for the ecdsa_calc_done_int interrupt"
              },
              "SHA_RELEASE_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt status bit  for the ecdsa_sha_release_int interrupt"
              }
            },
            "INT_ST": {
              "CALC_DONE_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit  for the ecdsa_calc_done_int interrupt"
              },
              "SHA_RELEASE_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status bit  for the ecdsa_sha_release_int interrupt"
              }
            },
            "INT_ENA": {
              "CALC_DONE_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit  for the ecdsa_calc_done_int interrupt"
              },
              "SHA_RELEASE_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit  for the ecdsa_sha_release_int interrupt"
              }
            },
            "INT_CLR": {
              "CALC_DONE_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the ecdsa_calc_done_int interrupt"
              },
              "SHA_RELEASE_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the ecdsa_sha_release_int interrupt"
              }
            },
            "START": {
              "START": {
                "bit": 0,
                "description": "Write 1 to start caculation of ECDSA Accelerator. This bit will be self-cleared after configuration."
              },
              "LOAD_DONE": {
                "bit": 1,
                "description": "Write 1 to input load done signal of ECDSA Accelerator. This bit will be self-cleared after configuration."
              },
              "GET_DONE": {
                "bit": 2,
                "description": "Write 1 to input get done signal of ECDSA Accelerator. This bit will be self-cleared after configuration."
              }
            },
            "STATE": {
              "BUSY": {
                "bit": 0,
                "description": "The status bits of ECDSA Accelerator. ECDSA is at 0: IDLE, 1: LOAD, 2: GET, 3: BUSY state.",
                "width": 2
              }
            },
            "RESULT": {
              "OPERATION_RESULT": {
                "bit": 0,
                "description": "The operation result bit of ECDSA Accelerator, only valid when ECDSA calculation is done."
              },
              "K_VALUE_WARNING": {
                "bit": 1,
                "description": "The k value warning bit of ECDSA Accelerator, valid when k value is bigger than the curve order, then actually taken k = k mod n."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "ECDSA version control register",
                "width": 28
              }
            },
            "SHA_MODE": {
              "SHA_MODE": {
                "bit": 0,
                "description": "The work mode bits of SHA Calculator in ECDSA Accelerator. 1: SHA-224. 2: SHA-256. Others: invalid.",
                "width": 3
              }
            },
            "SHA_START": {
              "SHA_START": {
                "bit": 0,
                "description": "Write 1 to start the first caculation of SHA Calculator in ECDSA Accelerator. This bit will be self-cleared after configuration."
              }
            },
            "SHA_CONTINUE": {
              "SHA_CONTINUE": {
                "bit": 0,
                "description": "Write 1 to start the latter caculation of SHA Calculator in ECDSA Accelerator. This bit will be self-cleared after configuration."
              }
            },
            "SHA_BUSY": {
              "SHA_BUSY": {
                "bit": 0,
                "description": "The busy status bit of SHA Calculator in ECDSA Accelerator. 1:SHA is in calculation. 0: SHA is idle."
              }
            }
          }
        },
        "EFUSE": {
          "instances": [
            {
              "name": "EFUSE",
              "base": "0x5012D000"
            }
          ],
          "registers": {
            "PGM_DATA0": {
              "offset": "0x00",
              "size": 32,
              "description": "Register 0 that stores data to be programmed."
            },
            "PGM_DATA1": {
              "offset": "0x04",
              "size": 32,
              "description": "Register 1 that stores data to be programmed."
            },
            "PGM_DATA2": {
              "offset": "0x08",
              "size": 32,
              "description": "Register 2 that stores data to be programmed."
            },
            "PGM_DATA3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Register 3 that stores data to be programmed."
            },
            "PGM_DATA4": {
              "offset": "0x10",
              "size": 32,
              "description": "Register 4 that stores data to be programmed."
            },
            "PGM_DATA5": {
              "offset": "0x14",
              "size": 32,
              "description": "Register 5 that stores data to be programmed."
            },
            "PGM_DATA6": {
              "offset": "0x18",
              "size": 32,
              "description": "Register 6 that stores data to be programmed."
            },
            "PGM_DATA7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Register 7 that stores data to be programmed."
            },
            "PGM_CHECK_VALUE0": {
              "offset": "0x20",
              "size": 32,
              "description": "Register 0 that stores the RS code to be programmed."
            },
            "PGM_CHECK_VALUE1": {
              "offset": "0x24",
              "size": 32,
              "description": "Register 1 that stores the RS code to be programmed."
            },
            "PGM_CHECK_VALUE2": {
              "offset": "0x28",
              "size": 32,
              "description": "Register 2 that stores the RS code to be programmed."
            },
            "RD_WR_DIS": {
              "offset": "0x2C",
              "size": 32,
              "description": "BLOCK0 data register 0."
            },
            "RD_REPEAT_DATA0": {
              "offset": "0x30",
              "size": 32,
              "description": "BLOCK0 data register 1."
            },
            "RD_REPEAT_DATA1": {
              "offset": "0x34",
              "size": 32,
              "description": "BLOCK0 data register 2."
            },
            "RD_REPEAT_DATA2": {
              "offset": "0x38",
              "size": 32,
              "description": "BLOCK0 data register 3."
            },
            "RD_REPEAT_DATA3": {
              "offset": "0x3C",
              "size": 32,
              "description": "BLOCK0 data register 4."
            },
            "RD_REPEAT_DATA4": {
              "offset": "0x40",
              "size": 32,
              "description": "BLOCK0 data register 5."
            },
            "RD_MAC_SYS_0": {
              "offset": "0x44",
              "size": 32,
              "description": "BLOCK1 data register $n."
            },
            "RD_MAC_SYS_1": {
              "offset": "0x48",
              "size": 32,
              "description": "BLOCK1 data register $n."
            },
            "RD_MAC_SYS_2": {
              "offset": "0x4C",
              "size": 32,
              "description": "BLOCK1 data register $n."
            },
            "RD_MAC_SYS_3": {
              "offset": "0x50",
              "size": 32,
              "description": "BLOCK1 data register $n."
            },
            "RD_MAC_SYS_4": {
              "offset": "0x54",
              "size": 32,
              "description": "BLOCK1 data register $n."
            },
            "RD_MAC_SYS_5": {
              "offset": "0x58",
              "size": 32,
              "description": "BLOCK1 data register $n."
            },
            "RD_SYS_PART1_DATA0": {
              "offset": "0x5C",
              "size": 32,
              "description": "Register $n of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA1": {
              "offset": "0x60",
              "size": 32,
              "description": "Register $n of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA2": {
              "offset": "0x64",
              "size": 32,
              "description": "Register $n of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA3": {
              "offset": "0x68",
              "size": 32,
              "description": "Register $n of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA4": {
              "offset": "0x6C",
              "size": 32,
              "description": "Register $n of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA5": {
              "offset": "0x70",
              "size": 32,
              "description": "Register $n of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA6": {
              "offset": "0x74",
              "size": 32,
              "description": "Register $n of BLOCK2 (system)."
            },
            "RD_SYS_PART1_DATA7": {
              "offset": "0x78",
              "size": 32,
              "description": "Register $n of BLOCK2 (system)."
            },
            "RD_USR_DATA0": {
              "offset": "0x7C",
              "size": 32,
              "description": "Register $n of BLOCK3 (user)."
            },
            "RD_USR_DATA1": {
              "offset": "0x80",
              "size": 32,
              "description": "Register $n of BLOCK3 (user)."
            },
            "RD_USR_DATA2": {
              "offset": "0x84",
              "size": 32,
              "description": "Register $n of BLOCK3 (user)."
            },
            "RD_USR_DATA3": {
              "offset": "0x88",
              "size": 32,
              "description": "Register $n of BLOCK3 (user)."
            },
            "RD_USR_DATA4": {
              "offset": "0x8C",
              "size": 32,
              "description": "Register $n of BLOCK3 (user)."
            },
            "RD_USR_DATA5": {
              "offset": "0x90",
              "size": 32,
              "description": "Register $n of BLOCK3 (user)."
            },
            "RD_USR_DATA6": {
              "offset": "0x94",
              "size": 32,
              "description": "Register $n of BLOCK3 (user)."
            },
            "RD_USR_DATA7": {
              "offset": "0x98",
              "size": 32,
              "description": "Register $n of BLOCK3 (user)."
            },
            "RD_KEY0_DATA0": {
              "offset": "0x9C",
              "size": 32,
              "description": "Register $n of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA1": {
              "offset": "0xA0",
              "size": 32,
              "description": "Register $n of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA2": {
              "offset": "0xA4",
              "size": 32,
              "description": "Register $n of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA3": {
              "offset": "0xA8",
              "size": 32,
              "description": "Register $n of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA4": {
              "offset": "0xAC",
              "size": 32,
              "description": "Register $n of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA5": {
              "offset": "0xB0",
              "size": 32,
              "description": "Register $n of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA6": {
              "offset": "0xB4",
              "size": 32,
              "description": "Register $n of BLOCK4 (KEY0)."
            },
            "RD_KEY0_DATA7": {
              "offset": "0xB8",
              "size": 32,
              "description": "Register $n of BLOCK4 (KEY0)."
            },
            "RD_KEY1_DATA0": {
              "offset": "0xBC",
              "size": 32,
              "description": "Register $n of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA1": {
              "offset": "0xC0",
              "size": 32,
              "description": "Register $n of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA2": {
              "offset": "0xC4",
              "size": 32,
              "description": "Register $n of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA3": {
              "offset": "0xC8",
              "size": 32,
              "description": "Register $n of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA4": {
              "offset": "0xCC",
              "size": 32,
              "description": "Register $n of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA5": {
              "offset": "0xD0",
              "size": 32,
              "description": "Register $n of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA6": {
              "offset": "0xD4",
              "size": 32,
              "description": "Register $n of BLOCK5 (KEY1)."
            },
            "RD_KEY1_DATA7": {
              "offset": "0xD8",
              "size": 32,
              "description": "Register $n of BLOCK5 (KEY1)."
            },
            "RD_KEY2_DATA0": {
              "offset": "0xDC",
              "size": 32,
              "description": "Register $n of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA1": {
              "offset": "0xE0",
              "size": 32,
              "description": "Register $n of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA2": {
              "offset": "0xE4",
              "size": 32,
              "description": "Register $n of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA3": {
              "offset": "0xE8",
              "size": 32,
              "description": "Register $n of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA4": {
              "offset": "0xEC",
              "size": 32,
              "description": "Register $n of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA5": {
              "offset": "0xF0",
              "size": 32,
              "description": "Register $n of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA6": {
              "offset": "0xF4",
              "size": 32,
              "description": "Register $n of BLOCK6 (KEY2)."
            },
            "RD_KEY2_DATA7": {
              "offset": "0xF8",
              "size": 32,
              "description": "Register $n of BLOCK6 (KEY2)."
            },
            "RD_KEY3_DATA0": {
              "offset": "0xFC",
              "size": 32,
              "description": "Register $n of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA1": {
              "offset": "0x100",
              "size": 32,
              "description": "Register $n of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA2": {
              "offset": "0x104",
              "size": 32,
              "description": "Register $n of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA3": {
              "offset": "0x108",
              "size": 32,
              "description": "Register $n of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA4": {
              "offset": "0x10C",
              "size": 32,
              "description": "Register $n of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA5": {
              "offset": "0x110",
              "size": 32,
              "description": "Register $n of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA6": {
              "offset": "0x114",
              "size": 32,
              "description": "Register $n of BLOCK7 (KEY3)."
            },
            "RD_KEY3_DATA7": {
              "offset": "0x118",
              "size": 32,
              "description": "Register $n of BLOCK7 (KEY3)."
            },
            "RD_KEY4_DATA0": {
              "offset": "0x11C",
              "size": 32,
              "description": "Register $n of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA1": {
              "offset": "0x120",
              "size": 32,
              "description": "Register $n of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA2": {
              "offset": "0x124",
              "size": 32,
              "description": "Register $n of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA3": {
              "offset": "0x128",
              "size": 32,
              "description": "Register $n of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA4": {
              "offset": "0x12C",
              "size": 32,
              "description": "Register $n of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA5": {
              "offset": "0x130",
              "size": 32,
              "description": "Register $n of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA6": {
              "offset": "0x134",
              "size": 32,
              "description": "Register $n of BLOCK8 (KEY4)."
            },
            "RD_KEY4_DATA7": {
              "offset": "0x138",
              "size": 32,
              "description": "Register $n of BLOCK8 (KEY4)."
            },
            "RD_KEY5_DATA0": {
              "offset": "0x13C",
              "size": 32,
              "description": "Register $n of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA1": {
              "offset": "0x140",
              "size": 32,
              "description": "Register $n of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA2": {
              "offset": "0x144",
              "size": 32,
              "description": "Register $n of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA3": {
              "offset": "0x148",
              "size": 32,
              "description": "Register $n of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA4": {
              "offset": "0x14C",
              "size": 32,
              "description": "Register $n of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA5": {
              "offset": "0x150",
              "size": 32,
              "description": "Register $n of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA6": {
              "offset": "0x154",
              "size": 32,
              "description": "Register $n of BLOCK9 (KEY5)."
            },
            "RD_KEY5_DATA7": {
              "offset": "0x158",
              "size": 32,
              "description": "Register $n of BLOCK9 (KEY5)."
            },
            "RD_SYS_PART2_DATA0": {
              "offset": "0x15C",
              "size": 32,
              "description": "Register $n of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA1": {
              "offset": "0x160",
              "size": 32,
              "description": "Register $n of BLOCK9 (KEY5)."
            },
            "RD_SYS_PART2_DATA2": {
              "offset": "0x164",
              "size": 32,
              "description": "Register $n of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA3": {
              "offset": "0x168",
              "size": 32,
              "description": "Register $n of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA4": {
              "offset": "0x16C",
              "size": 32,
              "description": "Register $n of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA5": {
              "offset": "0x170",
              "size": 32,
              "description": "Register $n of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA6": {
              "offset": "0x174",
              "size": 32,
              "description": "Register $n of BLOCK10 (system)."
            },
            "RD_SYS_PART2_DATA7": {
              "offset": "0x178",
              "size": 32,
              "description": "Register $n of BLOCK10 (system)."
            },
            "RD_REPEAT_ERR0": {
              "offset": "0x17C",
              "size": 32,
              "description": "Programming error record register 0 of BLOCK0."
            },
            "RD_REPEAT_ERR1": {
              "offset": "0x180",
              "size": 32,
              "description": "Programming error record register 1 of BLOCK0."
            },
            "RD_REPEAT_ERR2": {
              "offset": "0x184",
              "size": 32,
              "description": "Programming error record register 2 of BLOCK0."
            },
            "RD_REPEAT_ERR3": {
              "offset": "0x188",
              "size": 32,
              "description": "Programming error record register 3 of BLOCK0."
            },
            "RD_REPEAT_ERR4": {
              "offset": "0x18C",
              "size": 32,
              "description": "Programming error record register 4 of BLOCK0."
            },
            "RD_RS_ERR0": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Programming error record register 0 of BLOCK1-10."
            },
            "RD_RS_ERR1": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Programming error record register 1 of BLOCK1-10."
            },
            "CLK": {
              "offset": "0x1C8",
              "size": 32,
              "description": "eFuse clcok configuration register."
            },
            "CONF": {
              "offset": "0x1CC",
              "size": 32,
              "description": "eFuse operation mode configuraiton register"
            },
            "STATUS": {
              "offset": "0x1D0",
              "size": 32,
              "description": "eFuse status register."
            },
            "CMD": {
              "offset": "0x1D4",
              "size": 32,
              "description": "eFuse command register."
            },
            "INT_RAW": {
              "offset": "0x1D8",
              "size": 32,
              "description": "eFuse raw interrupt register."
            },
            "INT_ST": {
              "offset": "0x1DC",
              "size": 32,
              "description": "eFuse interrupt status register."
            },
            "INT_ENA": {
              "offset": "0x1E0",
              "size": 32,
              "description": "eFuse interrupt enable register."
            },
            "INT_CLR": {
              "offset": "0x1E4",
              "size": 32,
              "description": "eFuse interrupt clear register."
            },
            "DAC_CONF": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Controls the eFuse programming voltage."
            },
            "RD_TIM_CONF": {
              "offset": "0x1EC",
              "size": 32,
              "description": "Configures read timing parameters."
            },
            "WR_TIM_CONF1": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Configurarion register 1 of eFuse programming timing parameters."
            },
            "WR_TIM_CONF2": {
              "offset": "0x1F4",
              "size": 32,
              "description": "Configurarion register 2 of eFuse programming timing parameters."
            },
            "WR_TIM_CONF0_RS_BYPASS": {
              "offset": "0x1F8",
              "size": 32,
              "description": "Configurarion register0 of eFuse programming time parameters and rs bypass operation."
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "eFuse version register."
            },
            "APB2OTP_WR_DIS": {
              "offset": "0x800",
              "size": 32,
              "description": "eFuse apb2otp block0 data register1."
            },
            "APB2OTP_BLK0_BACKUP1_W1": {
              "offset": "0x804",
              "size": 32,
              "description": "eFuse apb2otp block0 data register2."
            },
            "APB2OTP_BLK0_BACKUP1_W2": {
              "offset": "0x808",
              "size": 32,
              "description": "eFuse apb2otp block0 data register3."
            },
            "APB2OTP_BLK0_BACKUP1_W3": {
              "offset": "0x80C",
              "size": 32,
              "description": "eFuse apb2otp block0 data register4."
            },
            "APB2OTP_BLK0_BACKUP1_W4": {
              "offset": "0x810",
              "size": 32,
              "description": "eFuse apb2otp block0 data register5."
            },
            "APB2OTP_BLK0_BACKUP1_W5": {
              "offset": "0x814",
              "size": 32,
              "description": "eFuse apb2otp block0 data register6."
            },
            "APB2OTP_BLK0_BACKUP2_W1": {
              "offset": "0x818",
              "size": 32,
              "description": "eFuse apb2otp block0 data register7."
            },
            "APB2OTP_BLK0_BACKUP2_W2": {
              "offset": "0x81C",
              "size": 32,
              "description": "eFuse apb2otp block0 data register8."
            },
            "APB2OTP_BLK0_BACKUP2_W3": {
              "offset": "0x820",
              "size": 32,
              "description": "eFuse apb2otp block0 data register9."
            },
            "APB2OTP_BLK0_BACKUP2_W4": {
              "offset": "0x824",
              "size": 32,
              "description": "eFuse apb2otp block0 data register10."
            },
            "APB2OTP_BLK0_BACKUP2_W5": {
              "offset": "0x828",
              "size": 32,
              "description": "eFuse apb2otp block0 data register11."
            },
            "APB2OTP_BLK0_BACKUP3_W1": {
              "offset": "0x82C",
              "size": 32,
              "description": "eFuse apb2otp block0 data register12."
            },
            "APB2OTP_BLK0_BACKUP3_W2": {
              "offset": "0x830",
              "size": 32,
              "description": "eFuse apb2otp block0 data register13."
            },
            "APB2OTP_BLK0_BACKUP3_W3": {
              "offset": "0x834",
              "size": 32,
              "description": "eFuse apb2otp block0 data register14."
            },
            "APB2OTP_BLK0_BACKUP3_W4": {
              "offset": "0x838",
              "size": 32,
              "description": "eFuse apb2otp block0 data register15."
            },
            "APB2OTP_BLK0_BACKUP3_W5": {
              "offset": "0x83C",
              "size": 32,
              "description": "eFuse apb2otp block0 data register16."
            },
            "APB2OTP_BLK0_BACKUP4_W1": {
              "offset": "0x840",
              "size": 32,
              "description": "eFuse apb2otp block0 data register17."
            },
            "APB2OTP_BLK0_BACKUP4_W2": {
              "offset": "0x844",
              "size": 32,
              "description": "eFuse apb2otp block0 data register18."
            },
            "APB2OTP_BLK0_BACKUP4_W3": {
              "offset": "0x848",
              "size": 32,
              "description": "eFuse apb2otp block0 data register19."
            },
            "APB2OTP_BLK0_BACKUP4_W4": {
              "offset": "0x84C",
              "size": 32,
              "description": "eFuse apb2otp block0 data register20."
            },
            "APB2OTP_BLK0_BACKUP4_W5": {
              "offset": "0x850",
              "size": 32,
              "description": "eFuse apb2otp block0 data register21."
            },
            "APB2OTP_BLK1_W1": {
              "offset": "0x854",
              "size": 32,
              "description": "eFuse apb2otp block1 data register1."
            },
            "APB2OTP_BLK1_W2": {
              "offset": "0x858",
              "size": 32,
              "description": "eFuse apb2otp block1 data register2."
            },
            "APB2OTP_BLK1_W3": {
              "offset": "0x85C",
              "size": 32,
              "description": "eFuse apb2otp block1 data register3."
            },
            "APB2OTP_BLK1_W4": {
              "offset": "0x860",
              "size": 32,
              "description": "eFuse apb2otp block1 data register4."
            },
            "APB2OTP_BLK1_W5": {
              "offset": "0x864",
              "size": 32,
              "description": "eFuse apb2otp block1 data register5."
            },
            "APB2OTP_BLK1_W6": {
              "offset": "0x868",
              "size": 32,
              "description": "eFuse apb2otp block1 data register6."
            },
            "APB2OTP_BLK1_W7": {
              "offset": "0x86C",
              "size": 32,
              "description": "eFuse apb2otp block1 data register7."
            },
            "APB2OTP_BLK1_W8": {
              "offset": "0x870",
              "size": 32,
              "description": "eFuse apb2otp block1 data register8."
            },
            "APB2OTP_BLK1_W9": {
              "offset": "0x874",
              "size": 32,
              "description": "eFuse apb2otp block1 data register9."
            },
            "APB2OTP_BLK2_W1": {
              "offset": "0x878",
              "size": 32,
              "description": "eFuse apb2otp block2 data register1."
            },
            "APB2OTP_BLK2_W2": {
              "offset": "0x87C",
              "size": 32,
              "description": "eFuse apb2otp block2 data register2."
            },
            "APB2OTP_BLK2_W3": {
              "offset": "0x880",
              "size": 32,
              "description": "eFuse apb2otp block2 data register3."
            },
            "APB2OTP_BLK2_W4": {
              "offset": "0x884",
              "size": 32,
              "description": "eFuse apb2otp block2 data register4."
            },
            "APB2OTP_BLK2_W5": {
              "offset": "0x888",
              "size": 32,
              "description": "eFuse apb2otp block2 data register5."
            },
            "APB2OTP_BLK2_W6": {
              "offset": "0x88C",
              "size": 32,
              "description": "eFuse apb2otp block2 data register6."
            },
            "APB2OTP_BLK2_W7": {
              "offset": "0x890",
              "size": 32,
              "description": "eFuse apb2otp block2 data register7."
            },
            "APB2OTP_BLK2_W8": {
              "offset": "0x894",
              "size": 32,
              "description": "eFuse apb2otp block2 data register8."
            },
            "APB2OTP_BLK2_W9": {
              "offset": "0x898",
              "size": 32,
              "description": "eFuse apb2otp block2 data register9."
            },
            "APB2OTP_BLK2_W10": {
              "offset": "0x89C",
              "size": 32,
              "description": "eFuse apb2otp block2 data register10."
            },
            "APB2OTP_BLK2_W11": {
              "offset": "0x8A0",
              "size": 32,
              "description": "eFuse apb2otp block2 data register11."
            },
            "APB2OTP_BLK3_W1": {
              "offset": "0x8A4",
              "size": 32,
              "description": "eFuse apb2otp block3 data register1."
            },
            "APB2OTP_BLK3_W2": {
              "offset": "0x8A8",
              "size": 32,
              "description": "eFuse apb2otp block3 data register2."
            },
            "APB2OTP_BLK3_W3": {
              "offset": "0x8AC",
              "size": 32,
              "description": "eFuse apb2otp block3 data register3."
            },
            "APB2OTP_BLK3_W4": {
              "offset": "0x8B0",
              "size": 32,
              "description": "eFuse apb2otp block3 data register4."
            },
            "APB2OTP_BLK3_W5": {
              "offset": "0x8B4",
              "size": 32,
              "description": "eFuse apb2otp block3 data register5."
            },
            "APB2OTP_BLK3_W6": {
              "offset": "0x8B8",
              "size": 32,
              "description": "eFuse apb2otp block3 data register6."
            },
            "APB2OTP_BLK3_W7": {
              "offset": "0x8BC",
              "size": 32,
              "description": "eFuse apb2otp block3 data register7."
            },
            "APB2OTP_BLK3_W8": {
              "offset": "0x8C0",
              "size": 32,
              "description": "eFuse apb2otp block3 data register8."
            },
            "APB2OTP_BLK3_W9": {
              "offset": "0x8C4",
              "size": 32,
              "description": "eFuse apb2otp block3 data register9."
            },
            "APB2OTP_BLK3_W10": {
              "offset": "0x8C8",
              "size": 32,
              "description": "eFuse apb2otp block3 data register10."
            },
            "APB2OTP_BLK3_W11": {
              "offset": "0x8CC",
              "size": 32,
              "description": "eFuse apb2otp block3 data register11."
            },
            "APB2OTP_BLK4_W1": {
              "offset": "0x8D0",
              "size": 32,
              "description": "eFuse apb2otp block4 data register1."
            },
            "APB2OTP_BLK4_W2": {
              "offset": "0x8D4",
              "size": 32,
              "description": "eFuse apb2otp block4 data register2."
            },
            "APB2OTP_BLK4_W3": {
              "offset": "0x8D8",
              "size": 32,
              "description": "eFuse apb2otp block4 data register3."
            },
            "APB2OTP_BLK4_W4": {
              "offset": "0x8DC",
              "size": 32,
              "description": "eFuse apb2otp block4 data register4."
            },
            "APB2OTP_BLK4_W5": {
              "offset": "0x8E0",
              "size": 32,
              "description": "eFuse apb2otp block4 data register5."
            },
            "APB2OTP_BLK4_W6": {
              "offset": "0x8E4",
              "size": 32,
              "description": "eFuse apb2otp block4 data register6."
            },
            "APB2OTP_BLK4_W7": {
              "offset": "0x8E8",
              "size": 32,
              "description": "eFuse apb2otp block4 data register7."
            },
            "APB2OTP_BLK4_W8": {
              "offset": "0x8EC",
              "size": 32,
              "description": "eFuse apb2otp block4 data register8."
            },
            "APB2OTP_BLK4_W9": {
              "offset": "0x8F0",
              "size": 32,
              "description": "eFuse apb2otp block4 data register9."
            },
            "APB2OTP_BLK4_W10": {
              "offset": "0x8F4",
              "size": 32,
              "description": "eFuse apb2otp block4 data registe10."
            },
            "APB2OTP_BLK4_W11": {
              "offset": "0x8F8",
              "size": 32,
              "description": "eFuse apb2otp block4 data register11."
            },
            "APB2OTP_BLK5_W1": {
              "offset": "0x8FC",
              "size": 32,
              "description": "eFuse apb2otp block5 data register1."
            },
            "APB2OTP_BLK5_W2": {
              "offset": "0x900",
              "size": 32,
              "description": "eFuse apb2otp block5 data register2."
            },
            "APB2OTP_BLK5_W3": {
              "offset": "0x904",
              "size": 32,
              "description": "eFuse apb2otp block5 data register3."
            },
            "APB2OTP_BLK5_W4": {
              "offset": "0x908",
              "size": 32,
              "description": "eFuse apb2otp block5 data register4."
            },
            "APB2OTP_BLK5_W5": {
              "offset": "0x90C",
              "size": 32,
              "description": "eFuse apb2otp block5 data register5."
            },
            "APB2OTP_BLK5_W6": {
              "offset": "0x910",
              "size": 32,
              "description": "eFuse apb2otp block5 data register6."
            },
            "APB2OTP_BLK5_W7": {
              "offset": "0x914",
              "size": 32,
              "description": "eFuse apb2otp block5 data register7."
            },
            "APB2OTP_BLK5_W8": {
              "offset": "0x918",
              "size": 32,
              "description": "eFuse apb2otp block5 data register8."
            },
            "APB2OTP_BLK5_W9": {
              "offset": "0x91C",
              "size": 32,
              "description": "eFuse apb2otp block5 data register9."
            },
            "APB2OTP_BLK5_W10": {
              "offset": "0x920",
              "size": 32,
              "description": "eFuse apb2otp block5 data register10."
            },
            "APB2OTP_BLK5_W11": {
              "offset": "0x924",
              "size": 32,
              "description": "eFuse apb2otp block5 data register11."
            },
            "APB2OTP_BLK6_W1": {
              "offset": "0x928",
              "size": 32,
              "description": "eFuse apb2otp block6 data register1."
            },
            "APB2OTP_BLK6_W2": {
              "offset": "0x92C",
              "size": 32,
              "description": "eFuse apb2otp block6 data register2."
            },
            "APB2OTP_BLK6_W3": {
              "offset": "0x930",
              "size": 32,
              "description": "eFuse apb2otp block6 data register3."
            },
            "APB2OTP_BLK6_W4": {
              "offset": "0x934",
              "size": 32,
              "description": "eFuse apb2otp block6 data register4."
            },
            "APB2OTP_BLK6_W5": {
              "offset": "0x938",
              "size": 32,
              "description": "eFuse apb2otp block6 data register5."
            },
            "APB2OTP_BLK6_W6": {
              "offset": "0x93C",
              "size": 32,
              "description": "eFuse apb2otp block6 data register6."
            },
            "APB2OTP_BLK6_W7": {
              "offset": "0x940",
              "size": 32,
              "description": "eFuse apb2otp block6 data register7."
            },
            "APB2OTP_BLK6_W8": {
              "offset": "0x944",
              "size": 32,
              "description": "eFuse apb2otp block6 data register8."
            },
            "APB2OTP_BLK6_W9": {
              "offset": "0x948",
              "size": 32,
              "description": "eFuse apb2otp block6 data register9."
            },
            "APB2OTP_BLK6_W10": {
              "offset": "0x94C",
              "size": 32,
              "description": "eFuse apb2otp block6 data register10."
            },
            "APB2OTP_BLK6_W11": {
              "offset": "0x950",
              "size": 32,
              "description": "eFuse apb2otp block6 data register11."
            },
            "APB2OTP_BLK7_W1": {
              "offset": "0x954",
              "size": 32,
              "description": "eFuse apb2otp block7 data register1."
            },
            "APB2OTP_BLK7_W2": {
              "offset": "0x958",
              "size": 32,
              "description": "eFuse apb2otp block7 data register2."
            },
            "APB2OTP_BLK7_W3": {
              "offset": "0x95C",
              "size": 32,
              "description": "eFuse apb2otp block7 data register3."
            },
            "APB2OTP_BLK7_W4": {
              "offset": "0x960",
              "size": 32,
              "description": "eFuse apb2otp block7 data register4."
            },
            "APB2OTP_BLK7_W5": {
              "offset": "0x964",
              "size": 32,
              "description": "eFuse apb2otp block7 data register5."
            },
            "APB2OTP_BLK7_W6": {
              "offset": "0x968",
              "size": 32,
              "description": "eFuse apb2otp block7 data register6."
            },
            "APB2OTP_BLK7_W7": {
              "offset": "0x96C",
              "size": 32,
              "description": "eFuse apb2otp block7 data register7."
            },
            "APB2OTP_BLK7_W8": {
              "offset": "0x970",
              "size": 32,
              "description": "eFuse apb2otp block7 data register8."
            },
            "APB2OTP_BLK7_W9": {
              "offset": "0x974",
              "size": 32,
              "description": "eFuse apb2otp block7 data register9."
            },
            "APB2OTP_BLK7_W10": {
              "offset": "0x978",
              "size": 32,
              "description": "eFuse apb2otp block7 data register10."
            },
            "APB2OTP_BLK7_W11": {
              "offset": "0x97C",
              "size": 32,
              "description": "eFuse apb2otp block7 data register11."
            },
            "APB2OTP_BLK8_W1": {
              "offset": "0x980",
              "size": 32,
              "description": "eFuse apb2otp block8 data register1."
            },
            "APB2OTP_BLK8_W2": {
              "offset": "0x984",
              "size": 32,
              "description": "eFuse apb2otp block8 data register2."
            },
            "APB2OTP_BLK8_W3": {
              "offset": "0x988",
              "size": 32,
              "description": "eFuse apb2otp block8 data register3."
            },
            "APB2OTP_BLK8_W4": {
              "offset": "0x98C",
              "size": 32,
              "description": "eFuse apb2otp block8 data register4."
            },
            "APB2OTP_BLK8_W5": {
              "offset": "0x990",
              "size": 32,
              "description": "eFuse apb2otp block8 data register5."
            },
            "APB2OTP_BLK8_W6": {
              "offset": "0x994",
              "size": 32,
              "description": "eFuse apb2otp block8 data register6."
            },
            "APB2OTP_BLK8_W7": {
              "offset": "0x998",
              "size": 32,
              "description": "eFuse apb2otp block8 data register7."
            },
            "APB2OTP_BLK8_W8": {
              "offset": "0x99C",
              "size": 32,
              "description": "eFuse apb2otp block8 data register8."
            },
            "APB2OTP_BLK8_W9": {
              "offset": "0x9A0",
              "size": 32,
              "description": "eFuse apb2otp block8 data register9."
            },
            "APB2OTP_BLK8_W10": {
              "offset": "0x9A4",
              "size": 32,
              "description": "eFuse apb2otp block8 data register10."
            },
            "APB2OTP_BLK8_W11": {
              "offset": "0x9A8",
              "size": 32,
              "description": "eFuse apb2otp block8 data register11."
            },
            "APB2OTP_BLK9_W1": {
              "offset": "0x9AC",
              "size": 32,
              "description": "eFuse apb2otp block9 data register1."
            },
            "APB2OTP_BLK9_W2": {
              "offset": "0x9B0",
              "size": 32,
              "description": "eFuse apb2otp block9 data register2."
            },
            "APB2OTP_BLK9_W3": {
              "offset": "0x9B4",
              "size": 32,
              "description": "eFuse apb2otp block9 data register3."
            },
            "APB2OTP_BLK9_W4": {
              "offset": "0x9B8",
              "size": 32,
              "description": "eFuse apb2otp block9 data register4."
            },
            "APB2OTP_BLK9_W5": {
              "offset": "0x9BC",
              "size": 32,
              "description": "eFuse apb2otp block9 data register5."
            },
            "APB2OTP_BLK9_W6": {
              "offset": "0x9C0",
              "size": 32,
              "description": "eFuse apb2otp block9 data register6."
            },
            "APB2OTP_BLK9_W7": {
              "offset": "0x9C4",
              "size": 32,
              "description": "eFuse apb2otp block9 data register7."
            },
            "APB2OTP_BLK9_W8": {
              "offset": "0x9C8",
              "size": 32,
              "description": "eFuse apb2otp block9 data register8."
            },
            "APB2OTP_BLK9_W9": {
              "offset": "0x9CC",
              "size": 32,
              "description": "eFuse apb2otp block9 data register9."
            },
            "APB2OTP_BLK9_W10": {
              "offset": "0x9D0",
              "size": 32,
              "description": "eFuse apb2otp block9 data register10."
            },
            "APB2OTP_BLK9_W11": {
              "offset": "0x9D4",
              "size": 32,
              "description": "eFuse apb2otp block9 data register11."
            },
            "APB2OTP_BLK10_W1": {
              "offset": "0x9D8",
              "size": 32,
              "description": "eFuse apb2otp block10 data register1."
            },
            "APB2OTP_BLK10_W2": {
              "offset": "0x9DC",
              "size": 32,
              "description": "eFuse apb2otp block10 data register2."
            },
            "APB2OTP_BLK10_W3": {
              "offset": "0x9E0",
              "size": 32,
              "description": "eFuse apb2otp block10 data register3."
            },
            "APB2OTP_BLK10_W4": {
              "offset": "0x9E4",
              "size": 32,
              "description": "eFuse apb2otp block10 data register4."
            },
            "APB2OTP_BLK10_W5": {
              "offset": "0x9E8",
              "size": 32,
              "description": "eFuse apb2otp block10 data register5."
            },
            "APB2OTP_BLK10_W6": {
              "offset": "0x9EC",
              "size": 32,
              "description": "eFuse apb2otp block10 data register6."
            },
            "APB2OTP_BLK10_W7": {
              "offset": "0x9F0",
              "size": 32,
              "description": "eFuse apb2otp block10 data register7."
            },
            "APB2OTP_BLK10_W8": {
              "offset": "0x9F4",
              "size": 32,
              "description": "eFuse apb2otp block10 data register8."
            },
            "APB2OTP_BLK10_W9": {
              "offset": "0x9F8",
              "size": 32,
              "description": "eFuse apb2otp block10 data register9."
            },
            "APB2OTP_BLK10_W10": {
              "offset": "0x9FC",
              "size": 32,
              "description": "eFuse apb2otp block10 data register10."
            },
            "APB2OTP_BLK10_W11": {
              "offset": "0xA00",
              "size": 32,
              "description": "eFuse apb2otp block10 data register11."
            },
            "APB2OTP_EN": {
              "offset": "0xA08",
              "size": 32,
              "description": "eFuse apb2otp enable configuration register."
            }
          },
          "bits": {
            "PGM_DATA0": {
              "PGM_DATA_0": {
                "bit": 0,
                "description": "Configures the 0th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA1": {
              "PGM_DATA_1": {
                "bit": 0,
                "description": "Configures the 1st 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA2": {
              "PGM_DATA_2": {
                "bit": 0,
                "description": "Configures the 2nd 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA3": {
              "PGM_DATA_3": {
                "bit": 0,
                "description": "Configures the 3rd 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA4": {
              "PGM_DATA_4": {
                "bit": 0,
                "description": "Configures the 4th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA5": {
              "PGM_DATA_5": {
                "bit": 0,
                "description": "Configures the 5th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA6": {
              "PGM_DATA_6": {
                "bit": 0,
                "description": "Configures the 6th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_DATA7": {
              "PGM_DATA_7": {
                "bit": 0,
                "description": "Configures the 7th 32-bit data to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE0": {
              "PGM_RS_DATA_0": {
                "bit": 0,
                "description": "Configures the 0th 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE1": {
              "PGM_RS_DATA_1": {
                "bit": 0,
                "description": "Configures the 1st 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "PGM_CHECK_VALUE2": {
              "PGM_RS_DATA_2": {
                "bit": 0,
                "description": "Configures the 2nd 32-bit RS code to be programmed.",
                "width": 32
              }
            },
            "RD_WR_DIS": {
              "WR_DIS": {
                "bit": 0,
                "description": "Represents whether programming of individual eFuse memory bit is disabled or enabled. 1: Disabled. 0 Enabled.",
                "width": 32
              }
            },
            "RD_REPEAT_DATA0": {
              "RD_DIS": {
                "bit": 0,
                "description": "Represents whether reading of individual eFuse block(block4~block10) is disabled or enabled. 1: disabled. 0: enabled.",
                "width": 7
              },
              "USB_DEVICE_EXCHG_PINS": {
                "bit": 7,
                "description": "Enable usb device exchange pins of D+ and D-."
              },
              "USB_OTG11_EXCHG_PINS": {
                "bit": 8,
                "description": "Enable usb otg11 exchange pins of D+ and D-."
              },
              "DIS_USB_JTAG": {
                "bit": 9,
                "description": "Represents whether the function of usb switch to jtag is disabled or enabled. 1: disabled. 0: enabled."
              },
              "POWERGLITCH_EN": {
                "bit": 10,
                "description": "Represents whether power glitch function is enabled. 1: enabled. 0: disabled."
              },
              "DIS_USB_SERIAL_JTAG": {
                "bit": 11,
                "description": "Represents whether USB-Serial-JTAG is disabled or enabled. 1: disabled. 0: enabled."
              },
              "DIS_FORCE_DOWNLOAD": {
                "bit": 12,
                "description": "Represents whether the function that forces chip into download mode is disabled or enabled. 1: disabled. 0: enabled."
              },
              "SPI_DOWNLOAD_MSPI_DIS": {
                "bit": 13,
                "description": "Set this bit to disable accessing MSPI flash/MSPI ram by SYS AXI matrix during boot_mode_download."
              },
              "DIS_TWAI": {
                "bit": 14,
                "description": "Represents whether TWAI function is disabled or enabled. 1: disabled. 0: enabled."
              },
              "JTAG_SEL_ENABLE": {
                "bit": 15,
                "description": "Represents whether the selection between usb_to_jtag and pad_to_jtag through strapping gpio15 when both EFUSE_DIS_PAD_JTAG and EFUSE_DIS_USB_JTAG are equal to 0 is enabled or disabled. 1: enabled. 0: disabled."
              },
              "SOFT_DIS_JTAG": {
                "bit": 16,
                "description": "Represents whether JTAG is disabled in soft way. Odd number: disabled. Even number: enabled.",
                "width": 3
              },
              "DIS_PAD_JTAG": {
                "bit": 19,
                "description": "Represents whether JTAG is disabled in the hard way(permanently). 1: disabled. 0: enabled."
              },
              "DIS_DOWNLOAD_MANUAL_ENCRYPT": {
                "bit": 20,
                "description": "Represents whether flash encrypt function is disabled or enabled(except in SPI boot mode). 1: disabled. 0: enabled."
              },
              "USB_DEVICE_DREFH": {
                "bit": 21,
                "description": "USB intphy of usb device signle-end input high threshold, 1.76V to 2V. Step by 80mV",
                "width": 2
              },
              "USB_OTG11_DREFH": {
                "bit": 23,
                "description": "USB intphy of usb otg11 signle-end input high threshold, 1.76V to 2V. Step by 80mV",
                "width": 2
              },
              "USB_PHY_SEL": {
                "bit": 25,
                "description": "TBD"
              },
              "KM_HUK_GEN_STATE_LOW": {
                "bit": 26,
                "description": "Set this bit to control validation of HUK generate mode. Odd of 1 is invalid, even of 1 is valid.",
                "width": 6
              }
            },
            "RD_REPEAT_DATA1": {
              "KM_HUK_GEN_STATE_HIGH": {
                "bit": 0,
                "description": "Set this bit to control validation of HUK generate mode. Odd of 1 is invalid, even of 1 is valid.",
                "width": 3
              },
              "KM_RND_SWITCH_CYCLE": {
                "bit": 3,
                "description": "Set bits to control key manager random number switch cycle. 0: control by register. 1: 8 km clk cycles. 2: 16 km cycles. 3: 32 km cycles.",
                "width": 2
              },
              "KM_DEPLOY_ONLY_ONCE": {
                "bit": 5,
                "description": "Set each bit to control whether corresponding key can only be deployed once. 1 is true, 0 is false. Bit0: ecdsa. Bit1: xts. Bit2: hmac. Bit3: ds.",
                "width": 4
              },
              "FORCE_USE_KEY_MANAGER_KEY": {
                "bit": 9,
                "description": "Set each bit to control whether corresponding key must come from key manager.. 1 is true, 0 is false. Bit0: ecdsa. Bit1: xts. Bit2: hmac. Bit3: ds.",
                "width": 4
              },
              "FORCE_DISABLE_SW_INIT_KEY": {
                "bit": 13,
                "description": "Set this bit to disable software written init key, and force use efuse_init_key."
              },
              "XTS_KEY_LENGTH_256": {
                "bit": 14,
                "description": "Set this bit to configure flash encryption use xts-128 key, else use xts-256 key."
              },
              "WDT_DELAY_SEL": {
                "bit": 16,
                "description": "Represents whether RTC watchdog timeout threshold is selected at startup. 1: selected. 0: not selected.",
                "width": 2
              },
              "SPI_BOOT_CRYPT_CNT": {
                "bit": 18,
                "description": "Represents whether SPI boot encrypt/decrypt is disabled or enabled. Odd number of 1: enabled. Even number of 1: disabled.",
                "width": 3
              },
              "SECURE_BOOT_KEY_REVOKE0": {
                "bit": 21,
                "description": "Represents whether revoking first secure boot key is enabled or disabled. 1: enabled. 0: disabled."
              },
              "SECURE_BOOT_KEY_REVOKE1": {
                "bit": 22,
                "description": "Represents whether revoking second secure boot key is enabled or disabled. 1: enabled. 0: disabled."
              },
              "SECURE_BOOT_KEY_REVOKE2": {
                "bit": 23,
                "description": "Represents whether revoking third secure boot key is enabled or disabled. 1: enabled. 0: disabled."
              },
              "KEY_PURPOSE_0": {
                "bit": 24,
                "description": "Represents the purpose of Key0.",
                "width": 4
              },
              "KEY_PURPOSE_1": {
                "bit": 28,
                "description": "Represents the purpose of Key1.",
                "width": 4
              }
            },
            "RD_REPEAT_DATA2": {
              "KEY_PURPOSE_2": {
                "bit": 0,
                "description": "Represents the purpose of Key2.",
                "width": 4
              },
              "KEY_PURPOSE_3": {
                "bit": 4,
                "description": "Represents the purpose of Key3.",
                "width": 4
              },
              "KEY_PURPOSE_4": {
                "bit": 8,
                "description": "Represents the purpose of Key4.",
                "width": 4
              },
              "KEY_PURPOSE_5": {
                "bit": 12,
                "description": "Represents the purpose of Key5.",
                "width": 4
              },
              "SEC_DPA_LEVEL": {
                "bit": 16,
                "description": "Represents the spa secure level by configuring the clock random divide mode.",
                "width": 2
              },
              "ECDSA_ENABLE_SOFT_K": {
                "bit": 18,
                "description": "Represents whether hardware random number k is forced used in ESDCA. 1: force used. 0: not force used."
              },
              "CRYPT_DPA_ENABLE": {
                "bit": 19,
                "description": "Represents whether anti-dpa attack is enabled. 1:enabled. 0: disabled."
              },
              "SECURE_BOOT_EN": {
                "bit": 20,
                "description": "Represents whether secure boot is enabled or disabled. 1: enabled. 0: disabled."
              },
              "SECURE_BOOT_AGGRESSIVE_REVOKE": {
                "bit": 21,
                "description": "Represents whether revoking aggressive secure boot is enabled or disabled. 1: enabled. 0: disabled."
              },
              "FLASH_TYPE": {
                "bit": 23,
                "description": "The type of interfaced flash. 0: four data lines, 1: eight data lines."
              },
              "FLASH_PAGE_SIZE": {
                "bit": 24,
                "description": "Set flash page size.",
                "width": 2
              },
              "FLASH_ECC_EN": {
                "bit": 26,
                "description": "Set this bit to enable ecc for flash boot."
              },
              "DIS_USB_OTG_DOWNLOAD_MODE": {
                "bit": 27,
                "description": "Set this bit to disable download via USB-OTG."
              },
              "FLASH_TPUW": {
                "bit": 28,
                "description": "Represents the flash waiting time after power-up, in unit of ms. When the value less than 15, the waiting time is the programmed value. Otherwise, the waiting time is 2 times the programmed value.",
                "width": 4
              }
            },
            "RD_REPEAT_DATA3": {
              "DIS_DOWNLOAD_MODE": {
                "bit": 0,
                "description": "Represents whether Download mode is disabled or enabled. 1: disabled. 0: enabled."
              },
              "DIS_DIRECT_BOOT": {
                "bit": 1,
                "description": "Represents whether direct boot mode is disabled or enabled. 1: disabled. 0: enabled."
              },
              "DIS_USB_SERIAL_JTAG_ROM_PRINT": {
                "bit": 2,
                "description": "Represents whether print from USB-Serial-JTAG is disabled or enabled. 1: disabled. 0: enabled."
              },
              "LOCK_KM_KEY": {
                "bit": 3,
                "description": "TBD"
              },
              "DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE": {
                "bit": 4,
                "description": "Represents whether the USB-Serial-JTAG download function is disabled or enabled. 1: disabled. 0: enabled."
              },
              "ENABLE_SECURITY_DOWNLOAD": {
                "bit": 5,
                "description": "Represents whether security download is enabled or disabled. 1: enabled. 0: disabled."
              },
              "UART_PRINT_CONTROL": {
                "bit": 6,
                "description": "Represents the type of UART printing. 00: force enable printing. 01: enable printing when GPIO8 is reset at low level. 10: enable printing when GPIO8 is reset at high level. 11: force disable printing.",
                "width": 2
              },
              "FORCE_SEND_RESUME": {
                "bit": 8,
                "description": "Represents whether ROM code is forced to send a resume command during SPI boot. 1: forced. 0:not forced."
              },
              "SECURE_VERSION": {
                "bit": 9,
                "description": "Represents the version used by ESP-IDF anti-rollback feature.",
                "width": 16
              },
              "SECURE_BOOT_DISABLE_FAST_WAKE": {
                "bit": 25,
                "description": "Represents whether FAST VERIFY ON WAKE is disabled or enabled when Secure Boot is enabled. 1: disabled. 0: enabled."
              },
              "HYS_EN_PAD": {
                "bit": 26,
                "description": "Represents whether the hysteresis function of corresponding PAD is enabled. 1: enabled. 0:disabled."
              },
              "DCDC_VSET": {
                "bit": 27,
                "description": "Set the dcdc voltage default.",
                "width": 5
              }
            },
            "RD_REPEAT_DATA4": {
              "_0PXA_TIEH_SEL_0": {
                "bit": 0,
                "description": "TBD",
                "width": 2
              },
              "_0PXA_TIEH_SEL_1": {
                "bit": 2,
                "description": "TBD.",
                "width": 2
              },
              "_0PXA_TIEH_SEL_2": {
                "bit": 4,
                "description": "TBD.",
                "width": 2
              },
              "_0PXA_TIEH_SEL_3": {
                "bit": 6,
                "description": "TBD.",
                "width": 2
              },
              "KM_DISABLE_DEPLOY_MODE": {
                "bit": 8,
                "description": "TBD.",
                "width": 4
              },
              "USB_DEVICE_DREFL": {
                "bit": 12,
                "description": "Represents the usb device single-end input low threhold, 0.8 V to 1.04 V with step of 80 mV.",
                "width": 2
              },
              "USB_OTG11_DREFL": {
                "bit": 14,
                "description": "Represents the usb otg11 single-end input low threhold, 0.8 V to 1.04 V with step of 80 mV.",
                "width": 2
              },
              "HP_PWR_SRC_SEL": {
                "bit": 18,
                "description": "HP system power source select. 0:LDO. 1: DCDC."
              },
              "DCDC_VSET_EN": {
                "bit": 19,
                "description": "Select dcdc vset use efuse_dcdc_vset."
              },
              "DIS_WDT": {
                "bit": 20,
                "description": "Set this bit to disable watch dog."
              },
              "DIS_SWD": {
                "bit": 21,
                "description": "Set this bit to disable super-watchdog."
              }
            },
            "RD_MAC_SYS_0": {
              "MAC_0": {
                "bit": 0,
                "description": "Stores the low 32 bits of MAC address.",
                "width": 32
              }
            },
            "RD_MAC_SYS_1": {
              "MAC_1": {
                "bit": 0,
                "description": "Stores the high 16 bits of MAC address.",
                "width": 16
              },
              "MAC_EXT": {
                "bit": 16,
                "description": "Stores the extended bits of MAC address.",
                "width": 16
              }
            },
            "RD_MAC_SYS_2": {
              "MAC_RESERVED_1": {
                "bit": 0,
                "description": "Reserved.",
                "width": 14
              },
              "MAC_RESERVED_0": {
                "bit": 14,
                "description": "Reserved.",
                "width": 18
              }
            },
            "RD_MAC_SYS_3": {
              "MAC_RESERVED_2": {
                "bit": 0,
                "description": "Reserved.",
                "width": 18
              },
              "SYS_DATA_PART0_0": {
                "bit": 18,
                "description": "Stores the first 14 bits of the zeroth part of system data.",
                "width": 14
              }
            },
            "RD_MAC_SYS_4": {
              "SYS_DATA_PART0_1": {
                "bit": 0,
                "description": "Stores the first 32 bits of the zeroth part of system data.",
                "width": 32
              }
            },
            "RD_MAC_SYS_5": {
              "SYS_DATA_PART0_2": {
                "bit": 0,
                "description": "Stores the second 32 bits of the zeroth part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA0": {
              "SYS_DATA_PART1_0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA1": {
              "SYS_DATA_PART1_1": {
                "bit": 0,
                "description": "Stores the first 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA2": {
              "SYS_DATA_PART1_2": {
                "bit": 0,
                "description": "Stores the second 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA3": {
              "SYS_DATA_PART1_3": {
                "bit": 0,
                "description": "Stores the third 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA4": {
              "SYS_DATA_PART1_4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA5": {
              "SYS_DATA_PART1_5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA6": {
              "SYS_DATA_PART1_6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART1_DATA7": {
              "SYS_DATA_PART1_7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of the first part of system data.",
                "width": 32
              }
            },
            "RD_USR_DATA0": {
              "USR_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA1": {
              "USR_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA2": {
              "USR_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA3": {
              "USR_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA4": {
              "USR_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA5": {
              "USR_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA6": {
              "USR_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_USR_DATA7": {
              "USR_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of BLOCK3 (user).",
                "width": 32
              }
            },
            "RD_KEY0_DATA0": {
              "KEY0_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA1": {
              "KEY0_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA2": {
              "KEY0_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA3": {
              "KEY0_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA4": {
              "KEY0_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA5": {
              "KEY0_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA6": {
              "KEY0_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY0_DATA7": {
              "KEY0_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY0.",
                "width": 32
              }
            },
            "RD_KEY1_DATA0": {
              "KEY1_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA1": {
              "KEY1_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA2": {
              "KEY1_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA3": {
              "KEY1_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA4": {
              "KEY1_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA5": {
              "KEY1_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA6": {
              "KEY1_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY1_DATA7": {
              "KEY1_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY1.",
                "width": 32
              }
            },
            "RD_KEY2_DATA0": {
              "KEY2_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA1": {
              "KEY2_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA2": {
              "KEY2_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA3": {
              "KEY2_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA4": {
              "KEY2_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA5": {
              "KEY2_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA6": {
              "KEY2_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY2_DATA7": {
              "KEY2_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY2.",
                "width": 32
              }
            },
            "RD_KEY3_DATA0": {
              "KEY3_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA1": {
              "KEY3_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA2": {
              "KEY3_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA3": {
              "KEY3_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA4": {
              "KEY3_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA5": {
              "KEY3_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA6": {
              "KEY3_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY3_DATA7": {
              "KEY3_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY3.",
                "width": 32
              }
            },
            "RD_KEY4_DATA0": {
              "KEY4_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA1": {
              "KEY4_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA2": {
              "KEY4_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA3": {
              "KEY4_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA4": {
              "KEY4_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA5": {
              "KEY4_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA6": {
              "KEY4_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY4_DATA7": {
              "KEY4_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY4.",
                "width": 32
              }
            },
            "RD_KEY5_DATA0": {
              "KEY5_DATA0": {
                "bit": 0,
                "description": "Stores the zeroth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA1": {
              "KEY5_DATA1": {
                "bit": 0,
                "description": "Stores the first 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA2": {
              "KEY5_DATA2": {
                "bit": 0,
                "description": "Stores the second 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA3": {
              "KEY5_DATA3": {
                "bit": 0,
                "description": "Stores the third 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA4": {
              "KEY5_DATA4": {
                "bit": 0,
                "description": "Stores the fourth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA5": {
              "KEY5_DATA5": {
                "bit": 0,
                "description": "Stores the fifth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA6": {
              "KEY5_DATA6": {
                "bit": 0,
                "description": "Stores the sixth 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_KEY5_DATA7": {
              "KEY5_DATA7": {
                "bit": 0,
                "description": "Stores the seventh 32 bits of KEY5.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA0": {
              "SYS_DATA_PART2_0": {
                "bit": 0,
                "description": "Stores the 0th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA1": {
              "SYS_DATA_PART2_1": {
                "bit": 0,
                "description": "Stores the 0th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA2": {
              "SYS_DATA_PART2_2": {
                "bit": 0,
                "description": "Stores the 0th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA3": {
              "SYS_DATA_PART2_3": {
                "bit": 0,
                "description": "Stores the 0th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA4": {
              "SYS_DATA_PART2_4": {
                "bit": 0,
                "description": "Stores the 0th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA5": {
              "SYS_DATA_PART2_5": {
                "bit": 0,
                "description": "Stores the 0th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA6": {
              "SYS_DATA_PART2_6": {
                "bit": 0,
                "description": "Stores the 0th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_SYS_PART2_DATA7": {
              "SYS_DATA_PART2_7": {
                "bit": 0,
                "description": "Stores the 0th 32 bits of the 2nd part of system data.",
                "width": 32
              }
            },
            "RD_REPEAT_ERR0": {
              "RD_DIS_ERR": {
                "bit": 0,
                "description": "Indicates a programming error of RD_DIS.",
                "width": 7
              },
              "DIS_USB_DEVICE_EXCHG_PINS_ERR": {
                "bit": 7,
                "description": "Indicates a programming error of DIS_USB_DEVICE_EXCHG_PINS."
              },
              "DIS_USB_OTG11_EXCHG_PINS_ERR": {
                "bit": 8,
                "description": "Indicates a programming error of DIS_USB_OTG11_EXCHG_PINS."
              },
              "DIS_USB_JTAG_ERR": {
                "bit": 9,
                "description": "Indicates a programming error of DIS_USB_JTAG."
              },
              "POWERGLITCH_EN_ERR": {
                "bit": 10,
                "description": "Indicates a programming error of POWERGLITCH_EN."
              },
              "DIS_USB_SERIAL_JTAG_ERR": {
                "bit": 11,
                "description": "Indicates a programming error of DIS_USB_SERIAL_JTAG."
              },
              "DIS_FORCE_DOWNLOAD_ERR": {
                "bit": 12,
                "description": "Indicates a programming error of DIS_FORCE_DOWNLOAD."
              },
              "SPI_DOWNLOAD_MSPI_DIS_ERR": {
                "bit": 13,
                "description": "Indicates a programming error of SPI_DOWNLOAD_MSPI_DIS."
              },
              "DIS_TWAI_ERR": {
                "bit": 14,
                "description": "Indicates a programming error of DIS_TWAI."
              },
              "JTAG_SEL_ENABLE_ERR": {
                "bit": 15,
                "description": "Indicates a programming error of JTAG_SEL_ENABLE."
              },
              "SOFT_DIS_JTAG_ERR": {
                "bit": 16,
                "description": "Indicates a programming error of SOFT_DIS_JTAG.",
                "width": 3
              },
              "DIS_PAD_JTAG_ERR": {
                "bit": 19,
                "description": "Indicates a programming error of DIS_PAD_JTAG."
              },
              "DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR": {
                "bit": 20,
                "description": "Indicates a programming error of DIS_DOWNLOAD_MANUAL_ENCRYPT."
              },
              "USB_DEVICE_DREFH_ERR": {
                "bit": 21,
                "description": "Indicates a programming error of USB_DEVICE_DREFH.",
                "width": 2
              },
              "USB_OTG11_DREFH_ERR": {
                "bit": 23,
                "description": "Indicates a programming error of USB_OTG11_DREFH.",
                "width": 2
              },
              "USB_PHY_SEL_ERR": {
                "bit": 25,
                "description": "Indicates a programming error of USB_PHY_SEL."
              },
              "HUK_GEN_STATE_LOW_ERR": {
                "bit": 26,
                "description": "Indicates a programming error of HUK_GEN_STATE_LOW.",
                "width": 6
              }
            },
            "RD_REPEAT_ERR1": {
              "KM_HUK_GEN_STATE_HIGH_ERR": {
                "bit": 0,
                "description": "Indicates a programming error of HUK_GEN_STATE_HIGH.",
                "width": 3
              },
              "KM_RND_SWITCH_CYCLE_ERR": {
                "bit": 3,
                "description": "Indicates a programming error of KM_RND_SWITCH_CYCLE.",
                "width": 2
              },
              "KM_DEPLOY_ONLY_ONCE_ERR": {
                "bit": 5,
                "description": "Indicates a programming error of KM_DEPLOY_ONLY_ONCE.",
                "width": 4
              },
              "FORCE_USE_KEY_MANAGER_KEY_ERR": {
                "bit": 9,
                "description": "Indicates a programming error of FORCE_USE_KEY_MANAGER_KEY.",
                "width": 4
              },
              "FORCE_DISABLE_SW_INIT_KEY_ERR": {
                "bit": 13,
                "description": "Indicates a programming error of FORCE_DISABLE_SW_INIT_KEY."
              },
              "XTS_KEY_LENGTH_256_ERR": {
                "bit": 14,
                "description": "Indicates a programming error of XTS_KEY_LENGTH_256."
              },
              "WDT_DELAY_SEL_ERR": {
                "bit": 16,
                "description": "Indicates a programming error of WDT_DELAY_SEL.",
                "width": 2
              },
              "SPI_BOOT_CRYPT_CNT_ERR": {
                "bit": 18,
                "description": "Indicates a programming error of SPI_BOOT_CRYPT_CNT.",
                "width": 3
              },
              "SECURE_BOOT_KEY_REVOKE0_ERR": {
                "bit": 21,
                "description": "Indicates a programming error of SECURE_BOOT_KEY_REVOKE0."
              },
              "SECURE_BOOT_KEY_REVOKE1_ERR": {
                "bit": 22,
                "description": "Indicates a programming error of SECURE_BOOT_KEY_REVOKE1."
              },
              "SECURE_BOOT_KEY_REVOKE2_ERR": {
                "bit": 23,
                "description": "Indicates a programming error of SECURE_BOOT_KEY_REVOKE2."
              },
              "KEY_PURPOSE_0_ERR": {
                "bit": 24,
                "description": "Indicates a programming error of KEY_PURPOSE_0.",
                "width": 4
              },
              "KEY_PURPOSE_1_ERR": {
                "bit": 28,
                "description": "Indicates a programming error of KEY_PURPOSE_1.",
                "width": 4
              }
            },
            "RD_REPEAT_ERR2": {
              "KEY_PURPOSE_2_ERR": {
                "bit": 0,
                "description": "Indicates a programming error of KEY_PURPOSE_2.",
                "width": 4
              },
              "KEY_PURPOSE_3_ERR": {
                "bit": 4,
                "description": "Indicates a programming error of KEY_PURPOSE_3.",
                "width": 4
              },
              "KEY_PURPOSE_4_ERR": {
                "bit": 8,
                "description": "Indicates a programming error of KEY_PURPOSE_4.",
                "width": 4
              },
              "KEY_PURPOSE_5_ERR": {
                "bit": 12,
                "description": "Indicates a programming error of KEY_PURPOSE_5.",
                "width": 4
              },
              "SEC_DPA_LEVEL_ERR": {
                "bit": 16,
                "description": "Indicates a programming error of SEC_DPA_LEVEL.",
                "width": 2
              },
              "ECDSA_ENABLE_SOFT_K_ERR": {
                "bit": 18,
                "description": "Indicates a programming error of ECDSA_FORCE_USE_HARDWARE_K."
              },
              "CRYPT_DPA_ENABLE_ERR": {
                "bit": 19,
                "description": "Indicates a programming error of CRYPT_DPA_ENABLE."
              },
              "SECURE_BOOT_EN_ERR": {
                "bit": 20,
                "description": "Indicates a programming error of SECURE_BOOT_EN."
              },
              "SECURE_BOOT_AGGRESSIVE_REVOKE_ERR": {
                "bit": 21,
                "description": "Indicates a programming error of SECURE_BOOT_AGGRESSIVE_REVOKE."
              },
              "FLASH_TYPE_ERR": {
                "bit": 23,
                "description": "Indicates a programming error of FLASH_TYPE."
              },
              "FLASH_PAGE_SIZE_ERR": {
                "bit": 24,
                "description": "Indicates a programming error of FLASH_PAGE_SIZE.",
                "width": 2
              },
              "FLASH_ECC_EN_ERR": {
                "bit": 26,
                "description": "Indicates a programming error of FLASH_ECC_EN."
              },
              "DIS_USB_OTG_DOWNLOAD_MODE_ERR": {
                "bit": 27,
                "description": "Indicates a programming error of DIS_USB_OTG_DOWNLOAD_MODE."
              },
              "FLASH_TPUW_ERR": {
                "bit": 28,
                "description": "Indicates a programming error of FLASH_TPUW.",
                "width": 4
              }
            },
            "RD_REPEAT_ERR3": {
              "DIS_DOWNLOAD_MODE_ERR": {
                "bit": 0,
                "description": "Indicates a programming error of DIS_DOWNLOAD_MODE."
              },
              "DIS_DIRECT_BOOT_ERR": {
                "bit": 1,
                "description": "Indicates a programming error of DIS_DIRECT_BOOT."
              },
              "DIS_USB_SERIAL_JTAG_ROM_PRINT_ERR": {
                "bit": 2,
                "description": "Indicates a programming error of DIS_USB_SERIAL_JTAG_ROM_PRINT_ERR."
              },
              "LOCK_KM_KEY_ERR": {
                "bit": 3,
                "description": "TBD"
              },
              "DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR": {
                "bit": 4,
                "description": "Indicates a programming error of DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE."
              },
              "ENABLE_SECURITY_DOWNLOAD_ERR": {
                "bit": 5,
                "description": "Indicates a programming error of ENABLE_SECURITY_DOWNLOAD."
              },
              "UART_PRINT_CONTROL_ERR": {
                "bit": 6,
                "description": "Indicates a programming error of UART_PRINT_CONTROL.",
                "width": 2
              },
              "FORCE_SEND_RESUME_ERR": {
                "bit": 8,
                "description": "Indicates a programming error of FORCE_SEND_RESUME."
              },
              "SECURE_VERSION_ERR": {
                "bit": 9,
                "description": "Indicates a programming error of SECURE VERSION.",
                "width": 16
              },
              "SECURE_BOOT_DISABLE_FAST_WAKE_ERR": {
                "bit": 25,
                "description": "Indicates a programming error of SECURE_BOOT_DISABLE_FAST_WAKE."
              },
              "HYS_EN_PAD_ERR": {
                "bit": 26,
                "description": "Indicates a programming error of HYS_EN_PAD."
              },
              "DCDC_VSET_ERR": {
                "bit": 27,
                "description": "Indicates a programming error of DCDC_VSET.",
                "width": 5
              }
            },
            "RD_REPEAT_ERR4": {
              "_0PXA_TIEH_SEL_0_ERR": {
                "bit": 0,
                "description": "Indicates a programming error of 0PXA_TIEH_SEL_0.",
                "width": 2
              },
              "_0PXA_TIEH_SEL_1_ERR": {
                "bit": 2,
                "description": "Indicates a programming error of 0PXA_TIEH_SEL_1.",
                "width": 2
              },
              "_0PXA_TIEH_SEL_2_ERR": {
                "bit": 4,
                "description": "Indicates a programming error of 0PXA_TIEH_SEL_2.",
                "width": 2
              },
              "_0PXA_TIEH_SEL_3_ERR": {
                "bit": 6,
                "description": "Indicates a programming error of 0PXA_TIEH_SEL_3.",
                "width": 2
              },
              "KM_DISABLE_DEPLOY_MODE_ERR": {
                "bit": 8,
                "description": "TBD.",
                "width": 4
              },
              "USB_DEVICE_DREFL_ERR": {
                "bit": 12,
                "description": "Indicates a programming error of USB_DEVICE_DREFL.",
                "width": 2
              },
              "USB_OTG11_DREFL_ERR": {
                "bit": 14,
                "description": "Indicates a programming error of USB_OTG11_DREFL.",
                "width": 2
              },
              "HP_PWR_SRC_SEL_ERR": {
                "bit": 18,
                "description": "Indicates a programming error of HP_PWR_SRC_SEL."
              },
              "DCDC_VSET_EN_ERR": {
                "bit": 19,
                "description": "Indicates a programming error of DCDC_VSET_EN."
              },
              "DIS_WDT_ERR": {
                "bit": 20,
                "description": "Indicates a programming error of DIS_WDT."
              },
              "DIS_SWD_ERR": {
                "bit": 21,
                "description": "Indicates a programming error of DIS_SWD."
              }
            },
            "RD_RS_ERR0": {
              "MAC_SYS_ERR_NUM": {
                "bit": 0,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "MAC_SYS_FAIL": {
                "bit": 3,
                "description": "0: Means no failure and that the data of MAC_SPI_8M is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "SYS_PART1_ERR_NUM": {
                "bit": 4,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "SYS_PART1_FAIL": {
                "bit": 7,
                "description": "0: Means no failure and that the data of system part1 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "USR_DATA_ERR_NUM": {
                "bit": 8,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "USR_DATA_FAIL": {
                "bit": 11,
                "description": "0: Means no failure and that the user data is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              },
              "KEY0_ERR_NUM": {
                "bit": 12,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY0_FAIL": {
                "bit": 15,
                "description": "0: Means no failure and that the data of key0 is reliable 1: Means that programming key0 failed and the number of error bytes is over 6."
              },
              "KEY1_ERR_NUM": {
                "bit": 16,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY1_FAIL": {
                "bit": 19,
                "description": "0: Means no failure and that the data of key1 is reliable 1: Means that programming key1 failed and the number of error bytes is over 6."
              },
              "KEY2_ERR_NUM": {
                "bit": 20,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY2_FAIL": {
                "bit": 23,
                "description": "0: Means no failure and that the data of key2 is reliable 1: Means that programming key2 failed and the number of error bytes is over 6."
              },
              "KEY3_ERR_NUM": {
                "bit": 24,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY3_FAIL": {
                "bit": 27,
                "description": "0: Means no failure and that the data of key3 is reliable 1: Means that programming key3 failed and the number of error bytes is over 6."
              },
              "KEY4_ERR_NUM": {
                "bit": 28,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY4_FAIL": {
                "bit": 31,
                "description": "0: Means no failure and that the data of key4 is reliable 1: Means that programming key4 failed and the number of error bytes is over 6."
              }
            },
            "RD_RS_ERR1": {
              "KEY5_ERR_NUM": {
                "bit": 0,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "KEY5_FAIL": {
                "bit": 3,
                "description": "0: Means no failure and that the data of key5 is reliable 1: Means that programming key5 failed and the number of error bytes is over 6."
              },
              "SYS_PART2_ERR_NUM": {
                "bit": 4,
                "description": "The value of this signal means the number of error bytes.",
                "width": 3
              },
              "SYS_PART2_FAIL": {
                "bit": 7,
                "description": "0: Means no failure and that the data of system part2 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              }
            },
            "CLK": {
              "MEM_FORCE_PD": {
                "bit": 0,
                "description": "Set this bit to force eFuse SRAM into power-saving mode."
              },
              "MEM_CLK_FORCE_ON": {
                "bit": 1,
                "description": "Set this bit and force to activate clock signal of eFuse SRAM."
              },
              "MEM_FORCE_PU": {
                "bit": 2,
                "description": "Set this bit to force eFuse SRAM into working mode."
              },
              "EN": {
                "bit": 16,
                "description": "Set this bit to force enable eFuse register configuration clock signal."
              }
            },
            "CONF": {
              "OP_CODE": {
                "bit": 0,
                "description": "0x5A5A:  programming operation command 0x5AA5: read operation command.",
                "width": 16
              },
              "CFG_ECDSA_BLK": {
                "bit": 16,
                "description": "Configures which block to use for ECDSA key output.",
                "width": 4
              }
            },
            "STATUS": {
              "STATE": {
                "bit": 0,
                "description": "Indicates the state of the eFuse state machine.",
                "width": 4
              },
              "OTP_LOAD_SW": {
                "bit": 4,
                "description": "The value of OTP_LOAD_SW."
              },
              "OTP_VDDQ_C_SYNC2": {
                "bit": 5,
                "description": "The value of OTP_VDDQ_C_SYNC2."
              },
              "OTP_STROBE_SW": {
                "bit": 6,
                "description": "The value of OTP_STROBE_SW."
              },
              "OTP_CSB_SW": {
                "bit": 7,
                "description": "The value of OTP_CSB_SW."
              },
              "OTP_PGENB_SW": {
                "bit": 8,
                "description": "The value of OTP_PGENB_SW."
              },
              "OTP_VDDQ_IS_SW": {
                "bit": 9,
                "description": "The value of OTP_VDDQ_IS_SW."
              },
              "BLK0_VALID_BIT_CNT": {
                "bit": 10,
                "description": "Indicates the number of block valid bit.",
                "width": 10
              },
              "CUR_ECDSA_BLK": {
                "bit": 20,
                "description": "Indicates which block is used for ECDSA key output.",
                "width": 4
              }
            },
            "CMD": {
              "READ_CMD": {
                "bit": 0,
                "description": "Set this bit to send read command."
              },
              "PGM_CMD": {
                "bit": 1,
                "description": "Set this bit to send programming command."
              },
              "BLK_NUM": {
                "bit": 2,
                "description": "The serial number of the block to be programmed. Value 0-10 corresponds to block number 0-10, respectively.",
                "width": 4
              }
            },
            "INT_RAW": {
              "READ_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw bit signal for read_done interrupt."
              },
              "PGM_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw bit signal for pgm_done interrupt."
              }
            },
            "INT_ST": {
              "READ_DONE_INT_ST": {
                "bit": 0,
                "description": "The status signal for read_done interrupt."
              },
              "PGM_DONE_INT_ST": {
                "bit": 1,
                "description": "The status signal for pgm_done interrupt."
              }
            },
            "INT_ENA": {
              "READ_DONE_INT_ENA": {
                "bit": 0,
                "description": "The enable signal for read_done interrupt."
              },
              "PGM_DONE_INT_ENA": {
                "bit": 1,
                "description": "The enable signal for pgm_done interrupt."
              }
            },
            "INT_CLR": {
              "READ_DONE_INT_CLR": {
                "bit": 0,
                "description": "The clear signal for read_done interrupt."
              },
              "PGM_DONE_INT_CLR": {
                "bit": 1,
                "description": "The clear signal for pgm_done interrupt."
              }
            },
            "DAC_CONF": {
              "DAC_CLK_DIV": {
                "bit": 0,
                "description": "Controls the division factor of the rising clock of the programming voltage.",
                "width": 8
              },
              "DAC_CLK_PAD_SEL": {
                "bit": 8,
                "description": "Don't care."
              },
              "DAC_NUM": {
                "bit": 9,
                "description": "Controls the rising period of the programming voltage.",
                "width": 8
              },
              "OE_CLR": {
                "bit": 17,
                "description": "Reduces the power supply of the programming voltage."
              }
            },
            "RD_TIM_CONF": {
              "THR_A": {
                "bit": 0,
                "description": "Configures the read hold time.",
                "width": 8
              },
              "TRD": {
                "bit": 8,
                "description": "Configures the read time.",
                "width": 8
              },
              "TSUR_A": {
                "bit": 16,
                "description": "Configures the read setup time.",
                "width": 8
              },
              "READ_INIT_NUM": {
                "bit": 24,
                "description": "Configures the waiting time of reading eFuse memory.",
                "width": 8
              }
            },
            "WR_TIM_CONF1": {
              "TSUP_A": {
                "bit": 0,
                "description": "Configures the programming setup time.",
                "width": 8
              },
              "PWR_ON_NUM": {
                "bit": 8,
                "description": "Configures the power up time for VDDQ.",
                "width": 16
              },
              "THP_A": {
                "bit": 24,
                "description": "Configures the programming hold time.",
                "width": 8
              }
            },
            "WR_TIM_CONF2": {
              "PWR_OFF_NUM": {
                "bit": 0,
                "description": "Configures the power outage time for VDDQ.",
                "width": 16
              },
              "TPGM": {
                "bit": 16,
                "description": "Configures the active programming time.",
                "width": 16
              }
            },
            "WR_TIM_CONF0_RS_BYPASS": {
              "BYPASS_RS_CORRECTION": {
                "bit": 0,
                "description": "Set this bit to bypass reed solomon correction step."
              },
              "BYPASS_RS_BLK_NUM": {
                "bit": 1,
                "description": "Configures block number of programming twice operation.",
                "width": 11
              },
              "UPDATE": {
                "bit": 12,
                "description": "Set this bit to update multi-bit register signals."
              },
              "TPGM_INACTIVE": {
                "bit": 13,
                "description": "Configures the inactive programming time.",
                "width": 8
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Stores eFuse version.",
                "width": 28
              }
            },
            "APB2OTP_WR_DIS": {
              "APB2OTP_BLOCK0_WR_DIS": {
                "bit": 0,
                "description": "Otp block0 write disable data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP1_W1": {
              "APB2OTP_BLOCK0_BACKUP1_W1": {
                "bit": 0,
                "description": "Otp block0 backup1 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP1_W2": {
              "APB2OTP_BLOCK0_BACKUP1_W2": {
                "bit": 0,
                "description": "Otp block0 backup1 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP1_W3": {
              "APB2OTP_BLOCK0_BACKUP1_W3": {
                "bit": 0,
                "description": "Otp block0 backup1 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP1_W4": {
              "APB2OTP_BLOCK0_BACKUP1_W4": {
                "bit": 0,
                "description": "Otp block0 backup1 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP1_W5": {
              "APB2OTP_BLOCK0_BACKUP1_W5": {
                "bit": 0,
                "description": "Otp block0 backup1 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP2_W1": {
              "APB2OTP_BLOCK0_BACKUP2_W1": {
                "bit": 0,
                "description": "Otp block0 backup2 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP2_W2": {
              "APB2OTP_BLOCK0_BACKUP2_W2": {
                "bit": 0,
                "description": "Otp block0 backup2 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP2_W3": {
              "APB2OTP_BLOCK0_BACKUP2_W3": {
                "bit": 0,
                "description": "Otp block0 backup2 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP2_W4": {
              "APB2OTP_BLOCK0_BACKUP2_W4": {
                "bit": 0,
                "description": "Otp block0 backup2 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP2_W5": {
              "APB2OTP_BLOCK0_BACKUP2_W5": {
                "bit": 0,
                "description": "Otp block0 backup2 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP3_W1": {
              "APB2OTP_BLOCK0_BACKUP3_W1": {
                "bit": 0,
                "description": "Otp block0 backup3 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP3_W2": {
              "APB2OTP_BLOCK0_BACKUP3_W2": {
                "bit": 0,
                "description": "Otp block0 backup3 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP3_W3": {
              "APB2OTP_BLOCK0_BACKUP3_W3": {
                "bit": 0,
                "description": "Otp block0 backup3 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP3_W4": {
              "APB2OTP_BLOCK0_BACKUP3_W4": {
                "bit": 0,
                "description": "Otp block0 backup3 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP3_W5": {
              "APB2OTP_BLOCK0_BACKUP3_W5": {
                "bit": 0,
                "description": "Otp block0 backup3 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP4_W1": {
              "APB2OTP_BLOCK0_BACKUP4_W1": {
                "bit": 0,
                "description": "Otp block0 backup4 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP4_W2": {
              "APB2OTP_BLOCK0_BACKUP4_W2": {
                "bit": 0,
                "description": "Otp block0 backup4 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP4_W3": {
              "APB2OTP_BLOCK0_BACKUP4_W3": {
                "bit": 0,
                "description": "Otp block0 backup4 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP4_W4": {
              "APB2OTP_BLOCK0_BACKUP4_W4": {
                "bit": 0,
                "description": "Otp block0 backup4 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK0_BACKUP4_W5": {
              "APB2OTP_BLOCK0_BACKUP4_W5": {
                "bit": 0,
                "description": "Otp block0 backup4 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK1_W1": {
              "APB2OTP_BLOCK1_W1": {
                "bit": 0,
                "description": "Otp block1  word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK1_W2": {
              "APB2OTP_BLOCK1_W2": {
                "bit": 0,
                "description": "Otp block1  word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK1_W3": {
              "APB2OTP_BLOCK1_W3": {
                "bit": 0,
                "description": "Otp block1  word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK1_W4": {
              "APB2OTP_BLOCK1_W4": {
                "bit": 0,
                "description": "Otp block1  word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK1_W5": {
              "APB2OTP_BLOCK1_W5": {
                "bit": 0,
                "description": "Otp block1  word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK1_W6": {
              "APB2OTP_BLOCK1_W6": {
                "bit": 0,
                "description": "Otp block1  word6 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK1_W7": {
              "APB2OTP_BLOCK1_W7": {
                "bit": 0,
                "description": "Otp block1  word7 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK1_W8": {
              "APB2OTP_BLOCK1_W8": {
                "bit": 0,
                "description": "Otp block1  word8 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK1_W9": {
              "APB2OTP_BLOCK1_W9": {
                "bit": 0,
                "description": "Otp block1  word9 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK2_W1": {
              "APB2OTP_BLOCK2_W1": {
                "bit": 0,
                "description": "Otp block2 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK2_W2": {
              "APB2OTP_BLOCK2_W2": {
                "bit": 0,
                "description": "Otp block2 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK2_W3": {
              "APB2OTP_BLOCK2_W3": {
                "bit": 0,
                "description": "Otp block2 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK2_W4": {
              "APB2OTP_BLOCK2_W4": {
                "bit": 0,
                "description": "Otp block2 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK2_W5": {
              "APB2OTP_BLOCK2_W5": {
                "bit": 0,
                "description": "Otp block2 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK2_W6": {
              "APB2OTP_BLOCK2_W6": {
                "bit": 0,
                "description": "Otp block2 word6 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK2_W7": {
              "APB2OTP_BLOCK2_W7": {
                "bit": 0,
                "description": "Otp block2 word7 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK2_W8": {
              "APB2OTP_BLOCK2_W8": {
                "bit": 0,
                "description": "Otp block2 word8 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK2_W9": {
              "APB2OTP_BLOCK2_W9": {
                "bit": 0,
                "description": "Otp block2 word9 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK2_W10": {
              "APB2OTP_BLOCK2_W10": {
                "bit": 0,
                "description": "Otp block2 word10 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK2_W11": {
              "APB2OTP_BLOCK2_W11": {
                "bit": 0,
                "description": "Otp block2 word11 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK3_W1": {
              "APB2OTP_BLOCK3_W1": {
                "bit": 0,
                "description": "Otp block3 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK3_W2": {
              "APB2OTP_BLOCK3_W2": {
                "bit": 0,
                "description": "Otp block3 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK3_W3": {
              "APB2OTP_BLOCK3_W3": {
                "bit": 0,
                "description": "Otp block3 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK3_W4": {
              "APB2OTP_BLOCK3_W4": {
                "bit": 0,
                "description": "Otp block3 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK3_W5": {
              "APB2OTP_BLOCK3_W5": {
                "bit": 0,
                "description": "Otp block3 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK3_W6": {
              "APB2OTP_BLOCK3_W6": {
                "bit": 0,
                "description": "Otp block3 word6 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK3_W7": {
              "APB2OTP_BLOCK3_W7": {
                "bit": 0,
                "description": "Otp block3 word7 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK3_W8": {
              "APB2OTP_BLOCK3_W8": {
                "bit": 0,
                "description": "Otp block3 word8 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK3_W9": {
              "APB2OTP_BLOCK3_W9": {
                "bit": 0,
                "description": "Otp block3 word9 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK3_W10": {
              "APB2OTP_BLOCK3_W10": {
                "bit": 0,
                "description": "Otp block3 word10 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK3_W11": {
              "APB2OTP_BLOCK3_W11": {
                "bit": 0,
                "description": "Otp block3 word11 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK4_W1": {
              "APB2OTP_BLOCK4_W1": {
                "bit": 0,
                "description": "Otp block4 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK4_W2": {
              "APB2OTP_BLOCK4_W2": {
                "bit": 0,
                "description": "Otp block4 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK4_W3": {
              "APB2OTP_BLOCK4_W3": {
                "bit": 0,
                "description": "Otp block4 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK4_W4": {
              "APB2OTP_BLOCK4_W4": {
                "bit": 0,
                "description": "Otp block4 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK4_W5": {
              "APB2OTP_BLOCK4_W5": {
                "bit": 0,
                "description": "Otp block4 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK4_W6": {
              "APB2OTP_BLOCK4_W6": {
                "bit": 0,
                "description": "Otp block4 word6 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK4_W7": {
              "APB2OTP_BLOCK4_W7": {
                "bit": 0,
                "description": "Otp block4 word7 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK4_W8": {
              "APB2OTP_BLOCK4_W8": {
                "bit": 0,
                "description": "Otp block4 word8 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK4_W9": {
              "APB2OTP_BLOCK4_W9": {
                "bit": 0,
                "description": "Otp block4 word9 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK4_W10": {
              "APB2OTP_BLOCK4_W10": {
                "bit": 0,
                "description": "Otp block4 word10 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK4_W11": {
              "APB2OTP_BLOCK4_W11": {
                "bit": 0,
                "description": "Otp block4 word11 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK5_W1": {
              "APB2OTP_BLOCK5_W1": {
                "bit": 0,
                "description": "Otp block5 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK5_W2": {
              "APB2OTP_BLOCK5_W2": {
                "bit": 0,
                "description": "Otp block5 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK5_W3": {
              "APB2OTP_BLOCK5_W3": {
                "bit": 0,
                "description": "Otp block5 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK5_W4": {
              "APB2OTP_BLOCK5_W4": {
                "bit": 0,
                "description": "Otp block5 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK5_W5": {
              "APB2OTP_BLOCK5_W5": {
                "bit": 0,
                "description": "Otp block5 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK5_W6": {
              "APB2OTP_BLOCK5_W6": {
                "bit": 0,
                "description": "Otp block5 word6 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK5_W7": {
              "APB2OTP_BLOCK5_W7": {
                "bit": 0,
                "description": "Otp block5 word7 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK5_W8": {
              "APB2OTP_BLOCK5_W8": {
                "bit": 0,
                "description": "Otp block5 word8 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK5_W9": {
              "APB2OTP_BLOCK5_W9": {
                "bit": 0,
                "description": "Otp block5 word9 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK5_W10": {
              "APB2OTP_BLOCK5_W10": {
                "bit": 0,
                "description": "Otp block5 word10 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK5_W11": {
              "APB2OTP_BLOCK5_W11": {
                "bit": 0,
                "description": "Otp block5 word11 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK6_W1": {
              "APB2OTP_BLOCK6_W1": {
                "bit": 0,
                "description": "Otp block6 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK6_W2": {
              "APB2OTP_BLOCK6_W2": {
                "bit": 0,
                "description": "Otp block6 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK6_W3": {
              "APB2OTP_BLOCK6_W3": {
                "bit": 0,
                "description": "Otp block6 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK6_W4": {
              "APB2OTP_BLOCK6_W4": {
                "bit": 0,
                "description": "Otp block6 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK6_W5": {
              "APB2OTP_BLOCK6_W5": {
                "bit": 0,
                "description": "Otp block6 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK6_W6": {
              "APB2OTP_BLOCK6_W6": {
                "bit": 0,
                "description": "Otp block6 word6 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK6_W7": {
              "APB2OTP_BLOCK6_W7": {
                "bit": 0,
                "description": "Otp block6 word7 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK6_W8": {
              "APB2OTP_BLOCK6_W8": {
                "bit": 0,
                "description": "Otp block6 word8 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK6_W9": {
              "APB2OTP_BLOCK6_W9": {
                "bit": 0,
                "description": "Otp block6 word9 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK6_W10": {
              "APB2OTP_BLOCK6_W10": {
                "bit": 0,
                "description": "Otp block6 word10 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK6_W11": {
              "APB2OTP_BLOCK6_W11": {
                "bit": 0,
                "description": "Otp block6 word11 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK7_W1": {
              "APB2OTP_BLOCK7_W1": {
                "bit": 0,
                "description": "Otp block7 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK7_W2": {
              "APB2OTP_BLOCK7_W2": {
                "bit": 0,
                "description": "Otp block7 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK7_W3": {
              "APB2OTP_BLOCK7_W3": {
                "bit": 0,
                "description": "Otp block7 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK7_W4": {
              "APB2OTP_BLOCK7_W4": {
                "bit": 0,
                "description": "Otp block7 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK7_W5": {
              "APB2OTP_BLOCK7_W5": {
                "bit": 0,
                "description": "Otp block7 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK7_W6": {
              "APB2OTP_BLOCK7_W6": {
                "bit": 0,
                "description": "Otp block7 word6 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK7_W7": {
              "APB2OTP_BLOCK7_W7": {
                "bit": 0,
                "description": "Otp block7 word7 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK7_W8": {
              "APB2OTP_BLOCK7_W8": {
                "bit": 0,
                "description": "Otp block7 word8 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK7_W9": {
              "APB2OTP_BLOCK7_W9": {
                "bit": 0,
                "description": "Otp block7 word9 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK7_W10": {
              "APB2OTP_BLOCK7_W10": {
                "bit": 0,
                "description": "Otp block7 word10 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK7_W11": {
              "APB2OTP_BLOCK7_W11": {
                "bit": 0,
                "description": "Otp block7 word11 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK8_W1": {
              "APB2OTP_BLOCK8_W1": {
                "bit": 0,
                "description": "Otp block8 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK8_W2": {
              "APB2OTP_BLOCK8_W2": {
                "bit": 0,
                "description": "Otp block8 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK8_W3": {
              "APB2OTP_BLOCK8_W3": {
                "bit": 0,
                "description": "Otp block8 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK8_W4": {
              "APB2OTP_BLOCK8_W4": {
                "bit": 0,
                "description": "Otp block8 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK8_W5": {
              "APB2OTP_BLOCK8_W5": {
                "bit": 0,
                "description": "Otp block8 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK8_W6": {
              "APB2OTP_BLOCK8_W6": {
                "bit": 0,
                "description": "Otp block8 word6 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK8_W7": {
              "APB2OTP_BLOCK8_W7": {
                "bit": 0,
                "description": "Otp block8 word7 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK8_W8": {
              "APB2OTP_BLOCK8_W8": {
                "bit": 0,
                "description": "Otp block8 word8 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK8_W9": {
              "APB2OTP_BLOCK8_W9": {
                "bit": 0,
                "description": "Otp block8 word9 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK8_W10": {
              "APB2OTP_BLOCK8_W10": {
                "bit": 0,
                "description": "Otp block8 word10 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK8_W11": {
              "APB2OTP_BLOCK8_W11": {
                "bit": 0,
                "description": "Otp block8 word11 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK9_W1": {
              "APB2OTP_BLOCK9_W1": {
                "bit": 0,
                "description": "Otp block9 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK9_W2": {
              "APB2OTP_BLOCK9_W2": {
                "bit": 0,
                "description": "Otp block9 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK9_W3": {
              "APB2OTP_BLOCK9_W3": {
                "bit": 0,
                "description": "Otp block9 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK9_W4": {
              "APB2OTP_BLOCK9_W4": {
                "bit": 0,
                "description": "Otp block9 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK9_W5": {
              "APB2OTP_BLOCK9_W5": {
                "bit": 0,
                "description": "Otp block9 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK9_W6": {
              "APB2OTP_BLOCK9_W6": {
                "bit": 0,
                "description": "Otp block9 word6 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK9_W7": {
              "APB2OTP_BLOCK9_W7": {
                "bit": 0,
                "description": "Otp block9 word7 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK9_W8": {
              "APB2OTP_BLOCK9_W8": {
                "bit": 0,
                "description": "Otp block9 word8 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK9_W9": {
              "APB2OTP_BLOCK9_W9": {
                "bit": 0,
                "description": "Otp block9 word9 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK9_W10": {
              "APB2OTP_BLOCK9_W10": {
                "bit": 0,
                "description": "Otp block9 word10 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK9_W11": {
              "APB2OTP_BLOCK9_W11": {
                "bit": 0,
                "description": "Otp block9 word11 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK10_W1": {
              "APB2OTP_BLOCK10_W1": {
                "bit": 0,
                "description": "Otp block10 word1 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK10_W2": {
              "APB2OTP_BLOCK10_W2": {
                "bit": 0,
                "description": "Otp block10 word2 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK10_W3": {
              "APB2OTP_BLOCK10_W3": {
                "bit": 0,
                "description": "Otp block10 word3 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK10_W4": {
              "APB2OTP_BLOCK10_W4": {
                "bit": 0,
                "description": "Otp block10 word4 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK10_W5": {
              "APB2OTP_BLOCK10_W5": {
                "bit": 0,
                "description": "Otp block10 word5 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK10_W6": {
              "APB2OTP_BLOCK10_W6": {
                "bit": 0,
                "description": "Otp block10 word6 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK10_W7": {
              "APB2OTP_BLOCK10_W7": {
                "bit": 0,
                "description": "Otp block10 word7 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK10_W8": {
              "APB2OTP_BLOCK10_W8": {
                "bit": 0,
                "description": "Otp block10 word8 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK10_W9": {
              "APB2OTP_BLOCK10_W9": {
                "bit": 0,
                "description": "Otp block10 word9 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK10_W10": {
              "APB2OTP_BLOCK19_W10": {
                "bit": 0,
                "description": "Otp block10 word10 data.",
                "width": 32
              }
            },
            "APB2OTP_BLK10_W11": {
              "APB2OTP_BLOCK10_W11": {
                "bit": 0,
                "description": "Otp block10 word11 data.",
                "width": 32
              }
            },
            "APB2OTP_EN": {
              "APB2OTP_APB2OTP_EN": {
                "bit": 0,
                "description": "Apb2otp mode enable signal."
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x500E0000",
              "irq": 74
            },
            {
              "name": "GPIO_SD",
              "base": "0x500E0F00"
            },
            {
              "name": "LP_GPIO",
              "base": "0x5012A000",
              "irq": 10
            }
          ],
          "registers": {
            "BT_SELECT": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO bit select register"
            },
            "OUT": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO output register for GPIO0-31"
            },
            "OUT_W1TS": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO output set register for GPIO0-31"
            },
            "OUT_W1TC": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO output clear register for GPIO0-31"
            },
            "OUT1": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO output register for GPIO32-56"
            },
            "OUT1_W1TS": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO output set register for GPIO32-56"
            },
            "OUT1_W1TC": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO output clear register for GPIO32-56"
            },
            "ENABLE": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO output enable register for GPIO0-31"
            },
            "ENABLE_W1TS": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO output enable set register for GPIO0-31"
            },
            "ENABLE_W1TC": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO output enable clear register for GPIO0-31"
            },
            "ENABLE1": {
              "offset": "0x2C",
              "size": 32,
              "description": "GPIO output enable register for GPIO32-56"
            },
            "ENABLE1_W1TS": {
              "offset": "0x30",
              "size": 32,
              "description": "GPIO output enable set register for GPIO32-56"
            },
            "ENABLE1_W1TC": {
              "offset": "0x34",
              "size": 32,
              "description": "GPIO output enable clear register for GPIO32-56"
            },
            "STRAP": {
              "offset": "0x38",
              "size": 32,
              "description": "pad strapping register"
            },
            "IN": {
              "offset": "0x3C",
              "size": 32,
              "description": "GPIO input register for GPIO0-31"
            },
            "IN1": {
              "offset": "0x40",
              "size": 32,
              "description": "GPIO input register for GPIO32-56"
            },
            "STATUS": {
              "offset": "0x44",
              "size": 32,
              "description": "GPIO interrupt status register for GPIO0-31"
            },
            "STATUS_W1TS": {
              "offset": "0x48",
              "size": 32,
              "description": "GPIO interrupt status set register for GPIO0-31"
            },
            "STATUS_W1TC": {
              "offset": "0x4C",
              "size": 32,
              "description": "GPIO interrupt status clear register for GPIO0-31"
            },
            "STATUS1": {
              "offset": "0x50",
              "size": 32,
              "description": "GPIO interrupt status register for GPIO32-56"
            },
            "STATUS1_W1TS": {
              "offset": "0x54",
              "size": 32,
              "description": "GPIO interrupt status set register for GPIO32-56"
            },
            "STATUS1_W1TC": {
              "offset": "0x58",
              "size": 32,
              "description": "GPIO interrupt status clear register for GPIO32-56"
            },
            "INTR_0": {
              "offset": "0x5C",
              "size": 32,
              "description": "GPIO interrupt 0 status register for GPIO0-31"
            },
            "INTR1_0": {
              "offset": "0x60",
              "size": 32,
              "description": "GPIO interrupt 0 status register for GPIO32-56"
            },
            "INTR_1": {
              "offset": "0x64",
              "size": 32,
              "description": "GPIO interrupt 1 status register for GPIO0-31"
            },
            "INTR1_1": {
              "offset": "0x68",
              "size": 32,
              "description": "GPIO interrupt 1 status register for GPIO32-56"
            },
            "STATUS_NEXT": {
              "offset": "0x6C",
              "size": 32,
              "description": "GPIO interrupt source register for GPIO0-31"
            },
            "STATUS_NEXT1": {
              "offset": "0x70",
              "size": 32,
              "description": "GPIO interrupt source register for GPIO32-56"
            },
            "PIN%s": {
              "offset": "0x74",
              "size": 32,
              "description": "GPIO pin configuration register"
            },
            "FUNC%s_OUT_SEL_CFG": {
              "offset": "0x558",
              "size": 32,
              "description": "GPIO output function select register"
            },
            "INTR_2": {
              "offset": "0x63C",
              "size": 32,
              "description": "GPIO interrupt 2 status register for GPIO0-31"
            },
            "INTR1_2": {
              "offset": "0x640",
              "size": 32,
              "description": "GPIO interrupt 2 status register for GPIO32-56"
            },
            "INTR_3": {
              "offset": "0x644",
              "size": 32,
              "description": "GPIO interrupt 3 status register for GPIO0-31"
            },
            "INTR1_3": {
              "offset": "0x648",
              "size": 32,
              "description": "GPIO interrupt 3 status register for GPIO32-56"
            },
            "CLOCK_GATE": {
              "offset": "0x64C",
              "size": 32,
              "description": "GPIO clock gate register"
            },
            "INT_RAW": {
              "offset": "0x700",
              "size": 32,
              "description": "analog comparator interrupt raw"
            },
            "INT_ST": {
              "offset": "0x704",
              "size": 32,
              "description": "analog comparator interrupt status"
            },
            "INT_ENA": {
              "offset": "0x708",
              "size": 32,
              "description": "analog comparator interrupt enable"
            },
            "INT_CLR": {
              "offset": "0x70C",
              "size": 32,
              "description": "analog comparator interrupt clear"
            },
            "ZERO_DET0_FILTER_CNT": {
              "offset": "0x710",
              "size": 32,
              "description": "GPIO analog comparator zero detect filter count"
            },
            "ZERO_DET1_FILTER_CNT": {
              "offset": "0x714",
              "size": 32,
              "description": "GPIO analog comparator zero detect filter count"
            },
            "SEND_SEQ": {
              "offset": "0x718",
              "size": 32,
              "description": "High speed sdio pad bist send sequence"
            },
            "RECIVE_SEQ": {
              "offset": "0x71C",
              "size": 32,
              "description": "High speed sdio pad bist recive sequence"
            },
            "BISTIN_SEL": {
              "offset": "0x720",
              "size": 32,
              "description": "High speed sdio pad bist in pad sel"
            },
            "BIST_CTRL": {
              "offset": "0x724",
              "size": 32,
              "description": "High speed sdio pad bist control"
            },
            "DATE": {
              "offset": "0x7FC",
              "size": 32,
              "description": "GPIO version register"
            },
            "FUNC%s_IN_SEL_CFG": {
              "offset": "0x15C",
              "size": 32,
              "description": "GPIO input function configuration register"
            }
          },
          "bits": {
            "BT_SELECT": {
              "BT_SEL": {
                "bit": 0,
                "description": "GPIO bit select register",
                "width": 32
              }
            },
            "OUT": {
              "DATA_ORIG": {
                "bit": 0,
                "description": "GPIO output register for GPIO0-31",
                "width": 32
              }
            },
            "OUT_W1TS": {
              "OUT_W1TS": {
                "bit": 0,
                "description": "GPIO output set register for GPIO0-31",
                "width": 32
              }
            },
            "OUT_W1TC": {
              "OUT_W1TC": {
                "bit": 0,
                "description": "GPIO output clear register for GPIO0-31",
                "width": 32
              }
            },
            "OUT1": {
              "DATA_ORIG": {
                "bit": 0,
                "description": "GPIO output register for GPIO32-56",
                "width": 25
              }
            },
            "OUT1_W1TS": {
              "OUT1_W1TS": {
                "bit": 0,
                "description": "GPIO output set register for GPIO32-56",
                "width": 25
              }
            },
            "OUT1_W1TC": {
              "OUT1_W1TC": {
                "bit": 0,
                "description": "GPIO output clear register for GPIO32-56",
                "width": 25
              }
            },
            "ENABLE": {
              "DATA": {
                "bit": 0,
                "description": "GPIO output enable register for GPIO0-31",
                "width": 32
              }
            },
            "ENABLE_W1TS": {
              "ENABLE_W1TS": {
                "bit": 0,
                "description": "GPIO output enable set register for GPIO0-31",
                "width": 32
              }
            },
            "ENABLE_W1TC": {
              "ENABLE_W1TC": {
                "bit": 0,
                "description": "GPIO output enable clear register for GPIO0-31",
                "width": 32
              }
            },
            "ENABLE1": {
              "DATA": {
                "bit": 0,
                "description": "GPIO output enable register for GPIO32-56",
                "width": 25
              }
            },
            "ENABLE1_W1TS": {
              "ENABLE1_W1TS": {
                "bit": 0,
                "description": "GPIO output enable set register for GPIO32-56",
                "width": 25
              }
            },
            "ENABLE1_W1TC": {
              "ENABLE1_W1TC": {
                "bit": 0,
                "description": "GPIO output enable clear register for GPIO32-56",
                "width": 25
              }
            },
            "STRAP": {
              "STRAPPING": {
                "bit": 0,
                "description": "pad strapping register",
                "width": 16
              }
            },
            "IN": {
              "DATA_NEXT": {
                "bit": 0,
                "description": "GPIO input register for GPIO0-31",
                "width": 32
              }
            },
            "IN1": {
              "DATA_NEXT": {
                "bit": 0,
                "description": "GPIO input register for GPIO32-56",
                "width": 25
              }
            },
            "STATUS": {
              "INTERRUPT": {
                "bit": 0,
                "description": "GPIO interrupt status register for GPIO0-31",
                "width": 32
              }
            },
            "STATUS_W1TS": {
              "STATUS_W1TS": {
                "bit": 0,
                "description": "GPIO interrupt status set register for GPIO0-31",
                "width": 32
              }
            },
            "STATUS_W1TC": {
              "STATUS_W1TC": {
                "bit": 0,
                "description": "GPIO interrupt status clear register for GPIO0-31",
                "width": 32
              }
            },
            "STATUS1": {
              "INTERRUPT": {
                "bit": 0,
                "description": "GPIO interrupt status register for GPIO32-56",
                "width": 25
              }
            },
            "STATUS1_W1TS": {
              "STATUS1_W1TS": {
                "bit": 0,
                "description": "GPIO interrupt status set register for GPIO32-56",
                "width": 25
              }
            },
            "STATUS1_W1TC": {
              "STATUS1_W1TC": {
                "bit": 0,
                "description": "GPIO interrupt status clear register for GPIO32-56",
                "width": 25
              }
            },
            "INTR_0": {
              "INT_0": {
                "bit": 0,
                "description": "GPIO interrupt 0 status register for GPIO0-31",
                "width": 32
              }
            },
            "INTR1_0": {
              "INT1_0": {
                "bit": 0,
                "description": "GPIO interrupt 0 status register for GPIO32-56",
                "width": 25
              }
            },
            "INTR_1": {
              "INT_1": {
                "bit": 0,
                "description": "GPIO interrupt 1 status register for GPIO0-31",
                "width": 32
              }
            },
            "INTR1_1": {
              "INT1_1": {
                "bit": 0,
                "description": "GPIO interrupt 1 status register for GPIO32-56",
                "width": 25
              }
            },
            "STATUS_NEXT": {
              "STATUS_INTERRUPT_NEXT": {
                "bit": 0,
                "description": "GPIO interrupt source register for GPIO0-31",
                "width": 32
              }
            },
            "STATUS_NEXT1": {
              "STATUS_INTERRUPT_NEXT1": {
                "bit": 0,
                "description": "GPIO interrupt source register for GPIO32-56",
                "width": 25
              }
            },
            "PIN%s": {
              "SYNC2_BYPASS": {
                "bit": 0,
                "description": "set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge.",
                "width": 2
              },
              "PAD_DRIVER": {
                "bit": 2,
                "description": "set this bit to select pad driver. 1:open-drain. 0:normal."
              },
              "SYNC1_BYPASS": {
                "bit": 3,
                "description": "set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge.",
                "width": 2
              },
              "INT_TYPE": {
                "bit": 7,
                "description": "set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid at high level",
                "width": 3
              },
              "WAKEUP_ENABLE": {
                "bit": 10,
                "description": "set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)"
              },
              "CONFIG": {
                "bit": 11,
                "description": "reserved",
                "width": 2
              },
              "INT_ENA": {
                "bit": 13,
                "description": "set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded) interrupt.",
                "width": 5
              }
            },
            "FUNC%s_OUT_SEL_CFG": {
              "OUT_SEL": {
                "bit": 0,
                "description": "The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-255: output of GPIO[n] equals input of peripheral[s]. s=256: output of GPIO[n] equals GPIO_OUT_REG[n].",
                "width": 9
              },
              "INV_SEL": {
                "bit": 9,
                "description": "set this bit to invert output signal.1:invert.0:not invert."
              },
              "OEN_SEL": {
                "bit": 10,
                "description": "set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output enable signal.0:use peripheral output enable signal."
              },
              "OEN_INV_SEL": {
                "bit": 11,
                "description": "set this bit to invert output enable signal.1:invert.0:not invert."
              }
            },
            "INTR_2": {
              "INT_2": {
                "bit": 0,
                "description": "GPIO interrupt 2 status register for GPIO0-31",
                "width": 32
              }
            },
            "INTR1_2": {
              "INT1_2": {
                "bit": 0,
                "description": "GPIO interrupt 2 status register for GPIO32-56",
                "width": 25
              }
            },
            "INTR_3": {
              "INT_3": {
                "bit": 0,
                "description": "GPIO interrupt 3 status register for GPIO0-31",
                "width": 32
              }
            },
            "INTR1_3": {
              "INT1_3": {
                "bit": 0,
                "description": "GPIO interrupt 3 status register for GPIO32-56",
                "width": 25
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "set this bit to enable GPIO clock gate"
              }
            },
            "INT_RAW": {
              "COMP0_NEG_INT_RAW": {
                "bit": 0,
                "description": "analog comparator pos edge interrupt raw"
              },
              "COMP0_POS_INT_RAW": {
                "bit": 1,
                "description": "analog comparator neg edge interrupt raw"
              },
              "COMP0_ALL_INT_RAW": {
                "bit": 2,
                "description": "analog comparator neg or pos edge interrupt raw"
              },
              "COMP1_NEG_INT_RAW": {
                "bit": 3,
                "description": "analog comparator pos edge interrupt raw"
              },
              "COMP1_POS_INT_RAW": {
                "bit": 4,
                "description": "analog comparator neg edge interrupt raw"
              },
              "COMP1_ALL_INT_RAW": {
                "bit": 5,
                "description": "analog comparator neg or pos edge interrupt raw"
              },
              "BISTOK_INT_RAW": {
                "bit": 6,
                "description": "pad bistok interrupt raw"
              },
              "BISTFAIL_INT_RAW": {
                "bit": 7,
                "description": "pad bistfail interrupt raw"
              }
            },
            "INT_ST": {
              "COMP0_NEG_INT_ST": {
                "bit": 0,
                "description": "analog comparator pos edge interrupt status"
              },
              "COMP0_POS_INT_ST": {
                "bit": 1,
                "description": "analog comparator neg edge interrupt status"
              },
              "COMP0_ALL_INT_ST": {
                "bit": 2,
                "description": "analog comparator neg or pos edge interrupt status"
              },
              "COMP1_NEG_INT_ST": {
                "bit": 3,
                "description": "analog comparator pos edge interrupt status"
              },
              "COMP1_POS_INT_ST": {
                "bit": 4,
                "description": "analog comparator neg edge interrupt status"
              },
              "COMP1_ALL_INT_ST": {
                "bit": 5,
                "description": "analog comparator neg or pos edge interrupt status"
              },
              "BISTOK_INT_ST": {
                "bit": 6,
                "description": "pad bistok interrupt status"
              },
              "BISTFAIL_INT_ST": {
                "bit": 7,
                "description": "pad bistfail interrupt status"
              }
            },
            "INT_ENA": {
              "COMP0_NEG_INT_ENA": {
                "bit": 0,
                "description": "analog comparator pos edge interrupt enable"
              },
              "COMP0_POS_INT_ENA": {
                "bit": 1,
                "description": "analog comparator neg edge interrupt enable"
              },
              "COMP0_ALL_INT_ENA": {
                "bit": 2,
                "description": "analog comparator neg or pos edge interrupt enable"
              },
              "COMP1_NEG_INT_ENA": {
                "bit": 3,
                "description": "analog comparator pos edge interrupt enable"
              },
              "COMP1_POS_INT_ENA": {
                "bit": 4,
                "description": "analog comparator neg edge interrupt enable"
              },
              "COMP1_ALL_INT_ENA": {
                "bit": 5,
                "description": "analog comparator neg or pos edge interrupt enable"
              },
              "BISTOK_INT_ENA": {
                "bit": 6,
                "description": "pad bistok interrupt enable"
              },
              "BISTFAIL_INT_ENA": {
                "bit": 7,
                "description": "pad bistfail interrupt enable"
              }
            },
            "INT_CLR": {
              "COMP0_NEG_INT_CLR": {
                "bit": 0,
                "description": "analog comparator pos edge interrupt clear"
              },
              "COMP0_POS_INT_CLR": {
                "bit": 1,
                "description": "analog comparator neg edge interrupt clear"
              },
              "COMP0_ALL_INT_CLR": {
                "bit": 2,
                "description": "analog comparator neg or pos edge interrupt clear"
              },
              "COMP1_NEG_INT_CLR": {
                "bit": 3,
                "description": "analog comparator pos edge interrupt clear"
              },
              "COMP1_POS_INT_CLR": {
                "bit": 4,
                "description": "analog comparator neg edge interrupt clear"
              },
              "COMP1_ALL_INT_CLR": {
                "bit": 5,
                "description": "analog comparator neg or pos edge interrupt clear"
              },
              "BISTOK_INT_CLR": {
                "bit": 6,
                "description": "pad bistok interrupt enable"
              },
              "BISTFAIL_INT_CLR": {
                "bit": 7,
                "description": "pad bistfail interrupt enable"
              }
            },
            "ZERO_DET0_FILTER_CNT": {
              "ZERO_DET0_FILTER_CNT": {
                "bit": 0,
                "description": "GPIO analog comparator zero detect filter count",
                "width": 32
              }
            },
            "ZERO_DET1_FILTER_CNT": {
              "ZERO_DET1_FILTER_CNT": {
                "bit": 0,
                "description": "GPIO analog comparator zero detect filter count",
                "width": 32
              }
            },
            "SEND_SEQ": {
              "SEND_SEQ": {
                "bit": 0,
                "description": "High speed sdio pad bist send sequence",
                "width": 32
              }
            },
            "RECIVE_SEQ": {
              "RECIVE_SEQ": {
                "bit": 0,
                "description": "High speed sdio pad bist recive sequence",
                "width": 32
              }
            },
            "BISTIN_SEL": {
              "BISTIN_SEL": {
                "bit": 0,
                "description": "High speed sdio pad bist in pad sel 0:pad39, 1: pad40...",
                "width": 4
              }
            },
            "BIST_CTRL": {
              "BIST_PAD_OE": {
                "bit": 0,
                "description": "High speed sdio pad bist out pad oe"
              },
              "BIST_START": {
                "bit": 1,
                "description": "High speed sdio pad bist start"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "version register",
                "width": 28
              }
            },
            "FUNC%s_IN_SEL_CFG": {
              "IN_SEL": {
                "bit": 0,
                "description": "set this value: s=0-56: connect GPIO[s] to this port. s=0x3F: set this port always high level. s=0x3E: set this port always low level.",
                "width": 6
              },
              "IN_INV_SEL": {
                "bit": 6,
                "description": "set this bit to invert input signal. 1:invert. 0:not invert."
              },
              "SEL": {
                "bit": 7,
                "description": "set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO."
              }
            }
          }
        },
        "H264": {
          "instances": [
            {
              "name": "H264",
              "base": "0x50084000",
              "irq": 126
            }
          ],
          "registers": {
            "SYS_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "H264 system level control register."
            },
            "GOP_CONF": {
              "offset": "0x04",
              "size": 32,
              "description": "GOP related configuration register."
            },
            "A_SYS_MB_RES": {
              "offset": "0x08",
              "size": 32,
              "description": "Video A horizontal and vertical MB resolution register."
            },
            "A_SYS_CONF": {
              "offset": "0x0C",
              "size": 32,
              "description": "Video A system level configuration register."
            },
            "A_DECI_SCORE": {
              "offset": "0x10",
              "size": 32,
              "description": "Video A luma and chroma MB decimate score Register."
            },
            "A_DECI_SCORE_OFFSET": {
              "offset": "0x14",
              "size": 32,
              "description": "Video A luma and chroma MB decimate score offset Register."
            },
            "A_RC_CONF0": {
              "offset": "0x18",
              "size": 32,
              "description": "Video A rate control configuration register0."
            },
            "A_RC_CONF1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Video A rate control configuration register1."
            },
            "A_DB_BYPASS": {
              "offset": "0x20",
              "size": 32,
              "description": "Video A Deblocking bypass register"
            },
            "A_ROI_REGION0": {
              "offset": "0x24",
              "size": 32,
              "description": "Video A H264 ROI region0 range configure register."
            },
            "A_ROI_REGION1": {
              "offset": "0x28",
              "size": 32,
              "description": "Video A H264 ROI region1 range configure register."
            },
            "A_ROI_REGION2": {
              "offset": "0x2C",
              "size": 32,
              "description": "Video A H264 ROI region2 range configure register."
            },
            "A_ROI_REGION3": {
              "offset": "0x30",
              "size": 32,
              "description": "Video A H264 ROI region3 range configure register."
            },
            "A_ROI_REGION4": {
              "offset": "0x34",
              "size": 32,
              "description": "Video A H264 ROI region4 range configure register."
            },
            "A_ROI_REGION5": {
              "offset": "0x38",
              "size": 32,
              "description": "Video A H264 ROI region5 range configure register."
            },
            "A_ROI_REGION6": {
              "offset": "0x3C",
              "size": 32,
              "description": "Video A H264 ROI region6 range configure register."
            },
            "A_ROI_REGION7": {
              "offset": "0x40",
              "size": 32,
              "description": "Video A H264 ROI region7 range configure register."
            },
            "A_ROI_REGION0_3_QP": {
              "offset": "0x44",
              "size": 32,
              "description": "Video A H264 ROI region0, region1,region2,region3 QP register."
            },
            "A_ROI_REGION4_7_QP": {
              "offset": "0x48",
              "size": 32,
              "description": "Video A H264 ROI region4, region5,region6,region7 QP register."
            },
            "A_NO_ROI_REGION_QP_OFFSET": {
              "offset": "0x4C",
              "size": 32,
              "description": "Video A H264 no roi region QP register."
            },
            "A_ROI_CONFIG": {
              "offset": "0x50",
              "size": 32,
              "description": "Video A H264 ROI configure register."
            },
            "B_SYS_MB_RES": {
              "offset": "0x54",
              "size": 32,
              "description": "Video B horizontal and vertical MB resolution register."
            },
            "B_SYS_CONF": {
              "offset": "0x58",
              "size": 32,
              "description": "Video B system level configuration register."
            },
            "B_DECI_SCORE": {
              "offset": "0x5C",
              "size": 32,
              "description": "Video B luma and chroma MB decimate score Register."
            },
            "B_DECI_SCORE_OFFSET": {
              "offset": "0x60",
              "size": 32,
              "description": "Video B luma and chroma MB decimate score offset Register."
            },
            "B_RC_CONF0": {
              "offset": "0x64",
              "size": 32,
              "description": "Video B rate control configuration register0."
            },
            "B_RC_CONF1": {
              "offset": "0x68",
              "size": 32,
              "description": "Video B rate control configuration register1."
            },
            "B_DB_BYPASS": {
              "offset": "0x6C",
              "size": 32,
              "description": "Video B Deblocking bypass register"
            },
            "B_ROI_REGION0": {
              "offset": "0x70",
              "size": 32,
              "description": "Video B H264 ROI region0 range configure register."
            },
            "B_ROI_REGION1": {
              "offset": "0x74",
              "size": 32,
              "description": "Video B H264 ROI region1 range configure register."
            },
            "B_ROI_REGION2": {
              "offset": "0x78",
              "size": 32,
              "description": "Video B H264 ROI region2 range configure register."
            },
            "B_ROI_REGION3": {
              "offset": "0x7C",
              "size": 32,
              "description": "Video B H264 ROI region3 range configure register."
            },
            "B_ROI_REGION4": {
              "offset": "0x80",
              "size": 32,
              "description": "Video B H264 ROI region4 range configure register."
            },
            "B_ROI_REGION5": {
              "offset": "0x84",
              "size": 32,
              "description": "Video B H264 ROI region5 range configure register."
            },
            "B_ROI_REGION6": {
              "offset": "0x88",
              "size": 32,
              "description": "Video B H264 ROI region6 range configure register."
            },
            "B_ROI_REGION7": {
              "offset": "0x8C",
              "size": 32,
              "description": "Video B H264 ROI region7 range configure register."
            },
            "B_ROI_REGION0_3_QP": {
              "offset": "0x90",
              "size": 32,
              "description": "Video B H264 ROI region0, region1,region2,region3 QP register."
            },
            "B_ROI_REGION4_7_QP": {
              "offset": "0x94",
              "size": 32,
              "description": "Video B H264 ROI region4, region5,region6,region7 QP register."
            },
            "B_NO_ROI_REGION_QP_OFFSET": {
              "offset": "0x98",
              "size": 32,
              "description": "Video B H264 no roi region QP register."
            },
            "B_ROI_CONFIG": {
              "offset": "0x9C",
              "size": 32,
              "description": "Video B H264 ROI configure register."
            },
            "RC_STATUS0": {
              "offset": "0xA0",
              "size": 32,
              "description": "Rate control status register0."
            },
            "RC_STATUS1": {
              "offset": "0xA4",
              "size": 32,
              "description": "Rate control status register1."
            },
            "RC_STATUS2": {
              "offset": "0xA8",
              "size": 32,
              "description": "Rate control status register2."
            },
            "SLICE_HEADER_REMAIN": {
              "offset": "0xAC",
              "size": 32,
              "description": "Frame Slice Header remain bit register."
            },
            "SLICE_HEADER_BYTE_LENGTH": {
              "offset": "0xB0",
              "size": 32,
              "description": "Frame Slice Header byte length register."
            },
            "BS_THRESHOLD": {
              "offset": "0xB4",
              "size": 32,
              "description": "Bitstream buffer overflow threshold register"
            },
            "SLICE_HEADER_BYTE0": {
              "offset": "0xB8",
              "size": 32,
              "description": "Frame Slice Header byte low 32 bit  register."
            },
            "SLICE_HEADER_BYTE1": {
              "offset": "0xBC",
              "size": 32,
              "description": "Frame Slice Header byte high 32 bit  register."
            },
            "INT_RAW": {
              "offset": "0xC0",
              "size": 32,
              "description": "Interrupt raw status register"
            },
            "INT_ST": {
              "offset": "0xC4",
              "size": 32,
              "description": "Interrupt masked status register"
            },
            "INT_ENA": {
              "offset": "0xC8",
              "size": 32,
              "description": "Interrupt enable register"
            },
            "INT_CLR": {
              "offset": "0xCC",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "CONF": {
              "offset": "0xD0",
              "size": 32,
              "description": "General configuration register."
            },
            "MV_MERGE_CONFIG": {
              "offset": "0xD4",
              "size": 32,
              "description": "Mv merge configuration register."
            },
            "DEBUG_DMA_SEL": {
              "offset": "0xD8",
              "size": 32,
              "description": "Debug H264 DMA select register"
            },
            "SYS_STATUS": {
              "offset": "0xDC",
              "size": 32,
              "description": "System status register."
            },
            "FRAME_CODE_LENGTH": {
              "offset": "0xE0",
              "size": 32,
              "description": "Frame code byte length register."
            },
            "DEBUG_INFO0": {
              "offset": "0xE4",
              "size": 32,
              "description": "Debug information register0."
            },
            "DEBUG_INFO1": {
              "offset": "0xE8",
              "size": 32,
              "description": "Debug information register1."
            },
            "DEBUG_INFO2": {
              "offset": "0xEC",
              "size": 32,
              "description": "Debug information register2."
            },
            "DATE": {
              "offset": "0xF0",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "SYS_CTRL": {
              "FRAME_START": {
                "bit": 0,
                "description": "Configures whether or not to start encoding one frame.\\\\0: Invalid. No effect\\\\1: Start encoding one frame"
              },
              "DMA_MOVE_START": {
                "bit": 1,
                "description": "Configures whether or not to start moving reference data from external mem.\\\\0: Invalid. No effect\\\\1: H264 start moving two MB lines of reference frame from external mem to internal mem"
              },
              "FRAME_MODE": {
                "bit": 2,
                "description": "Configures H264 running mode. When field H264_DUAL_STREAM_MODE is set to 1, this field must be set to 1 too.\\\\0: GOP mode. Before every GOP first frame start, need reconfig reference frame DMA\\\\1: Frame mode. Before every frame start, need reconfig reference frame DMA"
              },
              "SYS_RST_PULSE": {
                "bit": 3,
                "description": "Configures whether or not to reset H264 ip.\\\\0: Invalid. No effect\\\\1: Reset H264 ip"
              }
            },
            "GOP_CONF": {
              "DUAL_STREAM_MODE": {
                "bit": 0,
                "description": "Configures whether or not to enable dual stream mode. When this field is set to 1,  H264_FRAME_MODE field must be set to 1 too.\\\\0: Normal mode\\\\1: Dual stream mode"
              },
              "GOP_NUM": {
                "bit": 1,
                "description": "Configures the frame number of one GOP.\\\\0: The frame number of one GOP is infinite\\\\Others: Actual frame number of one GOP",
                "width": 8
              }
            },
            "A_SYS_MB_RES": {
              "A_SYS_TOTAL_MB_Y": {
                "bit": 0,
                "description": "Configures video A vertical MB resolution.",
                "width": 7
              },
              "A_SYS_TOTAL_MB_X": {
                "bit": 7,
                "description": "Configures video A horizontal MB resolution.",
                "width": 7
              }
            },
            "A_SYS_CONF": {
              "A_DB_TMP_READY_TRIGGER_MB_NUM": {
                "bit": 0,
                "description": "Configures when to trigger  video A H264_DB_TMP_READY_INT. When the (MB number of written db temp+1) is greater than this filed in first MB line, trigger H264_DB_TMP_READY_INT. Min is 3.",
                "width": 7
              },
              "A_REC_READY_TRIGGER_MB_LINES": {
                "bit": 7,
                "description": "Configures when to trigger  video A H264_REC_READY_INT. When the MB line number of generated reconstruct pixel is greater than this filed, trigger H264_REC_READY_INT. Min is 4.",
                "width": 7
              },
              "A_INTRA_COST_CMP_OFFSET": {
                "bit": 14,
                "description": "Configures video A intra cost offset when I MB compared with P MB.",
                "width": 16
              }
            },
            "A_DECI_SCORE": {
              "A_C_DECI_SCORE": {
                "bit": 0,
                "description": "Configures video A chroma MB decimate score. When chroma score is smaller than it, chroma decimate will be enable.",
                "width": 10
              },
              "A_L_DECI_SCORE": {
                "bit": 10,
                "description": "Configures video A luma MB decimate score. When luma score is smaller than it, luma decimate will be enable.",
                "width": 10
              }
            },
            "A_DECI_SCORE_OFFSET": {
              "A_I16X16_DECI_SCORE_OFFSET": {
                "bit": 0,
                "description": "Configures video A i16x16 MB decimate score offset. This offset will be added to i16x16 MB score.",
                "width": 6
              },
              "A_I_CHROMA_DECI_SCORE_OFFSET": {
                "bit": 6,
                "description": "Configures video A I chroma MB decimate score offset. This offset will be added to I chroma MB score.",
                "width": 6
              },
              "A_P16X16_DECI_SCORE_OFFSET": {
                "bit": 12,
                "description": "Configures video A p16x16 MB decimate score offset. This offset will be added to p16x16 MB score.",
                "width": 6
              },
              "A_P_CHROMA_DECI_SCORE_OFFSET": {
                "bit": 18,
                "description": "Configures video A p chroma MB decimate score offset. This offset will be added to p chroma MB score.",
                "width": 6
              }
            },
            "A_RC_CONF0": {
              "A_QP": {
                "bit": 0,
                "description": "Configures video A frame level initial luma QP value.",
                "width": 6
              },
              "A_RATE_CTRL_U": {
                "bit": 6,
                "description": "Configures video A parameter U value. U = int((float) u << 8).",
                "width": 16
              },
              "A_MB_RATE_CTRL_EN": {
                "bit": 22,
                "description": "Configures video A whether or not to open macro block rate ctrl.\\\\1:Open the macro block rate ctrl\\\\1:Close the macro block rate ctrl."
              }
            },
            "A_RC_CONF1": {
              "A_CHROMA_DC_QP_DELTA": {
                "bit": 0,
                "description": "Configures video A chroma DC QP offset based on Chroma QP. Chroma DC QP = Chroma QP(after map) + reg_chroma_dc_qp_delta.",
                "width": 3
              },
              "A_CHROMA_QP_DELTA": {
                "bit": 3,
                "description": "Configures video A chroma QP offset based on luma QP. Chroma QP(before map) = Luma QP + reg_chroma_qp_delta.",
                "width": 4
              },
              "A_QP_MIN": {
                "bit": 7,
                "description": "Configures video A allowed luma QP min value.",
                "width": 6
              },
              "A_QP_MAX": {
                "bit": 13,
                "description": "Configures video A allowed luma QP max value.",
                "width": 6
              },
              "A_MAD_FRAME_PRED": {
                "bit": 19,
                "description": "Configures vdieo A frame level predicted MB MAD value.",
                "width": 12
              }
            },
            "A_DB_BYPASS": {
              "A_BYPASS_DB_FILTER": {
                "bit": 0,
                "description": "Configures whether or not to bypass video A deblcoking filter. \\\\0: Open the deblock filter\\\\1: Close the deblock filter"
              }
            },
            "A_ROI_REGION0": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 0 in Video A.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 0 in Video A.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 0 in Video A.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 0 in Video A.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video A ROI of region 0 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "A_ROI_REGION1": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 1 in Video A.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 1 in Video A.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 1 in Video A.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 1 in Video A.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video A ROI of region 1 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "A_ROI_REGION2": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 2 in Video A.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 2 in Video A.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 2 in Video A.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 2 in Video A.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video A ROI of region 2 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "A_ROI_REGION3": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 3 in Video A.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 3 in Video A.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 3 in video A.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 3 in video A.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video A ROI of region 3 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "A_ROI_REGION4": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 4 in Video A.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 4 in Video A.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 4 in video A.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 4 in video A.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video A ROI of region 4 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "A_ROI_REGION5": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontial start macroblocks of region 5 video A.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 5 video A.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 5 video A.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 5 in video A.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video A ROI of region 5 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "A_ROI_REGION6": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontial start macroblocks of region 6 video A.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 6 in video A.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 6 in video A.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 6 in video A.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video A ROI of region 6 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "A_ROI_REGION7": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 7 in video A.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 7 in video A.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 7 in video A.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 7 in video A.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video A ROI of region 7 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "A_ROI_REGION0_3_QP": {
              "A_ROI_REGION0_QP": {
                "bit": 0,
                "description": "Configure H264 ROI region0 qp in video A,fixed qp or delta qp.",
                "width": 7
              },
              "A_ROI_REGION1_QP": {
                "bit": 7,
                "description": "Configure H264 ROI region1 qp in video A,fixed qp or delta qp.",
                "width": 7
              },
              "A_ROI_REGION2_QP": {
                "bit": 14,
                "description": "Configure H264 ROI region2 qp in video A,fixed qp or delta qp.",
                "width": 7
              },
              "A_ROI_REGION3_QP": {
                "bit": 21,
                "description": "Configure H264 ROI region3 qp in video A,fixed qp or delta qp.",
                "width": 7
              }
            },
            "A_ROI_REGION4_7_QP": {
              "A_ROI_REGION4_QP": {
                "bit": 0,
                "description": "Configure H264 ROI region4 qp in video A,fixed qp or delta qp.",
                "width": 7
              },
              "A_ROI_REGION5_QP": {
                "bit": 7,
                "description": "Configure H264 ROI region5 qp in video A,fixed qp or delta qp.",
                "width": 7
              },
              "A_ROI_REGION6_QP": {
                "bit": 14,
                "description": "Configure H264 ROI region6 qp in video A,fixed qp or delta qp.",
                "width": 7
              },
              "A_ROI_REGION7_QP": {
                "bit": 21,
                "description": "Configure H264 ROI region7 qp in video A,fixed qp or delta qp.",
                "width": 7
              }
            },
            "A_NO_ROI_REGION_QP_OFFSET": {
              "A_NO_ROI_REGION_QP": {
                "bit": 0,
                "description": "Configure H264 no region qp in video A, delta qp.",
                "width": 7
              }
            },
            "A_ROI_CONFIG": {
              "A_ROI_EN": {
                "bit": 0,
                "description": "Configure whether or not to enable ROI in video A.\\\\0:not enable ROI\\\\1:enable ROI."
              },
              "A_ROI_MODE": {
                "bit": 1,
                "description": "Configure the mode of ROI in video A.\\\\0:fixed qp\\\\1:delta qp."
              }
            },
            "B_SYS_MB_RES": {
              "B_SYS_TOTAL_MB_Y": {
                "bit": 0,
                "description": "Configures video B vertical MB resolution.",
                "width": 7
              },
              "B_SYS_TOTAL_MB_X": {
                "bit": 7,
                "description": "Configures video B horizontal MB resolution.",
                "width": 7
              }
            },
            "B_SYS_CONF": {
              "B_DB_TMP_READY_TRIGGER_MB_NUM": {
                "bit": 0,
                "description": "Configures when to trigger  video B H264_DB_TMP_READY_INT. When the (MB number of written db temp+1) is greater than this filed in first MB line, trigger H264_DB_TMP_READY_INT. Min is 3.",
                "width": 7
              },
              "B_REC_READY_TRIGGER_MB_LINES": {
                "bit": 7,
                "description": "Configures when to trigger  video B H264_REC_READY_INT. When the MB line number of generated reconstruct pixel is greater than this filed, trigger H264_REC_READY_INT. Min is 4.",
                "width": 7
              },
              "B_INTRA_COST_CMP_OFFSET": {
                "bit": 14,
                "description": "Configures video B intra cost offset when I MB compared with P MB.",
                "width": 16
              }
            },
            "B_DECI_SCORE": {
              "B_C_DECI_SCORE": {
                "bit": 0,
                "description": "Configures video B chroma MB decimate score. When chroma score is smaller than it, chroma decimate will be enable.",
                "width": 10
              },
              "B_L_DECI_SCORE": {
                "bit": 10,
                "description": "Configures video B luma MB decimate score. When luma score is smaller than it, luma decimate will be enable.",
                "width": 10
              }
            },
            "B_DECI_SCORE_OFFSET": {
              "B_I16X16_DECI_SCORE_OFFSET": {
                "bit": 0,
                "description": "Configures video B i16x16 MB decimate score offset. This offset will be added to i16x16 MB score.",
                "width": 6
              },
              "B_I_CHROMA_DECI_SCORE_OFFSET": {
                "bit": 6,
                "description": "Configures video B I chroma MB decimate score offset. This offset will be added to I chroma MB score.",
                "width": 6
              },
              "B_P16X16_DECI_SCORE_OFFSET": {
                "bit": 12,
                "description": "Configures video B p16x16 MB decimate score offset. This offset will be added to p16x16 MB score.",
                "width": 6
              },
              "B_P_CHROMA_DECI_SCORE_OFFSET": {
                "bit": 18,
                "description": "Configures video B p chroma MB decimate score offset. This offset will be added to p chroma MB score.",
                "width": 6
              }
            },
            "B_RC_CONF0": {
              "B_QP": {
                "bit": 0,
                "description": "Configures video B frame level initial luma QP value.",
                "width": 6
              },
              "B_RATE_CTRL_U": {
                "bit": 6,
                "description": "Configures video B parameter U value. U = int((float) u << 8).",
                "width": 16
              },
              "B_MB_RATE_CTRL_EN": {
                "bit": 22,
                "description": "Configures video A whether or not to open macro block rate ctrl.\\\\1:Open the macro block rate ctrl\\\\1:Close the macro block rate ctrl."
              }
            },
            "B_RC_CONF1": {
              "B_CHROMA_DC_QP_DELTA": {
                "bit": 0,
                "description": "Configures video B chroma DC QP offset based on Chroma QP. Chroma DC QP = Chroma QP(after map) + reg_chroma_dc_qp_delta.",
                "width": 3
              },
              "B_CHROMA_QP_DELTA": {
                "bit": 3,
                "description": "Configures video B chroma QP offset based on luma QP. Chroma QP(before map) = Luma QP + reg_chroma_qp_delta.",
                "width": 4
              },
              "B_QP_MIN": {
                "bit": 7,
                "description": "Configures video B allowed luma QP min value.",
                "width": 6
              },
              "B_QP_MAX": {
                "bit": 13,
                "description": "Configures video B allowed luma QP max value.",
                "width": 6
              },
              "B_MAD_FRAME_PRED": {
                "bit": 19,
                "description": "Configures vdieo B frame level predicted MB MAD value.",
                "width": 12
              }
            },
            "B_DB_BYPASS": {
              "B_BYPASS_DB_FILTER": {
                "bit": 0,
                "description": "Configures whether or not to bypass video B deblcoking filter. \\\\0: Open the deblock filter\\\\1: Close the deblock filter"
              }
            },
            "B_ROI_REGION0": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 0 in Video B.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 0 in Video B.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 0 in Video B.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 0 in Video B.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video B ROI of region 0 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "B_ROI_REGION1": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 1 in Video B.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 1 in Video B.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 1 in Video B.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 1 in Video B.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video B ROI of region 1 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "B_ROI_REGION2": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 2 in Video B.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 2 in Video B.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 2 in Video B.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 2 in Video B.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video B ROI of region 2 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "B_ROI_REGION3": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 3 in Video B.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 3 in Video B.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 3 in video B.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 3 in video B.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video B ROI of region 3 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "B_ROI_REGION4": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 4 in Video B.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 4 in Video B.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 4 in video B.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 4 in video B.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video B ROI of region 4 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "B_ROI_REGION5": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontial start macroblocks of region 5 video B.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 5 video B.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 5 video B.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 5 in video B.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video B ROI of region 5 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "B_ROI_REGION6": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontial start macroblocks of region 6 video B.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 6 in video B.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 6 in video B.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 6 in video B.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video B ROI of region 6 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "B_ROI_REGION7": {
              "X": {
                "bit": 0,
                "description": "Configures the horizontal start macroblocks of region 7 in video B.",
                "width": 7
              },
              "Y": {
                "bit": 7,
                "description": "Configures the  vertical start macroblocks of region 7 in video B.",
                "width": 7
              },
              "X_LEN": {
                "bit": 14,
                "description": "Configures the number of  macroblocks in horizontal direction of  the region 7 in video B.",
                "width": 7
              },
              "Y_LEN": {
                "bit": 21,
                "description": "Configures the number of  macroblocks in vertical direction of  the region 7 in video B.",
                "width": 7
              },
              "EN": {
                "bit": 28,
                "description": "Configures whether or not to open Video B ROI of region 7 .\\\\0:Close ROI\\\\1:Open ROI."
              }
            },
            "B_ROI_REGION0_3_QP": {
              "B_ROI_REGION0_QP": {
                "bit": 0,
                "description": "Configure H264 ROI region0 qp in video B,fixed qp or delta qp.",
                "width": 7
              },
              "B_ROI_REGION1_QP": {
                "bit": 7,
                "description": "Configure H264 ROI region1 qp in video B,fixed qp or delta qp.",
                "width": 7
              },
              "B_ROI_REGION2_QP": {
                "bit": 14,
                "description": "Configure H264 ROI region2 qp in video B,fixed qp or delta qp.",
                "width": 7
              },
              "B_ROI_REGION3_QP": {
                "bit": 21,
                "description": "Configure H264 ROI region3 qp in video B,fixed qp or delta qp.",
                "width": 7
              }
            },
            "B_ROI_REGION4_7_QP": {
              "B_ROI_REGION4_QP": {
                "bit": 0,
                "description": "Configure H264 ROI region4 qp in video B,fixed qp or delta qp.",
                "width": 7
              },
              "B_ROI_REGION5_QP": {
                "bit": 7,
                "description": "Configure H264 ROI region5 qp in video B,fixed qp or delta qp.",
                "width": 7
              },
              "B_ROI_REGION6_QP": {
                "bit": 14,
                "description": "Configure H264 ROI region6 qp in video B,fixed qp or delta qp.",
                "width": 7
              },
              "B_ROI_REGION7_QP": {
                "bit": 21,
                "description": "Configure H264 ROI region7 qp in video B,fixed qp or delta qp.",
                "width": 7
              }
            },
            "B_NO_ROI_REGION_QP_OFFSET": {
              "B_NO_ROI_REGION_QP": {
                "bit": 0,
                "description": "Configure H264 no region qp in video B, delta qp.",
                "width": 7
              }
            },
            "B_ROI_CONFIG": {
              "B_ROI_EN": {
                "bit": 0,
                "description": "Configure whether or not to enable ROI in video B.\\\\0:not enable ROI\\\\1:enable ROI."
              },
              "B_ROI_MODE": {
                "bit": 1,
                "description": "Configure the mode of ROI in video B.\\\\0:fixed qp\\\\1:delta qp."
              }
            },
            "RC_STATUS0": {
              "FRAME_MAD_SUM": {
                "bit": 0,
                "description": "Represents all MB actual MAD sum value of one frame.",
                "width": 21
              }
            },
            "RC_STATUS1": {
              "FRAME_ENC_BITS": {
                "bit": 0,
                "description": "Represents all MB actual encoding bits sum value of one frame.",
                "width": 27
              }
            },
            "RC_STATUS2": {
              "FRAME_QP_SUM": {
                "bit": 0,
                "description": "Represents all MB actual luma QP sum value of one frame.",
                "width": 19
              }
            },
            "SLICE_HEADER_REMAIN": {
              "SLICE_REMAIN_BITLENGTH": {
                "bit": 0,
                "description": "Configures Slice Header remain bit number",
                "width": 3
              },
              "SLICE_REMAIN_BIT": {
                "bit": 3,
                "description": "Configures Slice Header remain bit",
                "width": 8
              }
            },
            "SLICE_HEADER_BYTE_LENGTH": {
              "SLICE_BYTE_LENGTH": {
                "bit": 0,
                "description": "Configures Slice Header byte number",
                "width": 4
              }
            },
            "BS_THRESHOLD": {
              "BS_BUFFER_THRESHOLD": {
                "bit": 0,
                "description": "Configures bitstream buffer overflow threshold. This value should be bigger than the encode bytes of one 4x4 submb.",
                "width": 7
              }
            },
            "SLICE_HEADER_BYTE0": {
              "SLICE_BYTE_LSB": {
                "bit": 0,
                "description": "Configures Slice Header low 32 bit",
                "width": 32
              }
            },
            "SLICE_HEADER_BYTE1": {
              "SLICE_BYTE_MSB": {
                "bit": 0,
                "description": "Configures Slice Header high 32 bit",
                "width": 32
              }
            },
            "INT_RAW": {
              "DB_TMP_READY_INT_RAW": {
                "bit": 0,
                "description": "Raw status bit: The raw interrupt status of  H264_DB_TMP_READY_INT. Triggered when H264 written enough db tmp pixel."
              },
              "REC_READY_INT_RAW": {
                "bit": 1,
                "description": "Raw status bit: The raw interrupt status of  H264_REC_READY_INT. Triggered when H264 encoding enough reconstruct pixel."
              },
              "FRAME_DONE_INT_RAW": {
                "bit": 2,
                "description": "Raw status bit: The raw interrupt status of  H264_FRAME_DONE_INT. Triggered when H264 encoding one frame done."
              },
              "DMA_MOVE_2MB_LINE_DONE_INT_RAW": {
                "bit": 3,
                "description": "Raw status bit: The raw interrupt status of H264_DMA_MOVE_2MB_LINE_DONE_INT. Triggered when H264 move two MB lines of reference frame from external mem to internal mem done."
              }
            },
            "INT_ST": {
              "DB_TMP_READY_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status of H264_DB_TMP_READY_INT. Valid only when the H264_DB_TMP_READY_INT_ENA is set to 1."
              },
              "REC_READY_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status of H264_REC_READY_INT. Valid only when the H264_REC_READY_INT_ENA is set to 1."
              },
              "FRAME_DONE_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status of H264_FRAME_DONE_INT. Valid only when the H264_FRAME_DONE_INT_ENA is set to 1."
              },
              "DMA_MOVE_2MB_LINE_DONE_INT_ST": {
                "bit": 3,
                "description": "Masked status bit: The masked interrupt status of H264_DMA_MOVE_2MB_LINE_DONE_INT. Valid only when the H264_DMA_MOVE_2MB_LINE_DONE_INT_ENA is set to 1."
              }
            },
            "INT_ENA": {
              "DB_TMP_READY_INT_ENA": {
                "bit": 0,
                "description": "Write 1 to enable H264_DB_TMP_READY_INT."
              },
              "REC_READY_INT_ENA": {
                "bit": 1,
                "description": "Write 1 to enable H264_REC_READY_INT."
              },
              "FRAME_DONE_INT_ENA": {
                "bit": 2,
                "description": "Write 1 to enable H264_FRAME_DONE_INT."
              },
              "DMA_MOVE_2MB_LINE_DONE_INT_ENA": {
                "bit": 3,
                "description": "Enable bit: Write 1 to enable H264_DMA_MOVE_2MB_LINE_DONE_INT."
              }
            },
            "INT_CLR": {
              "DB_TMP_READY_INT_CLR": {
                "bit": 0,
                "description": "Write 1 to clear H264_DB_TMP_READY_INT."
              },
              "REC_READY_INT_CLR": {
                "bit": 1,
                "description": "Write 1 to clear H264_REC_READY_INT."
              },
              "FRAME_DONE_INT_CLR": {
                "bit": 2,
                "description": "Write 1 to clear H264_FRAME_DONE_INT."
              },
              "DMA_MOVE_2MB_LINE_DONE_INT_CLR": {
                "bit": 3,
                "description": "Clear bit: Write 1 to clear H264_DMA_MOVE_2MB_LINE_DONE_INT."
              }
            },
            "CONF": {
              "CLK_EN": {
                "bit": 0,
                "description": "Configures whether or not to open register clock gate.\\\\0: Open the clock gate only when application writes registers\\\\1: Force open the clock gate for register"
              },
              "REC_RAM_CLK_EN2": {
                "bit": 1,
                "description": "Configures whether or not to open the clock gate for rec ram2.\\\\0: Open the clock gate only when application writes or reads rec ram2\\\\1: Force open the clock gate for rec ram2"
              },
              "REC_RAM_CLK_EN1": {
                "bit": 2,
                "description": "Configures whether or not to open the clock gate for rec ram1.\\\\0: Open the clock gate only when application writes or reads rec ram1\\\\1: Force open the clock gate for rec ram1"
              },
              "QUANT_RAM_CLK_EN2": {
                "bit": 3,
                "description": "Configures whether or not to open the clock gate for quant ram2.\\\\0: Open the clock gate only when application writes or reads quant ram2\\\\1: Force open the clock gate for quant ram2"
              },
              "QUANT_RAM_CLK_EN1": {
                "bit": 4,
                "description": "Configures whether or not to open the clock gate for quant ram1.\\\\0: Open the clock gate only when application writes or reads quant ram1\\\\1: Force open the clock gate for quant ram1"
              },
              "PRE_RAM_CLK_EN": {
                "bit": 5,
                "description": "Configures whether or not to open the clock gate for pre ram.\\\\0: Open the clock gate only when application writes or reads pre ram\\\\1: Force open the clock gate for pre ram"
              },
              "MVD_RAM_CLK_EN": {
                "bit": 6,
                "description": "Configures whether or not to open the clock gate for mvd ram.\\\\0: Open the clock gate only when application writes or reads mvd ram\\\\1: Force open the clock gate for mvd ram"
              },
              "MC_RAM_CLK_EN": {
                "bit": 7,
                "description": "Configures whether or not to open the clock gate for mc ram.\\\\0: Open the clock gate only when application writes or reads mc ram\\\\1: Force open the clock gate for mc ram"
              },
              "REF_RAM_CLK_EN": {
                "bit": 8,
                "description": "Configures whether or not to open the clock gate for ref ram.\\\\0: Open the clock gate only when application writes or reads ref ram\\\\1: Force open the clock gate for ref ram"
              },
              "I4X4_REF_RAM_CLK_EN": {
                "bit": 9,
                "description": "Configures whether or not to open the clock gate for i4x4_mode ram.\\\\0: Open the clock gate only when application writes or reads i4x4_mode ram\\\\1: Force open the clock gate for i4x4_mode ram"
              },
              "IME_RAM_CLK_EN": {
                "bit": 10,
                "description": "Configures whether or not to open the clock gate for ime ram.\\\\0: Open the clock gate only when application writes or reads ime ram\\\\1: Force open the clock gate for ime ram"
              },
              "FME_RAM_CLK_EN": {
                "bit": 11,
                "description": "Configures whether or not to open the clock gate for fme ram.\\\\0: Open the clock gate only when application writes or readsfme ram\\\\1: Force open the clock gate for fme ram"
              },
              "FETCH_RAM_CLK_EN": {
                "bit": 12,
                "description": "Configures whether or not to open the clock gate for fetch ram.\\\\0: Open the clock gate only when application writes or reads fetch ram\\\\1: Force open the clock gate for fetch ram"
              },
              "DB_RAM_CLK_EN": {
                "bit": 13,
                "description": "Configures whether or not to open the clock gate for db ram.\\\\0: Open the clock gate only when application writes or reads db ram\\\\1: Force open the clock gate for db ram"
              },
              "CUR_MB_RAM_CLK_EN": {
                "bit": 14,
                "description": "Configures whether or not to open the clock gate for cur_mb ram.\\\\0: Open the clock gate only when application writes or reads cur_mb ram\\\\1: Force open the clock gate for cur_mb ram"
              },
              "CAVLC_RAM_CLK_EN": {
                "bit": 15,
                "description": "Configures whether or not to open the clock gate for cavlc ram.\\\\0: Open the clock gate only when application writes or reads cavlc ram\\\\1: Force open the clock gate for cavlc ram"
              },
              "IME_CLK_EN": {
                "bit": 16,
                "description": "Configures whether or not to open the clock gate for ime.\\\\0: Open the clock gate only when ime work\\\\1: Force open the clock gate for ime"
              },
              "FME_CLK_EN": {
                "bit": 17,
                "description": "Configures whether or not to open the clock gate for fme.\\\\0: Open the clock gate only when fme work\\\\1: Force open the clock gate for fme"
              },
              "MC_CLK_EN": {
                "bit": 18,
                "description": "Configures whether or not to open the clock gate for mc.\\\\0: Open the clock gate only when mc work\\\\1: Force open the clock gate for mc"
              },
              "INTERPOLATOR_CLK_EN": {
                "bit": 19,
                "description": "Configures whether or not to open the clock gate for interpolator.\\\\0: Open the clock gate only when interpolator work\\\\1: Force open the clock gate for interpolator"
              },
              "DB_CLK_EN": {
                "bit": 20,
                "description": "Configures whether or not to open the clock gate for deblocking filter.\\\\0: Open the clock gate only when deblocking filter work\\\\1: Force open the clock gate for deblocking filter"
              },
              "CLAVLC_CLK_EN": {
                "bit": 21,
                "description": "Configures whether or not to open the clock gate for cavlc.\\\\0: Open the clock gate only when cavlc work\\\\1: Force open the clock gate for cavlc"
              },
              "INTRA_CLK_EN": {
                "bit": 22,
                "description": "Configures whether or not to open the clock gate for intra.\\\\0: Open the clock gate only when intra work\\\\1: Force open the clock gate for intra"
              },
              "DECI_CLK_EN": {
                "bit": 23,
                "description": "Configures whether or not to open the clock gate for decimate.\\\\0: Open the clock gate only when decimate work\\\\1: Force open the clock gate for decimate"
              },
              "BS_CLK_EN": {
                "bit": 24,
                "description": "Configures whether or not to open the clock gate for bs buffer.\\\\0: Open the clock gate only when bs buffer work\\\\1: Force open the clock gate for bs buffer"
              },
              "MV_MERGE_CLK_EN": {
                "bit": 25,
                "description": "Configures whether or not to open the clock gate for mv merge.\\\\0: Open the clock gate only when mv merge work\\\\1: Force open the clock gate for mv merge"
              }
            },
            "MV_MERGE_CONFIG": {
              "MV_MERGE_TYPE": {
                "bit": 0,
                "description": "Configure mv merge type.\\\\0: merge p16x16 mv\\\\1: merge min mv\\\\2: merge max mv\\\\3: not valid.",
                "width": 2
              },
              "INT_MV_OUT_EN": {
                "bit": 2,
                "description": "Configure mv merge output integer part not zero mv or all part not zero mv.\\\\0: output all part not zero mv\\\\1: output integer part not zero mv."
              },
              "A_MV_MERGE_EN": {
                "bit": 3,
                "description": "Configure whether or not to enable video A mv merge.\\\\0: disable\\\\1: enable."
              },
              "B_MV_MERGE_EN": {
                "bit": 4,
                "description": "Configure whether or not to enable video B mv merge.\\\\0: disable\\\\1: enable."
              },
              "MB_VALID_NUM": {
                "bit": 5,
                "description": "Represents the valid mb number of mv merge output.",
                "width": 13
              }
            },
            "DEBUG_DMA_SEL": {
              "DBG_DMA_SEL": {
                "bit": 0,
                "description": "Every bit represents a dma in h264",
                "width": 8
              }
            },
            "SYS_STATUS": {
              "FRAME_NUM": {
                "bit": 0,
                "description": "Represents current frame number.",
                "width": 9
              },
              "DUAL_STREAM_SEL": {
                "bit": 9,
                "description": "Represents which register group is used for cur frame.\\\\0: Register group A is used\\\\1: Register group B is used."
              },
              "INTRA_FLAG": {
                "bit": 10,
                "description": "Represents the type of current encoding frame.\\\\0: P frame\\\\1: I frame."
              }
            },
            "FRAME_CODE_LENGTH": {
              "FRAME_CODE_LENGTH": {
                "bit": 0,
                "description": "Represents current frame code byte length.",
                "width": 24
              }
            },
            "DEBUG_INFO0": {
              "TOP_CTRL_INTER_DEBUG_STATE": {
                "bit": 0,
                "description": "Represents top_ctrl_inter module FSM info.",
                "width": 4
              },
              "TOP_CTRL_INTRA_DEBUG_STATE": {
                "bit": 4,
                "description": "Represents top_ctrl_intra module FSM info.",
                "width": 3
              },
              "P_I_CMP_DEBUG_STATE": {
                "bit": 7,
                "description": "Represents p_i_cmp module FSM info.",
                "width": 3
              },
              "MVD_DEBUG_STATE": {
                "bit": 10,
                "description": "Represents mvd module FSM info.",
                "width": 3
              },
              "MC_CHROMA_IP_DEBUG_STATE": {
                "bit": 13,
                "description": "Represents mc_chroma_ip module FSM info."
              },
              "INTRA_16X16_CHROMA_CTRL_DEBUG_STATE": {
                "bit": 14,
                "description": "Represents intra_16x16_chroma_ctrl module FSM info.",
                "width": 4
              },
              "INTRA_4X4_CTRL_DEBUG_STATE": {
                "bit": 18,
                "description": "Represents intra_4x4_ctrl module FSM info.",
                "width": 4
              },
              "INTRA_TOP_CTRL_DEBUG_STATE": {
                "bit": 22,
                "description": "Represents intra_top_ctrl module FSM info.",
                "width": 3
              },
              "IME_CTRL_DEBUG_STATE": {
                "bit": 25,
                "description": "Represents ime_ctrl module FSM info.",
                "width": 3
              }
            },
            "DEBUG_INFO1": {
              "FME_CTRL_DEBUG_STATE": {
                "bit": 0,
                "description": "Represents fme_ctrl module FSM info.",
                "width": 3
              },
              "DECI_CALC_DEBUG_STATE": {
                "bit": 3,
                "description": "Represents deci_calc module's FSM info. DEV use only.",
                "width": 2
              },
              "DB_DEBUG_STATE": {
                "bit": 5,
                "description": "Represents db module FSM info.",
                "width": 3
              },
              "CAVLC_ENC_DEBUG_STATE": {
                "bit": 8,
                "description": "Represents cavlc module enc FSM info.",
                "width": 4
              },
              "CAVLC_SCAN_DEBUG_STATE": {
                "bit": 12,
                "description": "Represents cavlc module scan FSM info.",
                "width": 4
              },
              "CAVLC_CTRL_DEBUG_STATE": {
                "bit": 16,
                "description": "Represents cavlc module ctrl FSM info.",
                "width": 2
              },
              "BS_BUFFER_DEBUG_STATE": {
                "bit": 18,
                "description": "Represents bs buffer overflow info."
              }
            },
            "DEBUG_INFO2": {
              "P_RC_DONE_DEBUG_FLAG": {
                "bit": 0,
                "description": "Represents p rate ctrl done status.\\\\0: not done\\\\1: done."
              },
              "P_P_I_CMP_DONE_DEBUG_FLAG": {
                "bit": 1,
                "description": "Represents p p_i_cmp done status.\\\\0: not done\\\\1: done."
              },
              "P_MV_MERGE_DONE_DEBUG_FLAG": {
                "bit": 2,
                "description": "Represents p mv merge done status.\\\\0: not done\\\\1: done."
              },
              "P_MOVE_ORI_DONE_DEBUG_FLAG": {
                "bit": 3,
                "description": "Represents p move origin done status.\\\\0: not done\\\\1: done."
              },
              "P_MC_DONE_DEBUG_FLAG": {
                "bit": 4,
                "description": "Represents p mc done status.\\\\0: not done\\\\1: done."
              },
              "P_IME_DONE_DEBUG_FLAG": {
                "bit": 5,
                "description": "Represents p ime done status.\\\\0: not done\\\\1: done."
              },
              "P_GET_ORI_DONE_DEBUG_FLAG": {
                "bit": 6,
                "description": "Represents p get origin done status.\\\\0: not done\\\\1: done."
              },
              "P_FME_DONE_DEBUG_FLAG": {
                "bit": 7,
                "description": "Represents p fme done status.\\\\0: not done\\\\1: done."
              },
              "P_FETCH_DONE_DEBUG_FLAG": {
                "bit": 8,
                "description": "Represents p fetch done status.\\\\0: not done\\\\1: done."
              },
              "P_DB_DONE_DEBUG_FLAG": {
                "bit": 9,
                "description": "Represents p deblocking done status.\\\\0: not done\\\\1: done."
              },
              "P_BS_BUF_DONE_DEBUG_FLAG": {
                "bit": 10,
                "description": "Represents p bitstream buffer done status.\\\\0: not done\\\\1: done."
              },
              "REF_MOVE_2MB_LINE_DONE_DEBUG_FLAG": {
                "bit": 11,
                "description": "Represents dma move 2 ref mb line done status.\\\\0: not done\\\\1: done."
              },
              "I_P_I_CMP_DONE_DEBUG_FLAG": {
                "bit": 12,
                "description": "Represents I p_i_cmp done status.\\\\0: not done\\\\1: done."
              },
              "I_MOVE_ORI_DONE_DEBUG_FLAG": {
                "bit": 13,
                "description": "Represents I move origin done status.\\\\0: not done\\\\1: done."
              },
              "I_GET_ORI_DONE_DEBUG_FLAG": {
                "bit": 14,
                "description": "Represents I get origin done status.\\\\0: not done\\\\1: done."
              },
              "I_EC_DONE_DEBUG_FLAG": {
                "bit": 15,
                "description": "Represents I encoder done status.\\\\0: not done\\\\1: done."
              },
              "I_DB_DONE_DEBUG_FLAG": {
                "bit": 16,
                "description": "Represents I deblocking done status.\\\\0: not done\\\\1: done."
              },
              "I_BS_BUF_DONE_DEBUG_FLAG": {
                "bit": 17,
                "description": "Represents I bitstream buffer done status.\\\\0: not done\\\\1: done."
              }
            },
            "DATE": {
              "LEDC_DATE": {
                "bit": 0,
                "description": "Configures the version.",
                "width": 28
              }
            }
          }
        },
        "HP": {
          "instances": [
            {
              "name": "HP_SYS",
              "base": "0x500E5000",
              "irq": 110
            },
            {
              "name": "HP_SYS_CLKRST",
              "base": "0x500E6000"
            }
          ],
          "registers": {
            "VER_DATE": {
              "offset": "0x00",
              "size": 32,
              "description": "NA"
            },
            "CLK_EN": {
              "offset": "0x04",
              "size": 32,
              "description": "NA"
            },
            "CPU_INTR_FROM_CPU_0": {
              "offset": "0x10",
              "size": 32,
              "description": "NA"
            },
            "CPU_INTR_FROM_CPU_1": {
              "offset": "0x14",
              "size": 32,
              "description": "NA"
            },
            "CPU_INTR_FROM_CPU_2": {
              "offset": "0x18",
              "size": 32,
              "description": "NA"
            },
            "CPU_INTR_FROM_CPU_3": {
              "offset": "0x1C",
              "size": 32,
              "description": "NA"
            },
            "CACHE_CLK_CONFIG": {
              "offset": "0x20",
              "size": 32,
              "description": "NA"
            },
            "CACHE_RESET_CONFIG": {
              "offset": "0x24",
              "size": 32,
              "description": "NA"
            },
            "DMA_ADDR_CTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "NA"
            },
            "TCM_RAM_WRR_CONFIG": {
              "offset": "0x34",
              "size": 32,
              "description": "NA"
            },
            "TCM_SW_PARITY_BWE_MASK": {
              "offset": "0x38",
              "size": 32,
              "description": "NA"
            },
            "TCM_RAM_PWR_CTRL0": {
              "offset": "0x3C",
              "size": 32,
              "description": "NA"
            },
            "L2_ROM_PWR_CTRL0": {
              "offset": "0x40",
              "size": 32,
              "description": "NA"
            },
            "PROBEA_CTRL": {
              "offset": "0x50",
              "size": 32,
              "description": "NA"
            },
            "PROBEB_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "NA"
            },
            "PROBE_OUT": {
              "offset": "0x5C",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_RAM_PWR_CTRL0": {
              "offset": "0x60",
              "size": 32,
              "description": "NA"
            },
            "CPU_CORESTALLED_ST": {
              "offset": "0x64",
              "size": 32,
              "description": "NA"
            },
            "CRYPTO_CTRL": {
              "offset": "0x70",
              "size": 32,
              "description": "NA"
            },
            "GPIO_O_HOLD_CTRL0": {
              "offset": "0x74",
              "size": 32,
              "description": "NA"
            },
            "GPIO_O_HOLD_CTRL1": {
              "offset": "0x78",
              "size": 32,
              "description": "NA"
            },
            "RDN_ECO_CS": {
              "offset": "0x7C",
              "size": 32,
              "description": "NA"
            },
            "CACHE_APB_POSTW_EN": {
              "offset": "0x80",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_SUBSIZE": {
              "offset": "0x84",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_INT_RAW": {
              "offset": "0x9C",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_INT_ST": {
              "offset": "0xA0",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_INT_ENA": {
              "offset": "0xA4",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_INT_CLR": {
              "offset": "0xA8",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_L2_RAM_ECC": {
              "offset": "0xAC",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_INT_RECORD0": {
              "offset": "0xB0",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_INT_RECORD1": {
              "offset": "0xB4",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_L2_CACHE_ECC": {
              "offset": "0xC4",
              "size": 32,
              "description": "NA"
            },
            "L1CACHE_BUS0_ID": {
              "offset": "0xC8",
              "size": 32,
              "description": "NA"
            },
            "L1CACHE_BUS1_ID": {
              "offset": "0xCC",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_RDN_ECO_CS": {
              "offset": "0xD8",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_RDN_ECO_LOW": {
              "offset": "0xDC",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_RDN_ECO_HIGH": {
              "offset": "0xE0",
              "size": 32,
              "description": "NA"
            },
            "TCM_RDN_ECO_CS": {
              "offset": "0xE4",
              "size": 32,
              "description": "NA"
            },
            "TCM_RDN_ECO_LOW": {
              "offset": "0xE8",
              "size": 32,
              "description": "NA"
            },
            "TCM_RDN_ECO_HIGH": {
              "offset": "0xEC",
              "size": 32,
              "description": "NA"
            },
            "GPIO_DED_HOLD_CTRL": {
              "offset": "0xF0",
              "size": 32,
              "description": "NA"
            },
            "L2_MEM_SW_ECC_BWE_MASK": {
              "offset": "0xF4",
              "size": 32,
              "description": "NA"
            },
            "USB20OTG_MEM_CTRL": {
              "offset": "0xF8",
              "size": 32,
              "description": "NA"
            },
            "TCM_INT_RAW": {
              "offset": "0xFC",
              "size": 32,
              "description": "need_des"
            },
            "TCM_INT_ST": {
              "offset": "0x100",
              "size": 32,
              "description": "need_des"
            },
            "TCM_INT_ENA": {
              "offset": "0x104",
              "size": 32,
              "description": "need_des"
            },
            "TCM_INT_CLR": {
              "offset": "0x108",
              "size": 32,
              "description": "need_des"
            },
            "TCM_PARITY_INT_RECORD": {
              "offset": "0x10C",
              "size": 32,
              "description": "need_des"
            },
            "L1_CACHE_PWR_CTRL": {
              "offset": "0x110",
              "size": 32,
              "description": "NA"
            },
            "L2_CACHE_PWR_CTRL": {
              "offset": "0x114",
              "size": 32,
              "description": "NA"
            },
            "CPU_WAITI_CONF": {
              "offset": "0x118",
              "size": 32,
              "description": "CPU_WAITI configuration register"
            },
            "CORE_DEBUG_RUNSTALL_CONF": {
              "offset": "0x11C",
              "size": 32,
              "description": "Core Debug runstall configure register"
            },
            "CORE_AHB_TIMEOUT": {
              "offset": "0x120",
              "size": 32,
              "description": "need_des"
            },
            "CORE_IBUS_TIMEOUT": {
              "offset": "0x124",
              "size": 32,
              "description": "need_des"
            },
            "CORE_DBUS_TIMEOUT": {
              "offset": "0x128",
              "size": 32,
              "description": "need_des"
            },
            "ICM_CPU_H2X_CFG": {
              "offset": "0x138",
              "size": 32,
              "description": "need_des"
            },
            "PERI1_APB_POSTW_EN": {
              "offset": "0x13C",
              "size": 32,
              "description": "NA"
            },
            "BITSCRAMBLER_PERI_SEL": {
              "offset": "0x140",
              "size": 32,
              "description": "Bitscrambler Peri Sel"
            },
            "APB_SYNC_POSTW_EN": {
              "offset": "0x144",
              "size": 32,
              "description": "N/A"
            },
            "GDMA_CTRL": {
              "offset": "0x148",
              "size": 32,
              "description": "N/A"
            },
            "GMAC_CTRL0": {
              "offset": "0x14C",
              "size": 32,
              "description": "N/A"
            },
            "GMAC_CTRL1": {
              "offset": "0x150",
              "size": 32,
              "description": "N/A"
            },
            "GMAC_CTRL2": {
              "offset": "0x154",
              "size": 32,
              "description": "N/A"
            },
            "VPU_CTRL": {
              "offset": "0x158",
              "size": 32,
              "description": "N/A"
            },
            "USBOTG20_CTRL": {
              "offset": "0x15C",
              "size": 32,
              "description": "N/A"
            },
            "TCM_ERR_RESP_CTRL": {
              "offset": "0x160",
              "size": 32,
              "description": "need_des"
            },
            "L2_MEM_REFRESH": {
              "offset": "0x164",
              "size": 32,
              "description": "NA"
            },
            "TCM_INIT": {
              "offset": "0x168",
              "size": 32,
              "description": "NA"
            },
            "TCM_PARITY_CHECK_CTRL": {
              "offset": "0x16C",
              "size": 32,
              "description": "need_des"
            },
            "DESIGN_FOR_VERIFICATION0": {
              "offset": "0x170",
              "size": 32,
              "description": "need_des"
            },
            "DESIGN_FOR_VERIFICATION1": {
              "offset": "0x174",
              "size": 32,
              "description": "need_des"
            },
            "PSRAM_FLASH_ADDR_INTERCHANGE": {
              "offset": "0x180",
              "size": 32,
              "description": "need_des"
            },
            "AHB2AXI_BRESP_ERR_INT_RAW": {
              "offset": "0x188",
              "size": 32,
              "description": "NA"
            },
            "AHB2AXI_BRESP_ERR_INT_ST": {
              "offset": "0x18C",
              "size": 32,
              "description": "need_des"
            },
            "AHB2AXI_BRESP_ERR_INT_ENA": {
              "offset": "0x190",
              "size": 32,
              "description": "need_des"
            },
            "AHB2AXI_BRESP_ERR_INT_CLR": {
              "offset": "0x194",
              "size": 32,
              "description": "need_des"
            },
            "L2_MEM_ERR_RESP_CTRL": {
              "offset": "0x198",
              "size": 32,
              "description": "need_des"
            },
            "L2_MEM_AHB_BUFFER_CTRL": {
              "offset": "0x19C",
              "size": 32,
              "description": "need_des"
            },
            "CORE_DMACTIVE_LPCORE": {
              "offset": "0x1A0",
              "size": 32,
              "description": "need_des"
            },
            "CORE_ERR_RESP_DIS": {
              "offset": "0x1A4",
              "size": 32,
              "description": "need_des"
            },
            "CORE_TIMEOUT_INT_RAW": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Hp core bus timeout interrupt raw register"
            },
            "CORE_TIMEOUT_INT_ST": {
              "offset": "0x1AC",
              "size": 32,
              "description": "masked interrupt register"
            },
            "CORE_TIMEOUT_INT_ENA": {
              "offset": "0x1B0",
              "size": 32,
              "description": "masked interrupt register"
            },
            "CORE_TIMEOUT_INT_CLR": {
              "offset": "0x1B4",
              "size": 32,
              "description": "interrupt clear register"
            },
            "GPIO_O_HYS_CTRL0": {
              "offset": "0x1C0",
              "size": 32,
              "description": "NA"
            },
            "GPIO_O_HYS_CTRL1": {
              "offset": "0x1C4",
              "size": 32,
              "description": "NA"
            },
            "RSA_PD_CTRL": {
              "offset": "0x1D0",
              "size": 32,
              "description": "rsa pd ctrl register"
            },
            "ECC_PD_CTRL": {
              "offset": "0x1D4",
              "size": 32,
              "description": "ecc pd ctrl register"
            },
            "RNG_CFG": {
              "offset": "0x1D8",
              "size": 32,
              "description": "rng cfg register"
            },
            "UART_PD_CTRL": {
              "offset": "0x1DC",
              "size": 32,
              "description": "ecc pd ctrl register"
            },
            "PERI_MEM_CLK_FORCE_ON": {
              "offset": "0x1E0",
              "size": 32,
              "description": "hp peri mem clk force on regpster"
            }
          },
          "bits": {
            "VER_DATE": {
              "REG_VER_DATE": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "CLK_EN": {
              "REG_CLK_EN": {
                "bit": 0,
                "description": "NA"
              }
            },
            "CPU_INTR_FROM_CPU_0": {
              "CPU_INTR_FROM_CPU_0": {
                "bit": 0,
                "description": "set 1 will triger a interrupt"
              }
            },
            "CPU_INTR_FROM_CPU_1": {
              "CPU_INTR_FROM_CPU_1": {
                "bit": 0,
                "description": "set 1 will triger a interrupt"
              }
            },
            "CPU_INTR_FROM_CPU_2": {
              "CPU_INTR_FROM_CPU_2": {
                "bit": 0,
                "description": "set 1 will triger a interrupt"
              }
            },
            "CPU_INTR_FROM_CPU_3": {
              "CPU_INTR_FROM_CPU_3": {
                "bit": 0,
                "description": "set 1 will triger a interrupt"
              }
            },
            "CACHE_CLK_CONFIG": {
              "REG_L2_CACHE_CLK_ON": {
                "bit": 0,
                "description": "l2 cahce clk enable"
              },
              "REG_L1_D_CACHE_CLK_ON": {
                "bit": 1,
                "description": "l1 dcahce clk enable"
              },
              "REG_L1_I1_CACHE_CLK_ON": {
                "bit": 4,
                "description": "l1 icahce1 clk enable"
              },
              "REG_L1_I0_CACHE_CLK_ON": {
                "bit": 5,
                "description": "l1 icahce0 clk enable"
              }
            },
            "CACHE_RESET_CONFIG": {
              "REG_L1_D_CACHE_RESET": {
                "bit": 1,
                "description": "set 1 to reset l1 dcahce"
              },
              "REG_L1_I1_CACHE_RESET": {
                "bit": 4,
                "description": "set 1 to reset l1 icahce1"
              },
              "REG_L1_I0_CACHE_RESET": {
                "bit": 5,
                "description": "set 1 to reset l1 icahce0"
              }
            },
            "DMA_ADDR_CTRL": {
              "REG_SYS_DMA_ADDR_SEL": {
                "bit": 0,
                "description": "0 means dma access extmem use 8xxx_xxxx else use 4xxx_xxxx"
              }
            },
            "TCM_RAM_WRR_CONFIG": {
              "REG_TCM_RAM_IBUS0_WT": {
                "bit": 0,
                "description": "weight value of ibus0",
                "width": 3
              },
              "REG_TCM_RAM_IBUS1_WT": {
                "bit": 3,
                "description": "weight value of ibus1",
                "width": 3
              },
              "REG_TCM_RAM_IBUS2_WT": {
                "bit": 6,
                "description": "weight value of ibus2",
                "width": 3
              },
              "REG_TCM_RAM_IBUS3_WT": {
                "bit": 9,
                "description": "weight value of ibus3",
                "width": 3
              },
              "REG_TCM_RAM_DBUS0_WT": {
                "bit": 12,
                "description": "weight value of dbus0",
                "width": 3
              },
              "REG_TCM_RAM_DBUS1_WT": {
                "bit": 15,
                "description": "weight value of dbus1",
                "width": 3
              },
              "REG_TCM_RAM_DBUS2_WT": {
                "bit": 18,
                "description": "weight value of dbus2",
                "width": 3
              },
              "REG_TCM_RAM_DBUS3_WT": {
                "bit": 21,
                "description": "weight value of dbus3",
                "width": 3
              },
              "REG_TCM_RAM_DMA_WT": {
                "bit": 24,
                "description": "weight value of dma",
                "width": 3
              },
              "REG_TCM_RAM_WRR_HIGH": {
                "bit": 31,
                "description": "enable weighted round robin arbitration"
              }
            },
            "TCM_SW_PARITY_BWE_MASK": {
              "REG_TCM_SW_PARITY_BWE_MASK_CTRL": {
                "bit": 0,
                "description": "Set 1 to mask tcm bwe parity code bit"
              }
            },
            "TCM_RAM_PWR_CTRL0": {
              "REG_HP_TCM_CLK_FORCE_ON": {
                "bit": 0,
                "description": "hp_tcm clk gatig force on"
              }
            },
            "L2_ROM_PWR_CTRL0": {
              "REG_L2_ROM_CLK_FORCE_ON": {
                "bit": 0,
                "description": "l2_rom clk gating force on"
              }
            },
            "PROBEA_CTRL": {
              "REG_PROBE_A_MOD_SEL": {
                "bit": 0,
                "description": "Tihs field is used to selec probe_group from probe_group0 to probe_group15 for module's probe_out[31:0] in a mode",
                "width": 16
              },
              "REG_PROBE_A_TOP_SEL": {
                "bit": 16,
                "description": "Tihs field is used to selec module's probe_out[31:0] as probe out in a mode",
                "width": 8
              },
              "REG_PROBE_L_SEL": {
                "bit": 24,
                "description": "Tihs field is used to selec probe_out[31:16]",
                "width": 2
              },
              "REG_PROBE_H_SEL": {
                "bit": 26,
                "description": "Tihs field is used to selec probe_out[31:16]",
                "width": 2
              },
              "REG_PROBE_GLOBAL_EN": {
                "bit": 28,
                "description": "Set this bit to enable global debug probe in hp system."
              }
            },
            "PROBEB_CTRL": {
              "REG_PROBE_B_MOD_SEL": {
                "bit": 0,
                "description": "Tihs field is used to selec probe_group from probe_group0 to probe_group15 for module's probe_out[31:0] in b mode.",
                "width": 16
              },
              "REG_PROBE_B_TOP_SEL": {
                "bit": 16,
                "description": "Tihs field is used to select module's probe_out[31:0]  as probe_out in b mode",
                "width": 8
              },
              "REG_PROBE_B_EN": {
                "bit": 24,
                "description": "Set this bit to enable b mode for debug probe. 1:  b mode, 0: a mode."
              }
            },
            "PROBE_OUT": {
              "REG_PROBE_TOP_OUT": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "L2_MEM_RAM_PWR_CTRL0": {
              "REG_L2_MEM_CLK_FORCE_ON": {
                "bit": 0,
                "description": "l2ram clk_gating force on"
              }
            },
            "CPU_CORESTALLED_ST": {
              "REG_CORE0_CORESTALLED_ST": {
                "bit": 0,
                "description": "hp core0 corestalled status"
              },
              "REG_CORE1_CORESTALLED_ST": {
                "bit": 1,
                "description": "hp core1 corestalled status"
              }
            },
            "CRYPTO_CTRL": {
              "REG_ENABLE_SPI_MANUAL_ENCRYPT": {
                "bit": 0,
                "description": "NA"
              },
              "REG_ENABLE_DOWNLOAD_DB_ENCRYPT": {
                "bit": 1,
                "description": "NA"
              },
              "REG_ENABLE_DOWNLOAD_G0CB_DECRYPT": {
                "bit": 2,
                "description": "NA"
              },
              "REG_ENABLE_DOWNLOAD_MANUAL_ENCRYPT": {
                "bit": 3,
                "description": "NA"
              }
            },
            "GPIO_O_HOLD_CTRL0": {
              "REG_GPIO_0_HOLD_LOW": {
                "bit": 0,
                "description": "hold control for gpio47~16",
                "width": 32
              }
            },
            "GPIO_O_HOLD_CTRL1": {
              "REG_GPIO_0_HOLD_HIGH": {
                "bit": 0,
                "description": "hold control for gpio56~48",
                "width": 9
              }
            },
            "RDN_ECO_CS": {
              "REG_HP_SYS_RDN_ECO_EN": {
                "bit": 0,
                "description": "NA"
              },
              "REG_HP_SYS_RDN_ECO_RESULT": {
                "bit": 1,
                "description": "NA"
              }
            },
            "CACHE_APB_POSTW_EN": {
              "REG_CACHE_APB_POSTW_EN": {
                "bit": 0,
                "description": "cache apb register interface post write enable, 1 will speed up write, but will take some time to update value to register"
              }
            },
            "L2_MEM_SUBSIZE": {
              "REG_L2_MEM_SUB_BLKSIZE": {
                "bit": 0,
                "description": "l2mem sub block size 00=>32 01=>64 10=>128 11=>256",
                "width": 2
              }
            },
            "L2_MEM_INT_RAW": {
              "REG_L2_MEM_ECC_ERR_INT_RAW": {
                "bit": 0,
                "description": "intr triggered when two bit error detected and corrected from ecc"
              },
              "REG_L2_MEM_EXCEED_ADDR_INT_RAW": {
                "bit": 1,
                "description": "intr triggered when access addr exceeds 0xff9ffff at bypass mode or exceeds 0xff80000 at l2cache 128kb mode or exceeds 0xff60000 at l2cache 256kb mode"
              },
              "REG_L2_MEM_ERR_RESP_INT_RAW": {
                "bit": 2,
                "description": "intr triggered when err response occurs"
              }
            },
            "L2_MEM_INT_ST": {
              "REG_L2_MEM_ECC_ERR_INT_ST": {
                "bit": 0,
                "description": "NA"
              },
              "REG_L2_MEM_EXCEED_ADDR_INT_ST": {
                "bit": 1,
                "description": "NA"
              },
              "REG_L2_MEM_ERR_RESP_INT_ST": {
                "bit": 2,
                "description": "NA"
              }
            },
            "L2_MEM_INT_ENA": {
              "REG_L2_MEM_ECC_ERR_INT_ENA": {
                "bit": 0,
                "description": "NA"
              },
              "REG_L2_MEM_EXCEED_ADDR_INT_ENA": {
                "bit": 1,
                "description": "NA"
              },
              "REG_L2_MEM_ERR_RESP_INT_ENA": {
                "bit": 2,
                "description": "NA"
              }
            },
            "L2_MEM_INT_CLR": {
              "REG_L2_MEM_ECC_ERR_INT_CLR": {
                "bit": 0,
                "description": "NA"
              },
              "REG_L2_MEM_EXCEED_ADDR_INT_CLR": {
                "bit": 1,
                "description": "NA"
              },
              "REG_L2_MEM_ERR_RESP_INT_CLR": {
                "bit": 2,
                "description": "NA"
              }
            },
            "L2_MEM_L2_RAM_ECC": {
              "REG_L2_RAM_UNIT0_ECC_EN": {
                "bit": 0,
                "description": "NA"
              },
              "REG_L2_RAM_UNIT1_ECC_EN": {
                "bit": 1,
                "description": "NA"
              },
              "REG_L2_RAM_UNIT2_ECC_EN": {
                "bit": 2,
                "description": "NA"
              },
              "REG_L2_RAM_UNIT3_ECC_EN": {
                "bit": 3,
                "description": "NA"
              },
              "REG_L2_RAM_UNIT4_ECC_EN": {
                "bit": 4,
                "description": "NA"
              },
              "REG_L2_RAM_UNIT5_ECC_EN": {
                "bit": 5,
                "description": "NA"
              }
            },
            "L2_MEM_INT_RECORD0": {
              "REG_L2_MEM_EXCEED_ADDR_INT_ADDR": {
                "bit": 0,
                "description": "NA",
                "width": 21
              },
              "REG_L2_MEM_EXCEED_ADDR_INT_WE": {
                "bit": 21,
                "description": "NA"
              },
              "REG_L2_MEM_EXCEED_ADDR_INT_MASTER": {
                "bit": 22,
                "description": "NA",
                "width": 3
              }
            },
            "L2_MEM_INT_RECORD1": {
              "REG_L2_MEM_ECC_ERR_INT_ADDR": {
                "bit": 0,
                "description": "NA",
                "width": 15
              },
              "REG_L2_MEM_ECC_ONE_BIT_ERR": {
                "bit": 15,
                "description": "NA"
              },
              "REG_L2_MEM_ECC_TWO_BIT_ERR": {
                "bit": 16,
                "description": "NA"
              },
              "REG_L2_MEM_ECC_ERR_BIT": {
                "bit": 17,
                "description": "NA",
                "width": 9
              },
              "REG_L2_CACHE_ERR_BANK": {
                "bit": 26,
                "description": "NA"
              }
            },
            "L2_MEM_L2_CACHE_ECC": {
              "REG_L2_CACHE_ECC_EN": {
                "bit": 0,
                "description": "NA"
              }
            },
            "L1CACHE_BUS0_ID": {
              "REG_L1_CACHE_BUS0_ID": {
                "bit": 0,
                "description": "NA",
                "width": 4
              }
            },
            "L1CACHE_BUS1_ID": {
              "REG_L1_CACHE_BUS1_ID": {
                "bit": 0,
                "description": "NA",
                "width": 4
              }
            },
            "L2_MEM_RDN_ECO_CS": {
              "REG_L2_MEM_RDN_ECO_EN": {
                "bit": 0,
                "description": "NA"
              },
              "REG_L2_MEM_RDN_ECO_RESULT": {
                "bit": 1,
                "description": "NA"
              }
            },
            "L2_MEM_RDN_ECO_LOW": {
              "REG_L2_MEM_RDN_ECO_LOW": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "L2_MEM_RDN_ECO_HIGH": {
              "REG_L2_MEM_RDN_ECO_HIGH": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "TCM_RDN_ECO_CS": {
              "REG_HP_TCM_RDN_ECO_EN": {
                "bit": 0,
                "description": "NA"
              },
              "REG_HP_TCM_RDN_ECO_RESULT": {
                "bit": 1,
                "description": "NA"
              }
            },
            "TCM_RDN_ECO_LOW": {
              "REG_HP_TCM_RDN_ECO_LOW": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "TCM_RDN_ECO_HIGH": {
              "REG_HP_TCM_RDN_ECO_HIGH": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "GPIO_DED_HOLD_CTRL": {
              "REG_GPIO_DED_HOLD": {
                "bit": 0,
                "description": "hold control for gpio63~56",
                "width": 26
              }
            },
            "L2_MEM_SW_ECC_BWE_MASK": {
              "REG_L2_MEM_SW_ECC_BWE_MASK_CTRL": {
                "bit": 0,
                "description": "Set 1 to mask bwe hamming code bit"
              }
            },
            "USB20OTG_MEM_CTRL": {
              "REG_USB20_MEM_CLK_FORCE_ON": {
                "bit": 0,
                "description": "NA"
              }
            },
            "TCM_INT_RAW": {
              "TCM_PARITY_ERR_INT_RAW": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "TCM_INT_ST": {
              "TCM_PARITY_ERR_INT_ST": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "TCM_INT_ENA": {
              "TCM_PARITY_ERR_INT_ENA": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "TCM_INT_CLR": {
              "TCM_PARITY_ERR_INT_CLR": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "TCM_PARITY_INT_RECORD": {
              "TCM_PARITY_ERR_INT_ADDR": {
                "bit": 0,
                "description": "hp tcm_parity_err_addr",
                "width": 13
              }
            },
            "L1_CACHE_PWR_CTRL": {
              "REG_L1_CACHE_MEM_FO": {
                "bit": 0,
                "description": "need_des",
                "width": 6
              }
            },
            "L2_CACHE_PWR_CTRL": {
              "REG_L2_CACHE_MEM_FO": {
                "bit": 0,
                "description": "need_des",
                "width": 2
              }
            },
            "CPU_WAITI_CONF": {
              "CPU_WAIT_MODE_FORCE_ON": {
                "bit": 0,
                "description": "Set 1 to force cpu_waiti_clk enable."
              },
              "CPU_WAITI_DELAY_NUM": {
                "bit": 1,
                "description": "This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk will close",
                "width": 4
              }
            },
            "CORE_DEBUG_RUNSTALL_CONF": {
              "CORE_DEBUG_RUNSTALL_ENABLE": {
                "bit": 0,
                "description": "Set this field to 1 to enable debug runstall feature between HP-core and LP-core."
              }
            },
            "CORE_AHB_TIMEOUT": {
              "EN": {
                "bit": 0,
                "description": "set this field to 1 to enable hp core0&1 ahb timeout handle"
              },
              "THRES": {
                "bit": 1,
                "description": "This field used to set hp core0&1 ahb bus timeout  threshold",
                "width": 16
              }
            },
            "CORE_IBUS_TIMEOUT": {
              "EN": {
                "bit": 0,
                "description": "set this field to 1 to enable hp core0&1 ibus timeout handle"
              },
              "THRES": {
                "bit": 1,
                "description": "This field used to set hp core0&1 ibus timeout  threshold",
                "width": 16
              }
            },
            "CORE_DBUS_TIMEOUT": {
              "EN": {
                "bit": 0,
                "description": "set this field to 1 to enable hp core0&1 dbus timeout handle"
              },
              "THRES": {
                "bit": 1,
                "description": "This field used to set hp core0&1 dbus timeout  threshold",
                "width": 16
              }
            },
            "ICM_CPU_H2X_CFG": {
              "CPU_ICM_H2X_POST_WR_EN": {
                "bit": 0,
                "description": "need_des"
              },
              "CPU_ICM_H2X_CUT_THROUGH_EN": {
                "bit": 1,
                "description": "need_des"
              },
              "CPU_ICM_H2X_BRIDGE_BUSY": {
                "bit": 2,
                "description": "need_des"
              }
            },
            "PERI1_APB_POSTW_EN": {
              "PERI1_APB_POSTW_EN": {
                "bit": 0,
                "description": "hp_peri1 apb register interface post write enable, 1 will speed up write, but will take some time to update value to register"
              }
            },
            "BITSCRAMBLER_PERI_SEL": {
              "BITSCRAMBLER_PERI_RX_SEL": {
                "bit": 0,
                "description": "Set  this field to sel peri with DMA RX interface to connec with bitscrambler: 4'h0 : lcd_cam, 4'h1: gpspi2, 4'h2: gpspi3, 4'h3: parl_io, 4'h4: aes, 4'h5: sha, 4'h6: adc, 4'h7: i2s0, 4'h8: i2s1, 4'h9: i2s2, 4'ha: i3c_mst, 4'hb: uhci0, 4'hc: RMT, else : none",
                "width": 4
              },
              "BITSCRAMBLER_PERI_TX_SEL": {
                "bit": 4,
                "description": "Set  this field to sel peri with DMA TX interface to connec with bitscrambler: 4'h0 : lcd_cam, 4'h1: gpspi2, 4'h2: gpspi3, 4'h3: parl_io, 4'h4: aes, 4'h5: sha, 4'h6: adc, 4'h7: i2s0, 4'h8: i2s1, 4'h9: i2s2, 4'ha: i3c_mst, 4'hb: uhci0, 4'hc: RMT, else : none",
                "width": 4
              }
            },
            "APB_SYNC_POSTW_EN": {
              "GMAC_APB_POSTW_EN": {
                "bit": 0,
                "description": "N/A"
              },
              "DSI_HOST_APB_POSTW_EN": {
                "bit": 1,
                "description": "N/A"
              },
              "CSI_HOST_APB_SYNC_POSTW_EN": {
                "bit": 2,
                "description": "N/A"
              },
              "CSI_HOST_APB_ASYNC_POSTW_EN": {
                "bit": 3,
                "description": "N/A"
              }
            },
            "GDMA_CTRL": {
              "DEBUG_CH_NUM": {
                "bit": 0,
                "description": "N/A",
                "width": 2
              }
            },
            "GMAC_CTRL0": {
              "PTP_PPS": {
                "bit": 0,
                "description": "N/A"
              },
              "SBD_FLOWCTRL": {
                "bit": 1,
                "description": "N/A"
              },
              "PHY_INTF_SEL": {
                "bit": 2,
                "description": "N/A",
                "width": 3
              },
              "GMAC_MEM_CLK_FORCE_ON": {
                "bit": 5,
                "description": "N/A"
              },
              "GMAC_RST_CLK_TX_N": {
                "bit": 6,
                "description": "N/A"
              },
              "GMAC_RST_CLK_RX_N": {
                "bit": 7,
                "description": "N/A"
              }
            },
            "GMAC_CTRL1": {
              "PTP_TIMESTAMP_L": {
                "bit": 0,
                "description": "N/A",
                "width": 32
              }
            },
            "GMAC_CTRL2": {
              "PTP_TIMESTAMP_H": {
                "bit": 0,
                "description": "N/A",
                "width": 32
              }
            },
            "VPU_CTRL": {
              "PPA_LSLP_MEM_PD": {
                "bit": 0,
                "description": "N/A"
              },
              "JPEG_SDSLP_MEM_PD": {
                "bit": 1,
                "description": "N/A"
              },
              "JPEG_LSLP_MEM_PD": {
                "bit": 2,
                "description": "N/A"
              },
              "JPEG_DSLP_MEM_PD": {
                "bit": 3,
                "description": "N/A"
              },
              "DMA2D_LSLP_MEM_PD": {
                "bit": 4,
                "description": "N/A"
              }
            },
            "USBOTG20_CTRL": {
              "OTG_PHY_TEST_DONE": {
                "bit": 0,
                "description": "N/A"
              },
              "USB_MEM_AUX_CTRL": {
                "bit": 1,
                "description": "N/A",
                "width": 14
              },
              "PHY_SUSPENDM": {
                "bit": 15,
                "description": "N/A"
              },
              "PHY_SUSPEND_FORCE_EN": {
                "bit": 16,
                "description": "N/A"
              },
              "PHY_RSTN": {
                "bit": 17,
                "description": "N/A"
              },
              "PHY_RESET_FORCE_EN": {
                "bit": 18,
                "description": "N/A"
              },
              "PHY_PLL_FORCE_EN": {
                "bit": 19,
                "description": "N/A"
              },
              "PHY_PLL_EN": {
                "bit": 20,
                "description": "N/A"
              },
              "OTG_SUSPENDM": {
                "bit": 21,
                "description": "N/A"
              },
              "OTG_PHY_TXBITSTUFF_EN": {
                "bit": 22,
                "description": "N/A"
              },
              "OTG_PHY_REFCLK_MODE": {
                "bit": 23,
                "description": "N/A"
              },
              "OTG_PHY_BISTEN": {
                "bit": 24,
                "description": "N/A"
              }
            },
            "TCM_ERR_RESP_CTRL": {
              "TCM_ERR_RESP_EN": {
                "bit": 0,
                "description": "Set 1 to turn on tcm error response"
              }
            },
            "L2_MEM_REFRESH": {
              "REG_L2_MEM_UNIT0_REFERSH_EN": {
                "bit": 0,
                "description": "NA"
              },
              "REG_L2_MEM_UNIT1_REFERSH_EN": {
                "bit": 1,
                "description": "NA"
              },
              "REG_L2_MEM_UNIT2_REFERSH_EN": {
                "bit": 2,
                "description": "NA"
              },
              "REG_L2_MEM_UNIT3_REFERSH_EN": {
                "bit": 3,
                "description": "NA"
              },
              "REG_L2_MEM_UNIT4_REFERSH_EN": {
                "bit": 4,
                "description": "NA"
              },
              "REG_L2_MEM_UNIT5_REFERSH_EN": {
                "bit": 5,
                "description": "NA"
              },
              "REG_L2_MEM_REFERSH_CNT_RESET": {
                "bit": 6,
                "description": "Set 1 to reset l2mem_refresh_cnt"
              },
              "REG_L2_MEM_UNIT0_REFRESH_DONE": {
                "bit": 7,
                "description": "NA"
              },
              "REG_L2_MEM_UNIT1_REFRESH_DONE": {
                "bit": 8,
                "description": "NA"
              },
              "REG_L2_MEM_UNIT2_REFRESH_DONE": {
                "bit": 9,
                "description": "NA"
              },
              "REG_L2_MEM_UNIT3_REFRESH_DONE": {
                "bit": 10,
                "description": "NA"
              },
              "REG_L2_MEM_UNIT4_REFRESH_DONE": {
                "bit": 11,
                "description": "NA"
              },
              "REG_L2_MEM_UNIT5_REFRESH_DONE": {
                "bit": 12,
                "description": "NA"
              }
            },
            "TCM_INIT": {
              "REG_TCM_INIT_EN": {
                "bit": 0,
                "description": "NA"
              },
              "REG_TCM_INIT_CNT_RESET": {
                "bit": 1,
                "description": "Set 1 to reset tcm init cnt"
              },
              "REG_TCM_INIT_DONE": {
                "bit": 2,
                "description": "NA"
              }
            },
            "TCM_PARITY_CHECK_CTRL": {
              "TCM_PARITY_CHECK_EN": {
                "bit": 0,
                "description": "Set 1 to turn on tcm parity check"
              }
            },
            "DESIGN_FOR_VERIFICATION0": {
              "DFV0": {
                "bit": 0,
                "description": "register for DV",
                "width": 32
              }
            },
            "DESIGN_FOR_VERIFICATION1": {
              "DFV1": {
                "bit": 0,
                "description": "register for DV",
                "width": 32
              }
            },
            "PSRAM_FLASH_ADDR_INTERCHANGE": {
              "CPU": {
                "bit": 0,
                "description": "Set 1 to enable addr interchange between psram and flash in axi matrix when hp cpu access through cache"
              },
              "DMA": {
                "bit": 1,
                "description": "Set 1 to enable addr interchange between psram and flash in axi matrix when dma device access, lp core access and hp core access through ahb"
              }
            },
            "AHB2AXI_BRESP_ERR_INT_RAW": {
              "CPU_ICM_H2X_BRESP_ERR_INT_RAW": {
                "bit": 0,
                "description": "the raw interrupt status of bresp error,  triggered when if  bresp err occurs  in post write mode in ahb2axi."
              }
            },
            "AHB2AXI_BRESP_ERR_INT_ST": {
              "CPU_ICM_H2X_BRESP_ERR_INT_ST": {
                "bit": 31,
                "description": "the masked interrupt status of  cpu_icm_h2x_bresp_err"
              }
            },
            "AHB2AXI_BRESP_ERR_INT_ENA": {
              "CPU_ICM_H2X_BRESP_ERR_INT_ENA": {
                "bit": 31,
                "description": "Write 1 to enable cpu_icm_h2x_bresp_err int"
              }
            },
            "AHB2AXI_BRESP_ERR_INT_CLR": {
              "CPU_ICM_H2X_BRESP_ERR_INT_CLR": {
                "bit": 31,
                "description": "Write 1 to clear cpu_icm_h2x_bresp_err  int"
              }
            },
            "L2_MEM_ERR_RESP_CTRL": {
              "L2_MEM_ERR_RESP_EN": {
                "bit": 0,
                "description": "Set 1 to turn on l2mem error response"
              }
            },
            "L2_MEM_AHB_BUFFER_CTRL": {
              "L2_MEM_AHB_WRBUFFER_EN": {
                "bit": 0,
                "description": "Set 1 to turn on l2mem ahb wr buffer"
              },
              "L2_MEM_AHB_RDBUFFER_EN": {
                "bit": 1,
                "description": "Set 1 to turn on l2mem ahb rd buffer"
              }
            },
            "CORE_DMACTIVE_LPCORE": {
              "CORE_DMACTIVE_LPCORE": {
                "bit": 0,
                "description": "hp core dmactive_lpcore value"
              }
            },
            "CORE_ERR_RESP_DIS": {
              "CORE_ERR_RESP_DIS": {
                "bit": 0,
                "description": "Set bit0 to disable ibus err resp. Set bit1 to disable dbus err resp.  Set bit 2 to disable ahb err resp.",
                "width": 3
              }
            },
            "CORE_TIMEOUT_INT_RAW": {
              "CORE0_AHB_TIMEOUT_INT_RAW": {
                "bit": 0,
                "description": "the raw interrupt status of hp core0  ahb timeout"
              },
              "CORE1_AHB_TIMEOUT_INT_RAW": {
                "bit": 1,
                "description": "the raw interrupt status of hp core1  ahb timeout"
              },
              "CORE0_IBUS_TIMEOUT_INT_RAW": {
                "bit": 2,
                "description": "the raw interrupt status of hp core0  ibus timeout"
              },
              "CORE1_IBUS_TIMEOUT_INT_RAW": {
                "bit": 3,
                "description": "the raw interrupt status of hp core1  ibus timeout"
              },
              "CORE0_DBUS_TIMEOUT_INT_RAW": {
                "bit": 4,
                "description": "the raw interrupt status of hp core0  dbus timeout"
              },
              "CORE1_DBUS_TIMEOUT_INT_RAW": {
                "bit": 5,
                "description": "the raw interrupt status of hp core1  dbus timeout"
              }
            },
            "CORE_TIMEOUT_INT_ST": {
              "CORE0_AHB_TIMEOUT_INT_ST": {
                "bit": 0,
                "description": "the masked interrupt status of hp core0  ahb timeout"
              },
              "CORE1_AHB_TIMEOUT_INT_ST": {
                "bit": 1,
                "description": "the masked interrupt status of hp core1  ahb timeout"
              },
              "CORE0_IBUS_TIMEOUT_INT_ST": {
                "bit": 2,
                "description": "the masked interrupt status of hp core0  ibus timeout"
              },
              "CORE1_IBUS_TIMEOUT_INT_ST": {
                "bit": 3,
                "description": "the masked interrupt status of hp core1  ibus timeout"
              },
              "CORE0_DBUS_TIMEOUT_INT_ST": {
                "bit": 4,
                "description": "the masked interrupt status of hp core0  dbus timeout"
              },
              "CORE1_DBUS_TIMEOUT_INT_ST": {
                "bit": 5,
                "description": "the masked interrupt status of hp core1  dbus timeout"
              }
            },
            "CORE_TIMEOUT_INT_ENA": {
              "CORE0_AHB_TIMEOUT_INT_ENA": {
                "bit": 0,
                "description": "Write 1 to enable hp_core0_ahb_timeout int"
              },
              "CORE1_AHB_TIMEOUT_INT_ENA": {
                "bit": 1,
                "description": "Write 1 to enable hp_core1_ahb_timeout int"
              },
              "CORE0_IBUS_TIMEOUT_INT_ENA": {
                "bit": 2,
                "description": "Write 1 to enable hp_core0_ibus_timeout int"
              },
              "CORE1_IBUS_TIMEOUT_INT_ENA": {
                "bit": 3,
                "description": "Write 1 to enable hp_core1_ibus_timeout int"
              },
              "CORE0_DBUS_TIMEOUT_INT_ENA": {
                "bit": 4,
                "description": "Write 1 to enable hp_core0_dbus_timeout int"
              },
              "CORE1_DBUS_TIMEOUT_INT_ENA": {
                "bit": 5,
                "description": "Write 1 to enable hp_core1_dbus_timeout int"
              }
            },
            "CORE_TIMEOUT_INT_CLR": {
              "CORE0_AHB_TIMEOUT_INT_CLR": {
                "bit": 0,
                "description": "Write 1 to clear hp_core0_ahb_timeout int"
              },
              "CORE1_AHB_TIMEOUT_INT_CLR": {
                "bit": 1,
                "description": "Write 1 to clear hp_core1_ahb_timeout int"
              },
              "CORE0_IBUS_TIMEOUT_INT_CLR": {
                "bit": 2,
                "description": "Write 1 to clear hp_core0_ibus_timeout int"
              },
              "CORE1_IBUS_TIMEOUT_INT_CLR": {
                "bit": 3,
                "description": "Write 1 to clear hp_core1_ibus_timeout int"
              },
              "CORE0_DBUS_TIMEOUT_INT_CLR": {
                "bit": 4,
                "description": "Write 1 to clear hp_core0_dbus_timeout int"
              },
              "CORE1_DBUS_TIMEOUT_INT_CLR": {
                "bit": 5,
                "description": "Write 1 to clear hp_core1_dbus_timeout int"
              }
            },
            "GPIO_O_HYS_CTRL0": {
              "REG_GPIO_0_HYS_LOW": {
                "bit": 0,
                "description": "hys control for gpio47~16",
                "width": 32
              }
            },
            "GPIO_O_HYS_CTRL1": {
              "REG_GPIO_0_HYS_HIGH": {
                "bit": 0,
                "description": "hys control for gpio56~48",
                "width": 9
              }
            },
            "RSA_PD_CTRL": {
              "RSA_MEM_FORCE_PD": {
                "bit": 0,
                "description": "Set this bit to power down rsa internal memory."
              },
              "RSA_MEM_FORCE_PU": {
                "bit": 1,
                "description": "Set this bit to force power up rsa internal memory"
              },
              "RSA_MEM_PD": {
                "bit": 2,
                "description": "Set this bit to force power down rsa internal memory."
              }
            },
            "ECC_PD_CTRL": {
              "ECC_MEM_FORCE_PD": {
                "bit": 0,
                "description": "Set this bit to power down ecc internal memory."
              },
              "ECC_MEM_FORCE_PU": {
                "bit": 1,
                "description": "Set this bit to force power up ecc internal memory"
              },
              "ECC_MEM_PD": {
                "bit": 2,
                "description": "Set this bit to force power down ecc internal memory."
              }
            },
            "RNG_CFG": {
              "RNG_SAMPLE_ENABLE": {
                "bit": 0,
                "description": "enable rng sample chain"
              },
              "RNG_CHAIN_CLK_DIV_NUM": {
                "bit": 16,
                "description": "chain clk div num to pad for debug",
                "width": 8
              },
              "RNG_SAMPLE_CNT": {
                "bit": 24,
                "description": "debug rng sample cnt",
                "width": 8
              }
            },
            "UART_PD_CTRL": {
              "UART_MEM_FORCE_PD": {
                "bit": 0,
                "description": "Set this bit to power down hp uart internal memory."
              },
              "UART_MEM_FORCE_PU": {
                "bit": 1,
                "description": "Set this bit to force power up hp uart  internal memory"
              }
            },
            "PERI_MEM_CLK_FORCE_ON": {
              "RMT_MEM_CLK_FORCE_ON": {
                "bit": 0,
                "description": "Set this bit to force on mem clk in rmt"
              },
              "BITSCRAMBLER_TX_MEM_CLK_FORCE_ON": {
                "bit": 1,
                "description": "Set this bit to force on tx mem clk in bitscrambler"
              },
              "BITSCRAMBLER_RX_MEM_CLK_FORCE_ON": {
                "bit": 2,
                "description": "Set this bit to force on rx mem clk in bitscrambler"
              },
              "GDMA_MEM_CLK_FORCE_ON": {
                "bit": 3,
                "description": "Set this bit to force on mem clk in gdma"
              }
            }
          }
        },
        "LP": {
          "instances": [
            {
              "name": "LP_HUK",
              "base": "0x50114000",
              "irq": 20
            },
            {
              "name": "LP_INTR",
              "base": "0x5012C000"
            },
            {
              "name": "LP_PERI",
              "base": "0x50120000"
            },
            {
              "name": "LP_SYS",
              "base": "0x50110000",
              "irq": 19
            },
            {
              "name": "LP_ANA_PERI",
              "base": "0x50113000",
              "irq": 8
            },
            {
              "name": "LP_AON_CLKRST",
              "base": "0x50111000"
            },
            {
              "name": "LP_IO_MUX",
              "base": "0x5012B000"
            },
            {
              "name": "LP_TOUCH",
              "base": "0x50128000",
              "irq": 14
            },
            {
              "name": "LP_TSENS",
              "base": "0x5012F000",
              "irq": 15
            }
          ],
          "registers": {
            "CLK": {
              "offset": "0x04",
              "size": 32,
              "description": "HUK Generator clock gate control register"
            },
            "INT_RAW": {
              "offset": "0x08",
              "size": 32,
              "description": "HUK Generator interrupt raw register, valid in level."
            },
            "INT_ST": {
              "offset": "0x0C",
              "size": 32,
              "description": "HUK Generator interrupt status register."
            },
            "INT_ENA": {
              "offset": "0x10",
              "size": 32,
              "description": "HUK Generator interrupt enable register."
            },
            "INT_CLR": {
              "offset": "0x14",
              "size": 32,
              "description": "HUK Generator interrupt clear register."
            },
            "CONF": {
              "offset": "0x20",
              "size": 32,
              "description": "HUK Generator configuration register"
            },
            "START": {
              "offset": "0x24",
              "size": 32,
              "description": "HUK Generator control register"
            },
            "STATE": {
              "offset": "0x28",
              "size": 32,
              "description": "HUK Generator state register"
            },
            "STATUS": {
              "offset": "0x34",
              "size": 32,
              "description": "HUK Generator HUK status register"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version control register"
            },
            "INFO_MEM[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "The memory that stores HUK info."
            }
          },
          "bits": {
            "CLK": {
              "EN": {
                "bit": 0,
                "description": "Write 1 to force on register clock gate."
              },
              "MEM_CG_FORCE_ON": {
                "bit": 1,
                "description": "Write 1 to force on memory clock gate."
              }
            },
            "INT_RAW": {
              "PREP_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt status bit  for the huk_prep_done_int interrupt"
              },
              "PROC_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt status bit  for the huk_proc_done_int interrupt"
              },
              "POST_DONE_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt status bit  for the huk_post_done_int interrupt"
              }
            },
            "INT_ST": {
              "PREP_DONE_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit  for the huk_prep_done_int interrupt"
              },
              "PROC_DONE_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status bit  for the huk_proc_done_int interrupt"
              },
              "POST_DONE_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status bit  for the huk_post_done_int interrupt"
              }
            },
            "INT_ENA": {
              "PREP_DONE_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit  for the huk_prep_done_int interrupt"
              },
              "PROC_DONE_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit  for the huk_proc_done_int interrupt"
              },
              "POST_DONE_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit  for the huk_post_done_int interrupt"
              }
            },
            "INT_CLR": {
              "PREP_DONE_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the huk_prep_done_int interrupt"
              },
              "PROC_DONE_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the huk_proc_done_int interrupt"
              },
              "POST_DONE_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the huk_post_done_int interrupt"
              }
            },
            "CONF": {
              "MODE": {
                "bit": 0,
                "description": "Set this field to choose the huk process. 1: process huk generate mode. 0: process huk recovery mode."
              }
            },
            "START": {
              "START": {
                "bit": 0,
                "description": "Write 1 to continue HUK Generator operation at LOAD/GAIN state."
              },
              "CONTINUE": {
                "bit": 1,
                "description": "Write 1 to start HUK Generator at IDLE state."
              }
            },
            "STATE": {
              "STATE": {
                "bit": 0,
                "description": "The state of HUK Generator. 0: IDLE. 1: LOAD. 2: GAIN. 3: BUSY.",
                "width": 2
              }
            },
            "STATUS": {
              "STATUS": {
                "bit": 0,
                "description": "The HUK generation status. 0: HUK is not generated. 1: HUK is generated and valid. 2: HUK is generated but invalid. 3: reserved.",
                "width": 2
              },
              "RISK_LEVEL": {
                "bit": 2,
                "description": "The risk level of HUK. 0-6: the higher the risk level is, the more error bits there are in the PUF SRAM. 7: Error Level, HUK is invalid.",
                "width": 3
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "HUK Generator version control register.",
                "width": 28
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S0",
              "base": "0x500C6000",
              "irq": 27
            },
            {
              "name": "I2S1",
              "base": "0x500C7000",
              "irq": 28
            },
            {
              "name": "I2S2",
              "base": "0x500C8000",
              "irq": 29
            },
            {
              "name": "LP_I2S0",
              "base": "0x50125000",
              "irq": 12
            }
          ],
          "registers": {
            "INT_RAW": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2S interrupt raw register, valid in level."
            },
            "INT_ST": {
              "offset": "0x10",
              "size": 32,
              "description": "I2S interrupt status register."
            },
            "INT_ENA": {
              "offset": "0x14",
              "size": 32,
              "description": "I2S interrupt enable register."
            },
            "INT_CLR": {
              "offset": "0x18",
              "size": 32,
              "description": "I2S interrupt clear register."
            },
            "RX_CONF": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S RX configure register"
            },
            "TX_CONF": {
              "offset": "0x24",
              "size": 32,
              "description": "I2S TX configure register"
            },
            "RX_CONF1": {
              "offset": "0x28",
              "size": 32,
              "description": "I2S RX configure register 1"
            },
            "TX_CONF1": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2S TX configure register 1"
            },
            "TX_PCM2PDM_CONF": {
              "offset": "0x40",
              "size": 32,
              "description": "I2S TX PCM2PDM configuration register"
            },
            "TX_PCM2PDM_CONF1": {
              "offset": "0x44",
              "size": 32,
              "description": "I2S TX PCM2PDM configuration register"
            },
            "RX_PDM2PCM_CONF": {
              "offset": "0x48",
              "size": 32,
              "description": "I2S RX configure register"
            },
            "RX_TDM_CTRL": {
              "offset": "0x50",
              "size": 32,
              "description": "I2S TX TDM mode control register"
            },
            "TX_TDM_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "I2S TX TDM mode control register"
            },
            "RX_TIMING": {
              "offset": "0x58",
              "size": 32,
              "description": "I2S RX timing control register"
            },
            "TX_TIMING": {
              "offset": "0x5C",
              "size": 32,
              "description": "I2S TX timing control register"
            },
            "LC_HUNG_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "I2S HUNG configure register."
            },
            "RXEOF_NUM": {
              "offset": "0x64",
              "size": 32,
              "description": "I2S RX data number control register."
            },
            "CONF_SIGLE_DATA": {
              "offset": "0x68",
              "size": 32,
              "description": "I2S signal data register"
            },
            "STATE": {
              "offset": "0x6C",
              "size": 32,
              "description": "I2S TX status register"
            },
            "ETM_CONF": {
              "offset": "0x70",
              "size": 32,
              "description": "I2S ETM configure register"
            },
            "FIFO_CNT": {
              "offset": "0x74",
              "size": 32,
              "description": "I2S sync counter register"
            },
            "BCK_CNT": {
              "offset": "0x78",
              "size": 32,
              "description": "I2S sync counter register"
            },
            "CLK_GATE": {
              "offset": "0x7C",
              "size": 32,
              "description": "Clock gate register"
            },
            "DATE": {
              "offset": "0x80",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "INT_RAW": {
              "RX_DONE_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt status bit  for the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt status bit  for the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt status bit  for the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt status bit  for the i2s_tx_hung_int interrupt"
              }
            },
            "INT_ST": {
              "RX_DONE_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit  for the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status bit  for the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status bit  for the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_ST": {
                "bit": 3,
                "description": "The masked interrupt status bit  for the i2s_tx_hung_int interrupt"
              }
            },
            "INT_ENA": {
              "RX_DONE_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit  for the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit  for the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit  for the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit  for the i2s_tx_hung_int interrupt"
              }
            },
            "INT_CLR": {
              "RX_DONE_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the i2s_rx_done_int interrupt"
              },
              "TX_DONE_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the i2s_tx_done_int interrupt"
              },
              "RX_HUNG_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the i2s_rx_hung_int interrupt"
              },
              "TX_HUNG_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the i2s_tx_hung_int interrupt"
              }
            },
            "RX_CONF": {
              "RX_RESET": {
                "bit": 0,
                "description": "Set this bit to reset receiver"
              },
              "RX_FIFO_RESET": {
                "bit": 1,
                "description": "Set this bit to reset Rx AFIFO"
              },
              "RX_START": {
                "bit": 2,
                "description": "Set this bit to start receiving data"
              },
              "RX_SLAVE_MOD": {
                "bit": 3,
                "description": "Set this bit to enable slave receiver mode"
              },
              "RX_STOP_MODE": {
                "bit": 4,
                "description": "0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full.",
                "width": 2
              },
              "RX_MONO": {
                "bit": 6,
                "description": "Set this bit to enable receiver  in mono mode"
              },
              "RX_BIG_ENDIAN": {
                "bit": 7,
                "description": "I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value."
              },
              "RX_UPDATE": {
                "bit": 8,
                "description": "Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This bit will be cleared by hardware after update register done."
              },
              "RX_MONO_FST_VLD": {
                "bit": 9,
                "description": "1: The first channel data value is valid in I2S RX mono mode.   0: The second channel data value is valid in I2S RX mono mode."
              },
              "RX_PCM_CONF": {
                "bit": 10,
                "description": "I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &",
                "width": 2
              },
              "RX_PCM_BYPASS": {
                "bit": 12,
                "description": "Set this bit to bypass Compress/Decompress module for received data."
              },
              "RX_MSB_SHIFT": {
                "bit": 13,
                "description": "Set this bit to enable receiver in Phillips standard mode"
              },
              "RX_LEFT_ALIGN": {
                "bit": 15,
                "description": "1: I2S RX left alignment mode. 0: I2S RX right alignment mode."
              },
              "RX_24_FILL_EN": {
                "bit": 16,
                "description": "1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits."
              },
              "RX_WS_IDLE_POL": {
                "bit": 17,
                "description": "0: WS should be 0 when receiving left channel data, and WS is 1in right channel.  1: WS should be 1 when receiving left channel data, and WS is 0in right channel."
              },
              "RX_BIT_ORDER": {
                "bit": 18,
                "description": "I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB is received first."
              },
              "RX_TDM_EN": {
                "bit": 19,
                "description": "1: Enable I2S TDM Rx mode . 0: Disable."
              },
              "RX_PDM_EN": {
                "bit": 20,
                "description": "1: Enable I2S PDM Rx mode . 0: Disable."
              },
              "RX_BCK_DIV_NUM": {
                "bit": 21,
                "description": "Bit clock configuration bits in receiver mode.",
                "width": 6
              }
            },
            "TX_CONF": {
              "TX_RESET": {
                "bit": 0,
                "description": "Set this bit to reset transmitter"
              },
              "TX_FIFO_RESET": {
                "bit": 1,
                "description": "Set this bit to reset Tx AFIFO"
              },
              "TX_START": {
                "bit": 2,
                "description": "Set this bit to start transmitting data"
              },
              "TX_SLAVE_MOD": {
                "bit": 3,
                "description": "Set this bit to enable slave transmitter mode"
              },
              "TX_STOP_EN": {
                "bit": 4,
                "description": "Set this bit to stop disable output BCK signal and WS signal when tx FIFO is emtpy"
              },
              "TX_CHAN_EQUAL": {
                "bit": 5,
                "description": "1: The value of Left channel data is equal to the value of right channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select mode."
              },
              "TX_MONO": {
                "bit": 6,
                "description": "Set this bit to enable transmitter in mono mode"
              },
              "TX_BIG_ENDIAN": {
                "bit": 7,
                "description": "I2S Tx byte endian, 1: low addr value to high addr.  0: low addr with low addr value."
              },
              "TX_UPDATE": {
                "bit": 8,
                "description": "Set 1 to update I2S TX registers from APB clock domain to I2S TX clock domain. This bit will be cleared by hardware after update register done."
              },
              "TX_MONO_FST_VLD": {
                "bit": 9,
                "description": "1: The first channel data value is valid in I2S TX mono mode.   0: The second channel data value is valid in I2S TX mono mode."
              },
              "TX_PCM_CONF": {
                "bit": 10,
                "description": "I2S TX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &",
                "width": 2
              },
              "TX_PCM_BYPASS": {
                "bit": 12,
                "description": "Set this bit to bypass  Compress/Decompress module for transmitted data."
              },
              "TX_MSB_SHIFT": {
                "bit": 13,
                "description": "Set this bit to enable transmitter in Phillips standard mode"
              },
              "TX_BCK_NO_DLY": {
                "bit": 14,
                "description": "1: BCK is not delayed to generate pos/neg edge in master mode. 0: BCK is delayed to generate pos/neg edge in master mode."
              },
              "TX_LEFT_ALIGN": {
                "bit": 15,
                "description": "1: I2S TX left alignment mode. 0: I2S TX right alignment mode."
              },
              "TX_24_FILL_EN": {
                "bit": 16,
                "description": "1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24 channel bits mode"
              },
              "TX_WS_IDLE_POL": {
                "bit": 17,
                "description": "0: WS should be 0 when sending left channel data, and WS is 1in right channel.  1: WS should be 1 when sending left channel data, and WS is 0in right channel."
              },
              "TX_BIT_ORDER": {
                "bit": 18,
                "description": "I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big endian, the MSB is sent first."
              },
              "TX_TDM_EN": {
                "bit": 19,
                "description": "1: Enable I2S TDM Tx mode . 0: Disable."
              },
              "TX_PDM_EN": {
                "bit": 20,
                "description": "1: Enable I2S PDM Tx mode . 0: Disable."
              },
              "TX_BCK_DIV_NUM": {
                "bit": 21,
                "description": "Bit clock configuration bits in transmitter mode.",
                "width": 6
              },
              "TX_CHAN_MOD": {
                "bit": 27,
                "description": "I2S transmitter channel mode configuration bits.",
                "width": 3
              },
              "SIG_LOOPBACK": {
                "bit": 30,
                "description": "Enable signal loop back mode with transmitter module and receiver module sharing the same WS and BCK signals."
              }
            },
            "RX_CONF1": {
              "RX_TDM_WS_WIDTH": {
                "bit": 0,
                "description": "The width of rx_ws_out at idle level in TDM mode is (I2S_RX_TDM_WS_WIDTH[8:0] +1) * T_bck",
                "width": 9
              },
              "RX_BITS_MOD": {
                "bit": 14,
                "description": "Set the bits to configure the valid data bit length of I2S receiver channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode.",
                "width": 5
              },
              "RX_HALF_SAMPLE_BITS": {
                "bit": 19,
                "description": "I2S Rx half sample bits -1.",
                "width": 8
              },
              "RX_TDM_CHAN_BITS": {
                "bit": 27,
                "description": "The Rx bit number for each channel minus 1in TDM mode.",
                "width": 5
              }
            },
            "TX_CONF1": {
              "TX_TDM_WS_WIDTH": {
                "bit": 0,
                "description": "The width of tx_ws_out at idle level in TDM mode is (I2S_TX_TDM_WS_WIDTH[8:0] +1) * T_bck",
                "width": 9
              },
              "TX_BITS_MOD": {
                "bit": 14,
                "description": "Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode.",
                "width": 5
              },
              "TX_HALF_SAMPLE_BITS": {
                "bit": 19,
                "description": "I2S Tx half sample bits -1.",
                "width": 8
              },
              "TX_TDM_CHAN_BITS": {
                "bit": 27,
                "description": "The Tx bit number for each channel minus 1in TDM mode.",
                "width": 5
              }
            },
            "TX_PCM2PDM_CONF": {
              "TX_PDM_HP_BYPASS": {
                "bit": 0,
                "description": "I2S TX PDM bypass hp filter or not. The option has been removed."
              },
              "TX_PDM_SINC_OSR2": {
                "bit": 1,
                "description": "I2S TX PDM OSR2 value",
                "width": 4
              },
              "TX_PDM_PRESCALE": {
                "bit": 5,
                "description": "I2S TX PDM prescale for sigmadelta",
                "width": 8
              },
              "TX_PDM_HP_IN_SHIFT": {
                "bit": 13,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_LP_IN_SHIFT": {
                "bit": 15,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_SINC_IN_SHIFT": {
                "bit": 17,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_SIGMADELTA_IN_SHIFT": {
                "bit": 19,
                "description": "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4",
                "width": 2
              },
              "TX_PDM_SIGMADELTA_DITHER2": {
                "bit": 21,
                "description": "I2S TX PDM sigmadelta dither2 value"
              },
              "TX_PDM_SIGMADELTA_DITHER": {
                "bit": 22,
                "description": "I2S TX PDM sigmadelta dither value"
              },
              "TX_PDM_DAC_2OUT_EN": {
                "bit": 23,
                "description": "I2S TX PDM dac mode enable"
              },
              "TX_PDM_DAC_MODE_EN": {
                "bit": 24,
                "description": "I2S TX PDM dac 2channel enable"
              },
              "PCM2PDM_CONV_EN": {
                "bit": 25,
                "description": "I2S TX PDM Converter enable"
              }
            },
            "TX_PCM2PDM_CONF1": {
              "TX_PDM_FP": {
                "bit": 0,
                "description": "I2S TX PDM Fp",
                "width": 10
              },
              "TX_PDM_FS": {
                "bit": 10,
                "description": "I2S TX PDM Fs",
                "width": 10
              },
              "TX_IIR_HP_MULT12_5": {
                "bit": 20,
                "description": "The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 + I2S_TX_IIR_HP_MULT12_5[2:0])",
                "width": 3
              },
              "TX_IIR_HP_MULT12_0": {
                "bit": 23,
                "description": "The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 + I2S_TX_IIR_HP_MULT12_0[2:0])",
                "width": 3
              }
            },
            "RX_PDM2PCM_CONF": {
              "RX_PDM2PCM_EN": {
                "bit": 19,
                "description": "1: Enable PDM2PCM RX mode. 0: DIsable."
              },
              "RX_PDM_SINC_DSR_16_EN": {
                "bit": 20,
                "description": "Configure the down sampling rate of PDM RX filter group1 module. 1: The  down sampling rate is 128. 0: down sampling rate is 64."
              },
              "RX_PDM2PCM_AMPLIFY_NUM": {
                "bit": 21,
                "description": "Configure PDM RX amplify number.",
                "width": 4
              },
              "RX_PDM_HP_BYPASS": {
                "bit": 25,
                "description": "I2S PDM RX bypass hp filter or not."
              },
              "RX_IIR_HP_MULT12_5": {
                "bit": 26,
                "description": "The fourth parameter of PDM RX IIR_HP filter stage 2 is (504 + LP_I2S_RX_IIR_HP_MULT12_5[2:0])",
                "width": 3
              },
              "RX_IIR_HP_MULT12_0": {
                "bit": 29,
                "description": "The fourth parameter of PDM RX IIR_HP filter stage 1 is (504 + LP_I2S_RX_IIR_HP_MULT12_0[2:0])",
                "width": 3
              }
            },
            "RX_TDM_CTRL": {
              "RX_TDM_PDM_CHAN0_EN": {
                "bit": 0,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 0. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN1_EN": {
                "bit": 1,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 1. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN2_EN": {
                "bit": 2,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 2. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN3_EN": {
                "bit": 3,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 3. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN4_EN": {
                "bit": 4,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 4. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN5_EN": {
                "bit": 5,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 5. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN6_EN": {
                "bit": 6,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 6. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_PDM_CHAN7_EN": {
                "bit": 7,
                "description": "1: Enable the valid data input of I2S RX TDM or PDM channel 7. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN8_EN": {
                "bit": 8,
                "description": "1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN9_EN": {
                "bit": 9,
                "description": "1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN10_EN": {
                "bit": 10,
                "description": "1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN11_EN": {
                "bit": 11,
                "description": "1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN12_EN": {
                "bit": 12,
                "description": "1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN13_EN": {
                "bit": 13,
                "description": "1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN14_EN": {
                "bit": 14,
                "description": "1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_CHAN15_EN": {
                "bit": 15,
                "description": "1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable, just input 0 in this channel."
              },
              "RX_TDM_TOT_CHAN_NUM": {
                "bit": 16,
                "description": "The total channel number of I2S TX TDM mode.",
                "width": 4
              }
            },
            "TX_TDM_CTRL": {
              "TX_TDM_CHAN0_EN": {
                "bit": 0,
                "description": "1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN1_EN": {
                "bit": 1,
                "description": "1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN2_EN": {
                "bit": 2,
                "description": "1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN3_EN": {
                "bit": 3,
                "description": "1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN4_EN": {
                "bit": 4,
                "description": "1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN5_EN": {
                "bit": 5,
                "description": "1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN6_EN": {
                "bit": 6,
                "description": "1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN7_EN": {
                "bit": 7,
                "description": "1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN8_EN": {
                "bit": 8,
                "description": "1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN9_EN": {
                "bit": 9,
                "description": "1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN10_EN": {
                "bit": 10,
                "description": "1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN11_EN": {
                "bit": 11,
                "description": "1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN12_EN": {
                "bit": 12,
                "description": "1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN13_EN": {
                "bit": 13,
                "description": "1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN14_EN": {
                "bit": 14,
                "description": "1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_CHAN15_EN": {
                "bit": 15,
                "description": "1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable, just output 0 in this channel."
              },
              "TX_TDM_TOT_CHAN_NUM": {
                "bit": 16,
                "description": "The total channel number of I2S TX TDM mode.",
                "width": 4
              },
              "TX_TDM_SKIP_MSK_EN": {
                "bit": 20,
                "description": "When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM + 1)  channels, and only the data of the enabled channels is sent, then this bit should be set. Clear it when all the data stored in DMA TX buffer is for enabled channels."
              }
            },
            "RX_TIMING": {
              "RX_SD_IN_DM": {
                "bit": 0,
                "description": "The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_SD1_IN_DM": {
                "bit": 4,
                "description": "The delay mode of I2S Rx SD1 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_SD2_IN_DM": {
                "bit": 8,
                "description": "The delay mode of I2S Rx SD2 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_SD3_IN_DM": {
                "bit": 12,
                "description": "The delay mode of I2S Rx SD3 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_WS_OUT_DM": {
                "bit": 16,
                "description": "The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_BCK_OUT_DM": {
                "bit": 20,
                "description": "The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_WS_IN_DM": {
                "bit": 24,
                "description": "The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "RX_BCK_IN_DM": {
                "bit": 28,
                "description": "The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              }
            },
            "TX_TIMING": {
              "TX_SD_OUT_DM": {
                "bit": 0,
                "description": "The delay mode of I2S TX SD output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_SD1_OUT_DM": {
                "bit": 4,
                "description": "The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_WS_OUT_DM": {
                "bit": 16,
                "description": "The delay mode of I2S TX WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_BCK_OUT_DM": {
                "bit": 20,
                "description": "The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_WS_IN_DM": {
                "bit": 24,
                "description": "The delay mode of I2S TX WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              },
              "TX_BCK_IN_DM": {
                "bit": 28,
                "description": "The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used.",
                "width": 2
              }
            },
            "LC_HUNG_CONF": {
              "LC_FIFO_TIMEOUT": {
                "bit": 0,
                "description": "the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered when fifo hung counter is equal to this value",
                "width": 8
              },
              "LC_FIFO_TIMEOUT_SHIFT": {
                "bit": 8,
                "description": "The bits are used to scale tick counter threshold. The tick counter is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift",
                "width": 3
              },
              "LC_FIFO_TIMEOUT_ENA": {
                "bit": 11,
                "description": "The enable bit for FIFO timeout"
              }
            },
            "RXEOF_NUM": {
              "RX_EOF_NUM": {
                "bit": 0,
                "description": "The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel.",
                "width": 12
              }
            },
            "CONF_SIGLE_DATA": {
              "SINGLE_DATA": {
                "bit": 0,
                "description": "The configured constant channel data to be sent out.",
                "width": 32
              }
            },
            "STATE": {
              "TX_IDLE": {
                "bit": 0,
                "description": "1: i2s_tx is idle state. 0: i2s_tx is working."
              }
            },
            "ETM_CONF": {
              "ETM_TX_SEND_WORD_NUM": {
                "bit": 0,
                "description": "I2S ETM send x words event. When sending word number of reg_etm_tx_send_word_num[9:0], i2s will trigger an etm event.",
                "width": 10
              },
              "ETM_RX_RECEIVE_WORD_NUM": {
                "bit": 10,
                "description": "I2S ETM receive x words event. When receiving word number of reg_etm_rx_receive_word_num[9:0], i2s will trigger an etm event.",
                "width": 10
              }
            },
            "FIFO_CNT": {
              "TX_FIFO_CNT": {
                "bit": 0,
                "description": "tx fifo counter value.",
                "width": 31
              },
              "TX_FIFO_CNT_RST": {
                "bit": 31,
                "description": "Set this bit to reset tx fifo counter."
              }
            },
            "BCK_CNT": {
              "TX_BCK_CNT": {
                "bit": 0,
                "description": "tx bck counter value.",
                "width": 31
              },
              "TX_BCK_CNT_RST": {
                "bit": 31,
                "description": "Set this bit to reset tx bck counter."
              }
            },
            "CLK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "set this bit to enable clock gate"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "I2S version control register",
                "width": 28
              }
            }
          }
        },
        "I3C": {
          "instances": [
            {
              "name": "I3C_MST",
              "base": "0x500DA000",
              "irq": 101
            },
            {
              "name": "I3C_MST_MEM",
              "base": "0x500DA000"
            },
            {
              "name": "I3C_SLV",
              "base": "0x500DB000",
              "irq": 102
            }
          ],
          "registers": {
            "DEVICE_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "DEVICE_CTRL register controls the transfer properties and disposition of controllers capabilities."
            },
            "BUFFER_THLD_CTRL": {
              "offset": "0x1C",
              "size": 32,
              "description": "In-Band Interrupt Status Threshold Value . Every In Band Interrupt received by I3C controller generates an IBI status. This field controls the number of IBI status entries in the IBI buffer that trigger the IBI_STATUS_THLD_STAT interrupt."
            },
            "DATA_BUFFER_THLD_CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "NA"
            },
            "IBI_NOTIFY_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "NA"
            },
            "IBI_SIR_REQ_PAYLOAD": {
              "offset": "0x28",
              "size": 32,
              "description": "NA"
            },
            "IBI_SIR_REQ_REJECT": {
              "offset": "0x2C",
              "size": 32,
              "description": "NA"
            },
            "INT_CLR": {
              "offset": "0x30",
              "size": 32,
              "description": "NA"
            },
            "INT_RAW": {
              "offset": "0x34",
              "size": 32,
              "description": "NA"
            },
            "INT_ST": {
              "offset": "0x38",
              "size": 32,
              "description": "NA"
            },
            "INT_ST_ENA": {
              "offset": "0x3C",
              "size": 32,
              "description": "The Interrupt status will be updated in INTR_STATUS register if corresponding Status Enable bit set."
            },
            "RESET_CTRL": {
              "offset": "0x44",
              "size": 32,
              "description": "NA"
            },
            "BUFFER_STATUS_LEVEL": {
              "offset": "0x48",
              "size": 32,
              "description": "BUFFER_STATUS_LEVEL reflects the status level of Buffers in the controller."
            },
            "DATA_BUFFER_STATUS_LEVEL": {
              "offset": "0x4C",
              "size": 32,
              "description": "DATA_BUFFER_STATUS_LEVEL reflects the status level of the Buffers in the controller."
            },
            "PRESENT_STATE0": {
              "offset": "0x50",
              "size": 32,
              "description": "NA"
            },
            "PRESENT_STATE1": {
              "offset": "0x54",
              "size": 32,
              "description": "NA"
            },
            "DEVICE_TABLE": {
              "offset": "0x58",
              "size": 32,
              "description": "Pointer for Device Address Table"
            },
            "TIME_OUT_VALUE": {
              "offset": "0x5C",
              "size": 32,
              "description": "NA"
            },
            "SCL_I3C_MST_OD_TIME": {
              "offset": "0x60",
              "size": 32,
              "description": "NA"
            },
            "SCL_I3C_MST_PP_TIME": {
              "offset": "0x64",
              "size": 32,
              "description": "NA"
            },
            "SCL_I2C_FM_TIME": {
              "offset": "0x68",
              "size": 32,
              "description": "NA"
            },
            "SCL_I2C_FMP_TIME": {
              "offset": "0x6C",
              "size": 32,
              "description": "NA"
            },
            "SCL_EXT_LOW_TIME": {
              "offset": "0x70",
              "size": 32,
              "description": "NA"
            },
            "SDA_SAMPLE_TIME": {
              "offset": "0x74",
              "size": 32,
              "description": "NA"
            },
            "SDA_HOLD_TIME": {
              "offset": "0x78",
              "size": 32,
              "description": "NA"
            },
            "SCL_START_HOLD": {
              "offset": "0x7C",
              "size": 32,
              "description": "NA"
            },
            "SCL_RSTART_SETUP": {
              "offset": "0x80",
              "size": 32,
              "description": "NA"
            },
            "SCL_STOP_HOLD": {
              "offset": "0x84",
              "size": 32,
              "description": "NA"
            },
            "SCL_STOP_SETUP": {
              "offset": "0x88",
              "size": 32,
              "description": "NA"
            },
            "BUS_FREE_TIME": {
              "offset": "0x90",
              "size": 32,
              "description": "NA"
            },
            "SCL_TERMN_T_EXT_LOW_TIME": {
              "offset": "0x94",
              "size": 32,
              "description": "NA"
            },
            "VER_ID": {
              "offset": "0xA0",
              "size": 32,
              "description": "NA"
            },
            "VER_TYPE": {
              "offset": "0xA4",
              "size": 32,
              "description": "NA"
            },
            "FPGA_DEBUG_PROBE": {
              "offset": "0xAC",
              "size": 32,
              "description": "NA"
            },
            "RND_ECO_CS": {
              "offset": "0xB0",
              "size": 32,
              "description": "NA"
            },
            "RND_ECO_LOW": {
              "offset": "0xB4",
              "size": 32,
              "description": "NA"
            },
            "RND_ECO_HIGH": {
              "offset": "0xB8",
              "size": 32,
              "description": "NA"
            }
          },
          "bits": {
            "DEVICE_CTRL": {
              "REG_BA_INCLUDE": {
                "bit": 1,
                "description": "This bit is used to include I3C broadcast address(0x7E) for private transfer.(If I3C broadcast address is not include for the private transfer, In-Band Interrupts driven from Slaves may not win address arbitration. Hence IBIs will get delayed)"
              },
              "REG_TRANS_START": {
                "bit": 2,
                "description": "Transfer Start"
              },
              "REG_CLK_EN": {
                "bit": 3,
                "description": "NA"
              },
              "REG_IBI_RSTART_TRANS_EN": {
                "bit": 4,
                "description": "NA"
              },
              "REG_AUTO_DIS_IBI_EN": {
                "bit": 5,
                "description": "NA"
              },
              "REG_DMA_RX_EN": {
                "bit": 6,
                "description": "NA"
              },
              "REG_DMA_TX_EN": {
                "bit": 7,
                "description": "NA"
              },
              "REG_MULTI_SLV_SINGLE_CCC_EN": {
                "bit": 8,
                "description": "0: rx high bit first, 1: rx low bit first"
              },
              "REG_RX_BIT_ORDER": {
                "bit": 9,
                "description": "0: rx low byte fist, 1: rx high byte first"
              },
              "REG_RX_BYTE_ORDER": {
                "bit": 10,
                "description": "NA"
              },
              "REG_SCL_PULLUP_FORCE_EN": {
                "bit": 11,
                "description": "This bit is used to force scl_pullup_en"
              },
              "REG_SCL_OE_FORCE_EN": {
                "bit": 12,
                "description": "This bit is used to force scl_oe"
              },
              "REG_SDA_PP_RD_PULLUP_EN": {
                "bit": 13,
                "description": "NA"
              },
              "REG_SDA_RD_TBIT_HLVL_PULLUP_EN": {
                "bit": 14,
                "description": "NA"
              },
              "REG_SDA_PP_WR_PULLUP_EN": {
                "bit": 15,
                "description": "NA"
              },
              "REG_DATA_BYTE_CNT_UNLATCH": {
                "bit": 16,
                "description": "1: read current real-time updated value  0: read latch data byte cnt value"
              },
              "REG_MEM_CLK_FORCE_ON": {
                "bit": 17,
                "description": "1: dev characteristic and address table memory clk  date force on . 0 :  clock gating by rd/wr."
              }
            },
            "BUFFER_THLD_CTRL": {
              "REG_CMD_BUF_EMPTY_THLD": {
                "bit": 0,
                "description": "Command Buffer Empty Threshold Value is used to control the number of empty locations(or greater) in the Command Buffer that trigger CMD_BUFFER_READY_STAT interrupt.",
                "width": 4
              },
              "REG_RESP_BUF_THLD": {
                "bit": 6,
                "description": "Response Buffer Threshold Value is used to control the number of entries in the Response Buffer that trigger the RESP_READY_STAT_INTR.",
                "width": 3
              },
              "REG_IBI_DATA_BUF_THLD": {
                "bit": 12,
                "description": "In-Band Interrupt Data Threshold Value . Every In Band Interrupt received by I3C controller generates an IBI status. This field controls the number of IBI data entries in the IBI buffer that trigger the IBI_DATA_THLD_STAT interrupt.",
                "width": 3
              },
              "REG_IBI_STATUS_BUF_THLD": {
                "bit": 18,
                "description": "NA",
                "width": 3
              }
            },
            "DATA_BUFFER_THLD_CTRL": {
              "REG_TX_DATA_BUF_THLD": {
                "bit": 0,
                "description": "Transmit Buffer Threshold Value. This field controls the number of empty locations in the Transmit FIFO that trigger the TX_THLD_STAT interrupt. Supports values: 000:2  001:4  010:8  011:16  100:31, else:31",
                "width": 3
              },
              "REG_RX_DATA_BUF_THLD": {
                "bit": 3,
                "description": "Receive Buffer Threshold Value. This field controls the number of empty locations in the Receive FIFO that trigger the RX_THLD_STAT interrupt. Supports: 000:2  001:4  010:8  011:16  100:31, else:31",
                "width": 3
              }
            },
            "IBI_NOTIFY_CTRL": {
              "REG_NOTIFY_SIR_REJECTED": {
                "bit": 2,
                "description": "Notify Rejected Slave Interrupt Request Control. This bit is used to suppress reporting to the application about Slave Interrupt Request. 0:Suppress passing the IBI Status to the IBI FIFO(hence not notifying the application) when a SIR request is NACKed and auto-disabled base on the IBI_SIR_REQ_REJECT register. 1: Writes IBI Status to the IBI FIFO(hence notifying the application) when SIR request is NACKed and auto-disabled based on the IBI_SIR_REQ_REJECT registerl."
              }
            },
            "IBI_SIR_REQ_PAYLOAD": {
              "REG_SIR_REQ_PAYLOAD": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "IBI_SIR_REQ_REJECT": {
              "REG_SIR_REQ_REJECT": {
                "bit": 0,
                "description": "The application of controller can decide whether to send ACK or NACK for Slave request received from any I3C device. A device specific response control bit is provided to select the response option, Master will ACK/NACK the Master Request based on programming of control bit, corresponding to the interrupting device. 0:ACK the SIR Request  1:NACK and send direct auto disable CCC",
                "width": 32
              }
            },
            "INT_CLR": {
              "TX_DATA_BUF_THLD_INT_CLR": {
                "bit": 0,
                "description": "NA"
              },
              "RX_DATA_BUF_THLD_INT_CLR": {
                "bit": 1,
                "description": "NA"
              },
              "IBI_STATUS_THLD_INT_CLR": {
                "bit": 2,
                "description": "NA"
              },
              "CMD_BUF_EMPTY_THLD_INT_CLR": {
                "bit": 3,
                "description": "NA"
              },
              "RESP_READY_INT_CLR": {
                "bit": 4,
                "description": "NA"
              },
              "NXT_CMD_REQ_ERR_INT_CLR": {
                "bit": 5,
                "description": "NA"
              },
              "TRANSFER_ERR_INT_CLR": {
                "bit": 6,
                "description": "NA"
              },
              "TRANSFER_COMPLETE_INT_CLR": {
                "bit": 7,
                "description": "NA"
              },
              "COMMAND_DONE_INT_CLR": {
                "bit": 8,
                "description": "NA"
              },
              "DETECT_START_INT_CLR": {
                "bit": 9,
                "description": "NA"
              },
              "RESP_BUF_OVF_INT_CLR": {
                "bit": 10,
                "description": "NA"
              },
              "IBI_DATA_BUF_OVF_INT_CLR": {
                "bit": 11,
                "description": "NA"
              },
              "IBI_STATUS_BUF_OVF_INT_CLR": {
                "bit": 12,
                "description": "NA"
              },
              "IBI_HANDLE_DONE_INT_CLR": {
                "bit": 13,
                "description": "NA"
              },
              "IBI_DETECT_INT_CLR": {
                "bit": 14,
                "description": "NA"
              },
              "CMD_CCC_MISMATCH_INT_CLR": {
                "bit": 15,
                "description": "NA"
              }
            },
            "INT_RAW": {
              "TX_DATA_BUF_THLD_INT_RAW": {
                "bit": 0,
                "description": "NA"
              },
              "RX_DATA_BUF_THLD_INT_RAW": {
                "bit": 1,
                "description": "NA"
              },
              "IBI_STATUS_THLD_INT_RAW": {
                "bit": 2,
                "description": "NA"
              },
              "CMD_BUF_EMPTY_THLD_INT_RAW": {
                "bit": 3,
                "description": "NA"
              },
              "RESP_READY_INT_RAW": {
                "bit": 4,
                "description": "NA"
              },
              "NXT_CMD_REQ_ERR_INT_RAW": {
                "bit": 5,
                "description": "NA"
              },
              "TRANSFER_ERR_INT_RAW": {
                "bit": 6,
                "description": "NA"
              },
              "TRANSFER_COMPLETE_INT_RAW": {
                "bit": 7,
                "description": "NA"
              },
              "COMMAND_DONE_INT_RAW": {
                "bit": 8,
                "description": "NA"
              },
              "DETECT_START_INT_RAW": {
                "bit": 9,
                "description": "NA"
              },
              "RESP_BUF_OVF_INT_RAW": {
                "bit": 10,
                "description": "NA"
              },
              "IBI_DATA_BUF_OVF_INT_RAW": {
                "bit": 11,
                "description": "NA"
              },
              "IBI_STATUS_BUF_OVF_INT_RAW": {
                "bit": 12,
                "description": "NA"
              },
              "IBI_HANDLE_DONE_INT_RAW": {
                "bit": 13,
                "description": "NA"
              },
              "IBI_DETECT_INT_RAW": {
                "bit": 14,
                "description": "NA"
              },
              "CMD_CCC_MISMATCH_INT_RAW": {
                "bit": 15,
                "description": "NA"
              }
            },
            "INT_ST": {
              "TX_DATA_BUF_THLD_INT_ST": {
                "bit": 0,
                "description": "This interrupt is generated when number of empty locations in transmit buffer is greater than or equal to threshold value specified by TX_EMPTY_BUS_THLD field in DATA_BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of empty locations in transmit buffer is less than threshold value."
              },
              "RX_DATA_BUF_THLD_INT_ST": {
                "bit": 1,
                "description": "This interrupt is generated when number of entries in receive buffer is greater than or equal to threshold value specified by RX_BUF_THLD field in DATA_BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of entries in receive buffer is less than threshold value."
              },
              "IBI_STATUS_THLD_INT_ST": {
                "bit": 2,
                "description": "Only used in master mode. This interrupt is generated when number of entries in IBI buffer is greater than or equal to threshold value specified by IBI_BUF_THLD field in BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of entries in IBI buffer is less than threshold value."
              },
              "CMD_BUF_EMPTY_THLD_INT_ST": {
                "bit": 3,
                "description": "This interrupt is generated when number of empty locations in command buffer is greater than or equal to threshold value specified by CMD_EMPTY_BUF_THLD field in BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of empty locations in command buffer is less than threshold value."
              },
              "RESP_READY_INT_ST": {
                "bit": 4,
                "description": "This interrupt is generated when number of entries in response buffer is greater than or equal to threshold value specified by RESP_BUF_THLD field in BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of entries in response buffer is less than threshold value."
              },
              "NXT_CMD_REQ_ERR_INT_ST": {
                "bit": 5,
                "description": "This interrupt is generated if toc is 0(master will restart next command), but command buf is empty."
              },
              "TRANSFER_ERR_INT_ST": {
                "bit": 6,
                "description": "This interrupt is generated if any error occurs during transfer. The error type will be specified in the response packet associated with the command (in ERR_STATUS field of RESPONSE_BUFFER_PORT register). This bit can be cleared by writing 1'h1."
              },
              "TRANSFER_COMPLETE_INT_ST": {
                "bit": 7,
                "description": "NA"
              },
              "COMMAND_DONE_INT_ST": {
                "bit": 8,
                "description": "NA"
              },
              "DETECT_START_INT_ST": {
                "bit": 9,
                "description": "NA"
              },
              "RESP_BUF_OVF_INT_ST": {
                "bit": 10,
                "description": "NA"
              },
              "IBI_DATA_BUF_OVF_INT_ST": {
                "bit": 11,
                "description": "NA"
              },
              "IBI_STATUS_BUF_OVF_INT_ST": {
                "bit": 12,
                "description": "NA"
              },
              "IBI_HANDLE_DONE_INT_ST": {
                "bit": 13,
                "description": "NA"
              },
              "IBI_DETECT_INT_ST": {
                "bit": 14,
                "description": "NA"
              },
              "CMD_CCC_MISMATCH_INT_ST": {
                "bit": 15,
                "description": "NA"
              }
            },
            "INT_ST_ENA": {
              "TX_DATA_BUF_THLD_INT_ENA": {
                "bit": 0,
                "description": "Transmit Buffer threshold status enable."
              },
              "RX_DATA_BUF_THLD_INT_ENA": {
                "bit": 1,
                "description": "Receive Buffer threshold status enable."
              },
              "IBI_STATUS_THLD_INT_ENA": {
                "bit": 2,
                "description": "Only used in master mode. IBI Buffer threshold status enable."
              },
              "CMD_BUF_EMPTY_THLD_INT_ENA": {
                "bit": 3,
                "description": "Command buffer ready status enable."
              },
              "RESP_READY_INT_ENA": {
                "bit": 4,
                "description": "Response buffer ready status enable."
              },
              "NXT_CMD_REQ_ERR_INT_ENA": {
                "bit": 5,
                "description": "next command request error status enable"
              },
              "TRANSFER_ERR_INT_ENA": {
                "bit": 6,
                "description": "Transfer error status enable"
              },
              "TRANSFER_COMPLETE_INT_ENA": {
                "bit": 7,
                "description": "NA"
              },
              "COMMAND_DONE_INT_ENA": {
                "bit": 8,
                "description": "NA"
              },
              "DETECT_START_INT_ENA": {
                "bit": 9,
                "description": "NA"
              },
              "RESP_BUF_OVF_INT_ENA": {
                "bit": 10,
                "description": "NA"
              },
              "IBI_DATA_BUF_OVF_INT_ENA": {
                "bit": 11,
                "description": "NA"
              },
              "IBI_STATUS_BUF_OVF_INT_ENA": {
                "bit": 12,
                "description": "NA"
              },
              "IBI_HANDLE_DONE_INT_ENA": {
                "bit": 13,
                "description": "NA"
              },
              "IBI_DETECT_INT_ENA": {
                "bit": 14,
                "description": "NA"
              },
              "CMD_CCC_MISMATCH_INT_ENA": {
                "bit": 15,
                "description": "NA"
              }
            },
            "RESET_CTRL": {
              "REG_CORE_SOFT_RST": {
                "bit": 0,
                "description": "NA"
              },
              "REG_CMD_BUF_RST": {
                "bit": 1,
                "description": "NA"
              },
              "REG_RESP_BUF_RST": {
                "bit": 2,
                "description": "NA"
              },
              "REG_TX_DATA_BUF_BUF_RST": {
                "bit": 3,
                "description": "NA"
              },
              "REG_RX_DATA_BUF_RST": {
                "bit": 4,
                "description": "NA"
              },
              "REG_IBI_DATA_BUF_RST": {
                "bit": 5,
                "description": "NA"
              },
              "REG_IBI_STATUS_BUF_RST": {
                "bit": 6,
                "description": "NA"
              }
            },
            "BUFFER_STATUS_LEVEL": {
              "CMD_BUF_EMPTY_CNT": {
                "bit": 0,
                "description": "Command Buffer Empty Locations contains the number of empty locations in the command buffer.",
                "width": 5
              },
              "RESP_BUF_CNT": {
                "bit": 8,
                "description": "Response Buffer Level Value contains the number of valid data entries in the response buffer.",
                "width": 4
              },
              "IBI_DATA_BUF_CNT": {
                "bit": 16,
                "description": "IBI Buffer Level Value contains the number of valid entries in the IBI Buffer. This is field is used in master mode.",
                "width": 4
              },
              "IBI_STATUS_BUF_CNT": {
                "bit": 24,
                "description": "IBI Buffer Status Count contains the number of IBI status entries in the IBI Buffer. This field is used in master mode.",
                "width": 4
              }
            },
            "DATA_BUFFER_STATUS_LEVEL": {
              "TX_DATA_BUF_EMPTY_CNT": {
                "bit": 0,
                "description": "Transmit Buffer Empty Level Value contains the number of empty locations in the transmit Buffer.",
                "width": 6
              },
              "RX_DATA_BUF_CNT": {
                "bit": 16,
                "description": "Receive Buffer Level value contains the number of valid data entries in the receive buffer.",
                "width": 6
              }
            },
            "PRESENT_STATE0": {
              "SDA_LVL": {
                "bit": 0,
                "description": "This bit is used to check the SCL line level to recover from error and  for debugging. This bit reflects the value of synchronized scl_in_a."
              },
              "SCL_LVL": {
                "bit": 1,
                "description": "This bit is used to check the SDA line level to recover from error and  for debugging. This bit reflects the value of synchronized sda_in_a."
              },
              "BUS_BUSY": {
                "bit": 2,
                "description": "NA"
              },
              "BUS_FREE": {
                "bit": 3,
                "description": "NA"
              },
              "CMD_TID": {
                "bit": 9,
                "description": "NA",
                "width": 4
              },
              "SCL_GEN_FSM_STATE": {
                "bit": 13,
                "description": "NA",
                "width": 3
              },
              "IBI_EV_HANDLE_FSM_STATE": {
                "bit": 16,
                "description": "NA",
                "width": 3
              },
              "I2C_MODE_FSM_STATE": {
                "bit": 19,
                "description": "NA",
                "width": 3
              },
              "SDR_MODE_FSM_STATE": {
                "bit": 22,
                "description": "NA",
                "width": 4
              },
              "DAA_MODE_FSM_STATE": {
                "bit": 26,
                "description": "Reflects whether the Master Controller is in IDLE or not. This bit will be set when all the buffer(Command, Response, IBI, Transmit, Receive) are empty along with the Master State machine is in idle state. 0X0: not in idle  0x1: in idle",
                "width": 3
              },
              "MAIN_FSM_STATE": {
                "bit": 29,
                "description": "NA",
                "width": 3
              }
            },
            "PRESENT_STATE1": {
              "DATA_BYTE_CNT": {
                "bit": 0,
                "description": "Present transfer data byte cnt: tx data byte cnt if write  rx data byte cnt if read  ibi data byte cnt if IBI handle.",
                "width": 16
              }
            },
            "DEVICE_TABLE": {
              "REG_DCT_DAA_INIT_INDEX": {
                "bit": 0,
                "description": "Reserved",
                "width": 4
              },
              "REG_DAT_DAA_INIT_INDEX": {
                "bit": 4,
                "description": "NA",
                "width": 4
              },
              "PRESENT_DCT_INDEX": {
                "bit": 8,
                "description": "NA",
                "width": 4
              },
              "PRESENT_DAT_INDEX": {
                "bit": 12,
                "description": "NA",
                "width": 4
              }
            },
            "TIME_OUT_VALUE": {
              "REG_RESP_BUF_TO_VALUE": {
                "bit": 0,
                "description": "NA",
                "width": 5
              },
              "REG_RESP_BUF_TO_EN": {
                "bit": 5,
                "description": "NA"
              },
              "REG_IBI_DATA_BUF_TO_VALUE": {
                "bit": 6,
                "description": "NA",
                "width": 5
              },
              "REG_IBI_DATA_BUF_TO_EN": {
                "bit": 11,
                "description": "NA"
              },
              "REG_IBI_STATUS_BUF_TO_VALUE": {
                "bit": 12,
                "description": "NA",
                "width": 5
              },
              "REG_IBI_STATUS_BUF_TO_EN": {
                "bit": 17,
                "description": "NA"
              },
              "REG_RX_DATA_BUF_TO_VALUE": {
                "bit": 18,
                "description": "NA",
                "width": 5
              },
              "REG_RX_DATA_BUF_TO_EN": {
                "bit": 23,
                "description": "NA"
              }
            },
            "SCL_I3C_MST_OD_TIME": {
              "REG_I3C_MST_OD_LOW_PERIOD": {
                "bit": 0,
                "description": "SCL Open-Drain low count for I3C transfers targeted to I3C devices.",
                "width": 16
              },
              "REG_I3C_MST_OD_HIGH_PERIOD": {
                "bit": 16,
                "description": "SCL Open-Drain High count for I3C transfers targeted to I3C devices.",
                "width": 16
              }
            },
            "SCL_I3C_MST_PP_TIME": {
              "REG_I3C_MST_PP_LOW_PERIOD": {
                "bit": 0,
                "description": "NA",
                "width": 8
              },
              "REG_I3C_MST_PP_HIGH_PERIOD": {
                "bit": 16,
                "description": "NA",
                "width": 8
              }
            },
            "SCL_I2C_FM_TIME": {
              "REG_I2C_FM_LOW_PERIOD": {
                "bit": 0,
                "description": "NA",
                "width": 16
              },
              "REG_I2C_FM_HIGH_PERIOD": {
                "bit": 16,
                "description": "The SCL open-drain low count timing for I2C Fast Mode transfers.",
                "width": 16
              }
            },
            "SCL_I2C_FMP_TIME": {
              "REG_I2C_FMP_LOW_PERIOD": {
                "bit": 0,
                "description": "NA",
                "width": 16
              },
              "REG_I2C_FMP_HIGH_PERIOD": {
                "bit": 16,
                "description": "NA",
                "width": 8
              }
            },
            "SCL_EXT_LOW_TIME": {
              "REG_I3C_MST_EXT_LOW_PERIOD1": {
                "bit": 0,
                "description": "NA",
                "width": 8
              },
              "REG_I3C_MST_EXT_LOW_PERIOD2": {
                "bit": 8,
                "description": "NA",
                "width": 8
              },
              "REG_I3C_MST_EXT_LOW_PERIOD3": {
                "bit": 16,
                "description": "NA",
                "width": 8
              },
              "REG_I3C_MST_EXT_LOW_PERIOD4": {
                "bit": 24,
                "description": "NA",
                "width": 8
              }
            },
            "SDA_SAMPLE_TIME": {
              "REG_SDA_OD_SAMPLE_TIME": {
                "bit": 0,
                "description": "It is used to adjust sda sample point when scl high under open drain speed",
                "width": 9
              },
              "REG_SDA_PP_SAMPLE_TIME": {
                "bit": 9,
                "description": "It is used to adjust sda sample point when scl high under push pull speed",
                "width": 5
              }
            },
            "SDA_HOLD_TIME": {
              "REG_SDA_OD_TX_HOLD_TIME": {
                "bit": 0,
                "description": "It is used to adjust sda drive point after scl neg under open drain speed",
                "width": 9
              },
              "REG_SDA_PP_TX_HOLD_TIME": {
                "bit": 9,
                "description": "It is used to adjust sda dirve point after scl neg under push pull speed",
                "width": 5
              }
            },
            "SCL_START_HOLD": {
              "REG_SCL_START_HOLD_TIME": {
                "bit": 0,
                "description": "I2C_SCL_START_HOLD_TIME",
                "width": 9
              },
              "REG_START_DET_HOLD_TIME": {
                "bit": 9,
                "description": "NA",
                "width": 2
              }
            },
            "SCL_RSTART_SETUP": {
              "REG_SCL_RSTART_SETUP_TIME": {
                "bit": 0,
                "description": "I2C_SCL_RSTART_SETUP_TIME",
                "width": 9
              }
            },
            "SCL_STOP_HOLD": {
              "REG_SCL_STOP_HOLD_TIME": {
                "bit": 0,
                "description": "I2C_SCL_STOP_HOLD_TIME",
                "width": 9
              }
            },
            "SCL_STOP_SETUP": {
              "REG_SCL_STOP_SETUP_TIME": {
                "bit": 0,
                "description": "I2C_SCL_STOP_SETUP_TIME",
                "width": 9
              }
            },
            "BUS_FREE_TIME": {
              "REG_BUS_FREE_TIME": {
                "bit": 0,
                "description": "I3C Bus Free Count Value. This field is used only in Master mode. In pure Bus System, this field represents tCAS.  In Mixed Bus System, this field is expected to be programmed to tLOW of I2C Timing.",
                "width": 16
              }
            },
            "SCL_TERMN_T_EXT_LOW_TIME": {
              "REG_I3C_MST_TERMN_T_EXT_LOW_TIME": {
                "bit": 0,
                "description": "NA",
                "width": 8
              }
            },
            "VER_ID": {
              "REG_I3C_MST_VER_ID": {
                "bit": 0,
                "description": "This field indicates the controller current release number that is read by an application.",
                "width": 32
              }
            },
            "VER_TYPE": {
              "REG_I3C_MST_VER_TYPE": {
                "bit": 0,
                "description": "This field indicates the controller current release type that is read by an application.",
                "width": 32
              }
            },
            "FPGA_DEBUG_PROBE": {
              "REG_I3C_MST_FPGA_DEBUG_PROBE": {
                "bit": 0,
                "description": "For Debug Probe Test on FPGA",
                "width": 32
              }
            },
            "RND_ECO_CS": {
              "REG_RND_ECO_EN": {
                "bit": 0,
                "description": "NA"
              },
              "RND_ECO_RESULT": {
                "bit": 1,
                "description": "NA"
              }
            },
            "RND_ECO_LOW": {
              "REG_RND_ECO_LOW": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "RND_ECO_HIGH": {
              "REG_RND_ECO_HIGH": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            }
          }
        },
        "AXI": {
          "instances": [
            {
              "name": "AXI_ICM",
              "base": "0x500A4000"
            }
          ],
          "registers": {
            "VERID_FILEDS": {
              "offset": "0x00",
              "size": 32,
              "description": "NA"
            },
            "HW_CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "NA"
            },
            "CMD": {
              "offset": "0x08",
              "size": 32,
              "description": "NA"
            },
            "DATA": {
              "offset": "0x0C",
              "size": 32,
              "description": "NA"
            }
          },
          "bits": {
            "VERID_FILEDS": {
              "ICM_REG_VERID": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            },
            "HW_CFG": {
              "ICM_REG_AXI_HWCFG_QOS_SUPPORT": {
                "bit": 0,
                "description": "NA"
              },
              "ICM_REG_AXI_HWCFG_APB3_SUPPORT": {
                "bit": 1,
                "description": "NA"
              },
              "ICM_REG_AXI_HWCFG_AXI4_SUPPORT": {
                "bit": 2,
                "description": "NA"
              },
              "ICM_REG_AXI_HWCFG_LOCK_EN": {
                "bit": 3,
                "description": "NA"
              },
              "ICM_REG_AXI_HWCFG_TRUST_ZONE_EN": {
                "bit": 4,
                "description": "NA"
              },
              "ICM_REG_AXI_HWCFG_DECODER_TYPE": {
                "bit": 5,
                "description": "NA"
              },
              "ICM_REG_AXI_HWCFG_REMAP_EN": {
                "bit": 6,
                "description": "NA"
              },
              "ICM_REG_AXI_HWCFG_BI_DIR_CMD_EN": {
                "bit": 7,
                "description": "NA"
              },
              "ICM_REG_AXI_HWCFG_LOW_POWER_INF_EN": {
                "bit": 8,
                "description": "NA"
              },
              "ICM_REG_AXI_HWCFG_AXI_NUM_MASTERS": {
                "bit": 12,
                "description": "NA",
                "width": 5
              },
              "ICM_REG_AXI_HWCFG_AXI_NUM_SLAVES": {
                "bit": 20,
                "description": "NA",
                "width": 5
              }
            },
            "CMD": {
              "ICM_REG_AXI_CMD": {
                "bit": 0,
                "description": "NA",
                "width": 3
              },
              "ICM_REG_RD_WR_CHAN": {
                "bit": 7,
                "description": "NA"
              },
              "ICM_REG_AXI_MASTER_PORT": {
                "bit": 8,
                "description": "NA",
                "width": 4
              },
              "ICM_REG_AXI_ERR_BIT": {
                "bit": 28,
                "description": "NA"
              },
              "ICM_REG_AXI_SOFT_RESET_BIT": {
                "bit": 29,
                "description": "NA"
              },
              "ICM_REG_AXI_RD_WR_CMD": {
                "bit": 30,
                "description": "NA"
              },
              "ICM_REG_AXI_CMD_EN": {
                "bit": 31,
                "description": "NA"
              }
            },
            "DATA": {
              "ICM_REG_DATA": {
                "bit": 0,
                "description": "NA",
                "width": 32
              }
            }
          }
        },
        "IO": {
          "instances": [
            {
              "name": "IO_MUX",
              "base": "0x500E1000"
            }
          ],
          "registers": {
            "DATE": {
              "offset": "0x104",
              "size": 32,
              "description": "iomux version"
            },
            "GPIO%s": {
              "offset": "0x04",
              "size": 32,
              "description": "IO_MUX Control Register"
            }
          },
          "bits": {
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "csv date",
                "width": 28
              }
            },
            "GPIO%s": {
              "MCU_OE": {
                "bit": 0,
                "description": "Configures whether or not to enable the output of GPIOn in sleep mode. 0: Disable 1: Enable"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "Configures whether or not to enter sleep mode for GPIOn. 0: Not enter 1: Enter"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "Configure whether or not to enable pull-down resistor of GPIOn during sleep mode. 0: Disable 1: Enable"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "Configures whether or not to enable pull-up resistor of GPIOn during sleep mode. 0: Disable 1: Enable"
              },
              "MCU_IE": {
                "bit": 4,
                "description": "Configures whether or not to enable the input of GPIOn during sleep mode. 0: Disable 1: Enable"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "Configures the drive strength of GPIOn during sleep mode. 0: ~5 mA 1: ~10 mA 2: ~20 mA 3: ~40 mA",
                "width": 2
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "Configures whether or not to enable pull-down resistor of GPIOn. 0: Disable 1: Enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "Configures whether or not enable pull-up resistor of GPIOn. 0: Disable 1: Enable"
              },
              "FUN_IE": {
                "bit": 9,
                "description": "Configures whether or not to enable input of GPIOn. 0: Disable 1: Enable"
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "Configures the drive strength of GPIOn. 0: ~5 mA 1: ~10 mA 2: ~20 mA 3: ~40 mA",
                "width": 2
              },
              "MCU_SEL": {
                "bit": 12,
                "description": "Configures to select IO MUX function for this pin. 0: Select Function 0 1: Select Function 1 ......",
                "width": 3
              },
              "FILTER_EN": {
                "bit": 15,
                "description": "Configures whether or not to enable filter for pin input signals. 0: Disable 1: Enable"
              }
            }
          }
        },
        "ISP": {
          "instances": [
            {
              "name": "ISP",
              "base": "0x500A1000",
              "irq": 100
            }
          ],
          "registers": {
            "VER_DATE": {
              "offset": "0x00",
              "size": 32,
              "description": "version control register"
            },
            "CLK_EN": {
              "offset": "0x04",
              "size": 32,
              "description": "isp clk control register"
            },
            "CNTL": {
              "offset": "0x08",
              "size": 32,
              "description": "isp module enable control register"
            },
            "HSYNC_CNT": {
              "offset": "0x0C",
              "size": 32,
              "description": "header hsync interval control register"
            },
            "FRAME_CFG": {
              "offset": "0x10",
              "size": 32,
              "description": "frame control parameter register"
            },
            "CCM_COEF0": {
              "offset": "0x14",
              "size": 32,
              "description": "ccm coef register 0"
            },
            "CCM_COEF1": {
              "offset": "0x18",
              "size": 32,
              "description": "ccm coef register 1"
            },
            "CCM_COEF3": {
              "offset": "0x1C",
              "size": 32,
              "description": "ccm coef register 3"
            },
            "CCM_COEF4": {
              "offset": "0x20",
              "size": 32,
              "description": "ccm coef register 4"
            },
            "CCM_COEF5": {
              "offset": "0x24",
              "size": 32,
              "description": "ccm coef register 5"
            },
            "BF_MATRIX_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "bf pix2matrix ctrl"
            },
            "BF_SIGMA": {
              "offset": "0x2C",
              "size": 32,
              "description": "bf denoising level control register"
            },
            "BF_GAU0": {
              "offset": "0x30",
              "size": 32,
              "description": "bf gau template register 0"
            },
            "BF_GAU1": {
              "offset": "0x34",
              "size": 32,
              "description": "bf gau template register 1"
            },
            "DPC_CTRL": {
              "offset": "0x38",
              "size": 32,
              "description": "DPC mode control register"
            },
            "DPC_CONF": {
              "offset": "0x3C",
              "size": 32,
              "description": "DPC parameter config register"
            },
            "DPC_MATRIX_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "dpc pix2matrix ctrl"
            },
            "DPC_DEADPIX_CNT": {
              "offset": "0x44",
              "size": 32,
              "description": "DPC dead-pix number register"
            },
            "LUT_CMD": {
              "offset": "0x48",
              "size": 32,
              "description": "LUT command register"
            },
            "LUT_WDATA": {
              "offset": "0x4C",
              "size": 32,
              "description": "LUT write data register"
            },
            "LUT_RDATA": {
              "offset": "0x50",
              "size": 32,
              "description": "LUT read data register"
            },
            "LSC_TABLESIZE": {
              "offset": "0x54",
              "size": 32,
              "description": "LSC point in x-direction"
            },
            "DEMOSAIC_MATRIX_CTRL": {
              "offset": "0x58",
              "size": 32,
              "description": "demosaic pix2matrix ctrl"
            },
            "DEMOSAIC_GRAD_RATIO": {
              "offset": "0x5C",
              "size": 32,
              "description": "demosaic gradient select ratio"
            },
            "MEDIAN_MATRIX_CTRL": {
              "offset": "0x60",
              "size": 32,
              "description": "median pix2matrix ctrl"
            },
            "INT_RAW": {
              "offset": "0x64",
              "size": 32,
              "description": "raw interrupt register"
            },
            "INT_ST": {
              "offset": "0x68",
              "size": 32,
              "description": "masked interrupt register"
            },
            "INT_ENA": {
              "offset": "0x6C",
              "size": 32,
              "description": "interrupt enable register"
            },
            "INT_CLR": {
              "offset": "0x70",
              "size": 32,
              "description": "interrupt clear register"
            },
            "GAMMA_CTRL": {
              "offset": "0x74",
              "size": 32,
              "description": "gamma control register"
            },
            "GAMMA_RY1": {
              "offset": "0x78",
              "size": 32,
              "description": "point of Y-axis of r channel gamma curve register 1"
            },
            "GAMMA_RY2": {
              "offset": "0x7C",
              "size": 32,
              "description": "point of Y-axis of r channel gamma curve register 2"
            },
            "GAMMA_RY3": {
              "offset": "0x80",
              "size": 32,
              "description": "point of Y-axis of r channel gamma curve register 3"
            },
            "GAMMA_RY4": {
              "offset": "0x84",
              "size": 32,
              "description": "point of Y-axis of r channel gamma curve register 4"
            },
            "GAMMA_GY1": {
              "offset": "0x88",
              "size": 32,
              "description": "point of Y-axis of g channel gamma curve register 1"
            },
            "GAMMA_GY2": {
              "offset": "0x8C",
              "size": 32,
              "description": "point of Y-axis of g channel gamma curve register 2"
            },
            "GAMMA_GY3": {
              "offset": "0x90",
              "size": 32,
              "description": "point of Y-axis of g channel gamma curve register 3"
            },
            "GAMMA_GY4": {
              "offset": "0x94",
              "size": 32,
              "description": "point of Y-axis of g channel gamma curve register 4"
            },
            "GAMMA_BY1": {
              "offset": "0x98",
              "size": 32,
              "description": "point of Y-axis of b channel gamma curve register 1"
            },
            "GAMMA_BY2": {
              "offset": "0x9C",
              "size": 32,
              "description": "point of Y-axis of b channel gamma curve register 2"
            },
            "GAMMA_BY3": {
              "offset": "0xA0",
              "size": 32,
              "description": "point of Y-axis of b channel gamma curve register 3"
            },
            "GAMMA_BY4": {
              "offset": "0xA4",
              "size": 32,
              "description": "point of Y-axis of b channel gamma curve register 4"
            },
            "GAMMA_RX1": {
              "offset": "0xA8",
              "size": 32,
              "description": "point of X-axis of r channel gamma curve register 1"
            },
            "GAMMA_RX2": {
              "offset": "0xAC",
              "size": 32,
              "description": "point of X-axis of r channel gamma curve register 2"
            },
            "GAMMA_GX1": {
              "offset": "0xB0",
              "size": 32,
              "description": "point of X-axis of g channel gamma curve register 1"
            },
            "GAMMA_GX2": {
              "offset": "0xB4",
              "size": 32,
              "description": "point of X-axis of g channel gamma curve register 2"
            },
            "GAMMA_BX1": {
              "offset": "0xB8",
              "size": 32,
              "description": "point of X-axis of b channel gamma curve register 1"
            },
            "GAMMA_BX2": {
              "offset": "0xBC",
              "size": 32,
              "description": "point of X-axis of b channel gamma curve register 2"
            },
            "AE_CTRL": {
              "offset": "0xC0",
              "size": 32,
              "description": "ae control register"
            },
            "AE_MONITOR": {
              "offset": "0xC4",
              "size": 32,
              "description": "ae monitor control register"
            },
            "AE_BX": {
              "offset": "0xC8",
              "size": 32,
              "description": "ae window register in x-direction"
            },
            "AE_BY": {
              "offset": "0xCC",
              "size": 32,
              "description": "ae window register in y-direction"
            },
            "AE_WINPIXNUM": {
              "offset": "0xD0",
              "size": 32,
              "description": "ae sub-window pix num register"
            },
            "AE_WIN_RECIPROCAL": {
              "offset": "0xD4",
              "size": 32,
              "description": "reciprocal of ae sub-window pixel number"
            },
            "AE_BLOCK_MEAN_0": {
              "offset": "0xD8",
              "size": 32,
              "description": "ae statistic result register 0"
            },
            "AE_BLOCK_MEAN_1": {
              "offset": "0xDC",
              "size": 32,
              "description": "ae statistic result register 1"
            },
            "AE_BLOCK_MEAN_2": {
              "offset": "0xE0",
              "size": 32,
              "description": "ae statistic result register 2"
            },
            "AE_BLOCK_MEAN_3": {
              "offset": "0xE4",
              "size": 32,
              "description": "ae statistic result register 3"
            },
            "AE_BLOCK_MEAN_4": {
              "offset": "0xE8",
              "size": 32,
              "description": "ae statistic result register 4"
            },
            "AE_BLOCK_MEAN_5": {
              "offset": "0xEC",
              "size": 32,
              "description": "ae statistic result register 5"
            },
            "AE_BLOCK_MEAN_6": {
              "offset": "0xF0",
              "size": 32,
              "description": "ae statistic result register 6"
            },
            "SHARP_CTRL0": {
              "offset": "0xF4",
              "size": 32,
              "description": "sharp control register 0"
            },
            "SHARP_FILTER0": {
              "offset": "0xF8",
              "size": 32,
              "description": "sharp usm config register 0"
            },
            "SHARP_FILTER1": {
              "offset": "0xFC",
              "size": 32,
              "description": "sharp usm config register 1"
            },
            "SHARP_FILTER2": {
              "offset": "0x100",
              "size": 32,
              "description": "sharp usm config register 2"
            },
            "SHARP_MATRIX_CTRL": {
              "offset": "0x104",
              "size": 32,
              "description": "sharp pix2matrix ctrl"
            },
            "SHARP_CTRL1": {
              "offset": "0x108",
              "size": 32,
              "description": "sharp control register 1"
            },
            "DMA_CNTL": {
              "offset": "0x10C",
              "size": 32,
              "description": "isp dma source trans control register"
            },
            "DMA_RAW_DATA": {
              "offset": "0x110",
              "size": 32,
              "description": "isp dma source total raw number set register"
            },
            "CAM_CNTL": {
              "offset": "0x114",
              "size": 32,
              "description": "isp cam source control register"
            },
            "CAM_CONF": {
              "offset": "0x118",
              "size": 32,
              "description": "isp cam source config register"
            },
            "AF_CTRL0": {
              "offset": "0x11C",
              "size": 32,
              "description": "af control register 0"
            },
            "AF_CTRL1": {
              "offset": "0x120",
              "size": 32,
              "description": "af control register 1"
            },
            "AF_GEN_TH_CTRL": {
              "offset": "0x124",
              "size": 32,
              "description": "af gen threshold control register"
            },
            "AF_ENV_USER_TH_SUM": {
              "offset": "0x128",
              "size": 32,
              "description": "af monitor user sum threshold register"
            },
            "AF_ENV_USER_TH_LUM": {
              "offset": "0x12C",
              "size": 32,
              "description": "af monitor user lum threshold register"
            },
            "AF_THRESHOLD": {
              "offset": "0x130",
              "size": 32,
              "description": "af threshold register"
            },
            "AF_HSCALE_A": {
              "offset": "0x134",
              "size": 32,
              "description": "h-scale of af window a register"
            },
            "AF_VSCALE_A": {
              "offset": "0x138",
              "size": 32,
              "description": "v-scale of af window a register"
            },
            "AF_HSCALE_B": {
              "offset": "0x13C",
              "size": 32,
              "description": "h-scale of af window b register"
            },
            "AF_VSCALE_B": {
              "offset": "0x140",
              "size": 32,
              "description": "v-scale of af window b register"
            },
            "AF_HSCALE_C": {
              "offset": "0x144",
              "size": 32,
              "description": "v-scale of af window c register"
            },
            "AF_VSCALE_C": {
              "offset": "0x148",
              "size": 32,
              "description": "v-scale of af window c register"
            },
            "AF_SUM_A": {
              "offset": "0x14C",
              "size": 32,
              "description": "result of sum of af window a"
            },
            "AF_SUM_B": {
              "offset": "0x150",
              "size": 32,
              "description": "result of sum of af window b"
            },
            "AF_SUM_C": {
              "offset": "0x154",
              "size": 32,
              "description": "result of sum of af window c"
            },
            "AF_LUM_A": {
              "offset": "0x158",
              "size": 32,
              "description": "result of lum of af window a"
            },
            "AF_LUM_B": {
              "offset": "0x15C",
              "size": 32,
              "description": "result of lum of af window b"
            },
            "AF_LUM_C": {
              "offset": "0x160",
              "size": 32,
              "description": "result of lum of af window c"
            },
            "AWB_MODE": {
              "offset": "0x164",
              "size": 32,
              "description": "awb mode control register"
            },
            "AWB_HSCALE": {
              "offset": "0x168",
              "size": 32,
              "description": "h-scale of awb window"
            },
            "AWB_VSCALE": {
              "offset": "0x16C",
              "size": 32,
              "description": "v-scale of awb window"
            },
            "AWB_TH_LUM": {
              "offset": "0x170",
              "size": 32,
              "description": "awb lum threshold register"
            },
            "AWB_TH_RG": {
              "offset": "0x174",
              "size": 32,
              "description": "awb r/g threshold register"
            },
            "AWB_TH_BG": {
              "offset": "0x178",
              "size": 32,
              "description": "awb b/g threshold register"
            },
            "AWB0_WHITE_CNT": {
              "offset": "0x17C",
              "size": 32,
              "description": "result of awb white point number"
            },
            "AWB0_ACC_R": {
              "offset": "0x180",
              "size": 32,
              "description": "result of accumulate of r channel of all white points"
            },
            "AWB0_ACC_G": {
              "offset": "0x184",
              "size": 32,
              "description": "result of accumulate of g channel of all white points"
            },
            "AWB0_ACC_B": {
              "offset": "0x188",
              "size": 32,
              "description": "result of accumulate of b channel of all white points"
            },
            "COLOR_CTRL": {
              "offset": "0x18C",
              "size": 32,
              "description": "color control register"
            },
            "BLC_VALUE": {
              "offset": "0x190",
              "size": 32,
              "description": "blc black level register"
            },
            "BLC_CTRL0": {
              "offset": "0x194",
              "size": 32,
              "description": "blc stretch control register"
            },
            "BLC_CTRL1": {
              "offset": "0x198",
              "size": 32,
              "description": "blc window control register"
            },
            "BLC_CTRL2": {
              "offset": "0x19C",
              "size": 32,
              "description": "blc black threshold control register"
            },
            "BLC_MEAN": {
              "offset": "0x1A0",
              "size": 32,
              "description": "results of the average of black window"
            },
            "HIST_MODE": {
              "offset": "0x1A4",
              "size": 32,
              "description": "histogram mode control register"
            },
            "HIST_COEFF": {
              "offset": "0x1A8",
              "size": 32,
              "description": "histogram rgb to gray coefficients register"
            },
            "HIST_OFFS": {
              "offset": "0x1AC",
              "size": 32,
              "description": "histogram window offsets register"
            },
            "HIST_SIZE": {
              "offset": "0x1B0",
              "size": 32,
              "description": "histogram sub-window size register"
            },
            "HIST_SEG0": {
              "offset": "0x1B4",
              "size": 32,
              "description": "histogram bin control register 0"
            },
            "HIST_SEG1": {
              "offset": "0x1B8",
              "size": 32,
              "description": "histogram bin control register 1"
            },
            "HIST_SEG2": {
              "offset": "0x1BC",
              "size": 32,
              "description": "histogram bin control register 2"
            },
            "HIST_SEG3": {
              "offset": "0x1C0",
              "size": 32,
              "description": "histogram bin control register 3"
            },
            "HIST_WEIGHT0": {
              "offset": "0x1C4",
              "size": 32,
              "description": "histogram sub-window weight register 0"
            },
            "HIST_WEIGHT1": {
              "offset": "0x1C8",
              "size": 32,
              "description": "histogram sub-window weight register 1"
            },
            "HIST_WEIGHT2": {
              "offset": "0x1CC",
              "size": 32,
              "description": "histogram sub-window weight register 2"
            },
            "HIST_WEIGHT3": {
              "offset": "0x1D0",
              "size": 32,
              "description": "histogram sub-window weight register 3"
            },
            "HIST_WEIGHT4": {
              "offset": "0x1D4",
              "size": 32,
              "description": "histogram sub-window weight register 4"
            },
            "HIST_WEIGHT5": {
              "offset": "0x1D8",
              "size": 32,
              "description": "histogram sub-window weight register 5"
            },
            "HIST_WEIGHT6": {
              "offset": "0x1DC",
              "size": 32,
              "description": "histogram sub-window weight register 6"
            },
            "HIST_BIN0": {
              "offset": "0x1E0",
              "size": 32,
              "description": "result of histogram bin 0"
            },
            "HIST_BIN1": {
              "offset": "0x1E4",
              "size": 32,
              "description": "result of histogram bin 1"
            },
            "HIST_BIN2": {
              "offset": "0x1E8",
              "size": 32,
              "description": "result of histogram bin 2"
            },
            "HIST_BIN3": {
              "offset": "0x1EC",
              "size": 32,
              "description": "result of histogram bin 3"
            },
            "HIST_BIN4": {
              "offset": "0x1F0",
              "size": 32,
              "description": "result of histogram bin 4"
            },
            "HIST_BIN5": {
              "offset": "0x1F4",
              "size": 32,
              "description": "result of histogram bin 5"
            },
            "HIST_BIN6": {
              "offset": "0x1F8",
              "size": 32,
              "description": "result of histogram bin 6"
            },
            "HIST_BIN7": {
              "offset": "0x1FC",
              "size": 32,
              "description": "result of histogram bin 7"
            },
            "HIST_BIN8": {
              "offset": "0x200",
              "size": 32,
              "description": "result of histogram bin 8"
            },
            "HIST_BIN9": {
              "offset": "0x204",
              "size": 32,
              "description": "result of histogram bin 9"
            },
            "HIST_BIN10": {
              "offset": "0x208",
              "size": 32,
              "description": "result of histogram bin 10"
            },
            "HIST_BIN11": {
              "offset": "0x20C",
              "size": 32,
              "description": "result of histogram bin 11"
            },
            "HIST_BIN12": {
              "offset": "0x210",
              "size": 32,
              "description": "result of histogram bin 12"
            },
            "HIST_BIN13": {
              "offset": "0x214",
              "size": 32,
              "description": "result of histogram bin 13"
            },
            "HIST_BIN14": {
              "offset": "0x218",
              "size": 32,
              "description": "result of histogram bin 14"
            },
            "HIST_BIN15": {
              "offset": "0x21C",
              "size": 32,
              "description": "result of histogram bin 15"
            },
            "MEM_AUX_CTRL_0": {
              "offset": "0x220",
              "size": 32,
              "description": "mem aux control register 0"
            },
            "MEM_AUX_CTRL_1": {
              "offset": "0x224",
              "size": 32,
              "description": "mem aux control register 1"
            },
            "MEM_AUX_CTRL_2": {
              "offset": "0x228",
              "size": 32,
              "description": "mem aux control register 2"
            },
            "MEM_AUX_CTRL_3": {
              "offset": "0x22C",
              "size": 32,
              "description": "mem aux control register 3"
            },
            "MEM_AUX_CTRL_4": {
              "offset": "0x230",
              "size": 32,
              "description": "mem aux control register 4"
            },
            "YUV_FORMAT": {
              "offset": "0x234",
              "size": 32,
              "description": "yuv format control register"
            },
            "RDN_ECO_CS": {
              "offset": "0x238",
              "size": 32,
              "description": "rdn eco cs register"
            },
            "RDN_ECO_LOW": {
              "offset": "0x23C",
              "size": 32,
              "description": "rdn eco all low register"
            },
            "RDN_ECO_HIGH": {
              "offset": "0x240",
              "size": 32,
              "description": "rdn eco all high register"
            }
          },
          "bits": {
            "VER_DATE": {
              "VER_DATA": {
                "bit": 0,
                "description": "csv version",
                "width": 32
              }
            },
            "CLK_EN": {
              "CLK_EN": {
                "bit": 0,
                "description": "this bit configures the clk force on of isp reg. 0: disable, 1: enable"
              },
              "CLK_BLC_FORCE_ON": {
                "bit": 1,
                "description": "this bit configures the clk force on of blc. 0: disable, 1: enable"
              },
              "CLK_DPC_FORCE_ON": {
                "bit": 2,
                "description": "this bit configures the clk force on of dpc. 0: disable, 1: enable"
              },
              "CLK_BF_FORCE_ON": {
                "bit": 3,
                "description": "this bit configures the clk force on of bf. 0: disable, 1: enable"
              },
              "CLK_LSC_FORCE_ON": {
                "bit": 4,
                "description": "this bit configures the clk force on of lsc. 0: disable, 1: enable"
              },
              "CLK_DEMOSAIC_FORCE_ON": {
                "bit": 5,
                "description": "this bit configures the clk force on of demosaic. 0: disable, 1: enable"
              },
              "CLK_MEDIAN_FORCE_ON": {
                "bit": 6,
                "description": "this bit configures the clk force on of median. 0: disable, 1: enable"
              },
              "CLK_CCM_FORCE_ON": {
                "bit": 7,
                "description": "this bit configures the clk force on of ccm. 0: disable, 1: enable"
              },
              "CLK_GAMMA_FORCE_ON": {
                "bit": 8,
                "description": "this bit configures the clk force on of gamma. 0: disable, 1: enable"
              },
              "CLK_RGB2YUV_FORCE_ON": {
                "bit": 9,
                "description": "this bit configures the clk force on of rgb2yuv. 0: disable, 1: enable"
              },
              "CLK_SHARP_FORCE_ON": {
                "bit": 10,
                "description": "this bit configures the clk force on of sharp. 0: disable, 1: enable"
              },
              "CLK_COLOR_FORCE_ON": {
                "bit": 11,
                "description": "this bit configures the clk force on of color. 0: disable, 1: enable"
              },
              "CLK_YUV2RGB_FORCE_ON": {
                "bit": 12,
                "description": "this bit configures the clk force on of yuv2rgb. 0: disable, 1: enable"
              },
              "CLK_AE_FORCE_ON": {
                "bit": 13,
                "description": "this bit configures the clk force on of ae. 0: disable, 1: enable"
              },
              "CLK_AF_FORCE_ON": {
                "bit": 14,
                "description": "this bit configures the clk force on of af. 0: disable, 1: enable"
              },
              "CLK_AWB_FORCE_ON": {
                "bit": 15,
                "description": "this bit configures the clk force on of awb. 0: disable, 1: enable"
              },
              "CLK_HIST_FORCE_ON": {
                "bit": 16,
                "description": "this bit configures the clk force on of hist. 0: disable, 1: enable"
              },
              "CLK_MIPI_IDI_FORCE_ON": {
                "bit": 17,
                "description": "this bit configures the clk force on of mipi idi input. 0: disable, 1: enable"
              },
              "ISP_MEM_CLK_FORCE_ON": {
                "bit": 18,
                "description": "this bit configures the clk force on of all isp memory. 0: disable, 1: enable"
              }
            },
            "CNTL": {
              "MIPI_DATA_EN": {
                "bit": 0,
                "description": "this bit configures mipi input data enable. 0: disable, 1: enable"
              },
              "ISP_EN": {
                "bit": 1,
                "description": "this bit configures isp global enable. 0: disable, 1: enable"
              },
              "BLC_EN": {
                "bit": 2,
                "description": "this bit configures blc enable. 0: disable, 1: enable"
              },
              "DPC_EN": {
                "bit": 3,
                "description": "this bit configures dpc enable. 0: disable, 1: enable"
              },
              "BF_EN": {
                "bit": 4,
                "description": "this bit configures bf enable. 0: disable, 1: enable"
              },
              "LSC_EN": {
                "bit": 5,
                "description": "this bit configures lsc enable. 0: disable, 1: enable"
              },
              "DEMOSAIC_EN": {
                "bit": 6,
                "description": "this bit configures demosaic enable. 0: disable, 1: enable"
              },
              "MEDIAN_EN": {
                "bit": 7,
                "description": "this bit configures median enable. 0: disable, 1: enable"
              },
              "CCM_EN": {
                "bit": 8,
                "description": "this bit configures ccm enable. 0: disable, 1: enable"
              },
              "GAMMA_EN": {
                "bit": 9,
                "description": "this bit configures gamma enable. 0: disable, 1: enable"
              },
              "RGB2YUV_EN": {
                "bit": 10,
                "description": "this bit configures rgb2yuv enable. 0: disable, 1: enable"
              },
              "SHARP_EN": {
                "bit": 11,
                "description": "this bit configures sharp enable. 0: disable, 1: enable"
              },
              "COLOR_EN": {
                "bit": 12,
                "description": "this bit configures color enable. 0: disable, 1: enable"
              },
              "YUV2RGB_EN": {
                "bit": 13,
                "description": "this bit configures yuv2rgb enable. 0: disable, 1: enable"
              },
              "AE_EN": {
                "bit": 14,
                "description": "this bit configures ae enable. 0: disable, 1: enable"
              },
              "AF_EN": {
                "bit": 15,
                "description": "this bit configures af enable. 0: disable, 1: enable"
              },
              "AWB_EN": {
                "bit": 16,
                "description": "this bit configures awb enable. 0: disable, 1: enable"
              },
              "HIST_EN": {
                "bit": 17,
                "description": "this bit configures hist enable. 0: disable, 1: enable"
              },
              "BYTE_ENDIAN_ORDER": {
                "bit": 24,
                "description": "select input idi data byte_endian_order when isp is bypass, 0: csi_data[31:0], 1: {[7:0], [15:8], [23:16], [31:24]}"
              },
              "ISP_DATA_TYPE": {
                "bit": 25,
                "description": "this field configures input data type, 0:RAW8 1:RAW10 2:RAW12",
                "width": 2
              },
              "ISP_IN_SRC": {
                "bit": 27,
                "description": "this field configures input data source, 0:CSI HOST 1:CAM 2:DMA",
                "width": 2
              },
              "ISP_OUT_TYPE": {
                "bit": 29,
                "description": "this field configures pixel output type, 0: RAW8 1: YUV422 2: RGB888 3: YUV420 4: RGB565",
                "width": 3
              }
            },
            "HSYNC_CNT": {
              "HSYNC_CNT": {
                "bit": 0,
                "description": "this field configures the number of clock before hsync and after vsync and line_end when decodes pix data from idi to isp",
                "width": 8
              }
            },
            "FRAME_CFG": {
              "VADR_NUM": {
                "bit": 0,
                "description": "this field configures input image size in y-direction, image row number - 1",
                "width": 12
              },
              "HADR_NUM": {
                "bit": 12,
                "description": "this field configures input image size in x-direction, image line number - 1",
                "width": 12
              },
              "BAYER_MODE": {
                "bit": 27,
                "description": "this field configures the bayer mode of input pixel. 00 : BG/GR    01 : GB/RG   10 : GR/BG  11 : RG/GB",
                "width": 2
              },
              "HSYNC_START_EXIST": {
                "bit": 29,
                "description": "this bit configures the line end packet exist or not. 0: not exist, 1: exist"
              },
              "HSYNC_END_EXIST": {
                "bit": 30,
                "description": "this bit configures the line start packet exist or not. 0: not exist, 1: exist"
              }
            },
            "CCM_COEF0": {
              "CCM_RR": {
                "bit": 0,
                "description": "this field configures the color correction matrix coefficient",
                "width": 13
              },
              "CCM_RG": {
                "bit": 13,
                "description": "this field configures the color correction matrix coefficient",
                "width": 13
              }
            },
            "CCM_COEF1": {
              "CCM_RB": {
                "bit": 0,
                "description": "this field configures the color correction matrix coefficient",
                "width": 13
              },
              "CCM_GR": {
                "bit": 13,
                "description": "this field configures the color correction matrix coefficient",
                "width": 13
              }
            },
            "CCM_COEF3": {
              "CCM_GG": {
                "bit": 0,
                "description": "this field configures the color correction matrix coefficient",
                "width": 13
              },
              "CCM_GB": {
                "bit": 13,
                "description": "this field configures the color correction matrix coefficient",
                "width": 13
              }
            },
            "CCM_COEF4": {
              "CCM_BR": {
                "bit": 0,
                "description": "this field configures the color correction matrix coefficient",
                "width": 13
              },
              "CCM_BG": {
                "bit": 13,
                "description": "this field configures the color correction matrix coefficient",
                "width": 13
              }
            },
            "CCM_COEF5": {
              "CCM_BB": {
                "bit": 0,
                "description": "this field configures the color correction matrix coefficient",
                "width": 13
              }
            },
            "BF_MATRIX_CTRL": {
              "BF_TAIL_PIXEN_PULSE_TL": {
                "bit": 0,
                "description": "matrix tail pixen low level threshold, should not to large to prevent expanding to next frame, only reg_bf_tail_pixen_pulse_th!=0 and reg_bf_tail_pixen_pulse_tl!=0 and reg_bf_tail_pixen_pulse_th < reg_bf_tail_pixen_pulse_tl will enable tail pulse function",
                "width": 8
              },
              "BF_TAIL_PIXEN_PULSE_TH": {
                "bit": 8,
                "description": "matrix tail pixen high level threshold, must < hnum-1, only reg_bf_tail_pixen_pulse_th!=0 and reg_bf_tail_pixen_pulse_tl!=0 and reg_bf_tail_pixen_pulse_th < reg_bf_tail_pixen_pulse_tl will enable tail pulse function",
                "width": 8
              },
              "BF_PADDING_DATA": {
                "bit": 16,
                "description": "this field configures bf matrix padding data",
                "width": 8
              },
              "BF_PADDING_MODE": {
                "bit": 24,
                "description": "this bit configures the padding mode of bf matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
              }
            },
            "BF_SIGMA": {
              "SIGMA": {
                "bit": 0,
                "description": "this field configures the bayer denoising level, valid data from 2 to 20",
                "width": 6
              }
            },
            "BF_GAU0": {
              "GAU_TEMPLATE21": {
                "bit": 0,
                "description": "this field configures index 21 of gausian template",
                "width": 4
              },
              "GAU_TEMPLATE20": {
                "bit": 4,
                "description": "this field configures index 20 of gausian template",
                "width": 4
              },
              "GAU_TEMPLATE12": {
                "bit": 8,
                "description": "this field configures index 12 of gausian template",
                "width": 4
              },
              "GAU_TEMPLATE11": {
                "bit": 12,
                "description": "this field configures index 11 of gausian template",
                "width": 4
              },
              "GAU_TEMPLATE10": {
                "bit": 16,
                "description": "this field configures index 10 of gausian template",
                "width": 4
              },
              "GAU_TEMPLATE02": {
                "bit": 20,
                "description": "this field configures index 02 of gausian template",
                "width": 4
              },
              "GAU_TEMPLATE01": {
                "bit": 24,
                "description": "this field configures index 01 of gausian template",
                "width": 4
              },
              "GAU_TEMPLATE00": {
                "bit": 28,
                "description": "this field configures index 00 of gausian template",
                "width": 4
              }
            },
            "BF_GAU1": {
              "GAU_TEMPLATE22": {
                "bit": 0,
                "description": "this field configures index 22 of gausian template",
                "width": 4
              }
            },
            "DPC_CTRL": {
              "DPC_CHECK_EN": {
                "bit": 0,
                "description": "this bit configures the check mode enable. 0: disable, 1: enable"
              },
              "STA_EN": {
                "bit": 1,
                "description": "this bit configures the sta dpc enable. 0: disable, 1: enable"
              },
              "DYN_EN": {
                "bit": 2,
                "description": "this bit configures the dyn dpc enable. 0: disable, 1: enable"
              },
              "DPC_BLACK_EN": {
                "bit": 3,
                "description": "this bit configures input image type select when in check mode, 0: white img, 1: black img"
              },
              "DPC_METHOD_SEL": {
                "bit": 4,
                "description": "this bit configures dyn dpc method select. 0: simple method, 1: hard method"
              },
              "DPC_CHECK_OD_EN": {
                "bit": 5,
                "description": "this bit configures output pixel data when in check mode or not. 0: no data output, 1: data output"
              }
            },
            "DPC_CONF": {
              "DPC_THRESHOLD_L": {
                "bit": 0,
                "description": "this bit configures the threshold to detect black img in check mode, or the low threshold(use 8 bit 0~255) in dyn method 0, or the low threshold factor (use 5 bit 10000-> 16/16, 00001->1/16, 0/16~16/16) in dyn method 1",
                "width": 8
              },
              "DPC_THRESHOLD_H": {
                "bit": 8,
                "description": "this bit configures the threshold to detect white img in check mode, or the high threshold(use 8 bit 0~255) in dyn method 0, or the high threshold factor (use 5 bit 10000-> 16/16, 00001->1/16, 0/16~16/16) in dyn method 1",
                "width": 8
              },
              "DPC_FACTOR_DARK": {
                "bit": 16,
                "description": "this field configures the dynamic correction method 1 dark   factor",
                "width": 6
              },
              "DPC_FACTOR_BRIG": {
                "bit": 22,
                "description": "this field configures the dynamic correction method 1 bright factor",
                "width": 6
              }
            },
            "DPC_MATRIX_CTRL": {
              "DPC_TAIL_PIXEN_PULSE_TL": {
                "bit": 0,
                "description": "matrix tail pixen low level threshold,  should not to large to prevent expanding to next frame, only reg_dpc_tail_pixen_pulse_th!=0 and reg_dpc_tail_pixen_pulse_tl!=0 and reg_dpc_tail_pixen_pulse_th < reg_dpc_tail_pixen_pulse_tl will enable tail pulse function",
                "width": 8
              },
              "DPC_TAIL_PIXEN_PULSE_TH": {
                "bit": 8,
                "description": "matrix tail pixen high level threshold, must < hnum-1, only reg_dpc_tail_pixen_pulse_th!=0 and reg_dpc_tail_pixen_pulse_tl!=0 and reg_dpc_tail_pixen_pulse_th < reg_dpc_tail_pixen_pulse_tl will enable tail pulse function",
                "width": 8
              },
              "DPC_PADDING_DATA": {
                "bit": 16,
                "description": "this field configures dpc matrix padding data",
                "width": 8
              },
              "DPC_PADDING_MODE": {
                "bit": 24,
                "description": "this bit configures the padding mode of dpc matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
              }
            },
            "DPC_DEADPIX_CNT": {
              "DPC_DEADPIX_CNT": {
                "bit": 0,
                "description": "this field represents the dead pixel count",
                "width": 10
              }
            },
            "LUT_CMD": {
              "LUT_ADDR": {
                "bit": 0,
                "description": "this field configures the lut access addr, when select lsc lut, [11:10]:00 sel gb_b lut, 01 sel r_gr lut",
                "width": 12
              },
              "LUT_NUM": {
                "bit": 12,
                "description": "this field configures the lut selection. 0000:LSC LUT 0001:DPC LUT",
                "width": 4
              },
              "LUT_CMD": {
                "bit": 16,
                "description": "this bit configures the access event of lut. 0:rd 1: wr"
              }
            },
            "LUT_WDATA": {
              "LUT_WDATA": {
                "bit": 0,
                "description": "this field configures the write data of lut. please initial ISP_LUT_WDATA before write ISP_LUT_CMD register",
                "width": 32
              }
            },
            "LUT_RDATA": {
              "LUT_RDATA": {
                "bit": 0,
                "description": "this field represents the read data of lut. read ISP_LUT_RDATA after write ISP_LUT_CMD register",
                "width": 32
              }
            },
            "LSC_TABLESIZE": {
              "LSC_XTABLESIZE": {
                "bit": 0,
                "description": "this field configures lsc table size in x-direction",
                "width": 5
              }
            },
            "DEMOSAIC_MATRIX_CTRL": {
              "DEMOSAIC_TAIL_PIXEN_PULSE_TL": {
                "bit": 0,
                "description": "matrix tail pixen low level threshold,  should not to large to prevent expanding to next frame, only reg_demosaic_tail_pixen_pulse_th!=0 and reg_demosaic_tail_pixen_pulse_tl!=0 and reg_demosaic_tail_pixen_pulse_th < reg_demosaic_tail_pixen_pulse_tl will enable tail pulse function",
                "width": 8
              },
              "DEMOSAIC_TAIL_PIXEN_PULSE_TH": {
                "bit": 8,
                "description": "matrix tail pixen high level threshold, must < hnum-1, only reg_demosaic_tail_pixen_pulse_th!=0 and reg_demosaic_tail_pixen_pulse_tl!=0 and reg_demosaic_tail_pixen_pulse_th < reg_demosaic_tail_pixen_pulse_tl will enable tail pulse function",
                "width": 8
              },
              "DEMOSAIC_PADDING_DATA": {
                "bit": 16,
                "description": "this field configures demosaic matrix padding data",
                "width": 8
              },
              "DEMOSAIC_PADDING_MODE": {
                "bit": 24,
                "description": "this bit configures the padding mode of demosaic matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
              }
            },
            "DEMOSAIC_GRAD_RATIO": {
              "DEMOSAIC_GRAD_RATIO": {
                "bit": 0,
                "description": "this field configures demosaic gradient select ratio",
                "width": 6
              }
            },
            "MEDIAN_MATRIX_CTRL": {
              "MEDIAN_PADDING_DATA": {
                "bit": 0,
                "description": "this field configures median matrix padding data",
                "width": 8
              },
              "MEDIAN_PADDING_MODE": {
                "bit": 8,
                "description": "this bit configures the padding mode of median matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
              }
            },
            "INT_RAW": {
              "ISP_DATA_TYPE_ERR_INT_RAW": {
                "bit": 0,
                "description": "the raw interrupt status of input data type error. isp only support RGB bayer data type, other type will report type_err_int"
              },
              "ISP_ASYNC_FIFO_OVF_INT_RAW": {
                "bit": 1,
                "description": "the raw interrupt status of isp input fifo overflow"
              },
              "ISP_BUF_FULL_INT_RAW": {
                "bit": 2,
                "description": "the raw interrupt status of isp input buffer full"
              },
              "ISP_HVNUM_SETTING_ERR_INT_RAW": {
                "bit": 3,
                "description": "the raw interrupt status of hnum and vnum setting format error"
              },
              "ISP_DATA_TYPE_SETTING_ERR_INT_RAW": {
                "bit": 4,
                "description": "the raw interrupt status of setting invalid reg_data_type"
              },
              "ISP_MIPI_HNUM_UNMATCH_INT_RAW": {
                "bit": 5,
                "description": "the raw interrupt status of hnum setting unmatch with mipi input"
              },
              "DPC_CHECK_DONE_INT_RAW": {
                "bit": 6,
                "description": "the raw interrupt status of dpc check done"
              },
              "GAMMA_XCOORD_ERR_INT_RAW": {
                "bit": 7,
                "description": "the raw interrupt status of gamma setting error. it report the sum of the lengths represented by reg_gamma_x00~x0F isn't equal to 256"
              },
              "AE_MONITOR_INT_RAW": {
                "bit": 8,
                "description": "the raw interrupt status of ae monitor"
              },
              "AE_FRAME_DONE_INT_RAW": {
                "bit": 9,
                "description": "the raw interrupt status of ae."
              },
              "AF_FDONE_INT_RAW": {
                "bit": 10,
                "description": "the raw interrupt status of af statistic. when auto_update enable, each frame done will send one int pulse when manual_update, each time when write 1 to reg_manual_update will send a int pulse when next frame done"
              },
              "AF_ENV_INT_RAW": {
                "bit": 11,
                "description": "the raw interrupt status of af monitor. send a int pulse when env_det function enabled and environment changes detected"
              },
              "AWB_FDONE_INT_RAW": {
                "bit": 12,
                "description": "the raw interrupt status of awb. send a int pulse when statistic of one awb frame done"
              },
              "HIST_FDONE_INT_RAW": {
                "bit": 13,
                "description": "the raw interrupt status of histogram. send a int pulse when statistic of one frame histogram done"
              },
              "FRAME_INT_RAW": {
                "bit": 14,
                "description": "the raw interrupt status of isp frame end"
              },
              "BLC_FRAME_INT_RAW": {
                "bit": 15,
                "description": "the raw interrupt status of blc frame done"
              },
              "LSC_FRAME_INT_RAW": {
                "bit": 16,
                "description": "the raw interrupt status of lsc frame done"
              },
              "DPC_FRAME_INT_RAW": {
                "bit": 17,
                "description": "the raw interrupt status of dpc frame done"
              },
              "BF_FRAME_INT_RAW": {
                "bit": 18,
                "description": "the raw interrupt status of bf frame done"
              },
              "DEMOSAIC_FRAME_INT_RAW": {
                "bit": 19,
                "description": "the raw interrupt status of demosaic frame done"
              },
              "MEDIAN_FRAME_INT_RAW": {
                "bit": 20,
                "description": "the raw interrupt status of median frame done"
              },
              "CCM_FRAME_INT_RAW": {
                "bit": 21,
                "description": "the raw interrupt status of ccm frame done"
              },
              "GAMMA_FRAME_INT_RAW": {
                "bit": 22,
                "description": "the raw interrupt status of gamma frame done"
              },
              "RGB2YUV_FRAME_INT_RAW": {
                "bit": 23,
                "description": "the raw interrupt status of rgb2yuv frame done"
              },
              "SHARP_FRAME_INT_RAW": {
                "bit": 24,
                "description": "the raw interrupt status of sharp frame done"
              },
              "COLOR_FRAME_INT_RAW": {
                "bit": 25,
                "description": "the raw interrupt status of color frame done"
              },
              "YUV2RGB_FRAME_INT_RAW": {
                "bit": 26,
                "description": "the raw interrupt status of yuv2rgb frame done"
              },
              "TAIL_IDI_FRAME_INT_RAW": {
                "bit": 27,
                "description": "the raw interrupt status of isp_tail idi frame_end"
              },
              "HEADER_IDI_FRAME_INT_RAW": {
                "bit": 28,
                "description": "the raw interrupt status of real input frame end of isp_input"
              }
            },
            "INT_ST": {
              "ISP_DATA_TYPE_ERR_INT_ST": {
                "bit": 0,
                "description": "the masked interrupt status of input data type error"
              },
              "ISP_ASYNC_FIFO_OVF_INT_ST": {
                "bit": 1,
                "description": "the masked interrupt status of isp input fifo overflow"
              },
              "ISP_BUF_FULL_INT_ST": {
                "bit": 2,
                "description": "the masked interrupt status of isp input buffer full"
              },
              "ISP_HVNUM_SETTING_ERR_INT_ST": {
                "bit": 3,
                "description": "the masked interrupt status of hnum and vnum setting format error"
              },
              "ISP_DATA_TYPE_SETTING_ERR_INT_ST": {
                "bit": 4,
                "description": "the masked interrupt status of setting invalid reg_data_type"
              },
              "ISP_MIPI_HNUM_UNMATCH_INT_ST": {
                "bit": 5,
                "description": "the masked interrupt status of hnum setting unmatch with mipi input"
              },
              "DPC_CHECK_DONE_INT_ST": {
                "bit": 6,
                "description": "the masked interrupt status of dpc check done"
              },
              "GAMMA_XCOORD_ERR_INT_ST": {
                "bit": 7,
                "description": "the masked interrupt status of gamma setting error"
              },
              "AE_MONITOR_INT_ST": {
                "bit": 8,
                "description": "the masked interrupt status of ae monitor"
              },
              "AE_FRAME_DONE_INT_ST": {
                "bit": 9,
                "description": "the masked interrupt status of ae"
              },
              "AF_FDONE_INT_ST": {
                "bit": 10,
                "description": "the masked interrupt status of af statistic"
              },
              "AF_ENV_INT_ST": {
                "bit": 11,
                "description": "the masked interrupt status of af monitor"
              },
              "AWB_FDONE_INT_ST": {
                "bit": 12,
                "description": "the masked interrupt status of awb"
              },
              "HIST_FDONE_INT_ST": {
                "bit": 13,
                "description": "the masked interrupt status of histogram"
              },
              "FRAME_INT_ST": {
                "bit": 14,
                "description": "the masked interrupt status of isp frame end"
              },
              "BLC_FRAME_INT_ST": {
                "bit": 15,
                "description": "the masked interrupt status of blc frame done"
              },
              "LSC_FRAME_INT_ST": {
                "bit": 16,
                "description": "the masked interrupt status of lsc frame done"
              },
              "DPC_FRAME_INT_ST": {
                "bit": 17,
                "description": "the masked interrupt status of dpc frame done"
              },
              "BF_FRAME_INT_ST": {
                "bit": 18,
                "description": "the masked interrupt status of bf frame done"
              },
              "DEMOSAIC_FRAME_INT_ST": {
                "bit": 19,
                "description": "the masked interrupt status of demosaic frame done"
              },
              "MEDIAN_FRAME_INT_ST": {
                "bit": 20,
                "description": "the masked interrupt status of median frame done"
              },
              "CCM_FRAME_INT_ST": {
                "bit": 21,
                "description": "the masked interrupt status of ccm frame done"
              },
              "GAMMA_FRAME_INT_ST": {
                "bit": 22,
                "description": "the masked interrupt status of gamma frame done"
              },
              "RGB2YUV_FRAME_INT_ST": {
                "bit": 23,
                "description": "the masked interrupt status of rgb2yuv frame done"
              },
              "SHARP_FRAME_INT_ST": {
                "bit": 24,
                "description": "the masked interrupt status of sharp frame done"
              },
              "COLOR_FRAME_INT_ST": {
                "bit": 25,
                "description": "the masked interrupt status of color frame done"
              },
              "YUV2RGB_FRAME_INT_ST": {
                "bit": 26,
                "description": "the masked interrupt status of yuv2rgb frame done"
              },
              "TAIL_IDI_FRAME_INT_ST": {
                "bit": 27,
                "description": "the masked interrupt status of isp_tail idi frame_end"
              },
              "HEADER_IDI_FRAME_INT_ST": {
                "bit": 28,
                "description": "the masked interrupt status of real input frame end of isp_input"
              }
            },
            "INT_ENA": {
              "ISP_DATA_TYPE_ERR_INT_ENA": {
                "bit": 0,
                "description": "write 1 to enable input data type error"
              },
              "ISP_ASYNC_FIFO_OVF_INT_ENA": {
                "bit": 1,
                "description": "write 1 to enable isp input fifo overflow"
              },
              "ISP_BUF_FULL_INT_ENA": {
                "bit": 2,
                "description": "write 1 to enable isp input buffer full"
              },
              "ISP_HVNUM_SETTING_ERR_INT_ENA": {
                "bit": 3,
                "description": "write 1 to enable hnum and vnum setting format error"
              },
              "ISP_DATA_TYPE_SETTING_ERR_INT_ENA": {
                "bit": 4,
                "description": "write 1 to enable setting invalid reg_data_type"
              },
              "ISP_MIPI_HNUM_UNMATCH_INT_ENA": {
                "bit": 5,
                "description": "write 1 to enable hnum setting unmatch with mipi input"
              },
              "DPC_CHECK_DONE_INT_ENA": {
                "bit": 6,
                "description": "write 1 to enable dpc check done"
              },
              "GAMMA_XCOORD_ERR_INT_ENA": {
                "bit": 7,
                "description": "write 1 to enable gamma setting error"
              },
              "AE_MONITOR_INT_ENA": {
                "bit": 8,
                "description": "write 1 to enable ae monitor"
              },
              "AE_FRAME_DONE_INT_ENA": {
                "bit": 9,
                "description": "write 1 to enable ae"
              },
              "AF_FDONE_INT_ENA": {
                "bit": 10,
                "description": "write 1 to enable af statistic"
              },
              "AF_ENV_INT_ENA": {
                "bit": 11,
                "description": "write 1 to enable af monitor"
              },
              "AWB_FDONE_INT_ENA": {
                "bit": 12,
                "description": "write 1 to enable awb"
              },
              "HIST_FDONE_INT_ENA": {
                "bit": 13,
                "description": "write 1 to enable histogram"
              },
              "FRAME_INT_ENA": {
                "bit": 14,
                "description": "write 1 to enable isp frame end"
              },
              "BLC_FRAME_INT_ENA": {
                "bit": 15,
                "description": "write 1 to enable blc frame done"
              },
              "LSC_FRAME_INT_ENA": {
                "bit": 16,
                "description": "write 1 to enable lsc frame done"
              },
              "DPC_FRAME_INT_ENA": {
                "bit": 17,
                "description": "write 1 to enable dpc frame done"
              },
              "BF_FRAME_INT_ENA": {
                "bit": 18,
                "description": "write 1 to enable bf frame done"
              },
              "DEMOSAIC_FRAME_INT_ENA": {
                "bit": 19,
                "description": "write 1 to enable demosaic frame done"
              },
              "MEDIAN_FRAME_INT_ENA": {
                "bit": 20,
                "description": "write 1 to enable median frame done"
              },
              "CCM_FRAME_INT_ENA": {
                "bit": 21,
                "description": "write 1 to enable ccm frame done"
              },
              "GAMMA_FRAME_INT_ENA": {
                "bit": 22,
                "description": "write 1 to enable gamma frame done"
              },
              "RGB2YUV_FRAME_INT_ENA": {
                "bit": 23,
                "description": "write 1 to enable rgb2yuv frame done"
              },
              "SHARP_FRAME_INT_ENA": {
                "bit": 24,
                "description": "write 1 to enable sharp frame done"
              },
              "COLOR_FRAME_INT_ENA": {
                "bit": 25,
                "description": "write 1 to enable color frame done"
              },
              "YUV2RGB_FRAME_INT_ENA": {
                "bit": 26,
                "description": "write 1 to enable yuv2rgb frame done"
              },
              "TAIL_IDI_FRAME_INT_ENA": {
                "bit": 27,
                "description": "write 1 to enable isp_tail idi frame_end"
              },
              "HEADER_IDI_FRAME_INT_ENA": {
                "bit": 28,
                "description": "write 1 to enable real input frame end of isp_input"
              }
            },
            "INT_CLR": {
              "ISP_DATA_TYPE_ERR_INT_CLR": {
                "bit": 0,
                "description": "write 1 to clear input data type error"
              },
              "ISP_ASYNC_FIFO_OVF_INT_CLR": {
                "bit": 1,
                "description": "write 1 to clear isp input fifo overflow"
              },
              "ISP_BUF_FULL_INT_CLR": {
                "bit": 2,
                "description": "write 1 to clear isp input buffer full"
              },
              "ISP_HVNUM_SETTING_ERR_INT_CLR": {
                "bit": 3,
                "description": "write 1 to clear hnum and vnum setting format error"
              },
              "ISP_DATA_TYPE_SETTING_ERR_INT_CLR": {
                "bit": 4,
                "description": "write 1 to clear setting invalid reg_data_type"
              },
              "ISP_MIPI_HNUM_UNMATCH_INT_CLR": {
                "bit": 5,
                "description": "write 1 to clear hnum setting unmatch with mipi input"
              },
              "DPC_CHECK_DONE_INT_CLR": {
                "bit": 6,
                "description": "write 1 to clear dpc check done"
              },
              "GAMMA_XCOORD_ERR_INT_CLR": {
                "bit": 7,
                "description": "write 1 to clear gamma setting error"
              },
              "AE_MONITOR_INT_CLR": {
                "bit": 8,
                "description": "write 1 to clear ae monitor"
              },
              "AE_FRAME_DONE_INT_CLR": {
                "bit": 9,
                "description": "write 1 to clear ae"
              },
              "AF_FDONE_INT_CLR": {
                "bit": 10,
                "description": "write 1 to clear af statistic"
              },
              "AF_ENV_INT_CLR": {
                "bit": 11,
                "description": "write 1 to clear af monitor"
              },
              "AWB_FDONE_INT_CLR": {
                "bit": 12,
                "description": "write 1 to clear awb"
              },
              "HIST_FDONE_INT_CLR": {
                "bit": 13,
                "description": "write 1 to clear histogram"
              },
              "FRAME_INT_CLR": {
                "bit": 14,
                "description": "write 1 to clear isp frame end"
              },
              "BLC_FRAME_INT_CLR": {
                "bit": 15,
                "description": "write 1 to clear blc frame done"
              },
              "LSC_FRAME_INT_CLR": {
                "bit": 16,
                "description": "write 1 to clear lsc frame done"
              },
              "DPC_FRAME_INT_CLR": {
                "bit": 17,
                "description": "write 1 to clear dpc frame done"
              },
              "BF_FRAME_INT_CLR": {
                "bit": 18,
                "description": "write 1 to clear bf frame done"
              },
              "DEMOSAIC_FRAME_INT_CLR": {
                "bit": 19,
                "description": "write 1 to clear demosaic frame done"
              },
              "MEDIAN_FRAME_INT_CLR": {
                "bit": 20,
                "description": "write 1 to clear median frame done"
              },
              "CCM_FRAME_INT_CLR": {
                "bit": 21,
                "description": "write 1 to clear ccm frame done"
              },
              "GAMMA_FRAME_INT_CLR": {
                "bit": 22,
                "description": "write 1 to clear gamma frame done"
              },
              "RGB2YUV_FRAME_INT_CLR": {
                "bit": 23,
                "description": "write 1 to clear rgb2yuv frame done"
              },
              "SHARP_FRAME_INT_CLR": {
                "bit": 24,
                "description": "write 1 to clear sharp frame done"
              },
              "COLOR_FRAME_INT_CLR": {
                "bit": 25,
                "description": "write 1 to clear color frame done"
              },
              "YUV2RGB_FRAME_INT_CLR": {
                "bit": 26,
                "description": "write 1 to clear yuv2rgb frame done"
              },
              "TAIL_IDI_FRAME_INT_CLR": {
                "bit": 27,
                "description": "write 1 to clear isp_tail idi frame_end"
              },
              "HEADER_IDI_FRAME_INT_CLR": {
                "bit": 28,
                "description": "write 1 to clear real input frame end of isp_input"
              }
            },
            "GAMMA_CTRL": {
              "GAMMA_UPDATE": {
                "bit": 0,
                "description": "Indicates that gamma register configuration is complete"
              },
              "GAMMA_B_LAST_CORRECT": {
                "bit": 1,
                "description": "this bit configures enable of last b segment correcction. 0: disable, 1: enable"
              },
              "GAMMA_G_LAST_CORRECT": {
                "bit": 2,
                "description": "this bit configures enable of last g segment correcction. 0: disable, 1: enable"
              },
              "GAMMA_R_LAST_CORRECT": {
                "bit": 3,
                "description": "this bit configures enable of last r segment correcction. 0: disable, 1: enable"
              }
            },
            "GAMMA_RY1": {
              "GAMMA_R_Y03": {
                "bit": 0,
                "description": "this field configures the point 3 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y02": {
                "bit": 8,
                "description": "this field configures the point 2 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y01": {
                "bit": 16,
                "description": "this field configures the point 1 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y00": {
                "bit": 24,
                "description": "this field configures the point 0 of Y-axis of r channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_RY2": {
              "GAMMA_R_Y07": {
                "bit": 0,
                "description": "this field configures the point 7 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y06": {
                "bit": 8,
                "description": "this field configures the point 6 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y05": {
                "bit": 16,
                "description": "this field configures the point 5 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y04": {
                "bit": 24,
                "description": "this field configures the point 4 of Y-axis of r channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_RY3": {
              "GAMMA_R_Y0B": {
                "bit": 0,
                "description": "this field configures the point 11 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y0A": {
                "bit": 8,
                "description": "this field configures the point 10 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y09": {
                "bit": 16,
                "description": "this field configures the point 9 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y08": {
                "bit": 24,
                "description": "this field configures the point 8 of Y-axis of r channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_RY4": {
              "GAMMA_R_Y0F": {
                "bit": 0,
                "description": "this field configures the point 15 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y0E": {
                "bit": 8,
                "description": "this field configures the point 14 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y0D": {
                "bit": 16,
                "description": "this field configures the point 13 of Y-axis of r channel gamma curve",
                "width": 8
              },
              "GAMMA_R_Y0C": {
                "bit": 24,
                "description": "this field configures the point 12 of Y-axis of r channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_GY1": {
              "GAMMA_G_Y03": {
                "bit": 0,
                "description": "this field configures the point 3 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y02": {
                "bit": 8,
                "description": "this field configures the point 2 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y01": {
                "bit": 16,
                "description": "this field configures the point 1 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y00": {
                "bit": 24,
                "description": "this field configures the point 0 of Y-axis of g channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_GY2": {
              "GAMMA_G_Y07": {
                "bit": 0,
                "description": "this field configures the point 7 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y06": {
                "bit": 8,
                "description": "this field configures the point 6 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y05": {
                "bit": 16,
                "description": "this field configures the point 5 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y04": {
                "bit": 24,
                "description": "this field configures the point 4 of Y-axis of g channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_GY3": {
              "GAMMA_G_Y0B": {
                "bit": 0,
                "description": "this field configures the point 11 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y0A": {
                "bit": 8,
                "description": "this field configures the point 10 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y09": {
                "bit": 16,
                "description": "this field configures the point 9 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y08": {
                "bit": 24,
                "description": "this field configures the point 8 of Y-axis of g channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_GY4": {
              "GAMMA_G_Y0F": {
                "bit": 0,
                "description": "this field configures the point 15 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y0E": {
                "bit": 8,
                "description": "this field configures the point 14 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y0D": {
                "bit": 16,
                "description": "this field configures the point 13 of Y-axis of g channel gamma curve",
                "width": 8
              },
              "GAMMA_G_Y0C": {
                "bit": 24,
                "description": "this field configures the point 12 of Y-axis of g channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_BY1": {
              "GAMMA_B_Y03": {
                "bit": 0,
                "description": "this field configures the point 3 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y02": {
                "bit": 8,
                "description": "this field configures the point 2 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y01": {
                "bit": 16,
                "description": "this field configures the point 1 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y00": {
                "bit": 24,
                "description": "this field configures the point 0 of Y-axis of b channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_BY2": {
              "GAMMA_B_Y07": {
                "bit": 0,
                "description": "this field configures the point 7 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y06": {
                "bit": 8,
                "description": "this field configures the point 6 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y05": {
                "bit": 16,
                "description": "this field configures the point 5 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y04": {
                "bit": 24,
                "description": "this field configures the point 4 of Y-axis of b channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_BY3": {
              "GAMMA_B_Y0B": {
                "bit": 0,
                "description": "this field configures the point 11 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y0A": {
                "bit": 8,
                "description": "this field configures the point 10 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y09": {
                "bit": 16,
                "description": "this field configures the point 9 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y08": {
                "bit": 24,
                "description": "this field configures the point 8 of Y-axis of b channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_BY4": {
              "GAMMA_B_Y0F": {
                "bit": 0,
                "description": "this field configures the point 15 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y0E": {
                "bit": 8,
                "description": "this field configures the point 14 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y0D": {
                "bit": 16,
                "description": "this field configures the point 13 of Y-axis of b channel gamma curve",
                "width": 8
              },
              "GAMMA_B_Y0C": {
                "bit": 24,
                "description": "this field configures the point 12 of Y-axis of b channel gamma curve",
                "width": 8
              }
            },
            "GAMMA_RX1": {
              "GAMMA_R_X07": {
                "bit": 0,
                "description": "this field configures the point 7 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X06": {
                "bit": 3,
                "description": "this field configures the point 6 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X05": {
                "bit": 6,
                "description": "this field configures the point 5 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X04": {
                "bit": 9,
                "description": "this field configures the point 4 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X03": {
                "bit": 12,
                "description": "this field configures the point 3 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X02": {
                "bit": 15,
                "description": "this field configures the point 2 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X01": {
                "bit": 18,
                "description": "this field configures the point 1 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X00": {
                "bit": 21,
                "description": "this field configures the point 0 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              }
            },
            "GAMMA_RX2": {
              "GAMMA_R_X0F": {
                "bit": 0,
                "description": "this field configures the point 15 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X0E": {
                "bit": 3,
                "description": "this field configures the point 14 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X0D": {
                "bit": 6,
                "description": "this field configures the point 13 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X0C": {
                "bit": 9,
                "description": "this field configures the point 12 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X0B": {
                "bit": 12,
                "description": "this field configures the point 11 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X0A": {
                "bit": 15,
                "description": "this field configures the point 10 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X09": {
                "bit": 18,
                "description": "this field configures the point 9 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_R_X08": {
                "bit": 21,
                "description": "this field configures the point 8 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              }
            },
            "GAMMA_GX1": {
              "GAMMA_G_X07": {
                "bit": 0,
                "description": "this field configures the point 7 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X06": {
                "bit": 3,
                "description": "this field configures the point 6 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X05": {
                "bit": 6,
                "description": "this field configures the point 5 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X04": {
                "bit": 9,
                "description": "this field configures the point 4 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X03": {
                "bit": 12,
                "description": "this field configures the point 3 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X02": {
                "bit": 15,
                "description": "this field configures the point 2 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X01": {
                "bit": 18,
                "description": "this field configures the point 1 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X00": {
                "bit": 21,
                "description": "this field configures the point 0 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              }
            },
            "GAMMA_GX2": {
              "GAMMA_G_X0F": {
                "bit": 0,
                "description": "this field configures the point 15 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X0E": {
                "bit": 3,
                "description": "this field configures the point 14 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X0D": {
                "bit": 6,
                "description": "this field configures the point 13 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X0C": {
                "bit": 9,
                "description": "this field configures the point 12 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X0B": {
                "bit": 12,
                "description": "this field configures the point 11 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X0A": {
                "bit": 15,
                "description": "this field configures the point 10 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X09": {
                "bit": 18,
                "description": "this field configures the point 9 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_G_X08": {
                "bit": 21,
                "description": "this field configures the point 8 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              }
            },
            "GAMMA_BX1": {
              "GAMMA_B_X07": {
                "bit": 0,
                "description": "this field configures the point 7 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X06": {
                "bit": 3,
                "description": "this field configures the point 6 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X05": {
                "bit": 6,
                "description": "this field configures the point 5 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X04": {
                "bit": 9,
                "description": "this field configures the point 4 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X03": {
                "bit": 12,
                "description": "this field configures the point 3 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X02": {
                "bit": 15,
                "description": "this field configures the point 2 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X01": {
                "bit": 18,
                "description": "this field configures the point 1 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X00": {
                "bit": 21,
                "description": "this field configures the point 0 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              }
            },
            "GAMMA_BX2": {
              "GAMMA_B_X0F": {
                "bit": 0,
                "description": "this field configures the point 15 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X0E": {
                "bit": 3,
                "description": "this field configures the point 14 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X0D": {
                "bit": 6,
                "description": "this field configures the point 13 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X0C": {
                "bit": 9,
                "description": "this field configures the point 12 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X0B": {
                "bit": 12,
                "description": "this field configures the point 11 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X0A": {
                "bit": 15,
                "description": "this field configures the point 10 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X09": {
                "bit": 18,
                "description": "this field configures the point 9 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              },
              "GAMMA_B_X08": {
                "bit": 21,
                "description": "this field configures the point 8 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point",
                "width": 3
              }
            },
            "AE_CTRL": {
              "AE_UPDATE": {
                "bit": 0,
                "description": "write 1 to this bit triggers one statistic event"
              },
              "AE_SELECT": {
                "bit": 1,
                "description": "this field configures ae input data source, 0: data from median, 1: data from gama"
              }
            },
            "AE_MONITOR": {
              "TL": {
                "bit": 0,
                "description": "this field configures the lower lum threshold of ae monitor",
                "width": 8
              },
              "TH": {
                "bit": 8,
                "description": "this field configures the higher lum threshold of ae monitor",
                "width": 8
              },
              "PERIOD": {
                "bit": 16,
                "description": "this field cnfigures ae monitor frame period",
                "width": 6
              }
            },
            "AE_BX": {
              "AE_X_BSIZE": {
                "bit": 0,
                "description": "this field configures every block x size",
                "width": 11
              },
              "AE_X_START": {
                "bit": 11,
                "description": "this field configures first block start x address",
                "width": 11
              }
            },
            "AE_BY": {
              "AE_Y_BSIZE": {
                "bit": 0,
                "description": "this field configures every block y size",
                "width": 11
              },
              "AE_Y_START": {
                "bit": 11,
                "description": "this field configures first block start y address",
                "width": 11
              }
            },
            "AE_WINPIXNUM": {
              "AE_SUBWIN_PIXNUM": {
                "bit": 0,
                "description": "this field configures the pixel number of each sub win",
                "width": 17
              }
            },
            "AE_WIN_RECIPROCAL": {
              "AE_SUBWIN_RECIP": {
                "bit": 0,
                "description": "this field configures the reciprocal of each subwin_pixnum, 20bit fraction",
                "width": 20
              }
            },
            "AE_BLOCK_MEAN_0": {
              "AE_B03_MEAN": {
                "bit": 0,
                "description": "this field configures block03 Y mean data",
                "width": 8
              },
              "AE_B02_MEAN": {
                "bit": 8,
                "description": "this field configures block02 Y mean data",
                "width": 8
              },
              "AE_B01_MEAN": {
                "bit": 16,
                "description": "this field configures block01 Y mean data",
                "width": 8
              },
              "AE_B00_MEAN": {
                "bit": 24,
                "description": "this field configures block00 Y mean data",
                "width": 8
              }
            },
            "AE_BLOCK_MEAN_1": {
              "AE_B12_MEAN": {
                "bit": 0,
                "description": "this field configures block12 Y mean data",
                "width": 8
              },
              "AE_B11_MEAN": {
                "bit": 8,
                "description": "this field configures block11 Y mean data",
                "width": 8
              },
              "AE_B10_MEAN": {
                "bit": 16,
                "description": "this field configures block10 Y mean data",
                "width": 8
              },
              "AE_B04_MEAN": {
                "bit": 24,
                "description": "this field configures block04 Y mean data",
                "width": 8
              }
            },
            "AE_BLOCK_MEAN_2": {
              "AE_B21_MEAN": {
                "bit": 0,
                "description": "this field configures block21 Y mean data",
                "width": 8
              },
              "AE_B20_MEAN": {
                "bit": 8,
                "description": "this field configures block20 Y mean data",
                "width": 8
              },
              "AE_B14_MEAN": {
                "bit": 16,
                "description": "this field configures block14 Y mean data",
                "width": 8
              },
              "AE_B13_MEAN": {
                "bit": 24,
                "description": "this field configures block13 Y mean data",
                "width": 8
              }
            },
            "AE_BLOCK_MEAN_3": {
              "AE_B30_MEAN": {
                "bit": 0,
                "description": "this field configures block30 Y mean data",
                "width": 8
              },
              "AE_B24_MEAN": {
                "bit": 8,
                "description": "this field configures block24 Y mean data",
                "width": 8
              },
              "AE_B23_MEAN": {
                "bit": 16,
                "description": "this field configures block23 Y mean data",
                "width": 8
              },
              "AE_B22_MEAN": {
                "bit": 24,
                "description": "this field configures block22 Y mean data",
                "width": 8
              }
            },
            "AE_BLOCK_MEAN_4": {
              "AE_B34_MEAN": {
                "bit": 0,
                "description": "this field configures block34 Y mean data",
                "width": 8
              },
              "AE_B33_MEAN": {
                "bit": 8,
                "description": "this field configures block33 Y mean data",
                "width": 8
              },
              "AE_B32_MEAN": {
                "bit": 16,
                "description": "this field configures block32 Y mean data",
                "width": 8
              },
              "AE_B31_MEAN": {
                "bit": 24,
                "description": "this field configures block31 Y mean data",
                "width": 8
              }
            },
            "AE_BLOCK_MEAN_5": {
              "AE_B43_MEAN": {
                "bit": 0,
                "description": "this field configures block43 Y mean data",
                "width": 8
              },
              "AE_B42_MEAN": {
                "bit": 8,
                "description": "this field configures block42 Y mean data",
                "width": 8
              },
              "AE_B41_MEAN": {
                "bit": 16,
                "description": "this field configures block41 Y mean data",
                "width": 8
              },
              "AE_B40_MEAN": {
                "bit": 24,
                "description": "this field configures block40 Y mean data",
                "width": 8
              }
            },
            "AE_BLOCK_MEAN_6": {
              "AE_B44_MEAN": {
                "bit": 24,
                "description": "this field configures block44 Y mean data",
                "width": 8
              }
            },
            "SHARP_CTRL0": {
              "SHARP_THRESHOLD_LOW": {
                "bit": 0,
                "description": "this field configures sharpen threshold for detail",
                "width": 8
              },
              "SHARP_THRESHOLD_HIGH": {
                "bit": 8,
                "description": "this field configures sharpen threshold for edge",
                "width": 8
              },
              "SHARP_AMOUNT_LOW": {
                "bit": 16,
                "description": "this field configures sharpen amount for detail",
                "width": 8
              },
              "SHARP_AMOUNT_HIGH": {
                "bit": 24,
                "description": "this field configures sharpen amount for edge",
                "width": 8
              }
            },
            "SHARP_FILTER0": {
              "SHARP_FILTER_COE00": {
                "bit": 0,
                "description": "this field configures unsharp masking(usm) filter coefficient",
                "width": 5
              },
              "SHARP_FILTER_COE01": {
                "bit": 5,
                "description": "this field configures usm filter coefficient",
                "width": 5
              },
              "SHARP_FILTER_COE02": {
                "bit": 10,
                "description": "this field configures usm filter coefficient",
                "width": 5
              }
            },
            "SHARP_FILTER1": {
              "SHARP_FILTER_COE10": {
                "bit": 0,
                "description": "this field configures usm filter coefficient",
                "width": 5
              },
              "SHARP_FILTER_COE11": {
                "bit": 5,
                "description": "this field configures usm filter coefficient",
                "width": 5
              },
              "SHARP_FILTER_COE12": {
                "bit": 10,
                "description": "this field configures usm filter coefficient",
                "width": 5
              }
            },
            "SHARP_FILTER2": {
              "SHARP_FILTER_COE20": {
                "bit": 0,
                "description": "this field configures usm filter coefficient",
                "width": 5
              },
              "SHARP_FILTER_COE21": {
                "bit": 5,
                "description": "this field configures usm filter coefficient",
                "width": 5
              },
              "SHARP_FILTER_COE22": {
                "bit": 10,
                "description": "this field configures usm filter coefficient",
                "width": 5
              }
            },
            "SHARP_MATRIX_CTRL": {
              "SHARP_TAIL_PIXEN_PULSE_TL": {
                "bit": 0,
                "description": "matrix tail pixen low level threshold,  should not to large to prevent expanding to next frame, only reg_demosaic_tail_pixen_pulse_th!=0 and reg_demosaic_tail_pixen_pulse_tl!=0 and reg_demosaic_tail_pixen_pulse_th < reg_demosaic_tail_pixen_pulse_tl will enable tail pulse function",
                "width": 8
              },
              "SHARP_TAIL_PIXEN_PULSE_TH": {
                "bit": 8,
                "description": "matrix tail pixen high level threshold, must < hnum-1, only reg_sharp_tail_pixen_pulse_th!=0 and reg_sharp_tail_pixen_pulse_tl!=0 and reg_sharp_tail_pixen_pulse_th < reg_sharp_tail_pixen_pulse_tl will enable tail pulse function",
                "width": 8
              },
              "SHARP_PADDING_DATA": {
                "bit": 16,
                "description": "this field configures sharp padding data",
                "width": 8
              },
              "SHARP_PADDING_MODE": {
                "bit": 24,
                "description": "this field configures sharp padding mode"
              }
            },
            "SHARP_CTRL1": {
              "SHARP_GRADIENT_MAX": {
                "bit": 0,
                "description": "this field configures sharp max gradient, refresh at the end of each frame end",
                "width": 8
              }
            },
            "DMA_CNTL": {
              "DMA_EN": {
                "bit": 0,
                "description": "write 1 to triger dma to get 1 frame"
              },
              "DMA_UPDATE": {
                "bit": 1,
                "description": "write 1 to update reg_dma_burst_len & reg_dma_data_type"
              },
              "DMA_DATA_TYPE": {
                "bit": 2,
                "description": "this field configures the idi data type for image data",
                "width": 6
              },
              "DMA_BURST_LEN": {
                "bit": 8,
                "description": "this field configures dma burst len when data source is dma. set according to dma_msize, it is the number of 64bits in a dma transfer",
                "width": 12
              },
              "DMA_INTERVAL": {
                "bit": 20,
                "description": "this field configures dma req interval, 12'b1: 1 cycle, 12'b11 2 cycle ...",
                "width": 12
              }
            },
            "DMA_RAW_DATA": {
              "DMA_RAW_NUM_TOTAL": {
                "bit": 0,
                "description": "this field configures the the number of 64bits in a frame",
                "width": 22
              },
              "DMA_RAW_NUM_TOTAL_SET": {
                "bit": 31,
                "description": "write 1 to update reg_dma_raw_num_total"
              }
            },
            "CAM_CNTL": {
              "CAM_EN": {
                "bit": 0,
                "description": "write 1 to start recive camera data, write 0 to disable"
              },
              "CAM_UPDATE": {
                "bit": 1,
                "description": "write 1 to update ISP_CAM_CONF"
              },
              "CAM_RESET": {
                "bit": 2,
                "description": "this bit configures cam clk domain reset, 1: reset cam input logic, 0: release reset"
              },
              "CAM_CLK_INV": {
                "bit": 3,
                "description": "this bit configures the invertion of cam clk from pad. 0: not invert cam clk, 1: invert cam clk"
              }
            },
            "CAM_CONF": {
              "CAM_DATA_ORDER": {
                "bit": 0,
                "description": "this field configures data order of cam port, 0: cam_data_in, 1:{cam_data_in[7:0], cam_data_in[15:8]}"
              },
              "CAM_2BYTE_MODE": {
                "bit": 1,
                "description": "this field configures enable of cam 2 byte mode(input 2 bytes each clock). 0: disable, 1: enable"
              },
              "CAM_DATA_TYPE": {
                "bit": 2,
                "description": "this field configures idi data type for image data, 0x2a: RAW8, 0x2b: RAW10, 0x2c: RAW12",
                "width": 6
              },
              "CAM_DE_INV": {
                "bit": 8,
                "description": "this bit configures cam data enable invert. 0: not invert, 1: invert"
              },
              "CAM_HSYNC_INV": {
                "bit": 9,
                "description": "this bit configures cam hsync invert. 0: not invert, 1: invert"
              },
              "CAM_VSYNC_INV": {
                "bit": 10,
                "description": "this bit configures cam vsync invert. 0: not invert, 1: invert"
              },
              "CAM_VSYNC_FILTER_THRES": {
                "bit": 11,
                "description": "this bit configures the number of clock of vsync filter length",
                "width": 3
              },
              "CAM_VSYNC_FILTER_EN": {
                "bit": 14,
                "description": "this bit configures vsync filter en"
              }
            },
            "AF_CTRL0": {
              "AF_AUTO_UPDATE": {
                "bit": 0,
                "description": "this bit configures auto_update enable. when set to 1, will update sum and lum each frame"
              },
              "AF_MANUAL_UPDATE": {
                "bit": 4,
                "description": "write 1 to this bit will update the sum and lum once"
              },
              "AF_ENV_THRESHOLD": {
                "bit": 8,
                "description": "this field configures env threshold. when both sum and lum changes larger than this value, consider environment changes and need to trigger a new autofocus. 4Bit fractional",
                "width": 4
              },
              "AF_ENV_PERIOD": {
                "bit": 16,
                "description": "this field configures environment changes detection period (frame). When set to 0, disable this function",
                "width": 8
              }
            },
            "AF_CTRL1": {
              "AF_THPIXNUM": {
                "bit": 0,
                "description": "this field configures pixnum used when calculating the autofocus threshold. Set to 0 to disable threshold calculation",
                "width": 22
              }
            },
            "AF_GEN_TH_CTRL": {
              "AF_GEN_THRESHOLD_MIN": {
                "bit": 0,
                "description": "this field configures min threshold when use auto_threshold",
                "width": 16
              },
              "AF_GEN_THRESHOLD_MAX": {
                "bit": 16,
                "description": "this field configures max threshold when use auto_threshold",
                "width": 16
              }
            },
            "AF_ENV_USER_TH_SUM": {
              "AF_ENV_USER_THRESHOLD_SUM": {
                "bit": 0,
                "description": "this field configures user setup env detect sum threshold",
                "width": 32
              }
            },
            "AF_ENV_USER_TH_LUM": {
              "AF_ENV_USER_THRESHOLD_LUM": {
                "bit": 0,
                "description": "this field configures user setup env detect lum threshold",
                "width": 30
              }
            },
            "AF_THRESHOLD": {
              "AF_THRESHOLD": {
                "bit": 0,
                "description": "this field configures user threshold. When set to non-zero, autofocus will use this threshold",
                "width": 16
              },
              "AF_GEN_THRESHOLD": {
                "bit": 16,
                "description": "this field represents the last calculated threshold",
                "width": 16
              }
            },
            "AF_HSCALE_A": {
              "AF_RPOINT_A": {
                "bit": 0,
                "description": "this field configures left coordinate of focus window a, must >= 2",
                "width": 12
              },
              "AF_LPOINT_A": {
                "bit": 16,
                "description": "this field configures top coordinate of focus window a, must >= 2",
                "width": 12
              }
            },
            "AF_VSCALE_A": {
              "AF_BPOINT_A": {
                "bit": 0,
                "description": "this field configures right coordinate of focus window a, must <= hnum-2",
                "width": 12
              },
              "AF_TPOINT_A": {
                "bit": 16,
                "description": "this field configures bottom coordinate of focus window a, must <= hnum-2",
                "width": 12
              }
            },
            "AF_HSCALE_B": {
              "AF_RPOINT_B": {
                "bit": 0,
                "description": "this field configures left coordinate of focus window b, must >= 2",
                "width": 12
              },
              "AF_LPOINT_B": {
                "bit": 16,
                "description": "this field configures top coordinate of focus window b, must >= 2",
                "width": 12
              }
            },
            "AF_VSCALE_B": {
              "AF_BPOINT_B": {
                "bit": 0,
                "description": "this field configures right coordinate of focus window b, must <= hnum-2",
                "width": 12
              },
              "AF_TPOINT_B": {
                "bit": 16,
                "description": "this field configures bottom coordinate of focus window b, must <= hnum-2",
                "width": 12
              }
            },
            "AF_HSCALE_C": {
              "AF_RPOINT_C": {
                "bit": 0,
                "description": "this field configures left coordinate of focus window c, must >= 2",
                "width": 12
              },
              "AF_LPOINT_C": {
                "bit": 16,
                "description": "this field configures top coordinate of focus window c, must >= 2",
                "width": 12
              }
            },
            "AF_VSCALE_C": {
              "AF_BPOINT_C": {
                "bit": 0,
                "description": "this field configures right coordinate of focus window c, must <= hnum-2",
                "width": 12
              },
              "AF_TPOINT_C": {
                "bit": 16,
                "description": "this field configures bottom coordinate of focus window c, must <= hnum-2",
                "width": 12
              }
            },
            "AF_SUM_A": {
              "AF_SUMA": {
                "bit": 0,
                "description": "this field represents the result of accumulation of pix grad of focus window a",
                "width": 30
              }
            },
            "AF_SUM_B": {
              "AF_SUMB": {
                "bit": 0,
                "description": "this field represents the result of accumulation of pix grad of focus window b",
                "width": 30
              }
            },
            "AF_SUM_C": {
              "AF_SUMC": {
                "bit": 0,
                "description": "this field represents the result of accumulation of pix grad of focus window c",
                "width": 30
              }
            },
            "AF_LUM_A": {
              "AF_LUMA": {
                "bit": 0,
                "description": "this field represents the result of accumulation of pix light of focus window a",
                "width": 28
              }
            },
            "AF_LUM_B": {
              "AF_LUMB": {
                "bit": 0,
                "description": "this field represents the result of accumulation of pix light of focus window b",
                "width": 28
              }
            },
            "AF_LUM_C": {
              "AF_LUMC": {
                "bit": 0,
                "description": "this field represents the result of accumulation of pix light of focus window c",
                "width": 28
              }
            },
            "AWB_MODE": {
              "AWB_MODE": {
                "bit": 0,
                "description": "this field configures awb algo sel. 00: none sellected. 01: sel algo0. 10: sel algo1. 11: sel both algo0 and algo1",
                "width": 2
              },
              "AWB_SAMPLE": {
                "bit": 4,
                "description": "this bit configures awb sample location, 0:before ccm, 1:after ccm"
              }
            },
            "AWB_HSCALE": {
              "AWB_RPOINT": {
                "bit": 0,
                "description": "this field configures awb window right coordinate",
                "width": 12
              },
              "AWB_LPOINT": {
                "bit": 16,
                "description": "this field configures awb window left coordinate",
                "width": 12
              }
            },
            "AWB_VSCALE": {
              "AWB_BPOINT": {
                "bit": 0,
                "description": "this field configures awb window bottom coordinate",
                "width": 12
              },
              "AWB_TPOINT": {
                "bit": 16,
                "description": "this field configures awb window top coordinate",
                "width": 12
              }
            },
            "AWB_TH_LUM": {
              "AWB_MIN_LUM": {
                "bit": 0,
                "description": "this field configures lower threshold of r+g+b",
                "width": 10
              },
              "AWB_MAX_LUM": {
                "bit": 16,
                "description": "this field configures upper threshold of r+g+b",
                "width": 10
              }
            },
            "AWB_TH_RG": {
              "AWB_MIN_RG": {
                "bit": 0,
                "description": "this field configures lower threshold of r/g, 2bit integer and 8bit fraction",
                "width": 10
              },
              "AWB_MAX_RG": {
                "bit": 16,
                "description": "this field configures upper threshold of r/g, 2bit integer and 8bit fraction",
                "width": 10
              }
            },
            "AWB_TH_BG": {
              "AWB_MIN_BG": {
                "bit": 0,
                "description": "this field configures lower threshold of b/g, 2bit integer and 8bit fraction",
                "width": 10
              },
              "AWB_MAX_BG": {
                "bit": 16,
                "description": "this field configures upper threshold of b/g, 2bit integer and 8bit fraction",
                "width": 10
              }
            },
            "AWB0_WHITE_CNT": {
              "AWB0_WHITE_CNT": {
                "bit": 0,
                "description": "this field configures number of white point detected of algo0",
                "width": 24
              }
            },
            "AWB0_ACC_R": {
              "AWB0_ACC_R": {
                "bit": 0,
                "description": "this field represents accumulate of channel r of all white point of algo0",
                "width": 32
              }
            },
            "AWB0_ACC_G": {
              "AWB0_ACC_G": {
                "bit": 0,
                "description": "this field represents accumulate of channel g of all white point of algo0",
                "width": 32
              }
            },
            "AWB0_ACC_B": {
              "AWB0_ACC_B": {
                "bit": 0,
                "description": "this field represents accumulate of channel b of all white point of algo0",
                "width": 32
              }
            },
            "COLOR_CTRL": {
              "COLOR_SATURATION": {
                "bit": 0,
                "description": "this field configures the color saturation value",
                "width": 8
              },
              "COLOR_HUE": {
                "bit": 8,
                "description": "this field configures the color hue angle",
                "width": 8
              },
              "COLOR_CONTRAST": {
                "bit": 16,
                "description": "this field configures the color contrast value",
                "width": 8
              },
              "COLOR_BRIGHTNESS": {
                "bit": 24,
                "description": "this field configures the color brightness value, signed 2's complement",
                "width": 8
              }
            },
            "BLC_VALUE": {
              "BLC_R3_VALUE": {
                "bit": 0,
                "description": "this field configures the black level of bottom right channel of bayer img",
                "width": 8
              },
              "BLC_R2_VALUE": {
                "bit": 8,
                "description": "this field configures the black level of bottom left channel of bayer img",
                "width": 8
              },
              "BLC_R1_VALUE": {
                "bit": 16,
                "description": "this field configures the black level of top right channel of bayer img",
                "width": 8
              },
              "BLC_R0_VALUE": {
                "bit": 24,
                "description": "this field configures the black level of top left channel of bayer img",
                "width": 8
              }
            },
            "BLC_CTRL0": {
              "BLC_R3_STRETCH": {
                "bit": 0,
                "description": "this bit configures the stretch feature of bottom right channel. 0: stretch disable, 1: stretch enable"
              },
              "BLC_R2_STRETCH": {
                "bit": 1,
                "description": "this bit configures the stretch feature of bottom left channel. 0: stretch disable, 1: stretch enable"
              },
              "BLC_R1_STRETCH": {
                "bit": 2,
                "description": "this bit configures the stretch feature of top right channel. 0: stretch disable, 1: stretch enable"
              },
              "BLC_R0_STRETCH": {
                "bit": 3,
                "description": "this bit configures the stretch feature of top left channel. 0: stretch disable, 1: stretch enable"
              }
            },
            "BLC_CTRL1": {
              "BLC_WINDOW_TOP": {
                "bit": 0,
                "description": "this field configures blc average calculation window top",
                "width": 11
              },
              "BLC_WINDOW_LEFT": {
                "bit": 11,
                "description": "this field configures blc average calculation window left",
                "width": 11
              },
              "BLC_WINDOW_VNUM": {
                "bit": 22,
                "description": "this field configures blc average calculation window vnum",
                "width": 4
              },
              "BLC_WINDOW_HNUM": {
                "bit": 26,
                "description": "this field configures blc average calculation window hnum",
                "width": 4
              },
              "BLC_FILTER_EN": {
                "bit": 30,
                "description": "this bit configures enable blc average input filter. 0: disable, 1: enable"
              }
            },
            "BLC_CTRL2": {
              "BLC_R3_TH": {
                "bit": 0,
                "description": "this field configures black threshold when get blc average of bottom right channel",
                "width": 8
              },
              "BLC_R2_TH": {
                "bit": 8,
                "description": "this field configures black threshold when get blc average of bottom left channel",
                "width": 8
              },
              "BLC_R1_TH": {
                "bit": 16,
                "description": "this field configures black threshold when get blc average of top right channel",
                "width": 8
              },
              "BLC_R0_TH": {
                "bit": 24,
                "description": "this field configures black threshold when get blc average of top left channel",
                "width": 8
              }
            },
            "BLC_MEAN": {
              "BLC_R3_MEAN": {
                "bit": 0,
                "description": "this field represents the average black value of bottom right channel",
                "width": 8
              },
              "BLC_R2_MEAN": {
                "bit": 8,
                "description": "this field represents the average black value of bottom left channel",
                "width": 8
              },
              "BLC_R1_MEAN": {
                "bit": 16,
                "description": "this field represents the average black value of top right channel",
                "width": 8
              },
              "BLC_R0_MEAN": {
                "bit": 24,
                "description": "this field represents the average black value of top left channel",
                "width": 8
              }
            },
            "HIST_MODE": {
              "HIST_MODE": {
                "bit": 0,
                "description": "this field configures statistic mode. 0: RAW_B, 1: RAW_GB, 2: RAW_GR 3: RAW_R, 4: RGB, 5:YUV_Y, 6:YUV_U, 7:YUV_V",
                "width": 3
              }
            },
            "HIST_COEFF": {
              "B": {
                "bit": 0,
                "description": "this field configures coefficient of B when set hist_mode to RGB, sum of coeff_r and coeff_g and coeff_b should be 256",
                "width": 8
              },
              "G": {
                "bit": 8,
                "description": "this field configures coefficient of G when set hist_mode to RGB, sum of coeff_r and coeff_g and coeff_b should be 256",
                "width": 8
              },
              "R": {
                "bit": 16,
                "description": "this field configures coefficient of R when set hist_mode to RGB, sum of coeff_r and coeff_g and coeff_b should be 256",
                "width": 8
              }
            },
            "HIST_OFFS": {
              "HIST_Y_OFFS": {
                "bit": 0,
                "description": "this field configures y coordinate of first window",
                "width": 12
              },
              "HIST_X_OFFS": {
                "bit": 16,
                "description": "this field configures x coordinate of first window",
                "width": 12
              }
            },
            "HIST_SIZE": {
              "HIST_Y_SIZE": {
                "bit": 0,
                "description": "this field configures y direction size of subwindow",
                "width": 9
              },
              "HIST_X_SIZE": {
                "bit": 16,
                "description": "this field configures x direction size of subwindow",
                "width": 9
              }
            },
            "HIST_SEG0": {
              "HIST_SEG_3_4": {
                "bit": 0,
                "description": "this field configures threshold of histogram bin 3 and bin 4",
                "width": 8
              },
              "HIST_SEG_2_3": {
                "bit": 8,
                "description": "this field configures threshold of histogram bin 2 and bin 3",
                "width": 8
              },
              "HIST_SEG_1_2": {
                "bit": 16,
                "description": "this field configures threshold of histogram bin 1 and bin 2",
                "width": 8
              },
              "HIST_SEG_0_1": {
                "bit": 24,
                "description": "this field configures threshold of histogram bin 0 and bin 1",
                "width": 8
              }
            },
            "HIST_SEG1": {
              "HIST_SEG_7_8": {
                "bit": 0,
                "description": "this field configures threshold of histogram bin 7 and bin 8",
                "width": 8
              },
              "HIST_SEG_6_7": {
                "bit": 8,
                "description": "this field configures threshold of histogram bin 6 and bin 7",
                "width": 8
              },
              "HIST_SEG_5_6": {
                "bit": 16,
                "description": "this field configures threshold of histogram bin 5 and bin 6",
                "width": 8
              },
              "HIST_SEG_4_5": {
                "bit": 24,
                "description": "this field configures threshold of histogram bin 4 and bin 5",
                "width": 8
              }
            },
            "HIST_SEG2": {
              "HIST_SEG_11_12": {
                "bit": 0,
                "description": "this field configures threshold of histogram bin 11 and bin 12",
                "width": 8
              },
              "HIST_SEG_10_11": {
                "bit": 8,
                "description": "this field configures threshold of histogram bin 10 and bin 11",
                "width": 8
              },
              "HIST_SEG_9_10": {
                "bit": 16,
                "description": "this field configures threshold of histogram bin 9 and bin 10",
                "width": 8
              },
              "HIST_SEG_8_9": {
                "bit": 24,
                "description": "this field configures threshold of histogram bin 8 and bin 9",
                "width": 8
              }
            },
            "HIST_SEG3": {
              "HIST_SEG_14_15": {
                "bit": 0,
                "description": "this field configures threshold of histogram bin 14 and bin 15",
                "width": 8
              },
              "HIST_SEG_13_14": {
                "bit": 8,
                "description": "this field configures threshold of histogram bin 13 and bin 14",
                "width": 8
              },
              "HIST_SEG_12_13": {
                "bit": 16,
                "description": "this field configures threshold of histogram bin 12 and bin 13",
                "width": 8
              }
            },
            "HIST_WEIGHT0": {
              "HIST_WEIGHT_03": {
                "bit": 0,
                "description": "this field configures weight of subwindow 03",
                "width": 8
              },
              "HIST_WEIGHT_02": {
                "bit": 8,
                "description": "this field configures weight of subwindow 02",
                "width": 8
              },
              "HIST_WEIGHT_01": {
                "bit": 16,
                "description": "this field configures weight of subwindow 01",
                "width": 8
              },
              "HIST_WEIGHT_00": {
                "bit": 24,
                "description": "this field configures weight of subwindow 00 and sum of all weight should be 256",
                "width": 8
              }
            },
            "HIST_WEIGHT1": {
              "HIST_WEIGHT_12": {
                "bit": 0,
                "description": "this field configures weight of subwindow 12",
                "width": 8
              },
              "HIST_WEIGHT_11": {
                "bit": 8,
                "description": "this field configures weight of subwindow 11",
                "width": 8
              },
              "HIST_WEIGHT_10": {
                "bit": 16,
                "description": "this field configures weight of subwindow 10",
                "width": 8
              },
              "HIST_WEIGHT_04": {
                "bit": 24,
                "description": "this field configures weight of subwindow 04",
                "width": 8
              }
            },
            "HIST_WEIGHT2": {
              "HIST_WEIGHT_21": {
                "bit": 0,
                "description": "this field configures weight of subwindow 21",
                "width": 8
              },
              "HIST_WEIGHT_20": {
                "bit": 8,
                "description": "this field configures weight of subwindow 20",
                "width": 8
              },
              "HIST_WEIGHT_14": {
                "bit": 16,
                "description": "this field configures weight of subwindow 04",
                "width": 8
              },
              "HIST_WEIGHT_13": {
                "bit": 24,
                "description": "this field configures weight of subwindow 13",
                "width": 8
              }
            },
            "HIST_WEIGHT3": {
              "HIST_WEIGHT_30": {
                "bit": 0,
                "description": "this field configures weight of subwindow 30",
                "width": 8
              },
              "HIST_WEIGHT_24": {
                "bit": 8,
                "description": "this field configures weight of subwindow 24",
                "width": 8
              },
              "HIST_WEIGHT_23": {
                "bit": 16,
                "description": "this field configures weight of subwindow 23",
                "width": 8
              },
              "HIST_WEIGHT_22": {
                "bit": 24,
                "description": "this field configures weight of subwindow 22",
                "width": 8
              }
            },
            "HIST_WEIGHT4": {
              "HIST_WEIGHT_34": {
                "bit": 0,
                "description": "this field configures weight of subwindow 34",
                "width": 8
              },
              "HIST_WEIGHT_33": {
                "bit": 8,
                "description": "this field configures weight of subwindow 33",
                "width": 8
              },
              "HIST_WEIGHT_32": {
                "bit": 16,
                "description": "this field configures weight of subwindow 32",
                "width": 8
              },
              "HIST_WEIGHT_31": {
                "bit": 24,
                "description": "this field configures weight of subwindow 31",
                "width": 8
              }
            },
            "HIST_WEIGHT5": {
              "HIST_WEIGHT_43": {
                "bit": 0,
                "description": "this field configures weight of subwindow 43",
                "width": 8
              },
              "HIST_WEIGHT_42": {
                "bit": 8,
                "description": "this field configures weight of subwindow 42",
                "width": 8
              },
              "HIST_WEIGHT_41": {
                "bit": 16,
                "description": "this field configures weight of subwindow 41",
                "width": 8
              },
              "HIST_WEIGHT_40": {
                "bit": 24,
                "description": "this field configures weight of subwindow 40",
                "width": 8
              }
            },
            "HIST_WEIGHT6": {
              "HIST_WEIGHT_44": {
                "bit": 0,
                "description": "this field configures weight of subwindow 44",
                "width": 8
              }
            },
            "HIST_BIN0": {
              "HIST_BIN_0": {
                "bit": 0,
                "description": "this field represents result of histogram bin 0",
                "width": 17
              }
            },
            "HIST_BIN1": {
              "HIST_BIN_1": {
                "bit": 0,
                "description": "this field represents result of histogram bin 1",
                "width": 17
              }
            },
            "HIST_BIN2": {
              "HIST_BIN_2": {
                "bit": 0,
                "description": "this field represents result of histogram bin 2",
                "width": 17
              }
            },
            "HIST_BIN3": {
              "HIST_BIN_3": {
                "bit": 0,
                "description": "this field represents result of histogram bin 3",
                "width": 17
              }
            },
            "HIST_BIN4": {
              "HIST_BIN_4": {
                "bit": 0,
                "description": "this field represents result of histogram bin 4",
                "width": 17
              }
            },
            "HIST_BIN5": {
              "HIST_BIN_5": {
                "bit": 0,
                "description": "this field represents result of histogram bin 5",
                "width": 17
              }
            },
            "HIST_BIN6": {
              "HIST_BIN_6": {
                "bit": 0,
                "description": "this field represents result of histogram bin 6",
                "width": 17
              }
            },
            "HIST_BIN7": {
              "HIST_BIN_7": {
                "bit": 0,
                "description": "this field represents result of histogram bin 7",
                "width": 17
              }
            },
            "HIST_BIN8": {
              "HIST_BIN_8": {
                "bit": 0,
                "description": "this field represents result of histogram bin 8",
                "width": 17
              }
            },
            "HIST_BIN9": {
              "HIST_BIN_9": {
                "bit": 0,
                "description": "this field represents result of histogram bin 9",
                "width": 17
              }
            },
            "HIST_BIN10": {
              "HIST_BIN_10": {
                "bit": 0,
                "description": "this field represents result of histogram bin 10",
                "width": 17
              }
            },
            "HIST_BIN11": {
              "HIST_BIN_11": {
                "bit": 0,
                "description": "this field represents result of histogram bin 11",
                "width": 17
              }
            },
            "HIST_BIN12": {
              "HIST_BIN_12": {
                "bit": 0,
                "description": "this field represents result of histogram bin 12",
                "width": 17
              }
            },
            "HIST_BIN13": {
              "HIST_BIN_13": {
                "bit": 0,
                "description": "this field represents result of histogram bin 13",
                "width": 17
              }
            },
            "HIST_BIN14": {
              "HIST_BIN_14": {
                "bit": 0,
                "description": "this field represents result of histogram bin 14",
                "width": 17
              }
            },
            "HIST_BIN15": {
              "HIST_BIN_15": {
                "bit": 0,
                "description": "this field represents result of histogram bin 15",
                "width": 17
              }
            },
            "MEM_AUX_CTRL_0": {
              "HEADER_MEM_AUX_CTRL": {
                "bit": 0,
                "description": "this field configures the mem_aux of isp input buffer memory",
                "width": 14
              },
              "DPC_LUT_MEM_AUX_CTRL": {
                "bit": 16,
                "description": "this field represents this field configures the mem_aux of dpc lut memory",
                "width": 14
              }
            },
            "MEM_AUX_CTRL_1": {
              "LSC_LUT_R_GR_MEM_AUX_CTRL": {
                "bit": 0,
                "description": "this field configures the mem_aux of lsc r gr lut memory",
                "width": 14
              },
              "LSC_LUT_GB_B_MEM_AUX_CTRL": {
                "bit": 16,
                "description": "this field configures the mem_aux of lsc gb b lut memory",
                "width": 14
              }
            },
            "MEM_AUX_CTRL_2": {
              "BF_MATRIX_MEM_AUX_CTRL": {
                "bit": 0,
                "description": "this field configures the mem_aux of bf line buffer memory",
                "width": 14
              },
              "DPC_MATRIX_MEM_AUX_CTRL": {
                "bit": 16,
                "description": "this field configures the mem_aux of dpc line buffer memory",
                "width": 14
              }
            },
            "MEM_AUX_CTRL_3": {
              "SHARP_MATRIX_Y_MEM_AUX_CTRL": {
                "bit": 0,
                "description": "this field configures the mem_aux of sharp y line buffer memory",
                "width": 14
              },
              "DEMOSAIC_MATRIX_MEM_AUX_CTRL": {
                "bit": 16,
                "description": "this field configures the mem_aux of demosaic line buffer memory",
                "width": 14
              }
            },
            "MEM_AUX_CTRL_4": {
              "SHARP_MATRIX_UV_MEM_AUX_CTRL": {
                "bit": 0,
                "description": "this field configures the mem_aux of sharp uv line buffer memory",
                "width": 14
              }
            },
            "YUV_FORMAT": {
              "YUV_MODE": {
                "bit": 0,
                "description": "this bit configures the yuv mode. 0: ITU-R BT.601, 1: ITU-R BT.709"
              },
              "YUV_RANGE": {
                "bit": 1,
                "description": "this bit configures the yuv range. 0: full range, 1: limit range"
              }
            },
            "RDN_ECO_CS": {
              "RDN_ECO_EN": {
                "bit": 0,
                "description": "rdn_eco_en"
              },
              "RDN_ECO_RESULT": {
                "bit": 1,
                "description": "rdn_eco_result"
              }
            },
            "RDN_ECO_LOW": {
              "RDN_ECO_LOW": {
                "bit": 0,
                "description": "rdn_eco_low",
                "width": 32
              }
            },
            "RDN_ECO_HIGH": {
              "RDN_ECO_HIGH": {
                "bit": 0,
                "description": "rdn_eco_high",
                "width": 32
              }
            }
          }
        },
        "JPEG": {
          "instances": [
            {
              "name": "JPEG",
              "base": "0x50086000",
              "irq": 95
            }
          ],
          "registers": {
            "CONFIG": {
              "offset": "0x00",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "DQT_INFO": {
              "offset": "0x04",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "PIC_SIZE": {
              "offset": "0x08",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "T0QNR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "T1QNR": {
              "offset": "0x14",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "T2QNR": {
              "offset": "0x18",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "T3QNR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "DECODE_CONF": {
              "offset": "0x20",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "C0": {
              "offset": "0x24",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "C1": {
              "offset": "0x28",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "C2": {
              "offset": "0x2C",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "C3": {
              "offset": "0x30",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "DHT_INFO": {
              "offset": "0x34",
              "size": 32,
              "description": "Control and configuration registers"
            },
            "INT_RAW": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt raw registers"
            },
            "INT_ENA": {
              "offset": "0x3C",
              "size": 32,
              "description": "Interrupt enable registers"
            },
            "INT_ST": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt status registers"
            },
            "INT_CLR": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt clear registers"
            },
            "STATUS0": {
              "offset": "0x48",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "STATUS2": {
              "offset": "0x4C",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "STATUS3": {
              "offset": "0x50",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "STATUS4": {
              "offset": "0x54",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_TOTLEN_DC0": {
              "offset": "0x58",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_VAl_DC0": {
              "offset": "0x5C",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_TOTLEN_AC0": {
              "offset": "0x60",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_VAl_AC0": {
              "offset": "0x64",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_TOTLEN_DC1": {
              "offset": "0x68",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_VAl_DC1": {
              "offset": "0x6C",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_TOTLEN_AC1": {
              "offset": "0x70",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_VAl_AC1": {
              "offset": "0x74",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_CODEMIN_DC0": {
              "offset": "0x78",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_CODEMIN_AC0": {
              "offset": "0x7C",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_CODEMIN_DC1": {
              "offset": "0x80",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DHT_CODEMIN_AC1": {
              "offset": "0x84",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DECODER_STATUS0": {
              "offset": "0x88",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DECODER_STATUS1": {
              "offset": "0x8C",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DECODER_STATUS2": {
              "offset": "0x90",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DECODER_STATUS3": {
              "offset": "0x94",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DECODER_STATUS4": {
              "offset": "0x98",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "DECODER_STATUS5": {
              "offset": "0x9C",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "STATUS5": {
              "offset": "0xA0",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "ECO_LOW": {
              "offset": "0xA4",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "ECO_HIGH": {
              "offset": "0xA8",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "SYS": {
              "offset": "0xF8",
              "size": 32,
              "description": "Trace and Debug registers"
            },
            "VERSION": {
              "offset": "0xFC",
              "size": 32,
              "description": "Trace and Debug registers"
            }
          },
          "bits": {
            "CONFIG": {
              "FSM_RST": {
                "bit": 0,
                "description": "fsm reset"
              },
              "JPEG_START": {
                "bit": 1,
                "description": "start to compress a new pic(in dma reg mode)"
              },
              "QNR_PRESITION": {
                "bit": 2,
                "description": "0:8bit qnr,1:12bit qnr(TBD)"
              },
              "FF_CHECK_EN": {
                "bit": 3,
                "description": "enable whether to add \"00\" after \"ff\""
              },
              "SAMPLE_SEL": {
                "bit": 4,
                "description": "0:yuv444,1:yuv422, 2:yuv420",
                "width": 2
              },
              "DMA_LINKLIST_MODE": {
                "bit": 6,
                "description": "1:use linklist to configure dma"
              },
              "DEBUG_DIRECT_OUT_EN": {
                "bit": 7,
                "description": "0:normal mode,1:debug mode for direct output from input"
              },
              "GRAY_SEL": {
                "bit": 8,
                "description": "0:use non-fifo way to access qnr ram,1:use fifo way to access qnr ram"
              },
              "LQNR_TBL_SEL": {
                "bit": 9,
                "description": "choose  luminance quntization table id(TBD)",
                "width": 2
              },
              "CQNR_TBL_SEL": {
                "bit": 11,
                "description": "choose  chrominance quntization table id (TBD)",
                "width": 2
              },
              "COLOR_SPACE": {
                "bit": 13,
                "description": "configure picture's color space:0-rb888,1-yuv422,2-rgb565, 3-gray",
                "width": 2
              },
              "DHT_FIFO_EN": {
                "bit": 15,
                "description": "0:use non-fifo way to write dht len_total/codemin/value table,1:use fifo way to write dht len_total/codemin/value table. Reading dht len_total/codemin/value table only has nonfifo way"
              },
              "MEM_CLK_FORCE_ON": {
                "bit": 16,
                "description": "force memory's clock enabled"
              },
              "JFIF_VER": {
                "bit": 17,
                "description": "decode pause period to trigger decode_timeout int, the timeout periods =2 power (reg_decode_timeout_thres) -1",
                "width": 6
              },
              "DECODE_TIMEOUT_TASK_SEL": {
                "bit": 23,
                "description": "0: software use reset to abort decode process ,1: decoder abort decode process by itself"
              },
              "SOFT_RST": {
                "bit": 24,
                "description": "when set to 1, soft reset JPEG module except jpeg_reg module"
              },
              "FIFO_RST": {
                "bit": 25,
                "description": "fifo reset"
              },
              "PIXEL_REV": {
                "bit": 26,
                "description": "reverse the source color pixel"
              },
              "TAILER_EN": {
                "bit": 27,
                "description": "set this bit to add EOI of \"0xffd9\" at the end of bitstream"
              },
              "PAUSE_EN": {
                "bit": 28,
                "description": "set this bit to pause jpeg encoding"
              },
              "MEM_FORCE_PD": {
                "bit": 29,
                "description": "0: no operation,1:force jpeg memory to power down"
              },
              "MEM_FORCE_PU": {
                "bit": 30,
                "description": "0: no operation,1:force jpeg memory to power up"
              },
              "MODE": {
                "bit": 31,
                "description": "0:encoder mode, 1: decoder mode"
              }
            },
            "DQT_INFO": {
              "T0_DQT_INFO": {
                "bit": 0,
                "description": "Configure dqt table0's quantization coefficient precision in bit[7:4], configure dqt table0's table id in bit[3:0]",
                "width": 8
              },
              "T1_DQT_INFO": {
                "bit": 8,
                "description": "Configure dqt table1's quantization coefficient precision in bit[7:4], configure dqt table1's table id in bit[3:0]",
                "width": 8
              },
              "T2_DQT_INFO": {
                "bit": 16,
                "description": "Configure dqt table2's quantization coefficient precision in bit[7:4], configure dqt table2's table id in bit[3:0]",
                "width": 8
              },
              "T3_DQT_INFO": {
                "bit": 24,
                "description": "Configure dqt table3's quantization coefficient precision in bit[7:4], configure dqt table3's table id in bit[3:0]",
                "width": 8
              }
            },
            "PIC_SIZE": {
              "VA": {
                "bit": 0,
                "description": "configure picture's height. when encode, the max configurable bits is 14, when decode, the max configurable bits is 16",
                "width": 16
              },
              "HA": {
                "bit": 16,
                "description": "configure picture's width. when encode, the max configurable bits is 14, when decode, the max configurable bits is 16",
                "width": 16
              }
            },
            "T0QNR": {
              "T0_QNR_VAL": {
                "bit": 0,
                "description": "write this reg to configure 64 quantization coefficient in t0 table",
                "width": 32
              }
            },
            "T1QNR": {
              "CHROMINANCE_QNR_VAL": {
                "bit": 0,
                "description": "write this reg to configure 64 quantization coefficient in t1 table",
                "width": 32
              }
            },
            "T2QNR": {
              "T2_QNR_VAL": {
                "bit": 0,
                "description": "write this reg to configure 64 quantization coefficient in t2 table",
                "width": 32
              }
            },
            "T3QNR": {
              "T3_QNR_VAL": {
                "bit": 0,
                "description": "write this reg to configure 64 quantization coefficient in t3 table",
                "width": 32
              }
            },
            "DECODE_CONF": {
              "RESTART_INTERVAL": {
                "bit": 0,
                "description": "configure restart interval in DRI marker when decode",
                "width": 16
              },
              "COMPONENT_NUM": {
                "bit": 16,
                "description": "configure number of components in frame when decode",
                "width": 8
              },
              "SW_DHT_EN": {
                "bit": 24,
                "description": "software decode dht table enable"
              },
              "SOS_CHECK_BYTE_NUM": {
                "bit": 25,
                "description": "Configure the byte number to check next sos marker in the multi-scan picture after one scan is decoded down. The real check number is reg_sos_check_byte_num+1",
                "width": 2
              },
              "RST_CHECK_BYTE_NUM": {
                "bit": 27,
                "description": "Configure the byte number to check next rst marker after one rst interval is decoded down. The real check number is reg_rst_check_byte_num+1",
                "width": 2
              },
              "MULTI_SCAN_ERR_CHECK": {
                "bit": 29,
                "description": "reserved for decoder"
              },
              "DEZIGZAG_READY_CTL": {
                "bit": 30,
                "description": "reserved for decoder"
              }
            },
            "C0": {
              "DQT_TBL_SEL": {
                "bit": 0,
                "description": "choose  c0 quntization table id (TBD)",
                "width": 8
              },
              "Y_FACTOR": {
                "bit": 8,
                "description": "vertical sampling factor of c0",
                "width": 4
              },
              "X_FACTOR": {
                "bit": 12,
                "description": "horizontal sampling factor of c0",
                "width": 4
              },
              "ID": {
                "bit": 16,
                "description": "the identifier of c0",
                "width": 8
              }
            },
            "C1": {
              "DQT_TBL_SEL": {
                "bit": 0,
                "description": "choose  c1 quntization table id (TBD)",
                "width": 8
              },
              "Y_FACTOR": {
                "bit": 8,
                "description": "vertical sampling factor of c1",
                "width": 4
              },
              "X_FACTOR": {
                "bit": 12,
                "description": "horizontal sampling factor of c1",
                "width": 4
              },
              "ID": {
                "bit": 16,
                "description": "the identifier of c1",
                "width": 8
              }
            },
            "C2": {
              "DQT_TBL_SEL": {
                "bit": 0,
                "description": "choose  c2 quntization table id (TBD)",
                "width": 8
              },
              "Y_FACTOR": {
                "bit": 8,
                "description": "vertical sampling factor of c2",
                "width": 4
              },
              "X_FACTOR": {
                "bit": 12,
                "description": "horizontal sampling factor of c2",
                "width": 4
              },
              "ID": {
                "bit": 16,
                "description": "the identifier of c2",
                "width": 8
              }
            },
            "C3": {
              "DQT_TBL_SEL": {
                "bit": 0,
                "description": "choose  c3 quntization table id (TBD)",
                "width": 8
              },
              "Y_FACTOR": {
                "bit": 8,
                "description": "vertical sampling factor of c3",
                "width": 4
              },
              "X_FACTOR": {
                "bit": 12,
                "description": "horizontal sampling factor of c3",
                "width": 4
              },
              "ID": {
                "bit": 16,
                "description": "the identifier of c3",
                "width": 8
              }
            },
            "DHT_INFO": {
              "DC0_DHT_ID": {
                "bit": 0,
                "description": "configure dht dc table 0 id",
                "width": 4
              },
              "DC1_DHT_ID": {
                "bit": 4,
                "description": "configure dht dc table 1 id",
                "width": 4
              },
              "AC0_DHT_ID": {
                "bit": 8,
                "description": "configure dht ac table 0 id",
                "width": 4
              },
              "AC1_DHT_ID": {
                "bit": 12,
                "description": "configure dht ac table 1 id",
                "width": 4
              }
            },
            "INT_RAW": {
              "DONE_INT_RAW": {
                "bit": 0,
                "description": "This raw interrupt bit turns to high level when JPEG finishes encoding a picture.."
              },
              "RLE_PARALLEL_ERR_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt bit to sign that rle parallel error when decoding."
              },
              "CID_ERR_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt bit to sign that scan id check with component fails when decoding."
              },
              "C_DHT_DC_ID_ERR_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
              },
              "C_DHT_AC_ID_ERR_INT_RAW": {
                "bit": 4,
                "description": "The raw interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
              },
              "C_DQT_ID_ERR_INT_RAW": {
                "bit": 5,
                "description": "The raw interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
              },
              "RST_UXP_ERR_INT_RAW": {
                "bit": 6,
                "description": "The raw interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding."
              },
              "RST_CHECK_NONE_ERR_INT_RAW": {
                "bit": 7,
                "description": "The raw interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding."
              },
              "RST_CHECK_POS_ERR_INT_RAW": {
                "bit": 8,
                "description": "The raw interrupt bit to sign that RST header marker position mismatches with restart interval when decoding."
              },
              "OUT_EOF_INT_RAW": {
                "bit": 9,
                "description": "The raw interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel."
              },
              "SR_COLOR_MODE_ERR_INT_RAW": {
                "bit": 10,
                "description": "The raw interrupt bit to sign that the selected source color mode is not supported."
              },
              "DCT_DONE_INT_RAW": {
                "bit": 11,
                "description": "The raw interrupt bit to sign that one dct calculation is finished."
              },
              "BS_LAST_BLOCK_EOF_INT_RAW": {
                "bit": 12,
                "description": "The raw interrupt bit to sign that the coding process for last block is finished."
              },
              "SCAN_CHECK_NONE_ERR_INT_RAW": {
                "bit": 13,
                "description": "The raw interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded."
              },
              "SCAN_CHECK_POS_ERR_INT_RAW": {
                "bit": 14,
                "description": "The raw interrupt bit to sign that SOS header marker position wrong when decoding."
              },
              "UXP_DET_INT_RAW": {
                "bit": 15,
                "description": "The raw interrupt bit to sign that unsupported header marker is detected when decoding."
              },
              "EN_FRAME_EOF_ERR_INT_RAW": {
                "bit": 16,
                "description": "The raw interrupt bit to sign that received pixel blocks are smaller than expected when encoding."
              },
              "EN_FRAME_EOF_LACK_INT_RAW": {
                "bit": 17,
                "description": "The raw interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough."
              },
              "DE_FRAME_EOF_ERR_INT_RAW": {
                "bit": 18,
                "description": "The raw interrupt bit to sign that decoded blocks are smaller than expected when decoding."
              },
              "DE_FRAME_EOF_LACK_INT_RAW": {
                "bit": 19,
                "description": "The raw interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough."
              },
              "SOS_UNMATCH_ERR_INT_RAW": {
                "bit": 20,
                "description": "The raw interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
              },
              "MARKER_ERR_FST_SCAN_INT_RAW": {
                "bit": 21,
                "description": "The raw interrupt bit to sign that the first scan has header marker error when decoding."
              },
              "MARKER_ERR_OTHER_SCAN_INT_RAW": {
                "bit": 22,
                "description": "The raw interrupt bit to sign that the following scans but not the first scan have header marker error when decoding."
              },
              "UNDET_INT_RAW": {
                "bit": 23,
                "description": "The raw interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding."
              },
              "DECODE_TIMEOUT_INT_RAW": {
                "bit": 24,
                "description": "The raw interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding."
              }
            },
            "INT_ENA": {
              "DONE_INT_ENA": {
                "bit": 0,
                "description": "This enable interrupt bit turns to high level when JPEG finishes encoding a picture.."
              },
              "RLE_PARALLEL_ERR_INT_ENA": {
                "bit": 1,
                "description": "The enable interrupt bit to sign that rle parallel error when decoding."
              },
              "CID_ERR_INT_ENA": {
                "bit": 2,
                "description": "The enable interrupt bit to sign that scan id check with component fails when decoding."
              },
              "C_DHT_DC_ID_ERR_INT_ENA": {
                "bit": 3,
                "description": "The enable interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
              },
              "C_DHT_AC_ID_ERR_INT_ENA": {
                "bit": 4,
                "description": "The enable interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
              },
              "C_DQT_ID_ERR_INT_ENA": {
                "bit": 5,
                "description": "The enable interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
              },
              "RST_UXP_ERR_INT_ENA": {
                "bit": 6,
                "description": "The enable interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding."
              },
              "RST_CHECK_NONE_ERR_INT_ENA": {
                "bit": 7,
                "description": "The enable interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding."
              },
              "RST_CHECK_POS_ERR_INT_ENA": {
                "bit": 8,
                "description": "The enable interrupt bit to sign that RST header marker position mismatches with restart interval when decoding."
              },
              "OUT_EOF_INT_ENA": {
                "bit": 9,
                "description": "The enable interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel."
              },
              "SR_COLOR_MODE_ERR_INT_ENA": {
                "bit": 10,
                "description": "The enable interrupt bit to sign that the selected source color mode is not supported."
              },
              "DCT_DONE_INT_ENA": {
                "bit": 11,
                "description": "The enable interrupt bit to sign that one dct calculation is finished."
              },
              "BS_LAST_BLOCK_EOF_INT_ENA": {
                "bit": 12,
                "description": "The enable interrupt bit to sign that the coding process for last block is finished."
              },
              "SCAN_CHECK_NONE_ERR_INT_ENA": {
                "bit": 13,
                "description": "The enable interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded."
              },
              "SCAN_CHECK_POS_ERR_INT_ENA": {
                "bit": 14,
                "description": "The enable interrupt bit to sign that SOS header marker position wrong when decoding."
              },
              "UXP_DET_INT_ENA": {
                "bit": 15,
                "description": "The enable interrupt bit to sign that unsupported header marker is detected when decoding."
              },
              "EN_FRAME_EOF_ERR_INT_ENA": {
                "bit": 16,
                "description": "The enable interrupt bit to sign that received pixel blocks are smaller than expected when encoding."
              },
              "EN_FRAME_EOF_LACK_INT_ENA": {
                "bit": 17,
                "description": "The enable interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough."
              },
              "DE_FRAME_EOF_ERR_INT_ENA": {
                "bit": 18,
                "description": "The enable interrupt bit to sign that decoded blocks are smaller than expected when decoding."
              },
              "DE_FRAME_EOF_LACK_INT_ENA": {
                "bit": 19,
                "description": "The enable interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough."
              },
              "SOS_UNMATCH_ERR_INT_ENA": {
                "bit": 20,
                "description": "The enable interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
              },
              "MARKER_ERR_FST_SCAN_INT_ENA": {
                "bit": 21,
                "description": "The enable interrupt bit to sign that the first scan has header marker error when decoding."
              },
              "MARKER_ERR_OTHER_SCAN_INT_ENA": {
                "bit": 22,
                "description": "The enable interrupt bit to sign that the following scans but not the first scan have header marker error when decoding."
              },
              "UNDET_INT_ENA": {
                "bit": 23,
                "description": "The enable interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding."
              },
              "DECODE_TIMEOUT_INT_ENA": {
                "bit": 24,
                "description": "The enable interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding."
              }
            },
            "INT_ST": {
              "DONE_INT_ST": {
                "bit": 0,
                "description": "This status interrupt bit turns to high level when JPEG finishes encoding a picture.."
              },
              "RLE_PARALLEL_ERR_INT_ST": {
                "bit": 1,
                "description": "The status interrupt bit to sign that rle parallel error when decoding."
              },
              "CID_ERR_INT_ST": {
                "bit": 2,
                "description": "The status interrupt bit to sign that scan id check with component fails when decoding."
              },
              "C_DHT_DC_ID_ERR_INT_ST": {
                "bit": 3,
                "description": "The status interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
              },
              "C_DHT_AC_ID_ERR_INT_ST": {
                "bit": 4,
                "description": "The status interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
              },
              "C_DQT_ID_ERR_INT_ST": {
                "bit": 5,
                "description": "The status interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
              },
              "RST_UXP_ERR_INT_ST": {
                "bit": 6,
                "description": "The status interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding."
              },
              "RST_CHECK_NONE_ERR_INT_ST": {
                "bit": 7,
                "description": "The status interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding."
              },
              "RST_CHECK_POS_ERR_INT_ST": {
                "bit": 8,
                "description": "The status interrupt bit to sign that RST header marker position mismatches with restart interval when decoding."
              },
              "OUT_EOF_INT_ST": {
                "bit": 9,
                "description": "The status interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel."
              },
              "SR_COLOR_MODE_ERR_INT_ST": {
                "bit": 10,
                "description": "The status interrupt bit to sign that the selected source color mode is not supported."
              },
              "DCT_DONE_INT_ST": {
                "bit": 11,
                "description": "The status interrupt bit to sign that one dct calculation is finished."
              },
              "BS_LAST_BLOCK_EOF_INT_ST": {
                "bit": 12,
                "description": "The status interrupt bit to sign that the coding process for last block is finished."
              },
              "SCAN_CHECK_NONE_ERR_INT_ST": {
                "bit": 13,
                "description": "The status interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded."
              },
              "SCAN_CHECK_POS_ERR_INT_ST": {
                "bit": 14,
                "description": "The status interrupt bit to sign that SOS header marker position wrong when decoding."
              },
              "UXP_DET_INT_ST": {
                "bit": 15,
                "description": "The status interrupt bit to sign that unsupported header marker is detected when decoding."
              },
              "EN_FRAME_EOF_ERR_INT_ST": {
                "bit": 16,
                "description": "The status interrupt bit to sign that received pixel blocks are smaller than expected when encoding."
              },
              "EN_FRAME_EOF_LACK_INT_ST": {
                "bit": 17,
                "description": "The status interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough."
              },
              "DE_FRAME_EOF_ERR_INT_ST": {
                "bit": 18,
                "description": "The status interrupt bit to sign that decoded blocks are smaller than expected when decoding."
              },
              "DE_FRAME_EOF_LACK_INT_ST": {
                "bit": 19,
                "description": "The status interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough."
              },
              "SOS_UNMATCH_ERR_INT_ST": {
                "bit": 20,
                "description": "The status interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
              },
              "MARKER_ERR_FST_SCAN_INT_ST": {
                "bit": 21,
                "description": "The status interrupt bit to sign that the first scan has header marker error when decoding."
              },
              "MARKER_ERR_OTHER_SCAN_INT_ST": {
                "bit": 22,
                "description": "The status interrupt bit to sign that the following scans but not the first scan have header marker error when decoding."
              },
              "UNDET_INT_ST": {
                "bit": 23,
                "description": "The status interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding."
              },
              "DECODE_TIMEOUT_INT_ST": {
                "bit": 24,
                "description": "The status interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding."
              }
            },
            "INT_CLR": {
              "DONE_INT_CLR": {
                "bit": 0,
                "description": "This clear interrupt bit turns to high level when JPEG finishes encoding a picture.."
              },
              "RLE_PARALLEL_ERR_INT_CLR": {
                "bit": 1,
                "description": "The clear interrupt bit to sign that rle parallel error when decoding."
              },
              "CID_ERR_INT_CLR": {
                "bit": 2,
                "description": "The clear interrupt bit to sign that scan id check with component fails when decoding."
              },
              "C_DHT_DC_ID_ERR_INT_CLR": {
                "bit": 3,
                "description": "The clear interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
              },
              "C_DHT_AC_ID_ERR_INT_CLR": {
                "bit": 4,
                "description": "The clear interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
              },
              "C_DQT_ID_ERR_INT_CLR": {
                "bit": 5,
                "description": "The clear interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
              },
              "RST_UXP_ERR_INT_CLR": {
                "bit": 6,
                "description": "The clear interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding."
              },
              "RST_CHECK_NONE_ERR_INT_CLR": {
                "bit": 7,
                "description": "The clear interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding."
              },
              "RST_CHECK_POS_ERR_INT_CLR": {
                "bit": 8,
                "description": "The clear interrupt bit to sign that RST header marker position mismatches with restart interval when decoding."
              },
              "OUT_EOF_INT_CLR": {
                "bit": 9,
                "description": "The clear interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel."
              },
              "SR_COLOR_MODE_ERR_INT_CLR": {
                "bit": 10,
                "description": "The clear interrupt bit to sign that the selected source color mode is not supported."
              },
              "DCT_DONE_INT_CLR": {
                "bit": 11,
                "description": "The clear interrupt bit to sign that one dct calculation is finished."
              },
              "BS_LAST_BLOCK_EOF_INT_CLR": {
                "bit": 12,
                "description": "The clear interrupt bit to sign that the coding process for last block is finished."
              },
              "SCAN_CHECK_NONE_ERR_INT_CLR": {
                "bit": 13,
                "description": "The clear interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded."
              },
              "SCAN_CHECK_POS_ERR_INT_CLR": {
                "bit": 14,
                "description": "The clear interrupt bit to sign that SOS header marker position wrong when decoding."
              },
              "UXP_DET_INT_CLR": {
                "bit": 15,
                "description": "The clear interrupt bit to sign that unsupported header marker is detected when decoding."
              },
              "EN_FRAME_EOF_ERR_INT_CLR": {
                "bit": 16,
                "description": "The clear interrupt bit to sign that received pixel blocks are smaller than expected when encoding."
              },
              "EN_FRAME_EOF_LACK_INT_CLR": {
                "bit": 17,
                "description": "The clear interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough."
              },
              "DE_FRAME_EOF_ERR_INT_CLR": {
                "bit": 18,
                "description": "The clear interrupt bit to sign that decoded blocks are smaller than expected when decoding."
              },
              "DE_FRAME_EOF_LACK_INT_CLR": {
                "bit": 19,
                "description": "The clear interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough."
              },
              "SOS_UNMATCH_ERR_INT_CLR": {
                "bit": 20,
                "description": "The clear interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
              },
              "MARKER_ERR_FST_SCAN_INT_CLR": {
                "bit": 21,
                "description": "The clear interrupt bit to sign that the first scan has header marker error when decoding."
              },
              "MARKER_ERR_OTHER_SCAN_INT_CLR": {
                "bit": 22,
                "description": "The clear interrupt bit to sign that the following scans but not the first scan have header marker error when decoding."
              },
              "UNDET_INT_CLR": {
                "bit": 23,
                "description": "The clear interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding."
              },
              "DECODE_TIMEOUT_INT_CLR": {
                "bit": 24,
                "description": "The clear interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding."
              }
            },
            "STATUS0": {
              "BITSTREAM_EOF_VLD_CNT": {
                "bit": 11,
                "description": "the valid bit count for last bitstream",
                "width": 6
              },
              "DCTOUT_ZZSCAN_ADDR": {
                "bit": 17,
                "description": "the zig-zag read addr from dctout_ram",
                "width": 6
              },
              "QNRVAL_ZZSCAN_ADDR": {
                "bit": 23,
                "description": "the zig-zag read addr from qnrval_ram",
                "width": 6
              },
              "REG_STATE_YUV": {
                "bit": 29,
                "description": "the state of jpeg fsm",
                "width": 3
              }
            },
            "STATUS2": {
              "SOURCE_PIXEL": {
                "bit": 0,
                "description": "source pixels fetched from dma",
                "width": 24
              },
              "LAST_BLOCK": {
                "bit": 24,
                "description": "indicate the encoding process for the last mcu of the picture"
              },
              "LAST_MCU": {
                "bit": 25,
                "description": "indicate the encoding process for the last block of the picture"
              },
              "LAST_DC": {
                "bit": 26,
                "description": "indicate the encoding process is at the header of the last block of the picture"
              },
              "PACKFIFO_READY": {
                "bit": 27,
                "description": "the jpeg pack_fifo ready signal, high active"
              }
            },
            "STATUS3": {
              "YO": {
                "bit": 0,
                "description": "component y transferred from rgb input",
                "width": 9
              },
              "Y_READY": {
                "bit": 9,
                "description": "component y valid signal, high active"
              },
              "CBO": {
                "bit": 10,
                "description": "component cb transferred from rgb input",
                "width": 9
              },
              "CB_READY": {
                "bit": 19,
                "description": "component cb valid signal, high active"
              },
              "CRO": {
                "bit": 20,
                "description": "component cr transferred from rgb input",
                "width": 9
              },
              "CR_READY": {
                "bit": 29,
                "description": "component cr valid signal, high active"
              }
            },
            "STATUS4": {
              "HFM_BITSTREAM": {
                "bit": 0,
                "description": "the hufman bitstream during encoding process",
                "width": 32
              }
            },
            "DHT_TOTLEN_DC0": {
              "DHT_TOTLEN_DC0": {
                "bit": 0,
                "description": "write the numbers of 1~n codeword length sum from 1~16 of dc0 table",
                "width": 32
              }
            },
            "DHT_VAl_DC0": {
              "DHT_VAL_DC0": {
                "bit": 0,
                "description": "write codeword corresponding huffman values of dc0 table",
                "width": 32
              }
            },
            "DHT_TOTLEN_AC0": {
              "DHT_TOTLEN_AC0": {
                "bit": 0,
                "description": "write the numbers of 1~n codeword length sum from 1~16 of ac0 table",
                "width": 32
              }
            },
            "DHT_VAl_AC0": {
              "DHT_VAL_AC0": {
                "bit": 0,
                "description": "write codeword corresponding huffman values of ac0 table",
                "width": 32
              }
            },
            "DHT_TOTLEN_DC1": {
              "DHT_TOTLEN_DC1": {
                "bit": 0,
                "description": "write the numbers of 1~n codeword length sum from 1~16 of dc1 table",
                "width": 32
              }
            },
            "DHT_VAl_DC1": {
              "DHT_VAL_DC1": {
                "bit": 0,
                "description": "write codeword corresponding huffman values of dc1 table",
                "width": 32
              }
            },
            "DHT_TOTLEN_AC1": {
              "DHT_TOTLEN_AC1": {
                "bit": 0,
                "description": "write the numbers of 1~n codeword length sum from 1~16 of ac1 table",
                "width": 32
              }
            },
            "DHT_VAl_AC1": {
              "DHT_VAL_AC1": {
                "bit": 0,
                "description": "write codeword corresponding huffman values of ac1 table",
                "width": 32
              }
            },
            "DHT_CODEMIN_DC0": {
              "DHT_CODEMIN_DC0": {
                "bit": 0,
                "description": "write the minimum codeword of  code length from 1~16 of dc0 table. The codeword is left shifted to the MSB position of a 16bit word",
                "width": 32
              }
            },
            "DHT_CODEMIN_AC0": {
              "DHT_CODEMIN_AC0": {
                "bit": 0,
                "description": "write the minimum codeword of  code length from 1~16 of ac0 table. The codeword is left shifted to the MSB position of a 16bit word",
                "width": 32
              }
            },
            "DHT_CODEMIN_DC1": {
              "DHT_CODEMIN_DC1": {
                "bit": 0,
                "description": "write the minimum codeword of  code length from 1~16 of dc1 table. The codeword is left shifted to the MSB position of a 16bit word",
                "width": 32
              }
            },
            "DHT_CODEMIN_AC1": {
              "DHT_CODEMIN_AC1": {
                "bit": 0,
                "description": "write the minimum codeword of  code length from 1~16 of ac1 table. The codeword is left shifted to the MSB position of a 16bit word",
                "width": 32
              }
            },
            "DECODER_STATUS0": {
              "DECODE_BYTE_CNT": {
                "bit": 0,
                "description": "Reserved",
                "width": 26
              },
              "HEADER_DEC_ST": {
                "bit": 26,
                "description": "Reserved",
                "width": 4
              },
              "DECODE_SAMPLE_SEL": {
                "bit": 30,
                "description": "Reserved",
                "width": 2
              }
            },
            "DECODER_STATUS1": {
              "ENCODE_DATA": {
                "bit": 0,
                "description": "Reserved",
                "width": 16
              },
              "COUNT_Q": {
                "bit": 16,
                "description": "Reserved",
                "width": 7
              },
              "MCU_FSM_READY": {
                "bit": 23,
                "description": "Reserved"
              },
              "DECODE_DATA": {
                "bit": 24,
                "description": "Reserved",
                "width": 8
              }
            },
            "DECODER_STATUS2": {
              "COMP_BLOCK_NUM": {
                "bit": 0,
                "description": "Reserved",
                "width": 26
              },
              "SCAN_NUM": {
                "bit": 26,
                "description": "Reserved",
                "width": 3
              },
              "RST_CHECK_WAIT": {
                "bit": 29,
                "description": "Reserved"
              },
              "SCAN_CHECK_WAIT": {
                "bit": 30,
                "description": "Reserved"
              },
              "MCU_IN_PROC": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "DECODER_STATUS3": {
              "LOOKUP_DATA": {
                "bit": 0,
                "description": "Reserved",
                "width": 32
              }
            },
            "DECODER_STATUS4": {
              "BLOCK_EOF_CNT": {
                "bit": 0,
                "description": "Reserved",
                "width": 26
              },
              "DEZIGZAG_READY": {
                "bit": 26,
                "description": "Reserved"
              },
              "DE_FRAME_EOF_CHECK": {
                "bit": 27,
                "description": "Reserved"
              },
              "DE_DMA2D_IN_PUSH": {
                "bit": 28,
                "description": "Reserved"
              }
            },
            "DECODER_STATUS5": {
              "IDCT_HFM_DATA": {
                "bit": 0,
                "description": "Reserved",
                "width": 16
              },
              "NS0": {
                "bit": 16,
                "description": "Reserved",
                "width": 3
              },
              "NS1": {
                "bit": 19,
                "description": "Reserved",
                "width": 3
              },
              "NS2": {
                "bit": 22,
                "description": "Reserved",
                "width": 3
              },
              "NS3": {
                "bit": 25,
                "description": "Reserved",
                "width": 3
              },
              "DATA_LAST_O": {
                "bit": 28,
                "description": "Reserved"
              },
              "RDN_RESULT": {
                "bit": 29,
                "description": "redundant registers for jpeg"
              },
              "RDN_ENA": {
                "bit": 30,
                "description": "redundant control registers for jpeg"
              }
            },
            "STATUS5": {
              "PIC_BLOCK_NUM": {
                "bit": 0,
                "description": "Reserved",
                "width": 24
              }
            },
            "ECO_LOW": {
              "RDN_ECO_LOW": {
                "bit": 0,
                "description": "redundant registers for jpeg",
                "width": 32
              }
            },
            "ECO_HIGH": {
              "RDN_ECO_HIGH": {
                "bit": 0,
                "description": "redundant registers for jpeg",
                "width": 32
              }
            },
            "SYS": {
              "CLK_EN": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "VERSION": {
              "JPEG_VER": {
                "bit": 0,
                "description": "Reserved",
                "width": 28
              }
            }
          }
        },
        "LCD": {
          "instances": [
            {
              "name": "LCD_CAM",
              "base": "0x500DC000"
            }
          ],
          "registers": {
            "LCD_CLOCK": {
              "offset": "0x00",
              "size": 32,
              "description": "LCD clock config register."
            },
            "CAM_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "CAM config register."
            },
            "CAM_CTRL1": {
              "offset": "0x08",
              "size": 32,
              "description": "CAM config register."
            },
            "CAM_RGB_YUV": {
              "offset": "0x0C",
              "size": 32,
              "description": "CAM YUV/RGB converter configuration register."
            },
            "LCD_RGB_YUV": {
              "offset": "0x10",
              "size": 32,
              "description": "LCD YUV/RGB converter configuration register."
            },
            "LCD_USER": {
              "offset": "0x14",
              "size": 32,
              "description": "LCD config register."
            },
            "LCD_MISC": {
              "offset": "0x18",
              "size": 32,
              "description": "LCD config register."
            },
            "LCD_CTRL": {
              "offset": "0x1C",
              "size": 32,
              "description": "LCD config register."
            },
            "LCD_CTRL1": {
              "offset": "0x20",
              "size": 32,
              "description": "LCD config register."
            },
            "LCD_CTRL2": {
              "offset": "0x24",
              "size": 32,
              "description": "LCD config register."
            },
            "LCD_FIRST_CMD_VAL": {
              "offset": "0x28",
              "size": 32,
              "description": "LCD config register."
            },
            "LCD_LATTER_CMD_VAL": {
              "offset": "0x2C",
              "size": 32,
              "description": "LCD config register."
            },
            "LCD_DLY_MODE_CFG1": {
              "offset": "0x30",
              "size": 32,
              "description": "LCD config register."
            },
            "LCD_DLY_MODE_CFG2": {
              "offset": "0x38",
              "size": 32,
              "description": "LCD config register."
            },
            "LC_DMA_INT_ENA": {
              "offset": "0x64",
              "size": 32,
              "description": "LCDCAM interrupt enable register."
            },
            "LC_DMA_INT_RAW": {
              "offset": "0x68",
              "size": 32,
              "description": "LCDCAM interrupt raw register, valid in level."
            },
            "LC_DMA_INT_ST": {
              "offset": "0x6C",
              "size": 32,
              "description": "LCDCAM interrupt status register."
            },
            "LC_DMA_INT_CLR": {
              "offset": "0x70",
              "size": 32,
              "description": "LCDCAM interrupt clear register."
            },
            "LC_REG_DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "Version register"
            }
          },
          "bits": {
            "LCD_CLOCK": {
              "LCD_CLKCNT_N": {
                "bit": 0,
                "description": "f_LCD_PCLK = f_LCD_CLK / (reg_clkcnt_N + 1) when reg_clk_equ_sysclk is 0.",
                "width": 6
              },
              "LCD_CLK_EQU_SYSCLK": {
                "bit": 6,
                "description": "1: f_LCD_PCLK = f_LCD_CLK. 0: f_LCD_PCLK = f_LCD_CLK / (reg_clkcnt_N + 1)."
              },
              "LCD_CK_IDLE_EDGE": {
                "bit": 7,
                "description": "1: LCD_PCLK line is high when idle     0: LCD_PCLK line is low when idle."
              },
              "LCD_CK_OUT_EDGE": {
                "bit": 8,
                "description": "1: LCD_PCLK line is high in the first half data cycle.     0: LCD_PCLK line is low in the second half data cycle."
              },
              "LCD_CLKM_DIV_NUM": {
                "bit": 9,
                "description": "Integral LCD clock divider value",
                "width": 8
              },
              "LCD_CLKM_DIV_B": {
                "bit": 17,
                "description": "Fractional clock divider numerator value",
                "width": 6
              },
              "LCD_CLKM_DIV_A": {
                "bit": 23,
                "description": "Fractional clock divider denominator value",
                "width": 6
              },
              "LCD_CLK_SEL": {
                "bit": 29,
                "description": "Select LCD module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: no clock.",
                "width": 2
              },
              "CLK_EN": {
                "bit": 31,
                "description": "Set this bit to enable clk gate"
              }
            },
            "CAM_CTRL": {
              "CAM_STOP_EN": {
                "bit": 0,
                "description": "Camera stop enable signal, 1: camera stops when DMA Rx FIFO is full. 0: Not stop."
              },
              "CAM_VSYNC_FILTER_THRES": {
                "bit": 1,
                "description": "Filter threshold value for CAM_VSYNC signal.",
                "width": 3
              },
              "CAM_UPDATE": {
                "bit": 4,
                "description": "1: Update Camera registers, will be cleared by hardware. 0 : Not care."
              },
              "CAM_BYTE_ORDER": {
                "bit": 5,
                "description": "1: Change data bit order, change CAM_DATA_in[7:0] to CAM_DATA_in[0:7] in one byte mode, and bits[15:0] to bits[0:15] in two byte mode.  0: Not change."
              },
              "CAM_BIT_ORDER": {
                "bit": 6,
                "description": "1: invert data byte order, only valid in 2 byte mode. 0: Not change."
              },
              "CAM_LINE_INT_EN": {
                "bit": 7,
                "description": "1: Enable to generate CAM_HS_INT. 0: Disable."
              },
              "CAM_VS_EOF_EN": {
                "bit": 8,
                "description": "1: CAM_VSYNC to generate in_suc_eof. 0: in_suc_eof is controlled by reg_cam_rec_data_cyclelen."
              },
              "CAM_CLKM_DIV_NUM": {
                "bit": 9,
                "description": "Integral Camera clock divider value",
                "width": 8
              },
              "CAM_CLKM_DIV_B": {
                "bit": 17,
                "description": "Fractional clock divider numerator value",
                "width": 6
              },
              "CAM_CLKM_DIV_A": {
                "bit": 23,
                "description": "Fractional clock divider denominator value",
                "width": 6
              },
              "CAM_CLK_SEL": {
                "bit": 29,
                "description": "Select Camera module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: no clock.",
                "width": 2
              }
            },
            "CAM_CTRL1": {
              "CAM_REC_DATA_BYTELEN": {
                "bit": 0,
                "description": "Camera receive data byte length minus 1 to set DMA in_suc_eof_int.",
                "width": 16
              },
              "CAM_LINE_INT_NUM": {
                "bit": 16,
                "description": "The line number minus 1 to generate cam_hs_int.",
                "width": 6
              },
              "CAM_CLK_INV": {
                "bit": 22,
                "description": "1: Invert  the input signal CAM_PCLK. 0: Not invert."
              },
              "CAM_VSYNC_FILTER_EN": {
                "bit": 23,
                "description": "1: Enable CAM_VSYNC filter function. 0: bypass."
              },
              "CAM_2BYTE_EN": {
                "bit": 24,
                "description": "1: The bit number of input data is 9~16.  0: The bit number of input data is 0~8."
              },
              "CAM_DE_INV": {
                "bit": 25,
                "description": "CAM_DE invert enable signal, valid in high level."
              },
              "CAM_HSYNC_INV": {
                "bit": 26,
                "description": "CAM_HSYNC invert enable signal, valid in high level."
              },
              "CAM_VSYNC_INV": {
                "bit": 27,
                "description": "CAM_VSYNC invert enable signal, valid in high level."
              },
              "CAM_VH_DE_MODE_EN": {
                "bit": 28,
                "description": "1: Input control signals are CAM_DE CAM_HSYNC and CAM_VSYNC. 0: Input control signals are CAM_DE and CAM_VSYNC."
              },
              "CAM_START": {
                "bit": 29,
                "description": "Camera module start signal."
              },
              "CAM_RESET": {
                "bit": 30,
                "description": "Camera module reset signal."
              },
              "CAM_AFIFO_RESET": {
                "bit": 31,
                "description": "Camera AFIFO reset signal."
              }
            },
            "CAM_RGB_YUV": {
              "CAM_CONV_8BITS_DATA_INV": {
                "bit": 21,
                "description": "1:invert every two 8bits input data. 2. disabled."
              },
              "CAM_CONV_YUV2YUV_MODE": {
                "bit": 22,
                "description": "0: to yuv422. 1: to yuv420. 2: to yuv411. 3: disabled.  To enable yuv2yuv mode, trans_mode must be set to 1.",
                "width": 2
              },
              "CAM_CONV_YUV_MODE": {
                "bit": 24,
                "description": "0: yuv422. 1: yuv420. 2: yuv411. When in yuv2yuv mode, yuv_mode decides the yuv mode of Data_in",
                "width": 2
              },
              "CAM_CONV_PROTOCOL_MODE": {
                "bit": 26,
                "description": "0:BT601. 1:BT709."
              },
              "CAM_CONV_DATA_OUT_MODE": {
                "bit": 27,
                "description": "LIMIT or FULL mode of Data out. 0: limit. 1: full"
              },
              "CAM_CONV_DATA_IN_MODE": {
                "bit": 28,
                "description": "LIMIT or FULL mode of Data in. 0: limit. 1: full"
              },
              "CAM_CONV_MODE_8BITS_ON": {
                "bit": 29,
                "description": "0: 16bits mode. 1: 8bits mode."
              },
              "CAM_CONV_TRANS_MODE": {
                "bit": 30,
                "description": "0: YUV to RGB. 1: RGB to YUV."
              },
              "CAM_CONV_ENABLE": {
                "bit": 31,
                "description": "0: Bypass converter. 1: Enable converter."
              }
            },
            "LCD_RGB_YUV": {
              "LCD_CONV_8BITS_DATA_INV": {
                "bit": 20,
                "description": "1:invert every two 8bits input data. 2. disabled."
              },
              "LCD_CONV_TXTORX": {
                "bit": 21,
                "description": "0: txtorx mode off. 1: txtorx mode on."
              },
              "LCD_CONV_YUV2YUV_MODE": {
                "bit": 22,
                "description": "0: to yuv422. 1: to yuv420. 2: to yuv411. 3: disabled.  To enable yuv2yuv mode, trans_mode must be set to 1.",
                "width": 2
              },
              "LCD_CONV_YUV_MODE": {
                "bit": 24,
                "description": "0: yuv422. 1: yuv420. 2: yuv411. When in yuv2yuv mode, yuv_mode decides the yuv mode of Data_in",
                "width": 2
              },
              "LCD_CONV_PROTOCOL_MODE": {
                "bit": 26,
                "description": "0:BT601. 1:BT709."
              },
              "LCD_CONV_DATA_OUT_MODE": {
                "bit": 27,
                "description": "LIMIT or FULL mode of Data out. 0: limit. 1: full"
              },
              "LCD_CONV_DATA_IN_MODE": {
                "bit": 28,
                "description": "LIMIT or FULL mode of Data in. 0: limit. 1: full"
              },
              "LCD_CONV_MODE_8BITS_ON": {
                "bit": 29,
                "description": "0: 16bits mode. 1: 8bits mode."
              },
              "LCD_CONV_TRANS_MODE": {
                "bit": 30,
                "description": "0: YUV to RGB. 1: RGB to YUV."
              },
              "LCD_CONV_ENABLE": {
                "bit": 31,
                "description": "0: Bypass converter. 1: Enable converter."
              }
            },
            "LCD_USER": {
              "LCD_DOUT_CYCLELEN": {
                "bit": 0,
                "description": "The output data cycles minus 1 of LCD module.",
                "width": 13
              },
              "LCD_ALWAYS_OUT_EN": {
                "bit": 13,
                "description": "LCD always output when LCD is in LCD_DOUT state, unless reg_lcd_start is cleared or reg_lcd_reset is set."
              },
              "LCD_DOUT_BYTE_SWIZZLE_MODE": {
                "bit": 14,
                "description": "0: ABAB->BABA. 1: ABC->ACB. 2: ABC->BAC. 3: ABC->BCA. 4:ABC->CAB. 5:ABC->CBA",
                "width": 3
              },
              "LCD_DOUT_BYTE_SWIZZLE_ENABLE": {
                "bit": 17,
                "description": "1: enable byte swizzle 0: disable"
              },
              "LCD_DOUT_BIT_ORDER": {
                "bit": 18,
                "description": "1: change bit order in every byte. 0: Not change."
              },
              "LCD_BYTE_MODE": {
                "bit": 19,
                "description": "2: 24bit mode. 1: 16bit mode. 0: 8bit mode",
                "width": 2
              },
              "LCD_UPDATE": {
                "bit": 21,
                "description": "1: Update LCD registers, will be cleared by hardware. 0 : Not care."
              },
              "LCD_BIT_ORDER": {
                "bit": 22,
                "description": "1: Change data bit order, change LCD_DATA_out[7:0] to LCD_DATA_out[0:7] in one byte mode, and bits[15:0] to bits[0:15] in two byte mode.  0: Not change."
              },
              "LCD_BYTE_ORDER": {
                "bit": 23,
                "description": "1: invert data byte order, only valid in 2 byte mode. 0: Not change."
              },
              "LCD_DOUT": {
                "bit": 24,
                "description": "1: Be able to send data out in LCD sequence when LCD starts. 0: Disable."
              },
              "LCD_DUMMY": {
                "bit": 25,
                "description": "1: Enable DUMMY phase in LCD sequence when LCD starts. 0: Disable."
              },
              "LCD_CMD": {
                "bit": 26,
                "description": "1: Be able to send command in LCD sequence when LCD starts. 0: Disable."
              },
              "LCD_START": {
                "bit": 27,
                "description": "LCD start sending data enable signal, valid in high level."
              },
              "LCD_RESET": {
                "bit": 28,
                "description": "The value of  command."
              },
              "LCD_DUMMY_CYCLELEN": {
                "bit": 29,
                "description": "The dummy cycle length minus 1.",
                "width": 2
              },
              "LCD_CMD_2_CYCLE_EN": {
                "bit": 31,
                "description": "The cycle length of command phase. 1: 2 cycles. 0: 1 cycle."
              }
            },
            "LCD_MISC": {
              "LCD_WIRE_MODE": {
                "bit": 4,
                "description": "The wire width of LCD output. 0: 8bit. 1: 16bit 2: 24bit",
                "width": 2
              },
              "LCD_VFK_CYCLELEN": {
                "bit": 6,
                "description": "The setup cycle length minus 1 in LCD non-RGB mode.",
                "width": 6
              },
              "LCD_VBK_CYCLELEN": {
                "bit": 12,
                "description": "The vertical back blank region cycle length minus 1 in LCD RGB mode, or the hold time cycle length in LCD non-RGB mode.",
                "width": 13
              },
              "LCD_NEXT_FRAME_EN": {
                "bit": 25,
                "description": "1: Send the next frame data when the current frame is sent out. 0: LCD stops when the current frame is sent out."
              },
              "LCD_BK_EN": {
                "bit": 26,
                "description": "1: Enable blank region when LCD sends data out. 0: No blank region."
              },
              "LCD_AFIFO_RESET": {
                "bit": 27,
                "description": "LCD AFIFO reset signal."
              },
              "LCD_CD_DATA_SET": {
                "bit": 28,
                "description": "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_DOUT state.  0: LCD_CD = reg_cd_idle_edge."
              },
              "LCD_CD_DUMMY_SET": {
                "bit": 29,
                "description": "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_DUMMY state.  0: LCD_CD = reg_cd_idle_edge."
              },
              "LCD_CD_CMD_SET": {
                "bit": 30,
                "description": "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_CMD state.  0: LCD_CD = reg_cd_idle_edge."
              },
              "LCD_CD_IDLE_EDGE": {
                "bit": 31,
                "description": "The default value of LCD_CD."
              }
            },
            "LCD_CTRL": {
              "LCD_HB_FRONT": {
                "bit": 0,
                "description": "It is the horizontal blank front porch of a frame.",
                "width": 11
              },
              "LCD_VA_HEIGHT": {
                "bit": 11,
                "description": "It is the vertical active height of a frame.",
                "width": 10
              },
              "LCD_VT_HEIGHT": {
                "bit": 21,
                "description": "It is the vertical total height of a frame.",
                "width": 10
              },
              "LCD_RGB_MODE_EN": {
                "bit": 31,
                "description": "1: Enable LCD RGB mode. 0: Disable LCD RGB mode."
              }
            },
            "LCD_CTRL1": {
              "LCD_VB_FRONT": {
                "bit": 0,
                "description": "It is the vertical blank front porch of a frame.",
                "width": 8
              },
              "LCD_HA_WIDTH": {
                "bit": 8,
                "description": "It is the horizontal active width of a frame.",
                "width": 12
              },
              "LCD_HT_WIDTH": {
                "bit": 20,
                "description": "It is the horizontal total width of a frame.",
                "width": 12
              }
            },
            "LCD_CTRL2": {
              "LCD_VSYNC_WIDTH": {
                "bit": 0,
                "description": "It is the position of LCD_VSYNC active pulse in a line.",
                "width": 7
              },
              "LCD_VSYNC_IDLE_POL": {
                "bit": 7,
                "description": "It is the idle value of LCD_VSYNC."
              },
              "LCD_DE_IDLE_POL": {
                "bit": 8,
                "description": "It is the idle value of LCD_DE."
              },
              "LCD_HS_BLANK_EN": {
                "bit": 9,
                "description": "1: The pulse of LCD_HSYNC is out in vertical blanking lines RGB mode. 0: LCD_HSYNC pulse is valid only in active region lines in RGB mode."
              },
              "LCD_HSYNC_WIDTH": {
                "bit": 16,
                "description": "It is the position of LCD_HSYNC active pulse in a line.",
                "width": 7
              },
              "LCD_HSYNC_IDLE_POL": {
                "bit": 23,
                "description": "It is the idle value of LCD_HSYNC."
              },
              "LCD_HSYNC_POSITION": {
                "bit": 24,
                "description": "It is the position of LCD_HSYNC active pulse in a line.",
                "width": 8
              }
            },
            "LCD_FIRST_CMD_VAL": {
              "LCD_FIRST_CMD_VALUE": {
                "bit": 0,
                "description": "The LCD write command value of first cmd cycle.",
                "width": 32
              }
            },
            "LCD_LATTER_CMD_VAL": {
              "LCD_LATTER_CMD_VALUE": {
                "bit": 0,
                "description": "The LCD write command value of latter cmd cycle.",
                "width": 32
              }
            },
            "LCD_DLY_MODE_CFG1": {
              "DOUT16_MODE": {
                "bit": 0,
                "description": "The output data bit 0 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT17_MODE": {
                "bit": 2,
                "description": "The output data bit 2 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT18_MODE": {
                "bit": 4,
                "description": "The output data bit 4 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT19_MODE": {
                "bit": 6,
                "description": "The output data bit 6 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT20_MODE": {
                "bit": 8,
                "description": "The output data bit 8 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT21_MODE": {
                "bit": 10,
                "description": "The output data bit 10 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT22_MODE": {
                "bit": 12,
                "description": "The output data bit 12 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT23_MODE": {
                "bit": 14,
                "description": "The output data bit 14 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "LCD_CD_MODE": {
                "bit": 16,
                "description": "The output LCD_CD is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "LCD_DE_MODE": {
                "bit": 18,
                "description": "The output LCD_DE is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "LCD_HSYNC_MODE": {
                "bit": 20,
                "description": "The output LCD_HSYNC is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "LCD_VSYNC_MODE": {
                "bit": 22,
                "description": "The output LCD_VSYNC is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              }
            },
            "LCD_DLY_MODE_CFG2": {
              "DOUT0_MODE": {
                "bit": 0,
                "description": "The output data bit 0 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT1_MODE": {
                "bit": 2,
                "description": "The output data bit 2 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT2_MODE": {
                "bit": 4,
                "description": "The output data bit 4 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT3_MODE": {
                "bit": 6,
                "description": "The output data bit 6 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT4_MODE": {
                "bit": 8,
                "description": "The output data bit 8 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT5_MODE": {
                "bit": 10,
                "description": "The output data bit 10 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT6_MODE": {
                "bit": 12,
                "description": "The output data bit 12 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT7_MODE": {
                "bit": 14,
                "description": "The output data bit 14 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT8_MODE": {
                "bit": 16,
                "description": "The output data bit 16 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT9_MODE": {
                "bit": 18,
                "description": "The output data bit 18 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT10_MODE": {
                "bit": 20,
                "description": "The output data bit 20 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT11_MODE": {
                "bit": 22,
                "description": "The output data bit 22 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT12_MODE": {
                "bit": 24,
                "description": "The output data bit 24 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT13_MODE": {
                "bit": 26,
                "description": "The output data bit 26 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT14_MODE": {
                "bit": 28,
                "description": "The output data bit 28 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              },
              "DOUT15_MODE": {
                "bit": 30,
                "description": "The output data bit 30 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK.",
                "width": 2
              }
            },
            "LC_DMA_INT_ENA": {
              "LCD_VSYNC_INT_ENA": {
                "bit": 0,
                "description": "The enable bit for LCD frame end interrupt."
              },
              "LCD_TRANS_DONE_INT_ENA": {
                "bit": 1,
                "description": "The enable bit for lcd transfer end interrupt."
              },
              "CAM_VSYNC_INT_ENA": {
                "bit": 2,
                "description": "The enable bit for Camera frame end interrupt."
              },
              "CAM_HS_INT_ENA": {
                "bit": 3,
                "description": "The enable bit for Camera line interrupt."
              }
            },
            "LC_DMA_INT_RAW": {
              "LCD_VSYNC_INT_RAW": {
                "bit": 0,
                "description": "The raw bit for LCD frame end interrupt."
              },
              "LCD_TRANS_DONE_INT_RAW": {
                "bit": 1,
                "description": "The raw bit for lcd transfer end interrupt."
              },
              "CAM_VSYNC_INT_RAW": {
                "bit": 2,
                "description": "The raw bit for Camera frame end interrupt."
              },
              "CAM_HS_INT_RAW": {
                "bit": 3,
                "description": "The raw bit for Camera line interrupt."
              }
            },
            "LC_DMA_INT_ST": {
              "LCD_VSYNC_INT_ST": {
                "bit": 0,
                "description": "The status bit for LCD frame end interrupt."
              },
              "LCD_TRANS_DONE_INT_ST": {
                "bit": 1,
                "description": "The status bit for lcd transfer end interrupt."
              },
              "CAM_VSYNC_INT_ST": {
                "bit": 2,
                "description": "The status bit for Camera frame end interrupt."
              },
              "CAM_HS_INT_ST": {
                "bit": 3,
                "description": "The status bit for Camera transfer end interrupt."
              }
            },
            "LC_DMA_INT_CLR": {
              "LCD_VSYNC_INT_CLR": {
                "bit": 0,
                "description": "The clear bit for LCD frame end interrupt."
              },
              "LCD_TRANS_DONE_INT_CLR": {
                "bit": 1,
                "description": "The clear bit for lcd transfer end interrupt."
              },
              "CAM_VSYNC_INT_CLR": {
                "bit": 2,
                "description": "The clear bit for Camera frame end interrupt."
              },
              "CAM_HS_INT_CLR": {
                "bit": 3,
                "description": "The clear bit for Camera line interrupt."
              }
            },
            "LC_REG_DATE": {
              "LC_DATE": {
                "bit": 0,
                "description": "LCD_CAM version control register",
                "width": 28
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "LEDC",
              "base": "0x500D3000",
              "irq": 52
            },
            {
              "name": "MCPWM0",
              "base": "0x500C0000",
              "irq": 38
            },
            {
              "name": "MCPWM1",
              "base": "0x500C1000",
              "irq": 39
            }
          ],
          "registers": {
            "CH%s_CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration register 0 for channel %s"
            },
            "CH%s_HPOINT": {
              "offset": "0x04",
              "size": 32,
              "description": "High point register for channel %s"
            },
            "CH%s_DUTY": {
              "offset": "0x08",
              "size": 32,
              "description": "Initial duty cycle register for channel %s"
            },
            "CH%s_CONF1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Configuration register 1 for channel %s"
            },
            "CH%s_DUTY_R": {
              "offset": "0x10",
              "size": 32,
              "description": "Current duty cycle register for channel %s"
            },
            "TIMER%s_CONF": {
              "offset": "0xA0",
              "size": 32,
              "description": "Timer %s configuration register"
            },
            "TIMER%s_VALUE": {
              "offset": "0xA4",
              "size": 32,
              "description": "Timer %s current counter value register"
            },
            "INT_RAW": {
              "offset": "0xC0",
              "size": 32,
              "description": "Interrupt raw status register"
            },
            "INT_ST": {
              "offset": "0xC4",
              "size": 32,
              "description": "Interrupt masked status register"
            },
            "INT_ENA": {
              "offset": "0xC8",
              "size": 32,
              "description": "Interrupt enable register"
            },
            "INT_CLR": {
              "offset": "0xCC",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "CH%s_GAMMA_CONF": {
              "offset": "0x100",
              "size": 32,
              "description": "Ledc ch%s gamma config register."
            },
            "EVT_TASK_EN0": {
              "offset": "0x120",
              "size": 32,
              "description": "Ledc event task enable bit register0."
            },
            "EVT_TASK_EN1": {
              "offset": "0x124",
              "size": 32,
              "description": "Ledc event task enable bit register1."
            },
            "EVT_TASK_EN2": {
              "offset": "0x128",
              "size": 32,
              "description": "Ledc event task enable bit register2."
            },
            "TIMER%s_CMP": {
              "offset": "0x140",
              "size": 32,
              "description": "Ledc timer%s compare value register."
            },
            "TIMER%s_CNT_CAP": {
              "offset": "0x150",
              "size": 32,
              "description": "Ledc timer%s captured count value register."
            },
            "CONF": {
              "offset": "0x170",
              "size": 32,
              "description": "LEDC global configuration register"
            },
            "DATE": {
              "offset": "0x174",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "CH%s_CONF0": {
              "TIMER_SEL_CH": {
                "bit": 0,
                "description": "Configures which timer is channel %s selected.\\\\0: Select timer0\\\\1: Select timer1\\\\2: Select timer2\\\\3: Select timer3",
                "width": 2
              },
              "SIG_OUT_EN_CH": {
                "bit": 2,
                "description": "Configures whether or not to enable signal output on channel %s.\\\\0: Signal output disable\\\\1: Signal output enable"
              },
              "IDLE_LV_CH": {
                "bit": 3,
                "description": "Configures the output value when channel %s is inactive. Valid only when  LEDC_SIG_OUT_EN_CH%s is 0.\\\\0: Output level is low\\\\1: Output level is high"
              },
              "PARA_UP_CH": {
                "bit": 4,
                "description": "Configures whether or not to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s, LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s, LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields for channel %s, and will be automatically cleared by hardware.\\\\0: Invalid. No effect\\\\1: Update"
              },
              "OVF_NUM_CH": {
                "bit": 5,
                "description": "Configures the maximum times of overflow minus 1.The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.",
                "width": 10
              },
              "OVF_CNT_EN_CH": {
                "bit": 15,
                "description": "Configures whether or not to enable the ovf_cnt of channel %s.\\\\0: Disable\\\\1: Enable"
              },
              "OVF_CNT_RESET_CH": {
                "bit": 16,
                "description": "Configures whether or not to reset the  ovf_cnt of channel %s.\\\\0: Invalid. No effect\\\\1: Reset the ovf_cnt"
              }
            },
            "CH%s_HPOINT": {
              "HPOINT_CH": {
                "bit": 0,
                "description": "Configures high point of signal output on channel %s. The output value changes to high when the selected timers has reached the value specified by this register.",
                "width": 20
              }
            },
            "CH%s_DUTY": {
              "DUTY_CH": {
                "bit": 0,
                "description": "Configures the duty of signal output on channel %s.",
                "width": 25
              }
            },
            "CH%s_CONF1": {
              "DUTY_START_CH": {
                "bit": 31,
                "description": "Configures whether the duty cycle fading configurations take effect.\\\\0: Not take effect\\\\1: Take effect"
              }
            },
            "CH%s_DUTY_R": {
              "DUTY_CH_R": {
                "bit": 0,
                "description": "Represents the current duty of output signal on channel %s.",
                "width": 25
              }
            },
            "TIMER%s_CONF": {
              "TIMER_DUTY_RES": {
                "bit": 0,
                "description": "Configures the range of the counter in timer %s.",
                "width": 5
              },
              "CLK_DIV_TIMER": {
                "bit": 5,
                "description": "Configures the divisor for the divider in timer %s.The least significant eight bits represent the fractional part.",
                "width": 18
              },
              "TIMER_PAUSE": {
                "bit": 23,
                "description": "Configures whether or not to pause the counter in timer %s.\\\\0: Normal\\\\1: Pause"
              },
              "TIMER_RST": {
                "bit": 24,
                "description": "Configures whether or not to reset timer %s. The counter will show 0 after reset.\\\\0: Not reset\\\\1: Reset"
              },
              "TICK_SEL_TIMER": {
                "bit": 25,
                "description": "Configures which clock is timer %s selected. Unused."
              },
              "TIMER_PARA_UP": {
                "bit": 26,
                "description": "Configures whether or not to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.\\\\0: Invalid. No effect\\\\1: Update"
              }
            },
            "TIMER%s_VALUE": {
              "TIMER_CNT": {
                "bit": 0,
                "description": "Represents the current counter value of timer %s.",
                "width": 20
              }
            },
            "INT_RAW": {
              "TIMER0_OVF_INT_RAW": {
                "bit": 0,
                "description": "Raw status bit: The raw interrupt status of LEDC_TIMER0_OVF_INT. Triggered when the timer0 has reached its maximum counter value."
              },
              "TIMER1_OVF_INT_RAW": {
                "bit": 1,
                "description": "Raw status bit: The raw interrupt status of LEDC_TIMER1_OVF_INT. Triggered when the timer1 has reached its maximum counter value."
              },
              "TIMER2_OVF_INT_RAW": {
                "bit": 2,
                "description": "Raw status bit: The raw interrupt status of LEDC_TIMER2_OVF_INT. Triggered when the timer2 has reached its maximum counter value."
              },
              "TIMER3_OVF_INT_RAW": {
                "bit": 3,
                "description": "Raw status bit: The raw interrupt status of LEDC_TIMER3_OVF_INT. Triggered when the timer3 has reached its maximum counter value."
              },
              "DUTY_CHNG_END_CH0_INT_RAW": {
                "bit": 4,
                "description": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH0_INT. Triggered when the fading of duty has finished."
              },
              "DUTY_CHNG_END_CH1_INT_RAW": {
                "bit": 5,
                "description": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH1_INT. Triggered when the fading of duty has finished."
              },
              "DUTY_CHNG_END_CH2_INT_RAW": {
                "bit": 6,
                "description": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH2_INT. Triggered when the fading of duty has finished."
              },
              "DUTY_CHNG_END_CH3_INT_RAW": {
                "bit": 7,
                "description": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH3_INT. Triggered when the fading of duty has finished."
              },
              "DUTY_CHNG_END_CH4_INT_RAW": {
                "bit": 8,
                "description": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH4_INT. Triggered when the fading of duty has finished."
              },
              "DUTY_CHNG_END_CH5_INT_RAW": {
                "bit": 9,
                "description": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH5_INT. Triggered when the fading of duty has finished."
              },
              "DUTY_CHNG_END_CH6_INT_RAW": {
                "bit": 10,
                "description": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH6_INT. Triggered when the fading of duty has finished."
              },
              "DUTY_CHNG_END_CH7_INT_RAW": {
                "bit": 11,
                "description": "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH7_INT. Triggered when the fading of duty has finished."
              },
              "OVF_CNT_CH0_INT_RAW": {
                "bit": 12,
                "description": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH0_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH0."
              },
              "OVF_CNT_CH1_INT_RAW": {
                "bit": 13,
                "description": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH1_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH1."
              },
              "OVF_CNT_CH2_INT_RAW": {
                "bit": 14,
                "description": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH2_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH2."
              },
              "OVF_CNT_CH3_INT_RAW": {
                "bit": 15,
                "description": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH3_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH3."
              },
              "OVF_CNT_CH4_INT_RAW": {
                "bit": 16,
                "description": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH4_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH4."
              },
              "OVF_CNT_CH5_INT_RAW": {
                "bit": 17,
                "description": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH5_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH5."
              },
              "OVF_CNT_CH6_INT_RAW": {
                "bit": 18,
                "description": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH6_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH6."
              },
              "OVF_CNT_CH7_INT_RAW": {
                "bit": 19,
                "description": "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH7_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH7."
              }
            },
            "INT_ST": {
              "TIMER0_OVF_INT_ST": {
                "bit": 0,
                "description": "Masked status bit: The masked interrupt status of LEDC_TIMER0_OVF_INT. Valid only when LEDC_TIMER0_OVF_INT_ENA is set to 1."
              },
              "TIMER1_OVF_INT_ST": {
                "bit": 1,
                "description": "Masked status bit: The masked interrupt status of LEDC_TIMER1_OVF_INT. Valid only when LEDC_TIMER1_OVF_INT_ENA is set to 1."
              },
              "TIMER2_OVF_INT_ST": {
                "bit": 2,
                "description": "Masked status bit: The masked interrupt status of LEDC_TIMER2_OVF_INT. Valid only when LEDC_TIMER2_OVF_INT_ENA is set to 1."
              },
              "TIMER3_OVF_INT_ST": {
                "bit": 3,
                "description": "Masked status bit: The masked interrupt status of LEDC_TIMER3_OVF_INT. Valid only when LEDC_TIMER3_OVF_INT_ENA is set to 1."
              },
              "DUTY_CHNG_END_CH0_INT_ST": {
                "bit": 4,
                "description": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH0_INT. Valid only when LEDC_DUTY_CHNG_END_CH0_INT_ENA is set to 1."
              },
              "DUTY_CHNG_END_CH1_INT_ST": {
                "bit": 5,
                "description": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH1_INT. Valid only when LEDC_DUTY_CHNG_END_CH1_INT_ENA is set to 1."
              },
              "DUTY_CHNG_END_CH2_INT_ST": {
                "bit": 6,
                "description": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH2_INT. Valid only when LEDC_DUTY_CHNG_END_CH2_INT_ENA is set to 1."
              },
              "DUTY_CHNG_END_CH3_INT_ST": {
                "bit": 7,
                "description": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH3_INT. Valid only when LEDC_DUTY_CHNG_END_CH3_INT_ENA is set to 1."
              },
              "DUTY_CHNG_END_CH4_INT_ST": {
                "bit": 8,
                "description": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH4_INT. Valid only when LEDC_DUTY_CHNG_END_CH4_INT_ENA is set to 1."
              },
              "DUTY_CHNG_END_CH5_INT_ST": {
                "bit": 9,
                "description": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH5_INT. Valid only when LEDC_DUTY_CHNG_END_CH5_INT_ENA is set to 1."
              },
              "DUTY_CHNG_END_CH6_INT_ST": {
                "bit": 10,
                "description": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH6_INT. Valid only when LEDC_DUTY_CHNG_END_CH6_INT_ENA is set to 1."
              },
              "DUTY_CHNG_END_CH7_INT_ST": {
                "bit": 11,
                "description": "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH7_INT. Valid only when LEDC_DUTY_CHNG_END_CH7_INT_ENA is set to 1."
              },
              "OVF_CNT_CH0_INT_ST": {
                "bit": 12,
                "description": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH0_INT. Valid only when LEDC_OVF_CNT_CH0_INT_ENA is set to 1."
              },
              "OVF_CNT_CH1_INT_ST": {
                "bit": 13,
                "description": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH1_INT. Valid only when LEDC_OVF_CNT_CH1_INT_ENA is set to 1."
              },
              "OVF_CNT_CH2_INT_ST": {
                "bit": 14,
                "description": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH2_INT. Valid only when LEDC_OVF_CNT_CH2_INT_ENA is set to 1."
              },
              "OVF_CNT_CH3_INT_ST": {
                "bit": 15,
                "description": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH3_INT. Valid only when LEDC_OVF_CNT_CH3_INT_ENA is set to 1."
              },
              "OVF_CNT_CH4_INT_ST": {
                "bit": 16,
                "description": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH4_INT. Valid only when LEDC_OVF_CNT_CH4_INT_ENA is set to 1."
              },
              "OVF_CNT_CH5_INT_ST": {
                "bit": 17,
                "description": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH5_INT. Valid only when LEDC_OVF_CNT_CH5_INT_ENA is set to 1."
              },
              "OVF_CNT_CH6_INT_ST": {
                "bit": 18,
                "description": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH6_INT. Valid only when LEDC_OVF_CNT_CH6_INT_ENA is set to 1."
              },
              "OVF_CNT_CH7_INT_ST": {
                "bit": 19,
                "description": "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH7_INT. Valid only when LEDC_OVF_CNT_CH7_INT_ENA is set to 1."
              }
            },
            "INT_ENA": {
              "TIMER0_OVF_INT_ENA": {
                "bit": 0,
                "description": "Enable bit: Write 1 to enable LEDC_TIMER0_OVF_INT."
              },
              "TIMER1_OVF_INT_ENA": {
                "bit": 1,
                "description": "Enable bit: Write 1 to enable LEDC_TIMER1_OVF_INT."
              },
              "TIMER2_OVF_INT_ENA": {
                "bit": 2,
                "description": "Enable bit: Write 1 to enable LEDC_TIMER2_OVF_INT."
              },
              "TIMER3_OVF_INT_ENA": {
                "bit": 3,
                "description": "Enable bit: Write 1 to enable LEDC_TIMER3_OVF_INT."
              },
              "DUTY_CHNG_END_CH0_INT_ENA": {
                "bit": 4,
                "description": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH0_INT."
              },
              "DUTY_CHNG_END_CH1_INT_ENA": {
                "bit": 5,
                "description": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH1_INT."
              },
              "DUTY_CHNG_END_CH2_INT_ENA": {
                "bit": 6,
                "description": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH2_INT."
              },
              "DUTY_CHNG_END_CH3_INT_ENA": {
                "bit": 7,
                "description": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH3_INT."
              },
              "DUTY_CHNG_END_CH4_INT_ENA": {
                "bit": 8,
                "description": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH4_INT."
              },
              "DUTY_CHNG_END_CH5_INT_ENA": {
                "bit": 9,
                "description": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH5_INT."
              },
              "DUTY_CHNG_END_CH6_INT_ENA": {
                "bit": 10,
                "description": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH6_INT."
              },
              "DUTY_CHNG_END_CH7_INT_ENA": {
                "bit": 11,
                "description": "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH7_INT."
              },
              "OVF_CNT_CH0_INT_ENA": {
                "bit": 12,
                "description": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH0_INT."
              },
              "OVF_CNT_CH1_INT_ENA": {
                "bit": 13,
                "description": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH1_INT."
              },
              "OVF_CNT_CH2_INT_ENA": {
                "bit": 14,
                "description": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH2_INT."
              },
              "OVF_CNT_CH3_INT_ENA": {
                "bit": 15,
                "description": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH3_INT."
              },
              "OVF_CNT_CH4_INT_ENA": {
                "bit": 16,
                "description": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH4_INT."
              },
              "OVF_CNT_CH5_INT_ENA": {
                "bit": 17,
                "description": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH5_INT."
              },
              "OVF_CNT_CH6_INT_ENA": {
                "bit": 18,
                "description": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH6_INT."
              },
              "OVF_CNT_CH7_INT_ENA": {
                "bit": 19,
                "description": "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH7_INT."
              }
            },
            "INT_CLR": {
              "TIMER0_OVF_INT_CLR": {
                "bit": 0,
                "description": "Clear bit: Write 1 to clear LEDC_TIMER0_OVF_INT."
              },
              "TIMER1_OVF_INT_CLR": {
                "bit": 1,
                "description": "Clear bit: Write 1 to clear LEDC_TIMER1_OVF_INT."
              },
              "TIMER2_OVF_INT_CLR": {
                "bit": 2,
                "description": "Clear bit: Write 1 to clear LEDC_TIMER2_OVF_INT."
              },
              "TIMER3_OVF_INT_CLR": {
                "bit": 3,
                "description": "Clear bit: Write 1 to clear LEDC_TIMER3_OVF_INT."
              },
              "DUTY_CHNG_END_CH0_INT_CLR": {
                "bit": 4,
                "description": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH0_INT."
              },
              "DUTY_CHNG_END_CH1_INT_CLR": {
                "bit": 5,
                "description": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH1_INT."
              },
              "DUTY_CHNG_END_CH2_INT_CLR": {
                "bit": 6,
                "description": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH2_INT."
              },
              "DUTY_CHNG_END_CH3_INT_CLR": {
                "bit": 7,
                "description": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH3_INT."
              },
              "DUTY_CHNG_END_CH4_INT_CLR": {
                "bit": 8,
                "description": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH4_INT."
              },
              "DUTY_CHNG_END_CH5_INT_CLR": {
                "bit": 9,
                "description": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH5_INT."
              },
              "DUTY_CHNG_END_CH6_INT_CLR": {
                "bit": 10,
                "description": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH6_INT."
              },
              "DUTY_CHNG_END_CH7_INT_CLR": {
                "bit": 11,
                "description": "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH7_INT."
              },
              "OVF_CNT_CH0_INT_CLR": {
                "bit": 12,
                "description": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH0_INT."
              },
              "OVF_CNT_CH1_INT_CLR": {
                "bit": 13,
                "description": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH1_INT."
              },
              "OVF_CNT_CH2_INT_CLR": {
                "bit": 14,
                "description": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH2_INT."
              },
              "OVF_CNT_CH3_INT_CLR": {
                "bit": 15,
                "description": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH3_INT."
              },
              "OVF_CNT_CH4_INT_CLR": {
                "bit": 16,
                "description": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH4_INT."
              },
              "OVF_CNT_CH5_INT_CLR": {
                "bit": 17,
                "description": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH5_INT."
              },
              "OVF_CNT_CH6_INT_CLR": {
                "bit": 18,
                "description": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH6_INT."
              },
              "OVF_CNT_CH7_INT_CLR": {
                "bit": 19,
                "description": "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH7_INT."
              }
            },
            "CH%s_GAMMA_CONF": {
              "CH_GAMMA_ENTRY_NUM": {
                "bit": 0,
                "description": "Configures the number of duty cycle fading rages for LEDC ch%s.",
                "width": 5
              },
              "CH_GAMMA_PAUSE": {
                "bit": 5,
                "description": "Configures whether or not to pause duty cycle fading of LEDC ch%s.\\\\0: Invalid. No effect\\\\1: Pause"
              },
              "CH_GAMMA_RESUME": {
                "bit": 6,
                "description": "Configures whether or nor to resume duty cycle fading of LEDC ch%s.\\\\0: Invalid. No effect\\\\1: Resume"
              }
            },
            "EVT_TASK_EN0": {
              "EVT_DUTY_CHNG_END_CH0_EN": {
                "bit": 0,
                "description": "Configures whether or not to enable the ledc_ch0_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_DUTY_CHNG_END_CH1_EN": {
                "bit": 1,
                "description": "Configures whether or not to enable the ledc_ch1_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_DUTY_CHNG_END_CH2_EN": {
                "bit": 2,
                "description": "Configures whether or not to enable the ledc_ch2_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_DUTY_CHNG_END_CH3_EN": {
                "bit": 3,
                "description": "Configures whether or not to enable the ledc_ch3_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_DUTY_CHNG_END_CH4_EN": {
                "bit": 4,
                "description": "Configures whether or not to enable the ledc_ch4_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_DUTY_CHNG_END_CH5_EN": {
                "bit": 5,
                "description": "Configures whether or not to enable the ledc_ch5_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_DUTY_CHNG_END_CH6_EN": {
                "bit": 6,
                "description": "Configures whether or not to enable the ledc_ch6_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_DUTY_CHNG_END_CH7_EN": {
                "bit": 7,
                "description": "Configures whether or not to enable the ledc_ch7_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_OVF_CNT_PLS_CH0_EN": {
                "bit": 8,
                "description": "Configures whether or not to enable the ledc_ch0_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_OVF_CNT_PLS_CH1_EN": {
                "bit": 9,
                "description": "Configures whether or not to enable the ledc_ch1_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_OVF_CNT_PLS_CH2_EN": {
                "bit": 10,
                "description": "Configures whether or not to enable the ledc_ch2_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_OVF_CNT_PLS_CH3_EN": {
                "bit": 11,
                "description": "Configures whether or not to enable the ledc_ch3_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_OVF_CNT_PLS_CH4_EN": {
                "bit": 12,
                "description": "Configures whether or not to enable the ledc_ch4_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_OVF_CNT_PLS_CH5_EN": {
                "bit": 13,
                "description": "Configures whether or not to enable the ledc_ch5_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_OVF_CNT_PLS_CH6_EN": {
                "bit": 14,
                "description": "Configures whether or not to enable the ledc_ch6_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_OVF_CNT_PLS_CH7_EN": {
                "bit": 15,
                "description": "Configures whether or not to enable the ledc_ch7_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_TIME_OVF_TIMER0_EN": {
                "bit": 16,
                "description": "Configures whether or not to enable the ledc_timer0_ovf event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_TIME_OVF_TIMER1_EN": {
                "bit": 17,
                "description": "Configures whether or not to enable the ledc_timer1_ovf event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_TIME_OVF_TIMER2_EN": {
                "bit": 18,
                "description": "Configures whether or not to enable the ledc_timer2_ovf event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_TIME_OVF_TIMER3_EN": {
                "bit": 19,
                "description": "Configures whether or not to enable the ledc_timer3_ovf event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_TIME0_CMP_EN": {
                "bit": 20,
                "description": "Configures whether or not to enable the ledc_timer0_cmp event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_TIME1_CMP_EN": {
                "bit": 21,
                "description": "Configures whether or not to enable the ledc_timer1_cmp event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_TIME2_CMP_EN": {
                "bit": 22,
                "description": "Configures whether or not to enable the ledc_timer2_cmp event.\\\\0: Disable\\\\1: Enable"
              },
              "EVT_TIME3_CMP_EN": {
                "bit": 23,
                "description": "Configures whether or not to enable the ledc_timer3_cmp event.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_DUTY_SCALE_UPDATE_CH0_EN": {
                "bit": 24,
                "description": "Configures whether or not to enable the ledc_ch0_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_DUTY_SCALE_UPDATE_CH1_EN": {
                "bit": 25,
                "description": "Configures whether or not to enable the ledc_ch1_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_DUTY_SCALE_UPDATE_CH2_EN": {
                "bit": 26,
                "description": "Configures whether or not to enable the ledc_ch2_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_DUTY_SCALE_UPDATE_CH3_EN": {
                "bit": 27,
                "description": "Configures whether or not to enable the ledc_ch3_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_DUTY_SCALE_UPDATE_CH4_EN": {
                "bit": 28,
                "description": "Configures whether or not to enable the ledc_ch4_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_DUTY_SCALE_UPDATE_CH5_EN": {
                "bit": 29,
                "description": "Configures whether or not to enable the ledc_ch5_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_DUTY_SCALE_UPDATE_CH6_EN": {
                "bit": 30,
                "description": "Configures whether or not to enable the ledc_ch6_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_DUTY_SCALE_UPDATE_CH7_EN": {
                "bit": 31,
                "description": "Configures whether or not to enable the ledc_ch7_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              }
            },
            "EVT_TASK_EN1": {
              "TASK_TIMER0_RES_UPDATE_EN": {
                "bit": 0,
                "description": "Configures whether or not to enable ledc_timer0_res_update task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER1_RES_UPDATE_EN": {
                "bit": 1,
                "description": "Configures whether or not to enable ledc_timer1_res_update task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER2_RES_UPDATE_EN": {
                "bit": 2,
                "description": "Configures whether or not to enable ledc_timer2_res_update task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER3_RES_UPDATE_EN": {
                "bit": 3,
                "description": "Configures whether or not to enable ledc_timer3_res_update task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER0_CAP_EN": {
                "bit": 4,
                "description": "Configures whether or not to enable ledc_timer0_cap task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER1_CAP_EN": {
                "bit": 5,
                "description": "Configures whether or not to enable ledc_timer1_cap task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER2_CAP_EN": {
                "bit": 6,
                "description": "Configures whether or not to enable ledc_timer2_cap task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER3_CAP_EN": {
                "bit": 7,
                "description": "Configures whether or not to enable ledc_timer3_cap task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_SIG_OUT_DIS_CH0_EN": {
                "bit": 8,
                "description": "Configures whether or not to enable ledc_ch0_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_SIG_OUT_DIS_CH1_EN": {
                "bit": 9,
                "description": "Configures whether or not to enable ledc_ch1_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_SIG_OUT_DIS_CH2_EN": {
                "bit": 10,
                "description": "Configures whether or not to enable ledc_ch2_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_SIG_OUT_DIS_CH3_EN": {
                "bit": 11,
                "description": "Configures whether or not to enable ledc_ch3_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_SIG_OUT_DIS_CH4_EN": {
                "bit": 12,
                "description": "Configures whether or not to enable ledc_ch4_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_SIG_OUT_DIS_CH5_EN": {
                "bit": 13,
                "description": "Configures whether or not to enable ledc_ch5_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_SIG_OUT_DIS_CH6_EN": {
                "bit": 14,
                "description": "Configures whether or not to enable ledc_ch6_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_SIG_OUT_DIS_CH7_EN": {
                "bit": 15,
                "description": "Configures whether or not to enable ledc_ch7_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_OVF_CNT_RST_CH0_EN": {
                "bit": 16,
                "description": "Configures whether or not to enable ledc_ch0_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_OVF_CNT_RST_CH1_EN": {
                "bit": 17,
                "description": "Configures whether or not to enable ledc_ch1_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_OVF_CNT_RST_CH2_EN": {
                "bit": 18,
                "description": "Configures whether or not to enable ledc_ch2_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_OVF_CNT_RST_CH3_EN": {
                "bit": 19,
                "description": "Configures whether or not to enable ledc_ch3_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_OVF_CNT_RST_CH4_EN": {
                "bit": 20,
                "description": "Configures whether or not to enable ledc_ch4_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_OVF_CNT_RST_CH5_EN": {
                "bit": 21,
                "description": "Configures whether or not to enable ledc_ch5_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_OVF_CNT_RST_CH6_EN": {
                "bit": 22,
                "description": "Configures whether or not to enable ledc_ch6_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_OVF_CNT_RST_CH7_EN": {
                "bit": 23,
                "description": "Configures whether or not to enable ledc_ch7_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER0_RST_EN": {
                "bit": 24,
                "description": "Configures whether or not to enable ledc_timer0_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER1_RST_EN": {
                "bit": 25,
                "description": "Configures whether or not to enable ledc_timer1_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER2_RST_EN": {
                "bit": 26,
                "description": "Configures whether or not to enable ledc_timer2_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER3_RST_EN": {
                "bit": 27,
                "description": "Configures whether or not to enable ledc_timer3_rst task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER0_PAUSE_RESUME_EN": {
                "bit": 28,
                "description": "Configures whether or not to enable ledc_timer0_pause_resume task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER1_PAUSE_RESUME_EN": {
                "bit": 29,
                "description": "Configures whether or not to enable ledc_timer1_pause_resume task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER2_PAUSE_RESUME_EN": {
                "bit": 30,
                "description": "Configures whether or not to enable ledc_timer2_pause_resume task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_TIMER3_PAUSE_RESUME_EN": {
                "bit": 31,
                "description": "Configures whether or not to enable ledc_timer3_pause_resume task.\\\\0: Disable\\\\1: Enable"
              }
            },
            "EVT_TASK_EN2": {
              "TASK_GAMMA_RESTART_CH0_EN": {
                "bit": 0,
                "description": "Configures whether or not to enable ledc_ch0_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESTART_CH1_EN": {
                "bit": 1,
                "description": "Configures whether or not to enable ledc_ch1_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESTART_CH2_EN": {
                "bit": 2,
                "description": "Configures whether or not to enable ledc_ch2_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESTART_CH3_EN": {
                "bit": 3,
                "description": "Configures whether or not to enable ledc_ch3_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESTART_CH4_EN": {
                "bit": 4,
                "description": "Configures whether or not to enable ledc_ch4_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESTART_CH5_EN": {
                "bit": 5,
                "description": "Configures whether or not to enable ledc_ch5_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESTART_CH6_EN": {
                "bit": 6,
                "description": "Configures whether or not to enable ledc_ch6_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESTART_CH7_EN": {
                "bit": 7,
                "description": "Configures whether or not to enable ledc_ch7_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_PAUSE_CH0_EN": {
                "bit": 8,
                "description": "Configures whether or not to enable ledc_ch0_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_PAUSE_CH1_EN": {
                "bit": 9,
                "description": "Configures whether or not to enable ledc_ch1_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_PAUSE_CH2_EN": {
                "bit": 10,
                "description": "Configures whether or not to enable ledc_ch2_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_PAUSE_CH3_EN": {
                "bit": 11,
                "description": "Configures whether or not to enable ledc_ch3_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_PAUSE_CH4_EN": {
                "bit": 12,
                "description": "Configures whether or not to enable ledc_ch4_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_PAUSE_CH5_EN": {
                "bit": 13,
                "description": "Configures whether or not to enable ledc_ch5_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_PAUSE_CH6_EN": {
                "bit": 14,
                "description": "Configures whether or not to enable ledc_ch6_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_PAUSE_CH7_EN": {
                "bit": 15,
                "description": "Configures whether or not to enable ledc_ch7_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESUME_CH0_EN": {
                "bit": 16,
                "description": "Configures whether or not to enable ledc_ch0_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESUME_CH1_EN": {
                "bit": 17,
                "description": "Configures whether or not to enable ledc_ch1_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESUME_CH2_EN": {
                "bit": 18,
                "description": "Configures whether or not to enable ledc_ch2_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESUME_CH3_EN": {
                "bit": 19,
                "description": "Configures whether or not to enable ledc_ch3_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESUME_CH4_EN": {
                "bit": 20,
                "description": "Configures whether or not to enable ledc_ch4_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESUME_CH5_EN": {
                "bit": 21,
                "description": "Configures whether or not to enable ledc_ch5_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESUME_CH6_EN": {
                "bit": 22,
                "description": "Configures whether or not to enable ledc_ch6_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              },
              "TASK_GAMMA_RESUME_CH7_EN": {
                "bit": 23,
                "description": "Configures whether or not to enable ledc_ch7_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              }
            },
            "TIMER%s_CMP": {
              "TIMER_CMP": {
                "bit": 0,
                "description": "Configures the comparison value for LEDC timer%s.",
                "width": 20
              }
            },
            "TIMER%s_CNT_CAP": {
              "TIMER_CNT_CAP": {
                "bit": 0,
                "description": "Represents the captured LEDC timer%s count value.",
                "width": 20
              }
            },
            "CONF": {
              "APB_CLK_SEL": {
                "bit": 0,
                "description": "Configures the clock source for the four timers.\\\\0: APB_CLK\\\\1: RC_FAST_CLK\\\\2: XTAL_CLK\\\\3: Invalid. No clock",
                "width": 2
              },
              "GAMMA_RAM_CLK_EN_CH0": {
                "bit": 2,
                "description": "Configures whether or not to open LEDC ch0 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch0 gamma ram\\\\1: Force open the clock gate for LEDC ch0 gamma ram"
              },
              "GAMMA_RAM_CLK_EN_CH1": {
                "bit": 3,
                "description": "Configures whether or not to open LEDC ch1 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch1 gamma ram\\\\1: Force open the clock gate for LEDC ch1 gamma ram"
              },
              "GAMMA_RAM_CLK_EN_CH2": {
                "bit": 4,
                "description": "Configures whether or not to open LEDC ch2 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch2 gamma ram\\\\1: Force open the clock gate for LEDC ch2 gamma ram"
              },
              "GAMMA_RAM_CLK_EN_CH3": {
                "bit": 5,
                "description": "Configures whether or not to open LEDC ch3 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch3 gamma ram\\\\1: Force open the clock gate for LEDC ch3 gamma ram"
              },
              "GAMMA_RAM_CLK_EN_CH4": {
                "bit": 6,
                "description": "Configures whether or not to open LEDC ch4 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch4 gamma ram\\\\1: Force open the clock gate for LEDC ch4 gamma ram"
              },
              "GAMMA_RAM_CLK_EN_CH5": {
                "bit": 7,
                "description": "Configures whether or not to open LEDC ch5 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch5 gamma ram\\\\1: Force open the clock gate for LEDC ch5 gamma ram"
              },
              "GAMMA_RAM_CLK_EN_CH6": {
                "bit": 8,
                "description": "Configures whether or not to open LEDC ch6 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch6 gamma ram\\\\1: Force open the clock gate for LEDC ch6 gamma ram"
              },
              "GAMMA_RAM_CLK_EN_CH7": {
                "bit": 9,
                "description": "Configures whether or not to open LEDC ch7 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch7 gamma ram\\\\1: Force open the clock gate for LEDC ch7 gamma ram"
              },
              "CLK_EN": {
                "bit": 31,
                "description": "Configures whether or not to open register clock gate.\\\\0: Open the clock gate only when application writes registers\\\\1: Force open the clock gate for register"
              }
            },
            "DATE": {
              "LEDC_DATE": {
                "bit": 0,
                "description": "Configures the version.",
                "width": 28
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LP_UART",
              "base": "0x50121000",
              "irq": 16
            },
            {
              "name": "UART0",
              "base": "0x500CA000",
              "irq": 31
            },
            {
              "name": "UART1",
              "base": "0x500CB000",
              "irq": 32
            },
            {
              "name": "UART2",
              "base": "0x500CC000",
              "irq": 33
            },
            {
              "name": "UART3",
              "base": "0x500CD000",
              "irq": 34
            },
            {
              "name": "UART4",
              "base": "0x500CE000",
              "irq": 35
            }
          ],
          "registers": {
            "FIFO": {
              "offset": "0x00",
              "size": 32,
              "description": "FIFO data register"
            },
            "INT_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0x08",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "CLKDIV_SYNC": {
              "offset": "0x14",
              "size": 32,
              "description": "Clock divider configuration"
            },
            "RX_FILT": {
              "offset": "0x18",
              "size": 32,
              "description": "Rx Filter configuration"
            },
            "STATUS": {
              "offset": "0x1C",
              "size": 32,
              "description": "UART status register"
            },
            "CONF0_SYNC": {
              "offset": "0x20",
              "size": 32,
              "description": "Configuration register 0"
            },
            "CONF1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration register 1"
            },
            "HWFC_CONF_SYNC": {
              "offset": "0x2C",
              "size": 32,
              "description": "Hardware flow-control configuration"
            },
            "SLEEP_CONF0": {
              "offset": "0x30",
              "size": 32,
              "description": "UART sleep configure register 0"
            },
            "SLEEP_CONF1": {
              "offset": "0x34",
              "size": 32,
              "description": "UART sleep configure register 1"
            },
            "SLEEP_CONF2": {
              "offset": "0x38",
              "size": 32,
              "description": "UART sleep configure register 2"
            },
            "SWFC_CONF0_SYNC": {
              "offset": "0x3C",
              "size": 32,
              "description": "Software flow-control character configuration"
            },
            "SWFC_CONF1": {
              "offset": "0x40",
              "size": 32,
              "description": "Software flow-control character configuration"
            },
            "TXBRK_CONF_SYNC": {
              "offset": "0x44",
              "size": 32,
              "description": "Tx Break character configuration"
            },
            "IDLE_CONF_SYNC": {
              "offset": "0x48",
              "size": 32,
              "description": "Frame-end idle configuration"
            },
            "RS485_CONF_SYNC": {
              "offset": "0x4C",
              "size": 32,
              "description": "RS485 mode configuration"
            },
            "AT_CMD_PRECNT_SYNC": {
              "offset": "0x50",
              "size": 32,
              "description": "Pre-sequence timing configuration"
            },
            "AT_CMD_POSTCNT_SYNC": {
              "offset": "0x54",
              "size": 32,
              "description": "Post-sequence timing configuration"
            },
            "AT_CMD_GAPTOUT_SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Timeout configuration"
            },
            "AT_CMD_CHAR_SYNC": {
              "offset": "0x5C",
              "size": 32,
              "description": "AT escape sequence detection configuration"
            },
            "MEM_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "UART memory power configuration"
            },
            "TOUT_CONF_SYNC": {
              "offset": "0x64",
              "size": 32,
              "description": "UART threshold and allocation configuration"
            },
            "MEM_TX_STATUS": {
              "offset": "0x68",
              "size": 32,
              "description": "Tx-SRAM write and read offset address."
            },
            "MEM_RX_STATUS": {
              "offset": "0x6C",
              "size": 32,
              "description": "Rx-SRAM write and read offset address."
            },
            "FSM_STATUS": {
              "offset": "0x70",
              "size": 32,
              "description": "UART transmit and receive status."
            },
            "CLK_CONF": {
              "offset": "0x88",
              "size": 32,
              "description": "UART core clock configuration"
            },
            "DATE": {
              "offset": "0x8C",
              "size": 32,
              "description": "UART Version register"
            },
            "AFIFO_STATUS": {
              "offset": "0x90",
              "size": 32,
              "description": "UART AFIFO Status"
            },
            "REG_UPDATE": {
              "offset": "0x98",
              "size": 32,
              "description": "UART Registers Configuration Update register"
            },
            "ID": {
              "offset": "0x9C",
              "size": 32,
              "description": "UART ID register"
            }
          },
          "bits": {
            "FIFO": {
              "RXFIFO_RD_BYTE": {
                "bit": 0,
                "description": "UART 0 accesses FIFO via this register.",
                "width": 8
              }
            },
            "INT_RAW": {
              "RXFIFO_FULL_INT_RAW": {
                "bit": 0,
                "description": "This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies."
              },
              "TXFIFO_EMPTY_INT_RAW": {
                "bit": 1,
                "description": "This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies ."
              },
              "PARITY_ERR_INT_RAW": {
                "bit": 2,
                "description": "This interrupt raw bit turns to high level when receiver detects a parity error in the data."
              },
              "FRM_ERR_INT_RAW": {
                "bit": 3,
                "description": "This interrupt raw bit turns to high level when receiver detects a data frame error ."
              },
              "RXFIFO_OVF_INT_RAW": {
                "bit": 4,
                "description": "This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store."
              },
              "DSR_CHG_INT_RAW": {
                "bit": 5,
                "description": "This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal."
              },
              "CTS_CHG_INT_RAW": {
                "bit": 6,
                "description": "This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal."
              },
              "BRK_DET_INT_RAW": {
                "bit": 7,
                "description": "This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit."
              },
              "RXFIFO_TOUT_INT_RAW": {
                "bit": 8,
                "description": "This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte."
              },
              "SW_XON_INT_RAW": {
                "bit": 9,
                "description": "This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1."
              },
              "SW_XOFF_INT_RAW": {
                "bit": 10,
                "description": "This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1."
              },
              "GLITCH_DET_INT_RAW": {
                "bit": 11,
                "description": "This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit."
              },
              "TX_BRK_DONE_INT_RAW": {
                "bit": 12,
                "description": "This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters after all data in Tx-FIFO are sent."
              },
              "TX_BRK_IDLE_DONE_INT_RAW": {
                "bit": 13,
                "description": "This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data."
              },
              "TX_DONE_INT_RAW": {
                "bit": 14,
                "description": "This interrupt raw bit turns to high level when transmitter has send out all data in FIFO."
              },
              "AT_CMD_CHAR_DET_INT_RAW": {
                "bit": 18,
                "description": "This interrupt raw bit turns to high level when receiver detects the configured at_cmd char."
              },
              "WAKEUP_INT_RAW": {
                "bit": 19,
                "description": "This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode."
              }
            },
            "INT_ST": {
              "RXFIFO_FULL_INT_ST": {
                "bit": 0,
                "description": "This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1."
              },
              "TXFIFO_EMPTY_INT_ST": {
                "bit": 1,
                "description": "This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1."
              },
              "PARITY_ERR_INT_ST": {
                "bit": 2,
                "description": "This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1."
              },
              "FRM_ERR_INT_ST": {
                "bit": 3,
                "description": "This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1."
              },
              "RXFIFO_OVF_INT_ST": {
                "bit": 4,
                "description": "This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1."
              },
              "DSR_CHG_INT_ST": {
                "bit": 5,
                "description": "This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1."
              },
              "CTS_CHG_INT_ST": {
                "bit": 6,
                "description": "This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1."
              },
              "BRK_DET_INT_ST": {
                "bit": 7,
                "description": "This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1."
              },
              "RXFIFO_TOUT_INT_ST": {
                "bit": 8,
                "description": "This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1."
              },
              "SW_XON_INT_ST": {
                "bit": 9,
                "description": "This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1."
              },
              "SW_XOFF_INT_ST": {
                "bit": 10,
                "description": "This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1."
              },
              "GLITCH_DET_INT_ST": {
                "bit": 11,
                "description": "This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1."
              },
              "TX_BRK_DONE_INT_ST": {
                "bit": 12,
                "description": "This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1."
              },
              "TX_BRK_IDLE_DONE_INT_ST": {
                "bit": 13,
                "description": "This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1."
              },
              "TX_DONE_INT_ST": {
                "bit": 14,
                "description": "This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1."
              },
              "AT_CMD_CHAR_DET_INT_ST": {
                "bit": 18,
                "description": "This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1."
              },
              "WAKEUP_INT_ST": {
                "bit": 19,
                "description": "This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1."
              }
            },
            "INT_ENA": {
              "RXFIFO_FULL_INT_ENA": {
                "bit": 0,
                "description": "This is the enable bit for rxfifo_full_int_st register."
              },
              "TXFIFO_EMPTY_INT_ENA": {
                "bit": 1,
                "description": "This is the enable bit for txfifo_empty_int_st register."
              },
              "PARITY_ERR_INT_ENA": {
                "bit": 2,
                "description": "This is the enable bit for parity_err_int_st register."
              },
              "FRM_ERR_INT_ENA": {
                "bit": 3,
                "description": "This is the enable bit for frm_err_int_st register."
              },
              "RXFIFO_OVF_INT_ENA": {
                "bit": 4,
                "description": "This is the enable bit for rxfifo_ovf_int_st register."
              },
              "DSR_CHG_INT_ENA": {
                "bit": 5,
                "description": "This is the enable bit for dsr_chg_int_st register."
              },
              "CTS_CHG_INT_ENA": {
                "bit": 6,
                "description": "This is the enable bit for cts_chg_int_st register."
              },
              "BRK_DET_INT_ENA": {
                "bit": 7,
                "description": "This is the enable bit for brk_det_int_st register."
              },
              "RXFIFO_TOUT_INT_ENA": {
                "bit": 8,
                "description": "This is the enable bit for rxfifo_tout_int_st register."
              },
              "SW_XON_INT_ENA": {
                "bit": 9,
                "description": "This is the enable bit for sw_xon_int_st register."
              },
              "SW_XOFF_INT_ENA": {
                "bit": 10,
                "description": "This is the enable bit for sw_xoff_int_st register."
              },
              "GLITCH_DET_INT_ENA": {
                "bit": 11,
                "description": "This is the enable bit for glitch_det_int_st register."
              },
              "TX_BRK_DONE_INT_ENA": {
                "bit": 12,
                "description": "This is the enable bit for tx_brk_done_int_st register."
              },
              "TX_BRK_IDLE_DONE_INT_ENA": {
                "bit": 13,
                "description": "This is the enable bit for tx_brk_idle_done_int_st register."
              },
              "TX_DONE_INT_ENA": {
                "bit": 14,
                "description": "This is the enable bit for tx_done_int_st register."
              },
              "AT_CMD_CHAR_DET_INT_ENA": {
                "bit": 18,
                "description": "This is the enable bit for at_cmd_char_det_int_st register."
              },
              "WAKEUP_INT_ENA": {
                "bit": 19,
                "description": "This is the enable bit for uart_wakeup_int_st register."
              }
            },
            "INT_CLR": {
              "RXFIFO_FULL_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the rxfifo_full_int_raw interrupt."
              },
              "TXFIFO_EMPTY_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear txfifo_empty_int_raw interrupt."
              },
              "PARITY_ERR_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear parity_err_int_raw interrupt."
              },
              "FRM_ERR_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear frm_err_int_raw interrupt."
              },
              "RXFIFO_OVF_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear rxfifo_ovf_int_raw interrupt."
              },
              "DSR_CHG_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the dsr_chg_int_raw interrupt."
              },
              "CTS_CHG_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the cts_chg_int_raw interrupt."
              },
              "BRK_DET_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the brk_det_int_raw interrupt."
              },
              "RXFIFO_TOUT_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the rxfifo_tout_int_raw interrupt."
              },
              "SW_XON_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the sw_xon_int_raw interrupt."
              },
              "SW_XOFF_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear the sw_xoff_int_raw interrupt."
              },
              "GLITCH_DET_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear the glitch_det_int_raw interrupt."
              },
              "TX_BRK_DONE_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear the tx_brk_done_int_raw interrupt.."
              },
              "TX_BRK_IDLE_DONE_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear the tx_brk_idle_done_int_raw interrupt."
              },
              "TX_DONE_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear the tx_done_int_raw interrupt."
              },
              "AT_CMD_CHAR_DET_INT_CLR": {
                "bit": 18,
                "description": "Set this bit to clear the at_cmd_char_det_int_raw interrupt."
              },
              "WAKEUP_INT_CLR": {
                "bit": 19,
                "description": "Set this bit to clear the uart_wakeup_int_raw interrupt."
              }
            },
            "CLKDIV_SYNC": {
              "CLKDIV": {
                "bit": 0,
                "description": "The integral part of the frequency divider factor.",
                "width": 12
              },
              "CLKDIV_FRAG": {
                "bit": 20,
                "description": "The decimal part of the frequency divider factor.",
                "width": 4
              }
            },
            "RX_FILT": {
              "GLITCH_FILT": {
                "bit": 0,
                "description": "when input pulse width is lower than this value the pulse is ignored.",
                "width": 8
              },
              "GLITCH_FILT_EN": {
                "bit": 8,
                "description": "Set this bit to enable Rx signal filter."
              }
            },
            "STATUS": {
              "RXFIFO_CNT": {
                "bit": 3,
                "description": "Stores the byte number of valid data in Rx-FIFO.",
                "width": 5
              },
              "DSRN": {
                "bit": 13,
                "description": "The register represent the level value of the internal uart dsr signal."
              },
              "CTSN": {
                "bit": 14,
                "description": "This register represent the level value of the internal uart cts signal."
              },
              "RXD": {
                "bit": 15,
                "description": "This register represent the  level value of the internal uart rxd signal."
              },
              "TXFIFO_CNT": {
                "bit": 19,
                "description": "Stores the byte number of data in Tx-FIFO.",
                "width": 5
              },
              "DTRN": {
                "bit": 29,
                "description": "This bit represents the level of the internal uart dtr signal."
              },
              "RTSN": {
                "bit": 30,
                "description": "This bit represents the level of the internal uart rts signal."
              },
              "TXD": {
                "bit": 31,
                "description": "This bit represents the  level of the internal uart txd signal."
              }
            },
            "CONF0_SYNC": {
              "PARITY": {
                "bit": 0,
                "description": "This register is used to configure the parity check mode."
              },
              "PARITY_EN": {
                "bit": 1,
                "description": "Set this bit to enable uart parity check."
              },
              "BIT_NUM": {
                "bit": 2,
                "description": "This register is used to set the length of data.",
                "width": 2
              },
              "STOP_BIT_NUM": {
                "bit": 4,
                "description": "This register is used to set the length of  stop bit.",
                "width": 2
              },
              "TXD_BRK": {
                "bit": 6,
                "description": "Set this bit to enbale transmitter to  send NULL when the process of sending data is done."
              },
              "LOOPBACK": {
                "bit": 12,
                "description": "Set this bit to enable uart loopback test mode."
              },
              "TX_FLOW_EN": {
                "bit": 13,
                "description": "Set this bit to enable flow control function for transmitter."
              },
              "RXD_INV": {
                "bit": 15,
                "description": "Set this bit to inverse the level value of uart rxd signal."
              },
              "TXD_INV": {
                "bit": 16,
                "description": "Set this bit to inverse the level value of uart txd signal."
              },
              "DIS_RX_DAT_OVF": {
                "bit": 17,
                "description": "Disable UART Rx data overflow detect."
              },
              "ERR_WR_MASK": {
                "bit": 18,
                "description": "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
              },
              "MEM_CLK_EN": {
                "bit": 20,
                "description": "UART memory clock gate enable signal."
              },
              "SW_RTS": {
                "bit": 21,
                "description": "This register is used to configure the software rts signal which is used in software flow control."
              },
              "RXFIFO_RST": {
                "bit": 22,
                "description": "Set this bit to reset the uart receive-FIFO."
              },
              "TXFIFO_RST": {
                "bit": 23,
                "description": "Set this bit to reset the uart transmit-FIFO."
              }
            },
            "CONF1": {
              "RXFIFO_FULL_THRHD": {
                "bit": 3,
                "description": "It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.",
                "width": 5
              },
              "TXFIFO_EMPTY_THRHD": {
                "bit": 11,
                "description": "It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.",
                "width": 5
              },
              "CTS_INV": {
                "bit": 16,
                "description": "Set this bit to inverse the level value of uart cts signal."
              },
              "DSR_INV": {
                "bit": 17,
                "description": "Set this bit to inverse the level value of uart dsr signal."
              },
              "RTS_INV": {
                "bit": 18,
                "description": "Set this bit to inverse the level value of uart rts signal."
              },
              "DTR_INV": {
                "bit": 19,
                "description": "Set this bit to inverse the level value of uart dtr signal."
              },
              "SW_DTR": {
                "bit": 20,
                "description": "This register is used to configure the software dtr signal which is used in software flow control."
              },
              "CLK_EN": {
                "bit": 21,
                "description": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              }
            },
            "HWFC_CONF_SYNC": {
              "RX_FLOW_THRHD": {
                "bit": 3,
                "description": "This register is used to configure the maximum amount of data that can be received  when hardware flow control works.",
                "width": 5
              },
              "RX_FLOW_EN": {
                "bit": 8,
                "description": "This is the flow enable bit for UART receiver."
              }
            },
            "SLEEP_CONF0": {
              "WK_CHAR1": {
                "bit": 0,
                "description": "This register restores the specified wake up char1 to wake up",
                "width": 8
              },
              "WK_CHAR2": {
                "bit": 8,
                "description": "This register restores the specified wake up char2 to wake up",
                "width": 8
              },
              "WK_CHAR3": {
                "bit": 16,
                "description": "This register restores the specified wake up char3 to wake up",
                "width": 8
              },
              "WK_CHAR4": {
                "bit": 24,
                "description": "This register restores the specified wake up char4 to wake up",
                "width": 8
              }
            },
            "SLEEP_CONF1": {
              "WK_CHAR0": {
                "bit": 0,
                "description": "This register restores the specified char0 to wake up",
                "width": 8
              }
            },
            "SLEEP_CONF2": {
              "ACTIVE_THRESHOLD": {
                "bit": 0,
                "description": "The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value.",
                "width": 10
              },
              "RX_WAKE_UP_THRHD": {
                "bit": 13,
                "description": "In wake up mode 1 this field is used to set the received data number threshold to wake up chip.",
                "width": 5
              },
              "WK_CHAR_NUM": {
                "bit": 18,
                "description": "This register is used to select number of wake up char.",
                "width": 3
              },
              "WK_CHAR_MASK": {
                "bit": 21,
                "description": "This register is used to mask  wake up char.",
                "width": 5
              },
              "WK_MODE_SEL": {
                "bit": 26,
                "description": "This register is used to select wake up mode. 0: RXD toggling to wake up. 1: received data number larger than",
                "width": 2
              }
            },
            "SWFC_CONF0_SYNC": {
              "XON_CHAR": {
                "bit": 0,
                "description": "This register stores the Xon flow control char.",
                "width": 8
              },
              "XOFF_CHAR": {
                "bit": 8,
                "description": "This register stores the Xoff flow control char.",
                "width": 8
              },
              "XON_XOFF_STILL_SEND": {
                "bit": 16,
                "description": "In software flow control mode, UART Tx is disabled once UART Rx receives XOFF. In this status, UART Tx can not transmit XOFF even the received data number is larger than UART_XOFF_THRESHOLD. Set this bit to enable UART Tx can transmit XON/XOFF when UART Tx is disabled."
              },
              "SW_FLOW_CON_EN": {
                "bit": 17,
                "description": "Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff."
              },
              "XONOFF_DEL": {
                "bit": 18,
                "description": "Set this bit to remove flow control char from the received data."
              },
              "FORCE_XON": {
                "bit": 19,
                "description": "Set this bit to enable the transmitter to go on sending data."
              },
              "FORCE_XOFF": {
                "bit": 20,
                "description": "Set this bit to stop the  transmitter from sending data."
              },
              "SEND_XON": {
                "bit": 21,
                "description": "Set this bit to send Xon char. It is cleared by hardware automatically."
              },
              "SEND_XOFF": {
                "bit": 22,
                "description": "Set this bit to send Xoff char. It is cleared by hardware automatically."
              }
            },
            "SWFC_CONF1": {
              "XON_THRESHOLD": {
                "bit": 3,
                "description": "When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1  it will send a Xon char.",
                "width": 5
              },
              "XOFF_THRESHOLD": {
                "bit": 11,
                "description": "When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1  it will send a Xoff char.",
                "width": 5
              }
            },
            "TXBRK_CONF_SYNC": {
              "TX_BRK_NUM": {
                "bit": 0,
                "description": "This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1.",
                "width": 8
              }
            },
            "IDLE_CONF_SYNC": {
              "RX_IDLE_THRHD": {
                "bit": 0,
                "description": "It will produce frame end signal when receiver takes more time to receive one byte data than this register value.",
                "width": 10
              },
              "TX_IDLE_NUM": {
                "bit": 10,
                "description": "This register is used to configure the duration time between transfers.",
                "width": 10
              }
            },
            "RS485_CONF_SYNC": {
              "DL0_EN": {
                "bit": 1,
                "description": "Set this bit to delay the stop bit by 1 bit."
              },
              "DL1_EN": {
                "bit": 2,
                "description": "Set this bit to delay the stop bit by 1 bit."
              }
            },
            "AT_CMD_PRECNT_SYNC": {
              "PRE_IDLE_NUM": {
                "bit": 0,
                "description": "This register is used to configure the idle duration time before the first at_cmd is received by receiver.",
                "width": 16
              }
            },
            "AT_CMD_POSTCNT_SYNC": {
              "POST_IDLE_NUM": {
                "bit": 0,
                "description": "This register is used to configure the duration time between the last at_cmd and the next data.",
                "width": 16
              }
            },
            "AT_CMD_GAPTOUT_SYNC": {
              "RX_GAP_TOUT": {
                "bit": 0,
                "description": "This register is used to configure the duration time between the at_cmd chars.",
                "width": 16
              }
            },
            "AT_CMD_CHAR_SYNC": {
              "AT_CMD_CHAR": {
                "bit": 0,
                "description": "This register is used to configure the content of at_cmd char.",
                "width": 8
              },
              "CHAR_NUM": {
                "bit": 8,
                "description": "This register is used to configure the num of continuous at_cmd chars received by receiver.",
                "width": 8
              }
            },
            "MEM_CONF": {
              "MEM_FORCE_PD": {
                "bit": 25,
                "description": "Set this bit to force power down UART memory."
              },
              "MEM_FORCE_PU": {
                "bit": 26,
                "description": "Set this bit to force power up UART memory."
              }
            },
            "TOUT_CONF_SYNC": {
              "RX_TOUT_EN": {
                "bit": 0,
                "description": "This is the enble bit for uart receiver's timeout function."
              },
              "RX_TOUT_FLOW_DIS": {
                "bit": 1,
                "description": "Set this bit to stop accumulating idle_cnt when hardware flow control works."
              },
              "RX_TOUT_THRHD": {
                "bit": 2,
                "description": "This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1.",
                "width": 10
              }
            },
            "MEM_TX_STATUS": {
              "TX_SRAM_WADDR": {
                "bit": 3,
                "description": "This register stores the offset write address in Tx-SRAM.",
                "width": 5
              },
              "TX_SRAM_RADDR": {
                "bit": 12,
                "description": "This register stores the offset read address in Tx-SRAM.",
                "width": 5
              }
            },
            "MEM_RX_STATUS": {
              "RX_SRAM_RADDR": {
                "bit": 3,
                "description": "This register stores the offset read address in RX-SRAM.",
                "width": 5
              },
              "RX_SRAM_WADDR": {
                "bit": 12,
                "description": "This register stores the offset write address in Rx-SRAM.",
                "width": 5
              }
            },
            "FSM_STATUS": {
              "ST_URX_OUT": {
                "bit": 0,
                "description": "This is the status register of receiver.",
                "width": 4
              },
              "ST_UTX_OUT": {
                "bit": 4,
                "description": "This is the status register of transmitter.",
                "width": 4
              }
            },
            "CLK_CONF": {
              "TX_SCLK_EN": {
                "bit": 24,
                "description": "Set this bit to enable UART Tx clock."
              },
              "RX_SCLK_EN": {
                "bit": 25,
                "description": "Set this bit to enable UART Rx clock."
              },
              "TX_RST_CORE": {
                "bit": 26,
                "description": "Write 1 then write 0 to this bit to reset UART Tx."
              },
              "RX_RST_CORE": {
                "bit": 27,
                "description": "Write 1 then write 0 to this bit to reset UART Rx."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version register.",
                "width": 32
              }
            },
            "AFIFO_STATUS": {
              "TX_AFIFO_FULL": {
                "bit": 0,
                "description": "Full signal of APB TX AFIFO."
              },
              "TX_AFIFO_EMPTY": {
                "bit": 1,
                "description": "Empty signal of APB TX AFIFO."
              },
              "RX_AFIFO_FULL": {
                "bit": 2,
                "description": "Full signal of APB RX AFIFO."
              },
              "RX_AFIFO_EMPTY": {
                "bit": 3,
                "description": "Empty signal of APB RX AFIFO."
              }
            },
            "REG_UPDATE": {
              "REG_UPDATE": {
                "bit": 0,
                "description": "Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done."
              }
            },
            "ID": {
              "ID": {
                "bit": 0,
                "description": "This register is used to configure the uart_id.",
                "width": 32
              }
            }
          }
        },
        "PARL": {
          "instances": [
            {
              "name": "PARL_IO",
              "base": "0x500CF000",
              "irq": 113
            }
          ],
          "registers": {
            "RX_MODE_CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "Parallel RX Sampling mode configuration register."
            },
            "RX_DATA_CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "Parallel RX data configuration register."
            },
            "RX_GENRL_CFG": {
              "offset": "0x08",
              "size": 32,
              "description": "Parallel RX general configuration register."
            },
            "RX_START_CFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "Parallel RX Start configuration register."
            },
            "TX_DATA_CFG": {
              "offset": "0x10",
              "size": 32,
              "description": "Parallel TX data configuration register."
            },
            "TX_START_CFG": {
              "offset": "0x14",
              "size": 32,
              "description": "Parallel TX Start configuration register."
            },
            "TX_GENRL_CFG": {
              "offset": "0x18",
              "size": 32,
              "description": "Parallel TX general configuration register."
            },
            "FIFO_CFG": {
              "offset": "0x1C",
              "size": 32,
              "description": "Parallel IO FIFO configuration register."
            },
            "REG_UPDATE": {
              "offset": "0x20",
              "size": 32,
              "description": "Parallel IO FIFO configuration register."
            },
            "ST": {
              "offset": "0x24",
              "size": 32,
              "description": "Parallel IO module status register0."
            },
            "INT_ENA": {
              "offset": "0x28",
              "size": 32,
              "description": "Parallel IO interrupt enable singal configuration register."
            },
            "INT_RAW": {
              "offset": "0x2C",
              "size": 32,
              "description": "Parallel IO interrupt raw singal status register."
            },
            "INT_ST": {
              "offset": "0x30",
              "size": 32,
              "description": "Parallel IO interrupt singal status register."
            },
            "INT_CLR": {
              "offset": "0x34",
              "size": 32,
              "description": "Parallel IO interrupt  clear singal configuration register."
            },
            "RX_ST0": {
              "offset": "0x38",
              "size": 32,
              "description": "Parallel IO RX status register0"
            },
            "RX_ST1": {
              "offset": "0x3C",
              "size": 32,
              "description": "Parallel IO RX status register1"
            },
            "TX_ST0": {
              "offset": "0x40",
              "size": 32,
              "description": "Parallel IO TX status register0"
            },
            "RX_CLK_CFG": {
              "offset": "0x44",
              "size": 32,
              "description": "Parallel IO RX clk configuration register"
            },
            "TX_CLK_CFG": {
              "offset": "0x48",
              "size": 32,
              "description": "Parallel IO TX clk configuration register"
            },
            "CLK": {
              "offset": "0x120",
              "size": 32,
              "description": "Parallel IO clk configuration register"
            },
            "VERSION": {
              "offset": "0x3FC",
              "size": 32,
              "description": "Version register."
            }
          },
          "bits": {
            "RX_MODE_CFG": {
              "RX_EXT_EN_SEL": {
                "bit": 21,
                "description": "Configures rx external enable signal selection from IO PAD.",
                "width": 4
              },
              "RX_SW_EN": {
                "bit": 25,
                "description": "Set this bit to enable data sampling by software."
              },
              "RX_EXT_EN_INV": {
                "bit": 26,
                "description": "Set this bit to invert the external enable signal."
              },
              "RX_PULSE_SUBMODE_SEL": {
                "bit": 27,
                "description": "Configures the rxd pulse sampling submode. \n4'd0: positive pulse start(data bit included) &&  positive pulse end(data bit included)\n4'd1: positive pulse start(data bit included) && positive pulse end (data bit excluded)\n4'd2: positive pulse start(data bit excluded) && positive pulse end (data bit included)\n4'd3: positive pulse start(data bit excluded) && positive pulse end (data bit excluded)\n4'd4: positive pulse start(data bit included) && length end\n4'd5: positive pulse start(data bit excluded) && length end",
                "width": 3
              },
              "RX_SMP_MODE_SEL": {
                "bit": 30,
                "description": "Configures the rxd sampling mode. \n2'b00: external level enable mode\n2'b01: external pulse enable mode  \n2'b10: internal software enable mode",
                "width": 2
              }
            },
            "RX_DATA_CFG": {
              "RX_BITLEN": {
                "bit": 9,
                "description": "Configures expected byte number of received data.",
                "width": 19
              },
              "RX_DATA_ORDER_INV": {
                "bit": 28,
                "description": "Set this bit to invert bit order of one byte sent from RX_FIFO to DMA."
              },
              "RX_BUS_WID_SEL": {
                "bit": 29,
                "description": "Configures the rxd bus width. \n3'd0: bus width is 1.\n3'd1: bus width is 2.\n3'd2: bus width is 4.\n3'd3: bus width is 8.",
                "width": 3
              }
            },
            "RX_GENRL_CFG": {
              "RX_GATING_EN": {
                "bit": 12,
                "description": "Set this bit to enable the clock gating of output rx clock."
              },
              "RX_TIMEOUT_THRES": {
                "bit": 13,
                "description": "Configures threshold of timeout counter.",
                "width": 16
              },
              "RX_TIMEOUT_EN": {
                "bit": 29,
                "description": "Set this bit to enable timeout function to generate error eof."
              },
              "RX_EOF_GEN_SEL": {
                "bit": 30,
                "description": "Configures the DMA eof generated mechanism. 1'b0: eof generated by data bit length. 1'b1: eof generated by external enable signal."
              }
            },
            "RX_START_CFG": {
              "RX_START": {
                "bit": 31,
                "description": "Set this bit to start rx data sampling."
              }
            },
            "TX_DATA_CFG": {
              "TX_BITLEN": {
                "bit": 9,
                "description": "Configures expected byte number of sent data.",
                "width": 19
              },
              "TX_DATA_ORDER_INV": {
                "bit": 28,
                "description": "Set this bit to invert bit order of one byte sent from TX_FIFO to IO data."
              },
              "TX_BUS_WID_SEL": {
                "bit": 29,
                "description": "Configures the txd bus width. \n3'd0: bus width is 1.\n3'd1: bus width is 2.\n3'd2: bus width is 4.\n3'd3: bus width is 8.",
                "width": 3
              }
            },
            "TX_START_CFG": {
              "TX_START": {
                "bit": 31,
                "description": "Set this bit to start tx data transmit."
              }
            },
            "TX_GENRL_CFG": {
              "TX_EOF_GEN_SEL": {
                "bit": 13,
                "description": "Configures the tx eof generated mechanism. 1'b0: eof generated by data bit length. 1'b1: eof generated by DMA eof."
              },
              "TX_IDLE_VALUE": {
                "bit": 14,
                "description": "Configures bus value of transmitter in IDLE state.",
                "width": 16
              },
              "TX_GATING_EN": {
                "bit": 30,
                "description": "Set this bit to enable the clock gating of output tx clock."
              },
              "TX_VALID_OUTPUT_EN": {
                "bit": 31,
                "description": "Set this bit to enable the output of tx data valid signal."
              }
            },
            "FIFO_CFG": {
              "TX_FIFO_SRST": {
                "bit": 30,
                "description": "Set this bit to reset async fifo in tx module."
              },
              "RX_FIFO_SRST": {
                "bit": 31,
                "description": "Set this bit to reset async fifo in rx module."
              }
            },
            "REG_UPDATE": {
              "RX_REG_UPDATE": {
                "bit": 31,
                "description": "Set this bit to update rx register configuration."
              }
            },
            "ST": {
              "TX_READY": {
                "bit": 31,
                "description": "Represents the status that tx is ready to transmit."
              }
            },
            "INT_ENA": {
              "TX_FIFO_REMPTY_INT_ENA": {
                "bit": 0,
                "description": "Set this bit to enable TX_FIFO_REMPTY_INT."
              },
              "RX_FIFO_WOVF_INT_ENA": {
                "bit": 1,
                "description": "Set this bit to enable RX_FIFO_WOVF_INT."
              },
              "TX_EOF_INT_ENA": {
                "bit": 2,
                "description": "Set this bit to enable TX_EOF_INT."
              }
            },
            "INT_RAW": {
              "TX_FIFO_REMPTY_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt status of TX_FIFO_REMPTY_INT."
              },
              "RX_FIFO_WOVF_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt status of RX_FIFO_WOVF_INT."
              },
              "TX_EOF_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt status of TX_EOF_INT."
              }
            },
            "INT_ST": {
              "TX_FIFO_REMPTY_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status of TX_FIFO_REMPTY_INT."
              },
              "RX_FIFO_WOVF_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status of RX_FIFO_WOVF_INT."
              },
              "TX_EOF_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status of TX_EOF_INT."
              }
            },
            "INT_CLR": {
              "TX_FIFO_REMPTY_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear TX_FIFO_REMPTY_INT."
              },
              "RX_FIFO_WOVF_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear RX_FIFO_WOVF_INT."
              },
              "TX_EOF_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear TX_EOF_INT."
              }
            },
            "RX_ST0": {
              "RX_CNT": {
                "bit": 8,
                "description": "Indicates the cycle number of reading Rx FIFO.",
                "width": 5
              },
              "RX_FIFO_WR_BIT_CNT": {
                "bit": 13,
                "description": "Indicates the current written bit number into Rx FIFO.",
                "width": 19
              }
            },
            "RX_ST1": {
              "RX_FIFO_RD_BIT_CNT": {
                "bit": 13,
                "description": "Indicates the current read bit number from Rx FIFO.",
                "width": 19
              }
            },
            "TX_ST0": {
              "TX_CNT": {
                "bit": 6,
                "description": "Indicates the cycle number of reading Tx FIFO.",
                "width": 7
              },
              "TX_FIFO_RD_BIT_CNT": {
                "bit": 13,
                "description": "Indicates the current read bit number from Tx FIFO.",
                "width": 19
              }
            },
            "RX_CLK_CFG": {
              "RX_CLK_I_INV": {
                "bit": 30,
                "description": "Set this bit to invert the input Rx core clock."
              },
              "RX_CLK_O_INV": {
                "bit": 31,
                "description": "Set this bit to invert the output Rx core clock."
              }
            },
            "TX_CLK_CFG": {
              "TX_CLK_I_INV": {
                "bit": 30,
                "description": "Set this bit to invert the input Tx core clock."
              },
              "TX_CLK_O_INV": {
                "bit": 31,
                "description": "Set this bit to invert the output Tx core clock."
              }
            },
            "CLK": {
              "EN": {
                "bit": 31,
                "description": "Force clock on for this register file"
              }
            },
            "VERSION": {
              "DATE": {
                "bit": 0,
                "description": "Version of this register file",
                "width": 28
              }
            }
          }
        },
        "PAU": {
          "instances": [
            {
              "name": "PAU",
              "base": "0x60093000",
              "irq": 112
            }
          ],
          "registers": {
            "REGDMA_CONF": {
              "offset": "0x00",
              "size": 32,
              "description": "Peri backup control register"
            },
            "REGDMA_CLK_CONF": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock control register"
            },
            "REGDMA_ETM_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "ETM start ctrl reg"
            },
            "REGDMA_LINK_0_ADDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "link_0_addr"
            },
            "REGDMA_LINK_1_ADDR": {
              "offset": "0x10",
              "size": 32,
              "description": "Link_1_addr"
            },
            "REGDMA_LINK_2_ADDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Link_2_addr"
            },
            "REGDMA_LINK_3_ADDR": {
              "offset": "0x18",
              "size": 32,
              "description": "Link_3_addr"
            },
            "REGDMA_LINK_MAC_ADDR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Link_mac_addr"
            },
            "REGDMA_CURRENT_LINK_ADDR": {
              "offset": "0x20",
              "size": 32,
              "description": "current link addr"
            },
            "REGDMA_BACKUP_ADDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Backup addr"
            },
            "REGDMA_MEM_ADDR": {
              "offset": "0x28",
              "size": 32,
              "description": "mem addr"
            },
            "REGDMA_BKP_CONF": {
              "offset": "0x2C",
              "size": 32,
              "description": "backup config"
            },
            "INT_ENA": {
              "offset": "0x30",
              "size": 32,
              "description": "Read only register for error and done"
            },
            "INT_RAW": {
              "offset": "0x34",
              "size": 32,
              "description": "Read only register for error and done"
            },
            "INT_CLR": {
              "offset": "0x38",
              "size": 32,
              "description": "Read only register for error and done"
            },
            "INT_ST": {
              "offset": "0x3C",
              "size": 32,
              "description": "Read only register for error and done"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "Date register."
            }
          },
          "bits": {
            "REGDMA_CONF": {
              "FLOW_ERR": {
                "bit": 0,
                "description": "backup error type",
                "width": 3
              },
              "START": {
                "bit": 3,
                "description": "backup start signal"
              },
              "TO_MEM": {
                "bit": 4,
                "description": "backup direction(reg to mem / mem to reg)"
              },
              "LINK_SEL": {
                "bit": 5,
                "description": "Link select",
                "width": 2
              },
              "START_MAC": {
                "bit": 7,
                "description": "mac sw backup start signal"
              },
              "TO_MEM_MAC": {
                "bit": 8,
                "description": "mac sw backup direction(reg to mem / mem to reg)"
              },
              "SEL_MAC": {
                "bit": 9,
                "description": "mac hw/sw select"
              }
            },
            "REGDMA_CLK_CONF": {
              "CLK_EN": {
                "bit": 0,
                "description": "clock enable"
              }
            },
            "REGDMA_ETM_CTRL": {
              "ETM_START_0": {
                "bit": 0,
                "description": "etm_start_0 reg"
              },
              "ETM_START_1": {
                "bit": 1,
                "description": "etm_start_1 reg"
              },
              "ETM_START_2": {
                "bit": 2,
                "description": "etm_start_2 reg"
              },
              "ETM_START_3": {
                "bit": 3,
                "description": "etm_start_3 reg"
              }
            },
            "REGDMA_LINK_0_ADDR": {
              "LINK_ADDR_0": {
                "bit": 0,
                "description": "link_0_addr reg",
                "width": 32
              }
            },
            "REGDMA_LINK_1_ADDR": {
              "LINK_ADDR_1": {
                "bit": 0,
                "description": "Link_1_addr reg",
                "width": 32
              }
            },
            "REGDMA_LINK_2_ADDR": {
              "LINK_ADDR_2": {
                "bit": 0,
                "description": "Link_2_addr reg",
                "width": 32
              }
            },
            "REGDMA_LINK_3_ADDR": {
              "LINK_ADDR_3": {
                "bit": 0,
                "description": "Link_3_addr reg",
                "width": 32
              }
            },
            "REGDMA_LINK_MAC_ADDR": {
              "LINK_ADDR_MAC": {
                "bit": 0,
                "description": "Link_mac_addr reg",
                "width": 32
              }
            },
            "REGDMA_CURRENT_LINK_ADDR": {
              "CURRENT_LINK_ADDR": {
                "bit": 0,
                "description": "current link addr reg",
                "width": 32
              }
            },
            "REGDMA_BACKUP_ADDR": {
              "BACKUP_ADDR": {
                "bit": 0,
                "description": "backup addr reg",
                "width": 32
              }
            },
            "REGDMA_MEM_ADDR": {
              "MEM_ADDR": {
                "bit": 0,
                "description": "mem addr reg",
                "width": 32
              }
            },
            "REGDMA_BKP_CONF": {
              "READ_INTERVAL": {
                "bit": 0,
                "description": "Link read_interval",
                "width": 7
              },
              "LINK_TOUT_THRES": {
                "bit": 7,
                "description": "link wait timeout threshold",
                "width": 10
              },
              "BURST_LIMIT": {
                "bit": 17,
                "description": "burst limit",
                "width": 5
              },
              "BACKUP_TOUT_THRES": {
                "bit": 22,
                "description": "Backup timeout threshold",
                "width": 10
              }
            },
            "INT_ENA": {
              "DONE_INT_ENA": {
                "bit": 0,
                "description": "backup done flag"
              },
              "ERROR_INT_ENA": {
                "bit": 1,
                "description": "error flag"
              }
            },
            "INT_RAW": {
              "DONE_INT_RAW": {
                "bit": 0,
                "description": "backup done flag"
              },
              "ERROR_INT_RAW": {
                "bit": 1,
                "description": "error flag"
              }
            },
            "INT_CLR": {
              "DONE_INT_CLR": {
                "bit": 0,
                "description": "backup done flag"
              },
              "ERROR_INT_CLR": {
                "bit": 1,
                "description": "error flag"
              }
            },
            "INT_ST": {
              "DONE_INT_ST": {
                "bit": 0,
                "description": "backup done flag"
              },
              "ERROR_INT_ST": {
                "bit": 1,
                "description": "error flag"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "REGDMA date information/ REGDMA version information.",
                "width": 28
              }
            }
          }
        },
        "PCNT": {
          "instances": [
            {
              "name": "PCNT",
              "base": "0x500C9000",
              "irq": 111
            }
          ],
          "registers": {
            "U%s_CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration register 0 for unit %s"
            },
            "U%s_CONF1": {
              "offset": "0x04",
              "size": 32,
              "description": "Configuration register 1 for unit %s"
            },
            "U%s_CONF2": {
              "offset": "0x08",
              "size": 32,
              "description": "Configuration register 2 for unit %s"
            },
            "U%s_CNT": {
              "offset": "0x30",
              "size": 32,
              "description": "Counter value for unit %s"
            },
            "INT_RAW": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt raw status register"
            },
            "INT_ST": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt status register"
            },
            "INT_ENA": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt enable register"
            },
            "INT_CLR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "U%s_STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "PNCT UNIT%s status register"
            },
            "CTRL": {
              "offset": "0x60",
              "size": 32,
              "description": "Control register for all counters"
            },
            "U3_CHANGE_CONF": {
              "offset": "0x64",
              "size": 32,
              "description": "Configuration register for unit $n's step value."
            },
            "U2_CHANGE_CONF": {
              "offset": "0x68",
              "size": 32,
              "description": "Configuration register for unit $n's step value."
            },
            "U1_CHANGE_CONF": {
              "offset": "0x6C",
              "size": 32,
              "description": "Configuration register for unit $n's step value."
            },
            "U0_CHANGE_CONF": {
              "offset": "0x70",
              "size": 32,
              "description": "Configuration register for unit $n's step value."
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "PCNT version control register"
            }
          },
          "bits": {
            "U%s_CONF0": {
              "FILTER_THRES_U": {
                "bit": 0,
                "description": "This sets the maximum threshold, in APB_CLK cycles, for the filter.\n\nAny pulses with width less than this will be ignored when the filter is enabled.",
                "width": 10
              },
              "FILTER_EN_U": {
                "bit": 10,
                "description": "This is the enable bit for unit %s's input filter."
              },
              "THR_ZERO_EN_U": {
                "bit": 11,
                "description": "This is the enable bit for unit %s's zero comparator."
              },
              "THR_H_LIM_EN_U": {
                "bit": 12,
                "description": "This is the enable bit for unit %s's thr_h_lim comparator. Configures it to enable the high limit interrupt."
              },
              "THR_L_LIM_EN_U": {
                "bit": 13,
                "description": "This is the enable bit for unit %s's thr_l_lim comparator. Configures it to enable the low limit interrupt."
              },
              "THR_THRES0_EN_U": {
                "bit": 14,
                "description": "This is the enable bit for unit %s's thres0 comparator."
              },
              "THR_THRES1_EN_U": {
                "bit": 15,
                "description": "This is the enable bit for unit %s's thres1 comparator."
              },
              "CH0_NEG_MODE_U": {
                "bit": 16,
                "description": "This register sets the behavior when the signal input of channel 0 detects a negative edge.\n\n1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter",
                "width": 2
              },
              "CH0_POS_MODE_U": {
                "bit": 18,
                "description": "This register sets the behavior when the signal input of channel 0 detects a positive edge.\n\n1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter",
                "width": 2
              },
              "CH0_HCTRL_MODE_U": {
                "bit": 20,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification",
                "width": 2
              },
              "CH0_LCTRL_MODE_U": {
                "bit": 22,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification",
                "width": 2
              },
              "CH1_NEG_MODE_U": {
                "bit": 24,
                "description": "This register sets the behavior when the signal input of channel 1 detects a negative edge.\n\n1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter",
                "width": 2
              },
              "CH1_POS_MODE_U": {
                "bit": 26,
                "description": "This register sets the behavior when the signal input of channel 1 detects a positive edge.\n\n1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter",
                "width": 2
              },
              "CH1_HCTRL_MODE_U": {
                "bit": 28,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification",
                "width": 2
              },
              "CH1_LCTRL_MODE_U": {
                "bit": 30,
                "description": "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification",
                "width": 2
              }
            },
            "U%s_CONF1": {
              "CNT_THRES0_U": {
                "bit": 0,
                "description": "This register is used to configure the thres0 value for unit %s.",
                "width": 16
              },
              "CNT_THRES1_U": {
                "bit": 16,
                "description": "This register is used to configure the thres1 value for unit %s.",
                "width": 16
              }
            },
            "U%s_CONF2": {
              "CNT_H_LIM_U": {
                "bit": 0,
                "description": "This register is used to configure the thr_h_lim value for unit %s. When pcnt reaches this value, the counter will be cleared to 0.",
                "width": 16
              },
              "CNT_L_LIM_U": {
                "bit": 16,
                "description": "This register is used to configure the thr_l_lim value for unit %s. When pcnt reaches this value, the counter will be cleared to 0.",
                "width": 16
              }
            },
            "U%s_CNT": {
              "PULSE_CNT_U": {
                "bit": 0,
                "description": "This register stores the current pulse count value for unit %s.",
                "width": 16
              }
            },
            "INT_RAW": {
              "CNT_THR_EVENT_U0_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "INT_ST": {
              "CNT_THR_EVENT_U0_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3_INT_ST": {
                "bit": 3,
                "description": "The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "INT_ENA": {
              "CNT_THR_EVENT_U0_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "INT_CLR": {
              "CNT_THR_EVENT_U0_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt."
              },
              "CNT_THR_EVENT_U1_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt."
              },
              "CNT_THR_EVENT_U2_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt."
              },
              "CNT_THR_EVENT_U3_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt."
              }
            },
            "U%s_STATUS": {
              "CNT_THR_ZERO_MODE_U": {
                "bit": 0,
                "description": "The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse counter decreases from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter is negative. 3: pulse counter is positive.",
                "width": 2
              },
              "CNT_THR_THRES1_LAT_U": {
                "bit": 2,
                "description": "The latched value of thres1 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0: others"
              },
              "CNT_THR_THRES0_LAT_U": {
                "bit": 3,
                "description": "The latched value of thres0 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0: others"
              },
              "CNT_THR_L_LIM_LAT_U": {
                "bit": 4,
                "description": "The latched value of low limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_l_lim and low limit event is valid. 0: others"
              },
              "CNT_THR_H_LIM_LAT_U": {
                "bit": 5,
                "description": "The latched value of high limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_h_lim and high limit event is valid. 0: others"
              },
              "CNT_THR_ZERO_LAT_U": {
                "bit": 6,
                "description": "The latched value of zero threshold event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to 0 and zero threshold event is valid. 0: others"
              }
            },
            "CTRL": {
              "PULSE_CNT_RST_U0": {
                "bit": 0,
                "description": "Set this bit to clear unit 0's counter."
              },
              "CNT_PAUSE_U0": {
                "bit": 1,
                "description": "Set this bit to freeze unit 0's counter."
              },
              "PULSE_CNT_RST_U1": {
                "bit": 2,
                "description": "Set this bit to clear unit 1's counter."
              },
              "CNT_PAUSE_U1": {
                "bit": 3,
                "description": "Set this bit to freeze unit 1's counter."
              },
              "PULSE_CNT_RST_U2": {
                "bit": 4,
                "description": "Set this bit to clear unit 2's counter."
              },
              "CNT_PAUSE_U2": {
                "bit": 5,
                "description": "Set this bit to freeze unit 2's counter."
              },
              "PULSE_CNT_RST_U3": {
                "bit": 6,
                "description": "Set this bit to clear unit 3's counter."
              },
              "CNT_PAUSE_U3": {
                "bit": 7,
                "description": "Set this bit to freeze unit 3's counter."
              },
              "DALTA_CHANGE_EN_U0": {
                "bit": 8,
                "description": "Configures this bit to enable unit 0's step comparator."
              },
              "DALTA_CHANGE_EN_U1": {
                "bit": 9,
                "description": "Configures this bit to enable unit 1's step comparator."
              },
              "DALTA_CHANGE_EN_U2": {
                "bit": 10,
                "description": "Configures this bit to enable unit 2's step comparator."
              },
              "DALTA_CHANGE_EN_U3": {
                "bit": 11,
                "description": "Configures this bit to enable unit 3's step comparator."
              },
              "CLK_EN": {
                "bit": 16,
                "description": "The registers clock gate enable signal of PCNT module. 1: the registers can be read and written by application. 0: the registers can not be read or written by application"
              }
            },
            "U3_CHANGE_CONF": {
              "CNT_STEP_U3": {
                "bit": 0,
                "description": "Configures the step value for unit 3.",
                "width": 16
              },
              "CNT_STEP_LIM_U3": {
                "bit": 16,
                "description": "Configures the step limit value for unit 3.",
                "width": 16
              }
            },
            "U2_CHANGE_CONF": {
              "CNT_STEP_U2": {
                "bit": 0,
                "description": "Configures the step value for unit 2.",
                "width": 16
              },
              "CNT_STEP_LIM_U2": {
                "bit": 16,
                "description": "Configures the step limit value for unit 2.",
                "width": 16
              }
            },
            "U1_CHANGE_CONF": {
              "CNT_STEP_U1": {
                "bit": 0,
                "description": "Configures the step value for unit 1.",
                "width": 16
              },
              "CNT_STEP_LIM_U1": {
                "bit": 16,
                "description": "Configures the step limit value for unit 1.",
                "width": 16
              }
            },
            "U0_CHANGE_CONF": {
              "CNT_STEP_U0": {
                "bit": 0,
                "description": "Configures the step value for unit 0.",
                "width": 16
              },
              "CNT_STEP_LIM_U0": {
                "bit": 16,
                "description": "Configures the step limit value for unit 0.",
                "width": 16
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the PCNT version control register.",
                "width": 32
              }
            }
          }
        },
        "PMU": {
          "instances": [
            {
              "name": "PMU",
              "base": "0x50115000",
              "irq": 6
            }
          ],
          "registers": {
            "HP_ACTIVE_DIG_POWER": {
              "offset": "0x00",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_ICG_HP_FUNC": {
              "offset": "0x04",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_ICG_HP_APB": {
              "offset": "0x08",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_ICG_MODEM": {
              "offset": "0x0C",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_HP_SYS_CNTL": {
              "offset": "0x10",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_HP_CK_POWER": {
              "offset": "0x14",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_BIAS": {
              "offset": "0x18",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_BACKUP": {
              "offset": "0x1C",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_BACKUP_CLK": {
              "offset": "0x20",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_SYSCLK": {
              "offset": "0x24",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_HP_REGULATOR0": {
              "offset": "0x28",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_HP_REGULATOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "need_des"
            },
            "HP_ACTIVE_XTAL": {
              "offset": "0x30",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_DIG_POWER": {
              "offset": "0x34",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_ICG_HP_FUNC": {
              "offset": "0x38",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_ICG_HP_APB": {
              "offset": "0x3C",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_ICG_MODEM": {
              "offset": "0x40",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_HP_SYS_CNTL": {
              "offset": "0x44",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_HP_CK_POWER": {
              "offset": "0x48",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_BIAS": {
              "offset": "0x4C",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_BACKUP": {
              "offset": "0x50",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_BACKUP_CLK": {
              "offset": "0x54",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_SYSCLK": {
              "offset": "0x58",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_HP_REGULATOR0": {
              "offset": "0x5C",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_HP_REGULATOR1": {
              "offset": "0x60",
              "size": 32,
              "description": "need_des"
            },
            "HP_MODEM_XTAL": {
              "offset": "0x64",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_DIG_POWER": {
              "offset": "0x68",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_ICG_HP_FUNC": {
              "offset": "0x6C",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_ICG_HP_APB": {
              "offset": "0x70",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_ICG_MODEM": {
              "offset": "0x74",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_HP_SYS_CNTL": {
              "offset": "0x78",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_HP_CK_POWER": {
              "offset": "0x7C",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_BIAS": {
              "offset": "0x80",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_BACKUP": {
              "offset": "0x84",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_BACKUP_CLK": {
              "offset": "0x88",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_SYSCLK": {
              "offset": "0x8C",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_HP_REGULATOR0": {
              "offset": "0x90",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_HP_REGULATOR1": {
              "offset": "0x94",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_XTAL": {
              "offset": "0x98",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_LP_REGULATOR0": {
              "offset": "0x9C",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_LP_REGULATOR1": {
              "offset": "0xA0",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_LP_DCDC_RESERVE": {
              "offset": "0xA4",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_LP_DIG_POWER": {
              "offset": "0xA8",
              "size": 32,
              "description": "need_des"
            },
            "HP_SLEEP_LP_CK_POWER": {
              "offset": "0xAC",
              "size": 32,
              "description": "need_des"
            },
            "LP_SLEEP_LP_BIAS_RESERVE": {
              "offset": "0xB0",
              "size": 32,
              "description": "need_des"
            },
            "LP_SLEEP_LP_REGULATOR0": {
              "offset": "0xB4",
              "size": 32,
              "description": "need_des"
            },
            "LP_SLEEP_LP_REGULATOR1": {
              "offset": "0xB8",
              "size": 32,
              "description": "need_des"
            },
            "LP_SLEEP_XTAL": {
              "offset": "0xBC",
              "size": 32,
              "description": "need_des"
            },
            "LP_SLEEP_LP_DIG_POWER": {
              "offset": "0xC0",
              "size": 32,
              "description": "need_des"
            },
            "LP_SLEEP_LP_CK_POWER": {
              "offset": "0xC4",
              "size": 32,
              "description": "need_des"
            },
            "LP_SLEEP_BIAS": {
              "offset": "0xC8",
              "size": 32,
              "description": "need_des"
            },
            "IMM_HP_CK_POWER": {
              "offset": "0xCC",
              "size": 32,
              "description": "need_des"
            },
            "IMM_SLEEP_SYSCLK": {
              "offset": "0xD0",
              "size": 32,
              "description": "need_des"
            },
            "IMM_HP_FUNC_ICG": {
              "offset": "0xD4",
              "size": 32,
              "description": "need_des"
            },
            "IMM_HP_APB_ICG": {
              "offset": "0xD8",
              "size": 32,
              "description": "need_des"
            },
            "IMM_MODEM_ICG": {
              "offset": "0xDC",
              "size": 32,
              "description": "need_des"
            },
            "IMM_LP_ICG": {
              "offset": "0xE0",
              "size": 32,
              "description": "need_des"
            },
            "IMM_PAD_HOLD_ALL": {
              "offset": "0xE4",
              "size": 32,
              "description": "need_des"
            },
            "IMM_I2C_ISO": {
              "offset": "0xE8",
              "size": 32,
              "description": "need_des"
            },
            "POWER_WAIT_TIMER0": {
              "offset": "0xEC",
              "size": 32,
              "description": "need_des"
            },
            "POWER_WAIT_TIMER1": {
              "offset": "0xF0",
              "size": 32,
              "description": "need_des"
            },
            "POWER_PD_TOP_CNTL": {
              "offset": "0xF4",
              "size": 32,
              "description": "need_des"
            },
            "POWER_PD_CNNT_CNTL": {
              "offset": "0xF8",
              "size": 32,
              "description": "need_des"
            },
            "POWER_PD_HPMEM_CNTL": {
              "offset": "0xFC",
              "size": 32,
              "description": "need_des"
            },
            "POWER_PD_TOP_MASK": {
              "offset": "0x100",
              "size": 32,
              "description": "need_des"
            },
            "POWER_PD_CNNT_MASK": {
              "offset": "0x104",
              "size": 32,
              "description": "need_des"
            },
            "POWER_PD_HPMEM_MASK": {
              "offset": "0x108",
              "size": 32,
              "description": "need_des"
            },
            "POWER_DCDC_SWITCH": {
              "offset": "0x10C",
              "size": 32,
              "description": "need_des"
            },
            "POWER_PD_LPPERI_CNTL": {
              "offset": "0x110",
              "size": 32,
              "description": "need_des"
            },
            "POWER_PD_LPPERI_MASK": {
              "offset": "0x114",
              "size": 32,
              "description": "need_des"
            },
            "POWER_HP_PAD": {
              "offset": "0x118",
              "size": 32,
              "description": "need_des"
            },
            "POWER_CK_WAIT_CNTL": {
              "offset": "0x11C",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_CNTL0": {
              "offset": "0x120",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_CNTL1": {
              "offset": "0x124",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_CNTL2": {
              "offset": "0x128",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_CNTL3": {
              "offset": "0x12C",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_CNTL4": {
              "offset": "0x130",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_CNTL5": {
              "offset": "0x134",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_CNTL6": {
              "offset": "0x138",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_CNTL7": {
              "offset": "0x13C",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_CNTL8": {
              "offset": "0x140",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_STATUS0": {
              "offset": "0x144",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_STATUS1": {
              "offset": "0x148",
              "size": 32,
              "description": "need_des"
            },
            "SLP_WAKEUP_STATUS2": {
              "offset": "0x14C",
              "size": 32,
              "description": "need_des"
            },
            "HP_CK_POWERON": {
              "offset": "0x150",
              "size": 32,
              "description": "need_des"
            },
            "HP_CK_CNTL": {
              "offset": "0x154",
              "size": 32,
              "description": "need_des"
            },
            "POR_STATUS": {
              "offset": "0x158",
              "size": 32,
              "description": "need_des"
            },
            "RF_PWC": {
              "offset": "0x15C",
              "size": 32,
              "description": "need_des"
            },
            "BACKUP_CFG": {
              "offset": "0x160",
              "size": 32,
              "description": "need_des"
            },
            "INT_RAW": {
              "offset": "0x164",
              "size": 32,
              "description": "need_des"
            },
            "HP_INT_ST": {
              "offset": "0x168",
              "size": 32,
              "description": "need_des"
            },
            "HP_INT_ENA": {
              "offset": "0x16C",
              "size": 32,
              "description": "need_des"
            },
            "HP_INT_CLR": {
              "offset": "0x170",
              "size": 32,
              "description": "need_des"
            },
            "LP_INT_RAW": {
              "offset": "0x174",
              "size": 32,
              "description": "need_des"
            },
            "LP_INT_ST": {
              "offset": "0x178",
              "size": 32,
              "description": "need_des"
            },
            "LP_INT_ENA": {
              "offset": "0x17C",
              "size": 32,
              "description": "need_des"
            },
            "LP_INT_CLR": {
              "offset": "0x180",
              "size": 32,
              "description": "need_des"
            },
            "LP_CPU_PWR0": {
              "offset": "0x184",
              "size": 32,
              "description": "need_des"
            },
            "LP_CPU_PWR1": {
              "offset": "0x188",
              "size": 32,
              "description": "need_des"
            },
            "LP_CPU_PWR2": {
              "offset": "0x18C",
              "size": 32,
              "description": "need_des"
            },
            "LP_CPU_PWR3": {
              "offset": "0x190",
              "size": 32,
              "description": "need_des"
            },
            "LP_CPU_PWR4": {
              "offset": "0x194",
              "size": 32,
              "description": "need_des"
            },
            "LP_CPU_PWR5": {
              "offset": "0x198",
              "size": 32,
              "description": "need_des"
            },
            "HP_LP_CPU_COMM": {
              "offset": "0x19C",
              "size": 32,
              "description": "need_des"
            },
            "HP_REGULATOR_CFG": {
              "offset": "0x1A0",
              "size": 32,
              "description": "need_des"
            },
            "MAIN_STATE": {
              "offset": "0x1A4",
              "size": 32,
              "description": "need_des"
            },
            "PWR_STATE": {
              "offset": "0x1A8",
              "size": 32,
              "description": "need_des"
            },
            "CLK_STATE0": {
              "offset": "0x1AC",
              "size": 32,
              "description": "need_des"
            },
            "CLK_STATE1": {
              "offset": "0x1B0",
              "size": 32,
              "description": "need_des"
            },
            "CLK_STATE2": {
              "offset": "0x1B4",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P0_0P1A": {
              "offset": "0x1B8",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P0_0P1A_ANA": {
              "offset": "0x1BC",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P0_0P2A": {
              "offset": "0x1C0",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P0_0P2A_ANA": {
              "offset": "0x1C4",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P0_0P3A": {
              "offset": "0x1C8",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P0_0P3A_ANA": {
              "offset": "0x1CC",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P1_0P1A": {
              "offset": "0x1D0",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P1_0P1A_ANA": {
              "offset": "0x1D4",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P1_0P2A": {
              "offset": "0x1D8",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P1_0P2A_ANA": {
              "offset": "0x1DC",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P1_0P3A": {
              "offset": "0x1E0",
              "size": 32,
              "description": "need_des"
            },
            "EXT_LDO_P1_0P3A_ANA": {
              "offset": "0x1E4",
              "size": 32,
              "description": "need_des"
            },
            "EXT_WAKEUP_LV": {
              "offset": "0x1E8",
              "size": 32,
              "description": "need_des"
            },
            "EXT_WAKEUP_SEL": {
              "offset": "0x1EC",
              "size": 32,
              "description": "need_des"
            },
            "EXT_WAKEUP_ST": {
              "offset": "0x1F0",
              "size": 32,
              "description": "need_des"
            },
            "EXT_WAKEUP_CNTL": {
              "offset": "0x1F4",
              "size": 32,
              "description": "need_des"
            },
            "SDIO_WAKEUP_CNTL": {
              "offset": "0x1F8",
              "size": 32,
              "description": "need_des"
            },
            "XTAL_SLP": {
              "offset": "0x1FC",
              "size": 32,
              "description": "need_des"
            },
            "CPU_SW_STALL": {
              "offset": "0x200",
              "size": 32,
              "description": "need_des"
            },
            "DCM_CTRL": {
              "offset": "0x204",
              "size": 32,
              "description": "need_des"
            },
            "DCM_WAIT_DELAY": {
              "offset": "0x208",
              "size": 32,
              "description": "need_des"
            },
            "VDDBAT_CFG": {
              "offset": "0x20C",
              "size": 32,
              "description": "need_des"
            },
            "TOUCH_PWR_CNTL": {
              "offset": "0x210",
              "size": 32,
              "description": "need_des"
            },
            "RDN_ECO": {
              "offset": "0x214",
              "size": 32,
              "description": "need_des"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "need_des"
            }
          },
          "bits": {
            "HP_ACTIVE_DIG_POWER": {
              "HP_ACTIVE_DCDC_SWITCH_PD_EN": {
                "bit": 21,
                "description": "need_des"
              },
              "HP_ACTIVE_HP_MEM_DSLP": {
                "bit": 22,
                "description": "need_des"
              },
              "HP_ACTIVE_PD_HP_MEM_PD_EN": {
                "bit": 23,
                "description": "need_des"
              },
              "HP_ACTIVE_PD_CNNT_PD_EN": {
                "bit": 30,
                "description": "need_des"
              },
              "HP_ACTIVE_PD_TOP_PD_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_ACTIVE_ICG_HP_FUNC": {
              "HP_ACTIVE_DIG_ICG_FUNC_EN": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "HP_ACTIVE_ICG_HP_APB": {
              "HP_ACTIVE_DIG_ICG_APB_EN": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "HP_ACTIVE_ICG_MODEM": {
              "HP_ACTIVE_DIG_ICG_MODEM_CODE": {
                "bit": 30,
                "description": "need_des",
                "width": 2
              }
            },
            "HP_ACTIVE_HP_SYS_CNTL": {
              "HP_ACTIVE_HP_POWER_DET_BYPASS": {
                "bit": 23,
                "description": "need_des"
              },
              "HP_ACTIVE_UART_WAKEUP_EN": {
                "bit": 24,
                "description": "need_des"
              },
              "HP_ACTIVE_LP_PAD_HOLD_ALL": {
                "bit": 25,
                "description": "need_des"
              },
              "HP_ACTIVE_HP_PAD_HOLD_ALL": {
                "bit": 26,
                "description": "need_des"
              },
              "HP_ACTIVE_DIG_PAD_SLP_SEL": {
                "bit": 27,
                "description": "need_des"
              },
              "HP_ACTIVE_DIG_PAUSE_WDT": {
                "bit": 28,
                "description": "need_des"
              },
              "HP_ACTIVE_DIG_CPU_STALL": {
                "bit": 29,
                "description": "need_des"
              }
            },
            "HP_ACTIVE_HP_CK_POWER": {
              "HP_ACTIVE_I2C_ISO_EN": {
                "bit": 21,
                "description": "need_des"
              },
              "HP_ACTIVE_I2C_RETENTION": {
                "bit": 22,
                "description": "need_des"
              },
              "HP_ACTIVE_XPD_PLL_I2C": {
                "bit": 23,
                "description": "need_des",
                "width": 4
              },
              "HP_ACTIVE_XPD_PLL": {
                "bit": 27,
                "description": "need_des",
                "width": 4
              }
            },
            "HP_ACTIVE_BIAS": {
              "HP_ACTIVE_DCM_VSET": {
                "bit": 18,
                "description": "need_des",
                "width": 5
              },
              "HP_ACTIVE_DCM_MODE": {
                "bit": 23,
                "description": "need_des",
                "width": 2
              },
              "HP_ACTIVE_XPD_BIAS": {
                "bit": 25,
                "description": "need_des"
              },
              "HP_ACTIVE_DBG_ATTEN": {
                "bit": 26,
                "description": "need_des",
                "width": 4
              },
              "HP_ACTIVE_PD_CUR": {
                "bit": 30,
                "description": "need_des"
              },
              "SLEEP": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_ACTIVE_BACKUP": {
              "HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE": {
                "bit": 4,
                "description": "need_des",
                "width": 2
              },
              "HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE": {
                "bit": 6,
                "description": "need_des",
                "width": 2
              },
              "HP_ACTIVE_RETENTION_MODE": {
                "bit": 10,
                "description": "need_des"
              },
              "HP_SLEEP2ACTIVE_RETENTION_EN": {
                "bit": 11,
                "description": "need_des"
              },
              "HP_MODEM2ACTIVE_RETENTION_EN": {
                "bit": 12,
                "description": "need_des"
              },
              "HP_SLEEP2ACTIVE_BACKUP_CLK_SEL": {
                "bit": 14,
                "description": "need_des",
                "width": 2
              },
              "HP_MODEM2ACTIVE_BACKUP_CLK_SEL": {
                "bit": 16,
                "description": "need_des",
                "width": 2
              },
              "HP_SLEEP2ACTIVE_BACKUP_MODE": {
                "bit": 20,
                "description": "need_des",
                "width": 3
              },
              "HP_MODEM2ACTIVE_BACKUP_MODE": {
                "bit": 23,
                "description": "need_des",
                "width": 3
              },
              "HP_SLEEP2ACTIVE_BACKUP_EN": {
                "bit": 29,
                "description": "need_des"
              },
              "HP_MODEM2ACTIVE_BACKUP_EN": {
                "bit": 30,
                "description": "need_des"
              }
            },
            "HP_ACTIVE_BACKUP_CLK": {
              "HP_ACTIVE_BACKUP_ICG_FUNC_EN": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "HP_ACTIVE_SYSCLK": {
              "HP_ACTIVE_DIG_SYS_CLK_NO_DIV": {
                "bit": 26,
                "description": "need_des"
              },
              "HP_ACTIVE_ICG_SYS_CLOCK_EN": {
                "bit": 27,
                "description": "need_des"
              },
              "HP_ACTIVE_SYS_CLK_SLP_SEL": {
                "bit": 28,
                "description": "need_des"
              },
              "HP_ACTIVE_ICG_SLP_SEL": {
                "bit": 29,
                "description": "need_des"
              },
              "HP_ACTIVE_DIG_SYS_CLK_SEL": {
                "bit": 30,
                "description": "need_des",
                "width": 2
              }
            },
            "HP_ACTIVE_HP_REGULATOR0": {
              "LP_DBIAS_VOL": {
                "bit": 4,
                "description": "need_des",
                "width": 5
              },
              "HP_DBIAS_VOL": {
                "bit": 9,
                "description": "need_des",
                "width": 5
              },
              "DIG_REGULATOR0_DBIAS_SEL": {
                "bit": 14,
                "description": "need_des"
              },
              "DIG_DBIAS_INIT": {
                "bit": 15,
                "description": "need_des"
              },
              "HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD": {
                "bit": 16,
                "description": "need_des"
              },
              "HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD": {
                "bit": 17,
                "description": "need_des"
              },
              "HP_ACTIVE_HP_REGULATOR_XPD": {
                "bit": 18,
                "description": "need_des"
              },
              "HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS": {
                "bit": 19,
                "description": "need_des",
                "width": 4
              },
              "HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS": {
                "bit": 23,
                "description": "need_des",
                "width": 4
              },
              "HP_ACTIVE_HP_REGULATOR_DBIAS": {
                "bit": 27,
                "description": "need_des",
                "width": 5
              }
            },
            "HP_ACTIVE_HP_REGULATOR1": {
              "HP_ACTIVE_HP_REGULATOR_DRV_B": {
                "bit": 26,
                "description": "need_des",
                "width": 6
              }
            },
            "HP_ACTIVE_XTAL": {
              "HP_ACTIVE_XPD_XTAL": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_MODEM_DIG_POWER": {
              "HP_MODEM_DCDC_SWITCH_PD_EN": {
                "bit": 21,
                "description": "need_des"
              },
              "HP_MODEM_HP_MEM_DSLP": {
                "bit": 22,
                "description": "need_des"
              },
              "HP_MODEM_PD_HP_MEM_PD_EN": {
                "bit": 23,
                "description": "need_des",
                "width": 4
              },
              "HP_MODEM_PD_HP_WIFI_PD_EN": {
                "bit": 27,
                "description": "need_des"
              },
              "HP_MODEM_PD_HP_CPU_PD_EN": {
                "bit": 29,
                "description": "need_des"
              },
              "HP_MODEM_PD_CNNT_PD_EN": {
                "bit": 30,
                "description": "need_des"
              },
              "HP_MODEM_PD_TOP_PD_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_MODEM_ICG_HP_FUNC": {
              "HP_MODEM_DIG_ICG_FUNC_EN": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "HP_MODEM_ICG_HP_APB": {
              "HP_MODEM_DIG_ICG_APB_EN": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "HP_MODEM_ICG_MODEM": {
              "HP_MODEM_DIG_ICG_MODEM_CODE": {
                "bit": 30,
                "description": "need_des",
                "width": 2
              }
            },
            "HP_MODEM_HP_SYS_CNTL": {
              "HP_MODEM_HP_POWER_DET_BYPASS": {
                "bit": 23,
                "description": "need_des"
              },
              "HP_MODEM_UART_WAKEUP_EN": {
                "bit": 24,
                "description": "need_des"
              },
              "HP_MODEM_LP_PAD_HOLD_ALL": {
                "bit": 25,
                "description": "need_des"
              },
              "HP_MODEM_HP_PAD_HOLD_ALL": {
                "bit": 26,
                "description": "need_des"
              },
              "HP_MODEM_DIG_PAD_SLP_SEL": {
                "bit": 27,
                "description": "need_des"
              },
              "HP_MODEM_DIG_PAUSE_WDT": {
                "bit": 28,
                "description": "need_des"
              },
              "HP_MODEM_DIG_CPU_STALL": {
                "bit": 29,
                "description": "need_des"
              }
            },
            "HP_MODEM_HP_CK_POWER": {
              "HP_MODEM_I2C_ISO_EN": {
                "bit": 21,
                "description": "need_des"
              },
              "HP_MODEM_I2C_RETENTION": {
                "bit": 22,
                "description": "need_des"
              },
              "HP_MODEM_XPD_PLL_I2C": {
                "bit": 23,
                "description": "need_des",
                "width": 4
              },
              "HP_MODEM_XPD_PLL": {
                "bit": 27,
                "description": "need_des",
                "width": 4
              }
            },
            "HP_MODEM_BIAS": {
              "HP_MODEM_DCM_VSET": {
                "bit": 18,
                "description": "need_des",
                "width": 5
              },
              "HP_MODEM_DCM_MODE": {
                "bit": 23,
                "description": "need_des",
                "width": 2
              },
              "HP_MODEM_XPD_BIAS": {
                "bit": 25,
                "description": "need_des"
              },
              "HP_MODEM_DBG_ATTEN": {
                "bit": 26,
                "description": "need_des",
                "width": 4
              },
              "HP_MODEM_PD_CUR": {
                "bit": 30,
                "description": "need_des"
              },
              "SLEEP": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_MODEM_BACKUP": {
              "HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE": {
                "bit": 4,
                "description": "need_des",
                "width": 2
              },
              "HP_MODEM_RETENTION_MODE": {
                "bit": 10,
                "description": "need_des"
              },
              "HP_SLEEP2MODEM_RETENTION_EN": {
                "bit": 11,
                "description": "need_des"
              },
              "HP_SLEEP2MODEM_BACKUP_CLK_SEL": {
                "bit": 14,
                "description": "need_des",
                "width": 2
              },
              "HP_SLEEP2MODEM_BACKUP_MODE": {
                "bit": 20,
                "description": "need_des",
                "width": 3
              },
              "HP_SLEEP2MODEM_BACKUP_EN": {
                "bit": 29,
                "description": "need_des"
              }
            },
            "HP_MODEM_BACKUP_CLK": {
              "HP_MODEM_BACKUP_ICG_FUNC_EN": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "HP_MODEM_SYSCLK": {
              "HP_MODEM_DIG_SYS_CLK_NO_DIV": {
                "bit": 26,
                "description": "need_des"
              },
              "HP_MODEM_ICG_SYS_CLOCK_EN": {
                "bit": 27,
                "description": "need_des"
              },
              "HP_MODEM_SYS_CLK_SLP_SEL": {
                "bit": 28,
                "description": "need_des"
              },
              "HP_MODEM_ICG_SLP_SEL": {
                "bit": 29,
                "description": "need_des"
              },
              "HP_MODEM_DIG_SYS_CLK_SEL": {
                "bit": 30,
                "description": "need_des",
                "width": 2
              }
            },
            "HP_MODEM_HP_REGULATOR0": {
              "HP_MODEM_HP_REGULATOR_SLP_MEM_XPD": {
                "bit": 16,
                "description": "need_des"
              },
              "HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD": {
                "bit": 17,
                "description": "need_des"
              },
              "HP_MODEM_HP_REGULATOR_XPD": {
                "bit": 18,
                "description": "need_des"
              },
              "HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS": {
                "bit": 19,
                "description": "need_des",
                "width": 4
              },
              "HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS": {
                "bit": 23,
                "description": "need_des",
                "width": 4
              },
              "HP_MODEM_HP_REGULATOR_DBIAS": {
                "bit": 27,
                "description": "need_des",
                "width": 5
              }
            },
            "HP_MODEM_HP_REGULATOR1": {
              "HP_MODEM_HP_REGULATOR_DRV_B": {
                "bit": 8,
                "description": "need_des",
                "width": 24
              }
            },
            "HP_MODEM_XTAL": {
              "HP_MODEM_XPD_XTAL": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_SLEEP_DIG_POWER": {
              "HP_SLEEP_DCDC_SWITCH_PD_EN": {
                "bit": 21,
                "description": "need_des"
              },
              "HP_SLEEP_HP_MEM_DSLP": {
                "bit": 22,
                "description": "need_des"
              },
              "HP_SLEEP_PD_HP_MEM_PD_EN": {
                "bit": 23,
                "description": "need_des"
              },
              "HP_SLEEP_PD_CNNT_PD_EN": {
                "bit": 30,
                "description": "need_des"
              },
              "HP_SLEEP_PD_TOP_PD_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_SLEEP_ICG_HP_FUNC": {
              "HP_SLEEP_DIG_ICG_FUNC_EN": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "HP_SLEEP_ICG_HP_APB": {
              "HP_SLEEP_DIG_ICG_APB_EN": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "HP_SLEEP_ICG_MODEM": {
              "HP_SLEEP_DIG_ICG_MODEM_CODE": {
                "bit": 30,
                "description": "need_des",
                "width": 2
              }
            },
            "HP_SLEEP_HP_SYS_CNTL": {
              "HP_SLEEP_HP_POWER_DET_BYPASS": {
                "bit": 23,
                "description": "need_des"
              },
              "HP_SLEEP_UART_WAKEUP_EN": {
                "bit": 24,
                "description": "need_des"
              },
              "HP_SLEEP_LP_PAD_HOLD_ALL": {
                "bit": 25,
                "description": "need_des"
              },
              "HP_SLEEP_HP_PAD_HOLD_ALL": {
                "bit": 26,
                "description": "need_des"
              },
              "HP_SLEEP_DIG_PAD_SLP_SEL": {
                "bit": 27,
                "description": "need_des"
              },
              "HP_SLEEP_DIG_PAUSE_WDT": {
                "bit": 28,
                "description": "need_des"
              },
              "HP_SLEEP_DIG_CPU_STALL": {
                "bit": 29,
                "description": "need_des"
              }
            },
            "HP_SLEEP_HP_CK_POWER": {
              "HP_SLEEP_I2C_ISO_EN": {
                "bit": 21,
                "description": "need_des"
              },
              "HP_SLEEP_I2C_RETENTION": {
                "bit": 22,
                "description": "need_des"
              },
              "HP_SLEEP_XPD_PLL_I2C": {
                "bit": 23,
                "description": "need_des",
                "width": 4
              },
              "HP_SLEEP_XPD_PLL": {
                "bit": 27,
                "description": "need_des",
                "width": 4
              }
            },
            "HP_SLEEP_BIAS": {
              "HP_SLEEP_DCM_VSET": {
                "bit": 18,
                "description": "need_des",
                "width": 5
              },
              "HP_SLEEP_DCM_MODE": {
                "bit": 23,
                "description": "need_des",
                "width": 2
              },
              "HP_SLEEP_XPD_BIAS": {
                "bit": 25,
                "description": "need_des"
              },
              "HP_SLEEP_DBG_ATTEN": {
                "bit": 26,
                "description": "need_des",
                "width": 4
              },
              "HP_SLEEP_PD_CUR": {
                "bit": 30,
                "description": "need_des"
              },
              "SLEEP": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_SLEEP_BACKUP": {
              "HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE": {
                "bit": 6,
                "description": "need_des",
                "width": 2
              },
              "HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE": {
                "bit": 8,
                "description": "need_des",
                "width": 2
              },
              "HP_SLEEP_RETENTION_MODE": {
                "bit": 10,
                "description": "need_des"
              },
              "HP_MODEM2SLEEP_RETENTION_EN": {
                "bit": 12,
                "description": "need_des"
              },
              "HP_ACTIVE2SLEEP_RETENTION_EN": {
                "bit": 13,
                "description": "need_des"
              },
              "HP_MODEM2SLEEP_BACKUP_CLK_SEL": {
                "bit": 16,
                "description": "need_des",
                "width": 2
              },
              "HP_ACTIVE2SLEEP_BACKUP_CLK_SEL": {
                "bit": 18,
                "description": "need_des",
                "width": 2
              },
              "HP_MODEM2SLEEP_BACKUP_MODE": {
                "bit": 23,
                "description": "need_des",
                "width": 3
              },
              "HP_ACTIVE2SLEEP_BACKUP_MODE": {
                "bit": 26,
                "description": "need_des",
                "width": 3
              },
              "HP_MODEM2SLEEP_BACKUP_EN": {
                "bit": 30,
                "description": "need_des"
              },
              "HP_ACTIVE2SLEEP_BACKUP_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_SLEEP_BACKUP_CLK": {
              "HP_SLEEP_BACKUP_ICG_FUNC_EN": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "HP_SLEEP_SYSCLK": {
              "HP_SLEEP_DIG_SYS_CLK_NO_DIV": {
                "bit": 26,
                "description": "need_des"
              },
              "HP_SLEEP_ICG_SYS_CLOCK_EN": {
                "bit": 27,
                "description": "need_des"
              },
              "HP_SLEEP_SYS_CLK_SLP_SEL": {
                "bit": 28,
                "description": "need_des"
              },
              "HP_SLEEP_ICG_SLP_SEL": {
                "bit": 29,
                "description": "need_des"
              },
              "HP_SLEEP_DIG_SYS_CLK_SEL": {
                "bit": 30,
                "description": "need_des",
                "width": 2
              }
            },
            "HP_SLEEP_HP_REGULATOR0": {
              "HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD": {
                "bit": 16,
                "description": "need_des"
              },
              "HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD": {
                "bit": 17,
                "description": "need_des"
              },
              "HP_SLEEP_HP_REGULATOR_XPD": {
                "bit": 18,
                "description": "need_des"
              },
              "HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS": {
                "bit": 19,
                "description": "need_des",
                "width": 4
              },
              "HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS": {
                "bit": 23,
                "description": "need_des",
                "width": 4
              },
              "HP_SLEEP_HP_REGULATOR_DBIAS": {
                "bit": 27,
                "description": "need_des",
                "width": 5
              }
            },
            "HP_SLEEP_HP_REGULATOR1": {
              "HP_SLEEP_HP_REGULATOR_DRV_B": {
                "bit": 26,
                "description": "need_des",
                "width": 6
              }
            },
            "HP_SLEEP_XTAL": {
              "HP_SLEEP_XPD_XTAL": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_SLEEP_LP_REGULATOR0": {
              "HP_SLEEP_LP_REGULATOR_SLP_XPD": {
                "bit": 21,
                "description": "need_des"
              },
              "HP_SLEEP_LP_REGULATOR_XPD": {
                "bit": 22,
                "description": "need_des"
              },
              "HP_SLEEP_LP_REGULATOR_SLP_DBIAS": {
                "bit": 23,
                "description": "need_des",
                "width": 4
              },
              "HP_SLEEP_LP_REGULATOR_DBIAS": {
                "bit": 27,
                "description": "need_des",
                "width": 5
              }
            },
            "HP_SLEEP_LP_REGULATOR1": {
              "HP_SLEEP_LP_REGULATOR_DRV_B": {
                "bit": 26,
                "description": "need_des",
                "width": 6
              }
            },
            "HP_SLEEP_LP_DCDC_RESERVE": {
              "PMU_HP_SLEEP_LP_DCDC_RESERVE": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "HP_SLEEP_LP_DIG_POWER": {
              "HP_SLEEP_LP_PAD_SLP_SEL": {
                "bit": 26,
                "description": "need_des"
              },
              "HP_SLEEP_BOD_SOURCE_SEL": {
                "bit": 27,
                "description": "need_des"
              },
              "HP_SLEEP_VDDBAT_MODE": {
                "bit": 28,
                "description": "need_des",
                "width": 2
              },
              "HP_SLEEP_LP_MEM_DSLP": {
                "bit": 30,
                "description": "need_des"
              },
              "HP_SLEEP_PD_LP_PERI_PD_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_SLEEP_LP_CK_POWER": {
              "HP_SLEEP_XPD_LPPLL": {
                "bit": 27,
                "description": "need_des"
              },
              "HP_SLEEP_XPD_XTAL32K": {
                "bit": 28,
                "description": "need_des"
              },
              "HP_SLEEP_XPD_RC32K": {
                "bit": 29,
                "description": "need_des"
              },
              "HP_SLEEP_XPD_FOSC_CLK": {
                "bit": 30,
                "description": "need_des"
              },
              "HP_SLEEP_PD_OSC_CLK": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_SLEEP_LP_BIAS_RESERVE": {
              "PMU_LP_SLEEP_LP_BIAS_RESERVE": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "LP_SLEEP_LP_REGULATOR0": {
              "LP_SLEEP_LP_REGULATOR_SLP_XPD": {
                "bit": 21,
                "description": "need_des"
              },
              "LP_SLEEP_LP_REGULATOR_XPD": {
                "bit": 22,
                "description": "need_des"
              },
              "LP_SLEEP_LP_REGULATOR_SLP_DBIAS": {
                "bit": 23,
                "description": "need_des",
                "width": 4
              },
              "LP_SLEEP_LP_REGULATOR_DBIAS": {
                "bit": 27,
                "description": "need_des",
                "width": 5
              }
            },
            "LP_SLEEP_LP_REGULATOR1": {
              "LP_SLEEP_LP_REGULATOR_DRV_B": {
                "bit": 26,
                "description": "need_des",
                "width": 6
              }
            },
            "LP_SLEEP_XTAL": {
              "LP_SLEEP_XPD_XTAL": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_SLEEP_LP_DIG_POWER": {
              "LP_SLEEP_LP_PAD_SLP_SEL": {
                "bit": 26,
                "description": "need_des"
              },
              "LP_SLEEP_BOD_SOURCE_SEL": {
                "bit": 27,
                "description": "need_des"
              },
              "LP_SLEEP_VDDBAT_MODE": {
                "bit": 28,
                "description": "need_des",
                "width": 2
              },
              "LP_SLEEP_LP_MEM_DSLP": {
                "bit": 30,
                "description": "need_des"
              },
              "LP_SLEEP_PD_LP_PERI_PD_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_SLEEP_LP_CK_POWER": {
              "LP_SLEEP_XPD_LPPLL": {
                "bit": 27,
                "description": "need_des"
              },
              "LP_SLEEP_XPD_XTAL32K": {
                "bit": 28,
                "description": "need_des"
              },
              "LP_SLEEP_XPD_RC32K": {
                "bit": 29,
                "description": "need_des"
              },
              "LP_SLEEP_XPD_FOSC_CLK": {
                "bit": 30,
                "description": "need_des"
              },
              "LP_SLEEP_PD_OSC_CLK": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_SLEEP_BIAS": {
              "LP_SLEEP_XPD_BIAS": {
                "bit": 25,
                "description": "need_des"
              },
              "LP_SLEEP_DBG_ATTEN": {
                "bit": 26,
                "description": "need_des",
                "width": 4
              },
              "LP_SLEEP_PD_CUR": {
                "bit": 30,
                "description": "need_des"
              },
              "SLEEP": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "IMM_HP_CK_POWER": {
              "TIE_LOW_CALI_XTAL_ICG": {
                "bit": 0,
                "description": "need_des"
              },
              "TIE_LOW_GLOBAL_PLL_ICG": {
                "bit": 1,
                "description": "need_des",
                "width": 4
              },
              "TIE_LOW_GLOBAL_XTAL_ICG": {
                "bit": 5,
                "description": "need_des"
              },
              "TIE_LOW_I2C_RETENTION": {
                "bit": 6,
                "description": "need_des"
              },
              "TIE_LOW_XPD_PLL_I2C": {
                "bit": 7,
                "description": "need_des",
                "width": 4
              },
              "TIE_LOW_XPD_PLL": {
                "bit": 11,
                "description": "need_des",
                "width": 4
              },
              "TIE_LOW_XPD_XTAL": {
                "bit": 15,
                "description": "need_des"
              },
              "TIE_HIGH_CALI_XTAL_ICG": {
                "bit": 16,
                "description": "need_des"
              },
              "TIE_HIGH_GLOBAL_PLL_ICG": {
                "bit": 17,
                "description": "need_des",
                "width": 4
              },
              "TIE_HIGH_GLOBAL_XTAL_ICG": {
                "bit": 21,
                "description": "need_des"
              },
              "TIE_HIGH_I2C_RETENTION": {
                "bit": 22,
                "description": "need_des"
              },
              "TIE_HIGH_XPD_PLL_I2C": {
                "bit": 23,
                "description": "need_des",
                "width": 4
              },
              "TIE_HIGH_XPD_PLL": {
                "bit": 27,
                "description": "need_des",
                "width": 4
              },
              "TIE_HIGH_XPD_XTAL": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "IMM_SLEEP_SYSCLK": {
              "UPDATE_DIG_ICG_SWITCH": {
                "bit": 28,
                "description": "need_des"
              },
              "TIE_LOW_ICG_SLP_SEL": {
                "bit": 29,
                "description": "need_des"
              },
              "TIE_HIGH_ICG_SLP_SEL": {
                "bit": 30,
                "description": "need_des"
              },
              "UPDATE_DIG_SYS_CLK_SEL": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "IMM_HP_FUNC_ICG": {
              "UPDATE_DIG_ICG_FUNC_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "IMM_HP_APB_ICG": {
              "UPDATE_DIG_ICG_APB_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "IMM_MODEM_ICG": {
              "UPDATE_DIG_ICG_MODEM_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "IMM_LP_ICG": {
              "TIE_LOW_LP_ROOTCLK_SEL": {
                "bit": 30,
                "description": "need_des"
              },
              "TIE_HIGH_LP_ROOTCLK_SEL": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "IMM_PAD_HOLD_ALL": {
              "PAD_SLP_SEL": {
                "bit": 0,
                "description": "need_des"
              },
              "LP_PAD_HOLD_ALL": {
                "bit": 1,
                "description": "need_des"
              },
              "HP_PAD_HOLD_ALL": {
                "bit": 2,
                "description": "need_des"
              },
              "TIE_HIGH_PAD_SLP_SEL": {
                "bit": 26,
                "description": "need_des"
              },
              "TIE_LOW_PAD_SLP_SEL": {
                "bit": 27,
                "description": "need_des"
              },
              "TIE_HIGH_LP_PAD_HOLD_ALL": {
                "bit": 28,
                "description": "need_des"
              },
              "TIE_LOW_LP_PAD_HOLD_ALL": {
                "bit": 29,
                "description": "need_des"
              },
              "TIE_HIGH_HP_PAD_HOLD_ALL": {
                "bit": 30,
                "description": "need_des"
              },
              "TIE_LOW_HP_PAD_HOLD_ALL": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "IMM_I2C_ISO": {
              "TIE_HIGH_I2C_ISO_EN": {
                "bit": 30,
                "description": "need_des"
              },
              "TIE_LOW_I2C_ISO_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "POWER_WAIT_TIMER0": {
              "DG_HP_POWERDOWN_TIMER": {
                "bit": 5,
                "description": "need_des",
                "width": 9
              },
              "DG_HP_POWERUP_TIMER": {
                "bit": 14,
                "description": "need_des",
                "width": 9
              },
              "DG_HP_WAIT_TIMER": {
                "bit": 23,
                "description": "need_des",
                "width": 9
              }
            },
            "POWER_WAIT_TIMER1": {
              "DG_LP_POWERDOWN_TIMER": {
                "bit": 5,
                "description": "need_des",
                "width": 9
              },
              "DG_LP_POWERUP_TIMER": {
                "bit": 14,
                "description": "need_des",
                "width": 9
              },
              "DG_LP_WAIT_TIMER": {
                "bit": 23,
                "description": "need_des",
                "width": 9
              }
            },
            "POWER_PD_TOP_CNTL": {
              "FORCE_TOP_RESET": {
                "bit": 0,
                "description": "need_des"
              },
              "FORCE_TOP_ISO": {
                "bit": 1,
                "description": "need_des"
              },
              "FORCE_TOP_PU": {
                "bit": 2,
                "description": "need_des"
              },
              "FORCE_TOP_NO_RESET": {
                "bit": 3,
                "description": "need_des"
              },
              "FORCE_TOP_NO_ISO": {
                "bit": 4,
                "description": "need_des"
              },
              "FORCE_TOP_PD": {
                "bit": 5,
                "description": "need_des"
              }
            },
            "POWER_PD_CNNT_CNTL": {
              "FORCE_CNNT_RESET": {
                "bit": 0,
                "description": "need_des"
              },
              "FORCE_CNNT_ISO": {
                "bit": 1,
                "description": "need_des"
              },
              "FORCE_CNNT_PU": {
                "bit": 2,
                "description": "need_des"
              },
              "FORCE_CNNT_NO_RESET": {
                "bit": 3,
                "description": "need_des"
              },
              "FORCE_CNNT_NO_ISO": {
                "bit": 4,
                "description": "need_des"
              },
              "FORCE_CNNT_PD": {
                "bit": 5,
                "description": "need_des"
              }
            },
            "POWER_PD_HPMEM_CNTL": {
              "FORCE_HP_MEM_RESET": {
                "bit": 0,
                "description": "need_des"
              },
              "FORCE_HP_MEM_ISO": {
                "bit": 1,
                "description": "need_des"
              },
              "FORCE_HP_MEM_PU": {
                "bit": 2,
                "description": "need_des"
              },
              "FORCE_HP_MEM_NO_RESET": {
                "bit": 3,
                "description": "need_des"
              },
              "FORCE_HP_MEM_NO_ISO": {
                "bit": 4,
                "description": "need_des"
              },
              "FORCE_HP_MEM_PD": {
                "bit": 5,
                "description": "need_des"
              }
            },
            "POWER_PD_TOP_MASK": {
              "XPD_TOP_MASK": {
                "bit": 0,
                "description": "need_des",
                "width": 5
              },
              "PD_TOP_MASK": {
                "bit": 27,
                "description": "need_des",
                "width": 5
              }
            },
            "POWER_PD_CNNT_MASK": {
              "XPD_CNNT_MASK": {
                "bit": 0,
                "description": "need_des",
                "width": 5
              },
              "PD_CNNT_MASK": {
                "bit": 27,
                "description": "need_des",
                "width": 5
              }
            },
            "POWER_PD_HPMEM_MASK": {
              "XPD_HP_MEM_MASK": {
                "bit": 0,
                "description": "need_des",
                "width": 6
              },
              "PD_HP_MEM_MASK": {
                "bit": 26,
                "description": "need_des",
                "width": 6
              }
            },
            "POWER_DCDC_SWITCH": {
              "FORCE_DCDC_SWITCH_PU": {
                "bit": 0,
                "description": "need_des"
              },
              "FORCE_DCDC_SWITCH_PD": {
                "bit": 1,
                "description": "need_des"
              }
            },
            "POWER_PD_LPPERI_CNTL": {
              "FORCE_LP_PERI_RESET": {
                "bit": 0,
                "description": "need_des"
              },
              "FORCE_LP_PERI_ISO": {
                "bit": 1,
                "description": "need_des"
              },
              "FORCE_LP_PERI_PU": {
                "bit": 2,
                "description": "need_des"
              },
              "FORCE_LP_PERI_NO_RESET": {
                "bit": 3,
                "description": "need_des"
              },
              "FORCE_LP_PERI_NO_ISO": {
                "bit": 4,
                "description": "need_des"
              },
              "FORCE_LP_PERI_PD": {
                "bit": 5,
                "description": "need_des"
              }
            },
            "POWER_PD_LPPERI_MASK": {
              "XPD_LP_PERI_MASK": {
                "bit": 0,
                "description": "need_des",
                "width": 5
              },
              "PD_LP_PERI_MASK": {
                "bit": 27,
                "description": "need_des",
                "width": 5
              }
            },
            "POWER_HP_PAD": {
              "FORCE_HP_PAD_NO_ISO_ALL": {
                "bit": 0,
                "description": "need_des"
              },
              "FORCE_HP_PAD_ISO_ALL": {
                "bit": 1,
                "description": "need_des"
              }
            },
            "POWER_CK_WAIT_CNTL": {
              "PMU_WAIT_XTL_STABLE": {
                "bit": 0,
                "description": "need_des",
                "width": 16
              },
              "PMU_WAIT_PLL_STABLE": {
                "bit": 16,
                "description": "need_des",
                "width": 16
              }
            },
            "SLP_WAKEUP_CNTL0": {
              "SLEEP_REQ": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "SLP_WAKEUP_CNTL1": {
              "SLEEP_REJECT_ENA": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              },
              "SLP_REJECT_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "SLP_WAKEUP_CNTL2": {
              "WAKEUP_ENA": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              }
            },
            "SLP_WAKEUP_CNTL3": {
              "LP_MIN_SLP_VAL": {
                "bit": 0,
                "description": "need_des",
                "width": 8
              },
              "HP_MIN_SLP_VAL": {
                "bit": 8,
                "description": "need_des",
                "width": 8
              },
              "SLEEP_PRT_SEL": {
                "bit": 16,
                "description": "need_des",
                "width": 2
              }
            },
            "SLP_WAKEUP_CNTL4": {
              "SLP_REJECT_CAUSE_CLR": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "SLP_WAKEUP_CNTL5": {
              "MODEM_WAIT_TARGET": {
                "bit": 0,
                "description": "need_des",
                "width": 20
              },
              "LP_ANA_WAIT_TARGET": {
                "bit": 24,
                "description": "need_des",
                "width": 8
              }
            },
            "SLP_WAKEUP_CNTL6": {
              "SOC_WAKEUP_WAIT": {
                "bit": 0,
                "description": "need_des",
                "width": 20
              },
              "SOC_WAKEUP_WAIT_CFG": {
                "bit": 30,
                "description": "need_des",
                "width": 2
              }
            },
            "SLP_WAKEUP_CNTL7": {
              "ANA_WAIT_TARGET": {
                "bit": 16,
                "description": "need_des",
                "width": 16
              }
            },
            "SLP_WAKEUP_CNTL8": {
              "LP_LITE_WAKEUP_ENA": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "SLP_WAKEUP_STATUS0": {
              "WAKEUP_CAUSE": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              }
            },
            "SLP_WAKEUP_STATUS1": {
              "REJECT_CAUSE": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              }
            },
            "SLP_WAKEUP_STATUS2": {
              "LP_LITE_WAKEUP_CAUSE": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_CK_POWERON": {
              "I2C_POR_WAIT_TARGET": {
                "bit": 0,
                "description": "need_des",
                "width": 8
              }
            },
            "HP_CK_CNTL": {
              "MODIFY_ICG_CNTL_WAIT": {
                "bit": 0,
                "description": "need_des",
                "width": 8
              },
              "SWITCH_ICG_CNTL_WAIT": {
                "bit": 8,
                "description": "need_des",
                "width": 8
              }
            },
            "POR_STATUS": {
              "POR_DONE": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "RF_PWC": {
              "MSPI_PHY_XPD": {
                "bit": 24,
                "description": "need_des"
              },
              "SDIO_PLL_XPD": {
                "bit": 25,
                "description": "need_des"
              },
              "PERIF_I2C_RSTB": {
                "bit": 26,
                "description": "need_des"
              },
              "XPD_PERIF_I2C": {
                "bit": 27,
                "description": "need_des"
              },
              "XPD_TXRF_I2C": {
                "bit": 28,
                "description": "need_des"
              },
              "XPD_RFRX_PBUS": {
                "bit": 29,
                "description": "need_des"
              },
              "XPD_CKGEN_I2C": {
                "bit": 30,
                "description": "need_des"
              }
            },
            "BACKUP_CFG": {
              "BACKUP_SYS_CLK_NO_DIV": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_RAW": {
              "_0P1A_CNT_TARGET0_REACH_0_HP_INT_RAW": {
                "bit": 14,
                "description": "reg_0p1a_0_counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_0_HP_INT_RAW": {
                "bit": 15,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P1A_CNT_TARGET0_REACH_1_HP_INT_RAW": {
                "bit": 16,
                "description": "reg_0p1a_0 counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_1_HP_INT_RAW": {
                "bit": 17,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_0_HP_INT_RAW": {
                "bit": 18,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_0_HP_INT_RAW": {
                "bit": 19,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_1_HP_INT_RAW": {
                "bit": 20,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_1_HP_INT_RAW": {
                "bit": 21,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_0_HP_INT_RAW": {
                "bit": 22,
                "description": "reg_0p3a_0 counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_0_HP_INT_RAW": {
                "bit": 23,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_1_HP_INT_RAW": {
                "bit": 24,
                "description": "reg_0p3a_0_counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_1_HP_INT_RAW": {
                "bit": 25,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "LP_CPU_EXC_INT_RAW": {
                "bit": 27,
                "description": "need_des"
              },
              "SDIO_IDLE_INT_RAW": {
                "bit": 28,
                "description": "need_des"
              },
              "SW_INT_RAW": {
                "bit": 29,
                "description": "need_des"
              },
              "SOC_SLEEP_REJECT_INT_RAW": {
                "bit": 30,
                "description": "need_des"
              },
              "SOC_WAKEUP_INT_RAW": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_INT_ST": {
              "_0P1A_CNT_TARGET0_REACH_0_HP_INT_ST": {
                "bit": 14,
                "description": "reg_0p1a_0_counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_0_HP_INT_ST": {
                "bit": 15,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P1A_CNT_TARGET0_REACH_1_HP_INT_ST": {
                "bit": 16,
                "description": "reg_0p1a_0 counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_1_HP_INT_ST": {
                "bit": 17,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_0_HP_INT_ST": {
                "bit": 18,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_0_HP_INT_ST": {
                "bit": 19,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_1_HP_INT_ST": {
                "bit": 20,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_1_HP_INT_ST": {
                "bit": 21,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_0_HP_INT_ST": {
                "bit": 22,
                "description": "reg_0p3a_0 counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_0_HP_INT_ST": {
                "bit": 23,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_1_HP_INT_ST": {
                "bit": 24,
                "description": "reg_0p3a_0_counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_1_HP_INT_ST": {
                "bit": 25,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "LP_CPU_EXC_INT_ST": {
                "bit": 27,
                "description": "need_des"
              },
              "SDIO_IDLE_INT_ST": {
                "bit": 28,
                "description": "need_des"
              },
              "SW_INT_ST": {
                "bit": 29,
                "description": "need_des"
              },
              "SOC_SLEEP_REJECT_INT_ST": {
                "bit": 30,
                "description": "need_des"
              },
              "SOC_WAKEUP_INT_ST": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_INT_ENA": {
              "_0P1A_CNT_TARGET0_REACH_0_HP_INT_ENA": {
                "bit": 14,
                "description": "reg_0p1a_0_counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_0_HP_INT_ENA": {
                "bit": 15,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P1A_CNT_TARGET0_REACH_1_HP_INT_ENA": {
                "bit": 16,
                "description": "reg_0p1a_0 counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_1_HP_INT_ENA": {
                "bit": 17,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_0_HP_INT_ENA": {
                "bit": 18,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_0_HP_INT_ENA": {
                "bit": 19,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_1_HP_INT_ENA": {
                "bit": 20,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_1_HP_INT_ENA": {
                "bit": 21,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_0_HP_INT_ENA": {
                "bit": 22,
                "description": "reg_0p3a_0 counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_0_HP_INT_ENA": {
                "bit": 23,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_1_HP_INT_ENA": {
                "bit": 24,
                "description": "reg_0p3a_0_counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_1_HP_INT_ENA": {
                "bit": 25,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "LP_CPU_EXC_INT_ENA": {
                "bit": 27,
                "description": "need_des"
              },
              "SDIO_IDLE_INT_ENA": {
                "bit": 28,
                "description": "need_des"
              },
              "SW_INT_ENA": {
                "bit": 29,
                "description": "need_des"
              },
              "SOC_SLEEP_REJECT_INT_ENA": {
                "bit": 30,
                "description": "need_des"
              },
              "SOC_WAKEUP_INT_ENA": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_INT_CLR": {
              "_0P1A_CNT_TARGET0_REACH_0_HP_INT_CLR": {
                "bit": 14,
                "description": "reg_0p1a_0_counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_0_HP_INT_CLR": {
                "bit": 15,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P1A_CNT_TARGET0_REACH_1_HP_INT_CLR": {
                "bit": 16,
                "description": "reg_0p1a_0 counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_1_HP_INT_CLR": {
                "bit": 17,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_0_HP_INT_CLR": {
                "bit": 18,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_0_HP_INT_CLR": {
                "bit": 19,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_1_HP_INT_CLR": {
                "bit": 20,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_1_HP_INT_CLR": {
                "bit": 21,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_0_HP_INT_CLR": {
                "bit": 22,
                "description": "reg_0p3a_0 counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_0_HP_INT_CLR": {
                "bit": 23,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_1_HP_INT_CLR": {
                "bit": 24,
                "description": "reg_0p3a_0_counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_1_HP_INT_CLR": {
                "bit": 25,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "LP_CPU_EXC_INT_CLR": {
                "bit": 27,
                "description": "need_des"
              },
              "SDIO_IDLE_INT_CLR": {
                "bit": 28,
                "description": "need_des"
              },
              "SW_INT_CLR": {
                "bit": 29,
                "description": "need_des"
              },
              "SOC_SLEEP_REJECT_INT_CLR": {
                "bit": 30,
                "description": "need_des"
              },
              "SOC_WAKEUP_INT_CLR": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_INT_RAW": {
              "LP_CPU_SLEEP_REJECT_INT_RAW": {
                "bit": 13,
                "description": "need_des"
              },
              "_0P1A_CNT_TARGET0_REACH_0_LP_INT_RAW": {
                "bit": 14,
                "description": "reg_0p1a_0_counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_0_LP_INT_RAW": {
                "bit": 15,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P1A_CNT_TARGET0_REACH_1_LP_INT_RAW": {
                "bit": 16,
                "description": "reg_0p1a_0 counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_1_LP_INT_RAW": {
                "bit": 17,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_0_LP_INT_RAW": {
                "bit": 18,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_0_LP_INT_RAW": {
                "bit": 19,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_1_LP_INT_RAW": {
                "bit": 20,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_1_LP_INT_RAW": {
                "bit": 21,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_0_LP_INT_RAW": {
                "bit": 22,
                "description": "reg_0p3a_0 counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_0_LP_INT_RAW": {
                "bit": 23,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_1_LP_INT_RAW": {
                "bit": 24,
                "description": "reg_0p3a_0_counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_1_LP_INT_RAW": {
                "bit": 25,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "LP_CPU_WAKEUP_INT_RAW": {
                "bit": 26,
                "description": "need_des"
              },
              "SLEEP_SWITCH_ACTIVE_END_INT_RAW": {
                "bit": 27,
                "description": "need_des"
              },
              "ACTIVE_SWITCH_SLEEP_END_INT_RAW": {
                "bit": 28,
                "description": "need_des"
              },
              "SLEEP_SWITCH_ACTIVE_START_INT_RAW": {
                "bit": 29,
                "description": "need_des"
              },
              "ACTIVE_SWITCH_SLEEP_START_INT_RAW": {
                "bit": 30,
                "description": "need_des"
              },
              "HP_SW_TRIGGER_INT_RAW": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_INT_ST": {
              "LP_CPU_SLEEP_REJECT_INT_ST": {
                "bit": 13,
                "description": "need_des"
              },
              "_0P1A_CNT_TARGET0_REACH_0_LP_INT_ST": {
                "bit": 14,
                "description": "reg_0p1a_0_counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_0_LP_INT_ST": {
                "bit": 15,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P1A_CNT_TARGET0_REACH_1_LP_INT_ST": {
                "bit": 16,
                "description": "reg_0p1a_0 counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_1_LP_INT_ST": {
                "bit": 17,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_0_LP_INT_ST": {
                "bit": 18,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_0_LP_INT_ST": {
                "bit": 19,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_1_LP_INT_ST": {
                "bit": 20,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_1_LP_INT_ST": {
                "bit": 21,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_0_LP_INT_ST": {
                "bit": 22,
                "description": "reg_0p3a_0 counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_0_LP_INT_ST": {
                "bit": 23,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_1_LP_INT_ST": {
                "bit": 24,
                "description": "reg_0p3a_0_counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_1_LP_INT_ST": {
                "bit": 25,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "LP_CPU_WAKEUP_INT_ST": {
                "bit": 26,
                "description": "need_des"
              },
              "SLEEP_SWITCH_ACTIVE_END_INT_ST": {
                "bit": 27,
                "description": "need_des"
              },
              "ACTIVE_SWITCH_SLEEP_END_INT_ST": {
                "bit": 28,
                "description": "need_des"
              },
              "SLEEP_SWITCH_ACTIVE_START_INT_ST": {
                "bit": 29,
                "description": "need_des"
              },
              "ACTIVE_SWITCH_SLEEP_START_INT_ST": {
                "bit": 30,
                "description": "need_des"
              },
              "HP_SW_TRIGGER_INT_ST": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_INT_ENA": {
              "LP_CPU_SLEEP_REJECT_INT_ENA": {
                "bit": 13,
                "description": "need_des"
              },
              "_0P1A_CNT_TARGET0_REACH_0_LP_INT_ENA": {
                "bit": 14,
                "description": "reg_0p1a_0_counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_0_LP_INT_ENA": {
                "bit": 15,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P1A_CNT_TARGET0_REACH_1_LP_INT_ENA": {
                "bit": 16,
                "description": "reg_0p1a_0 counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_1_LP_INT_ENA": {
                "bit": 17,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_0_LP_INT_ENA": {
                "bit": 18,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_0_LP_INT_ENA": {
                "bit": 19,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_1_LP_INT_ENA": {
                "bit": 20,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_1_LP_INT_ENA": {
                "bit": 21,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_0_LP_INT_ENA": {
                "bit": 22,
                "description": "reg_0p3a_0 counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_0_LP_INT_ENA": {
                "bit": 23,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_1_LP_INT_ENA": {
                "bit": 24,
                "description": "reg_0p3a_0_counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_1_LP_INT_ENA": {
                "bit": 25,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "LP_CPU_WAKEUP_INT_ENA": {
                "bit": 26,
                "description": "need_des"
              },
              "SLEEP_SWITCH_ACTIVE_END_INT_ENA": {
                "bit": 27,
                "description": "need_des"
              },
              "ACTIVE_SWITCH_SLEEP_END_INT_ENA": {
                "bit": 28,
                "description": "need_des"
              },
              "SLEEP_SWITCH_ACTIVE_START_INT_ENA": {
                "bit": 29,
                "description": "need_des"
              },
              "ACTIVE_SWITCH_SLEEP_START_INT_ENA": {
                "bit": 30,
                "description": "need_des"
              },
              "HP_SW_TRIGGER_INT_ENA": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_INT_CLR": {
              "LP_CPU_SLEEP_REJECT_LP_INT_CLR": {
                "bit": 13,
                "description": "need_des"
              },
              "_0P1A_CNT_TARGET0_REACH_0_LP_INT_CLR": {
                "bit": 14,
                "description": "reg_0p1a_0_counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_0_LP_INT_CLR": {
                "bit": 15,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P1A_CNT_TARGET0_REACH_1_LP_INT_CLR": {
                "bit": 16,
                "description": "reg_0p1a_0 counter after xpd reach target0"
              },
              "_0P1A_CNT_TARGET1_REACH_1_LP_INT_CLR": {
                "bit": 17,
                "description": "reg_0p1a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_0_LP_INT_CLR": {
                "bit": 18,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_0_LP_INT_CLR": {
                "bit": 19,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P2A_CNT_TARGET0_REACH_1_LP_INT_CLR": {
                "bit": 20,
                "description": "reg_0p2a_0 counter after xpd reach target0"
              },
              "_0P2A_CNT_TARGET1_REACH_1_LP_INT_CLR": {
                "bit": 21,
                "description": "reg_0p2a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_0_LP_INT_CLR": {
                "bit": 22,
                "description": "reg_0p3a_0 counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_0_LP_INT_CLR": {
                "bit": 23,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "_0P3A_CNT_TARGET0_REACH_1_LP_INT_CLR": {
                "bit": 24,
                "description": "reg_0p3a_0_counter after xpd reach target0"
              },
              "_0P3A_CNT_TARGET1_REACH_1_LP_INT_CLR": {
                "bit": 25,
                "description": "reg_0p3a_1_counter after xpd reach target1"
              },
              "LP_CPU_WAKEUP_INT_CLR": {
                "bit": 26,
                "description": "need_des"
              },
              "SLEEP_SWITCH_ACTIVE_END_INT_CLR": {
                "bit": 27,
                "description": "need_des"
              },
              "ACTIVE_SWITCH_SLEEP_END_INT_CLR": {
                "bit": 28,
                "description": "need_des"
              },
              "SLEEP_SWITCH_ACTIVE_START_INT_CLR": {
                "bit": 29,
                "description": "need_des"
              },
              "ACTIVE_SWITCH_SLEEP_START_INT_CLR": {
                "bit": 30,
                "description": "need_des"
              },
              "HP_SW_TRIGGER_INT_CLR": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_CPU_PWR0": {
              "LP_CPU_WAITI_RDY": {
                "bit": 0,
                "description": "need_des"
              },
              "LP_CPU_STALL_RDY": {
                "bit": 1,
                "description": "need_des"
              },
              "LP_CPU_FORCE_STALL": {
                "bit": 18,
                "description": "need_des"
              },
              "LP_CPU_SLP_WAITI_FLAG_EN": {
                "bit": 19,
                "description": "need_des"
              },
              "LP_CPU_SLP_STALL_FLAG_EN": {
                "bit": 20,
                "description": "need_des"
              },
              "LP_CPU_SLP_STALL_WAIT": {
                "bit": 21,
                "description": "need_des",
                "width": 8
              },
              "LP_CPU_SLP_STALL_EN": {
                "bit": 29,
                "description": "need_des"
              },
              "LP_CPU_SLP_RESET_EN": {
                "bit": 30,
                "description": "need_des"
              },
              "LP_CPU_SLP_BYPASS_INTR_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_CPU_PWR1": {
              "LP_CPU_SLEEP_REQ": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_CPU_PWR2": {
              "LP_CPU_WAKEUP_EN": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              }
            },
            "LP_CPU_PWR3": {
              "LP_CPU_WAKEUP_CAUSE": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              }
            },
            "LP_CPU_PWR4": {
              "LP_CPU_REJECT_EN": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              }
            },
            "LP_CPU_PWR5": {
              "LP_CPU_REJECT_CAUSE": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              }
            },
            "HP_LP_CPU_COMM": {
              "LP_TRIGGER_HP": {
                "bit": 30,
                "description": "need_des"
              },
              "HP_TRIGGER_LP": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "HP_REGULATOR_CFG": {
              "DIG_REGULATOR_EN_CAL": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "MAIN_STATE": {
              "ENABLE_CALI_PMU_CNTL": {
                "bit": 0,
                "description": "need_des"
              },
              "PMU_MAIN_LAST_ST_STATE": {
                "bit": 11,
                "description": "need_des",
                "width": 7
              },
              "PMU_MAIN_TAR_ST_STATE": {
                "bit": 18,
                "description": "need_des",
                "width": 7
              },
              "PMU_MAIN_CUR_ST_STATE": {
                "bit": 25,
                "description": "need_des",
                "width": 7
              }
            },
            "PWR_STATE": {
              "PMU_BACKUP_ST_STATE": {
                "bit": 13,
                "description": "need_des",
                "width": 5
              },
              "PMU_LP_PWR_ST_STATE": {
                "bit": 18,
                "description": "need_des",
                "width": 5
              },
              "PMU_HP_PWR_ST_STATE": {
                "bit": 23,
                "description": "need_des",
                "width": 9
              }
            },
            "CLK_STATE0": {
              "STABLE_XPD_PLL_STATE": {
                "bit": 0,
                "description": "need_des",
                "width": 3
              },
              "STABLE_XPD_XTAL_STATE": {
                "bit": 3,
                "description": "need_des"
              },
              "PMU_ANA_XPD_PLL_I2C_STATE": {
                "bit": 4,
                "description": "need_des",
                "width": 3
              },
              "PMU_SYS_CLK_SLP_SEL_STATE": {
                "bit": 10,
                "description": "need_des"
              },
              "PMU_SYS_CLK_SEL_STATE": {
                "bit": 11,
                "description": "need_des",
                "width": 2
              },
              "PMU_SYS_CLK_NO_DIV_STATE": {
                "bit": 13,
                "description": "need_des"
              },
              "PMU_ICG_SYS_CLK_EN_STATE": {
                "bit": 14,
                "description": "need_des"
              },
              "PMU_ICG_MODEM_SWITCH_STATE": {
                "bit": 15,
                "description": "need_des"
              },
              "PMU_ICG_MODEM_CODE_STATE": {
                "bit": 16,
                "description": "need_des",
                "width": 2
              },
              "PMU_ICG_SLP_SEL_STATE": {
                "bit": 18,
                "description": "need_des"
              },
              "PMU_ICG_GLOBAL_XTAL_STATE": {
                "bit": 19,
                "description": "need_des"
              },
              "PMU_ICG_GLOBAL_PLL_STATE": {
                "bit": 20,
                "description": "need_des",
                "width": 4
              },
              "PMU_ANA_I2C_ISO_EN_STATE": {
                "bit": 24,
                "description": "need_des"
              },
              "PMU_ANA_I2C_RETENTION_STATE": {
                "bit": 25,
                "description": "need_des"
              },
              "PMU_ANA_XPD_PLL_STATE": {
                "bit": 27,
                "description": "need_des",
                "width": 4
              },
              "PMU_ANA_XPD_XTAL_STATE": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "CLK_STATE1": {
              "PMU_ICG_FUNC_EN_STATE": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "CLK_STATE2": {
              "PMU_ICG_APB_EN_STATE": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "EXT_LDO_P0_0P1A": {
              "_0P1A_FORCE_TIEH_SEL_0": {
                "bit": 7,
                "description": "need_des"
              },
              "_0P1A_XPD_0": {
                "bit": 8,
                "description": "need_des"
              },
              "_0P1A_TIEH_SEL_0": {
                "bit": 9,
                "description": "need_des",
                "width": 3
              },
              "_0P1A_TIEH_POS_EN_0": {
                "bit": 12,
                "description": "need_des"
              },
              "_0P1A_TIEH_NEG_EN_0": {
                "bit": 13,
                "description": "need_des"
              },
              "_0P1A_TIEH_0": {
                "bit": 14,
                "description": "need_des"
              },
              "_0P1A_TARGET1_0": {
                "bit": 15,
                "description": "need_des",
                "width": 8
              },
              "_0P1A_TARGET0_0": {
                "bit": 23,
                "description": "need_des",
                "width": 8
              },
              "_0P1A_LDO_CNT_PRESCALER_SEL_0": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "EXT_LDO_P0_0P1A_ANA": {
              "ANA_0P1A_MUL_0": {
                "bit": 23,
                "description": "need_des",
                "width": 3
              },
              "ANA_0P1A_EN_VDET_0": {
                "bit": 26,
                "description": "need_des"
              },
              "ANA_0P1A_EN_CUR_LIM_0": {
                "bit": 27,
                "description": "need_des"
              },
              "ANA_0P1A_DREF_0": {
                "bit": 28,
                "description": "need_des",
                "width": 4
              }
            },
            "EXT_LDO_P0_0P2A": {
              "_0P2A_FORCE_TIEH_SEL_0": {
                "bit": 7,
                "description": "need_des"
              },
              "_0P2A_XPD_0": {
                "bit": 8,
                "description": "need_des"
              },
              "_0P2A_TIEH_SEL_0": {
                "bit": 9,
                "description": "need_des",
                "width": 3
              },
              "_0P2A_TIEH_POS_EN_0": {
                "bit": 12,
                "description": "need_des"
              },
              "_0P2A_TIEH_NEG_EN_0": {
                "bit": 13,
                "description": "need_des"
              },
              "_0P2A_TIEH_0": {
                "bit": 14,
                "description": "need_des"
              },
              "_0P2A_TARGET1_0": {
                "bit": 15,
                "description": "need_des",
                "width": 8
              },
              "_0P2A_TARGET0_0": {
                "bit": 23,
                "description": "need_des",
                "width": 8
              },
              "_0P2A_LDO_CNT_PRESCALER_SEL_0": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "EXT_LDO_P0_0P2A_ANA": {
              "ANA_0P2A_MUL_0": {
                "bit": 23,
                "description": "need_des",
                "width": 3
              },
              "ANA_0P2A_EN_VDET_0": {
                "bit": 26,
                "description": "need_des"
              },
              "ANA_0P2A_EN_CUR_LIM_0": {
                "bit": 27,
                "description": "need_des"
              },
              "ANA_0P2A_DREF_0": {
                "bit": 28,
                "description": "need_des",
                "width": 4
              }
            },
            "EXT_LDO_P0_0P3A": {
              "_0P3A_FORCE_TIEH_SEL_0": {
                "bit": 7,
                "description": "need_des"
              },
              "_0P3A_XPD_0": {
                "bit": 8,
                "description": "need_des"
              },
              "_0P3A_TIEH_SEL_0": {
                "bit": 9,
                "description": "need_des",
                "width": 3
              },
              "_0P3A_TIEH_POS_EN_0": {
                "bit": 12,
                "description": "need_des"
              },
              "_0P3A_TIEH_NEG_EN_0": {
                "bit": 13,
                "description": "need_des"
              },
              "_0P3A_TIEH_0": {
                "bit": 14,
                "description": "need_des"
              },
              "_0P3A_TARGET1_0": {
                "bit": 15,
                "description": "need_des",
                "width": 8
              },
              "_0P3A_TARGET0_0": {
                "bit": 23,
                "description": "need_des",
                "width": 8
              },
              "_0P3A_LDO_CNT_PRESCALER_SEL_0": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "EXT_LDO_P0_0P3A_ANA": {
              "ANA_0P3A_MUL_0": {
                "bit": 23,
                "description": "need_des",
                "width": 3
              },
              "ANA_0P3A_EN_VDET_0": {
                "bit": 26,
                "description": "need_des"
              },
              "ANA_0P3A_EN_CUR_LIM_0": {
                "bit": 27,
                "description": "need_des"
              },
              "ANA_0P3A_DREF_0": {
                "bit": 28,
                "description": "need_des",
                "width": 4
              }
            },
            "EXT_LDO_P1_0P1A": {
              "_0P1A_FORCE_TIEH_SEL_1": {
                "bit": 7,
                "description": "need_des"
              },
              "_0P1A_XPD_1": {
                "bit": 8,
                "description": "need_des"
              },
              "_0P1A_TIEH_SEL_1": {
                "bit": 9,
                "description": "need_des",
                "width": 3
              },
              "_0P1A_TIEH_POS_EN_1": {
                "bit": 12,
                "description": "need_des"
              },
              "_0P1A_TIEH_NEG_EN_1": {
                "bit": 13,
                "description": "need_des"
              },
              "_0P1A_TIEH_1": {
                "bit": 14,
                "description": "need_des"
              },
              "_0P1A_TARGET1_1": {
                "bit": 15,
                "description": "need_des",
                "width": 8
              },
              "_0P1A_TARGET0_1": {
                "bit": 23,
                "description": "need_des",
                "width": 8
              },
              "_0P1A_LDO_CNT_PRESCALER_SEL_1": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "EXT_LDO_P1_0P1A_ANA": {
              "ANA_0P1A_MUL_1": {
                "bit": 23,
                "description": "need_des",
                "width": 3
              },
              "ANA_0P1A_EN_VDET_1": {
                "bit": 26,
                "description": "need_des"
              },
              "ANA_0P1A_EN_CUR_LIM_1": {
                "bit": 27,
                "description": "need_des"
              },
              "ANA_0P1A_DREF_1": {
                "bit": 28,
                "description": "need_des",
                "width": 4
              }
            },
            "EXT_LDO_P1_0P2A": {
              "_0P2A_FORCE_TIEH_SEL_1": {
                "bit": 7,
                "description": "need_des"
              },
              "_0P2A_XPD_1": {
                "bit": 8,
                "description": "need_des"
              },
              "_0P2A_TIEH_SEL_1": {
                "bit": 9,
                "description": "need_des",
                "width": 3
              },
              "_0P2A_TIEH_POS_EN_1": {
                "bit": 12,
                "description": "need_des"
              },
              "_0P2A_TIEH_NEG_EN_1": {
                "bit": 13,
                "description": "need_des"
              },
              "_0P2A_TIEH_1": {
                "bit": 14,
                "description": "need_des"
              },
              "_0P2A_TARGET1_1": {
                "bit": 15,
                "description": "need_des",
                "width": 8
              },
              "_0P2A_TARGET0_1": {
                "bit": 23,
                "description": "need_des",
                "width": 8
              },
              "_0P2A_LDO_CNT_PRESCALER_SEL_1": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "EXT_LDO_P1_0P2A_ANA": {
              "ANA_0P2A_MUL_1": {
                "bit": 23,
                "description": "need_des",
                "width": 3
              },
              "ANA_0P2A_EN_VDET_1": {
                "bit": 26,
                "description": "need_des"
              },
              "ANA_0P2A_EN_CUR_LIM_1": {
                "bit": 27,
                "description": "need_des"
              },
              "ANA_0P2A_DREF_1": {
                "bit": 28,
                "description": "need_des",
                "width": 4
              }
            },
            "EXT_LDO_P1_0P3A": {
              "_0P3A_FORCE_TIEH_SEL_1": {
                "bit": 7,
                "description": "need_des"
              },
              "_0P3A_XPD_1": {
                "bit": 8,
                "description": "need_des"
              },
              "_0P3A_TIEH_SEL_1": {
                "bit": 9,
                "description": "need_des",
                "width": 3
              },
              "_0P3A_TIEH_POS_EN_1": {
                "bit": 12,
                "description": "need_des"
              },
              "_0P3A_TIEH_NEG_EN_1": {
                "bit": 13,
                "description": "need_des"
              },
              "_0P3A_TIEH_1": {
                "bit": 14,
                "description": "need_des"
              },
              "_0P3A_TARGET1_1": {
                "bit": 15,
                "description": "need_des",
                "width": 8
              },
              "_0P3A_TARGET0_1": {
                "bit": 23,
                "description": "need_des",
                "width": 8
              },
              "_0P3A_LDO_CNT_PRESCALER_SEL_1": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "EXT_LDO_P1_0P3A_ANA": {
              "ANA_0P3A_MUL_1": {
                "bit": 23,
                "description": "need_des",
                "width": 3
              },
              "ANA_0P3A_EN_VDET_1": {
                "bit": 26,
                "description": "need_des"
              },
              "ANA_0P3A_EN_CUR_LIM_1": {
                "bit": 27,
                "description": "need_des"
              },
              "ANA_0P3A_DREF_1": {
                "bit": 28,
                "description": "need_des",
                "width": 4
              }
            },
            "EXT_WAKEUP_LV": {
              "EXT_WAKEUP_LV": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "EXT_WAKEUP_SEL": {
              "EXT_WAKEUP_SEL": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "EXT_WAKEUP_ST": {
              "EXT_WAKEUP_STATUS": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "EXT_WAKEUP_CNTL": {
              "EXT_WAKEUP_STATUS_CLR": {
                "bit": 30,
                "description": "need_des"
              },
              "EXT_WAKEUP_FILTER": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "SDIO_WAKEUP_CNTL": {
              "SDIO_ACT_DNUM": {
                "bit": 0,
                "description": "need_des",
                "width": 10
              }
            },
            "XTAL_SLP": {
              "CNT_TARGET": {
                "bit": 16,
                "description": "need_des",
                "width": 16
              }
            },
            "CPU_SW_STALL": {
              "HPCORE1_SW_STALL_CODE": {
                "bit": 16,
                "description": "need_des",
                "width": 8
              },
              "HPCORE0_SW_STALL_CODE": {
                "bit": 24,
                "description": "need_des",
                "width": 8
              }
            },
            "DCM_CTRL": {
              "DCDC_ON_REQ": {
                "bit": 0,
                "description": "SW trigger dcdc on"
              },
              "DCDC_OFF_REQ": {
                "bit": 1,
                "description": "SW trigger dcdc off"
              },
              "DCDC_LIGHTSLP_REQ": {
                "bit": 2,
                "description": "SW trigger dcdc enter lightsleep"
              },
              "DCDC_DEEPSLP_REQ": {
                "bit": 3,
                "description": "SW trigger dcdc enter deepsleep"
              },
              "DCDC_DONE_FORCE": {
                "bit": 7,
                "description": "need_des"
              },
              "DCDC_ON_FORCE_PU": {
                "bit": 8,
                "description": "need_des"
              },
              "DCDC_ON_FORCE_PD": {
                "bit": 9,
                "description": "need_des"
              },
              "DCDC_FB_RES_FORCE_PU": {
                "bit": 10,
                "description": "need_des"
              },
              "DCDC_FB_RES_FORCE_PD": {
                "bit": 11,
                "description": "need_des"
              },
              "DCDC_LS_FORCE_PU": {
                "bit": 12,
                "description": "need_des"
              },
              "DCDC_LS_FORCE_PD": {
                "bit": 13,
                "description": "need_des"
              },
              "DCDC_DS_FORCE_PU": {
                "bit": 14,
                "description": "need_des"
              },
              "DCDC_DS_FORCE_PD": {
                "bit": 15,
                "description": "need_des"
              },
              "DCM_CUR_ST": {
                "bit": 16,
                "description": "need_des",
                "width": 8
              },
              "DCDC_EN_AMUX_TEST": {
                "bit": 29,
                "description": "Enable analog mux to pull PAD TEST_DCDC voltage signal"
              }
            },
            "DCM_WAIT_DELAY": {
              "DCDC_PRE_DELAY": {
                "bit": 0,
                "description": "DCDC pre-on/post off delay",
                "width": 8
              },
              "DCDC_RES_OFF_DELAY": {
                "bit": 8,
                "description": "DCDC fb res off delay",
                "width": 8
              },
              "DCDC_STABLE_DELAY": {
                "bit": 16,
                "description": "DCDC stable delay",
                "width": 10
              }
            },
            "VDDBAT_CFG": {
              "ANA_VDDBAT_MODE": {
                "bit": 0,
                "description": "need_des",
                "width": 2
              },
              "VDDBAT_SW_UPDATE": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "TOUCH_PWR_CNTL": {
              "TOUCH_WAIT_CYCLES": {
                "bit": 5,
                "description": "need_des",
                "width": 9
              },
              "TOUCH_SLEEP_CYCLES": {
                "bit": 14,
                "description": "need_des",
                "width": 16
              },
              "TOUCH_FORCE_DONE": {
                "bit": 30,
                "description": "need_des"
              },
              "TOUCH_SLEEP_TIMER_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "RDN_ECO": {
              "PMU_RDN_ECO_RESULT": {
                "bit": 0,
                "description": "need_des"
              },
              "PMU_RDN_ECO_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "DATE": {
              "PMU_DATE": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              },
              "CLK_EN": {
                "bit": 31,
                "description": "need_des"
              }
            }
          }
        },
        "PPA": {
          "instances": [
            {
              "name": "PPA",
              "base": "0x50087000",
              "irq": 96
            }
          ],
          "registers": {
            "BLEND0_CLUT_DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "CLUT sram data read/write register in background plane of blender"
            },
            "BLEND1_CLUT_DATA": {
              "offset": "0x04",
              "size": 32,
              "description": "CLUT sram data read/write register in foreground plane of blender"
            },
            "CLUT_CONF": {
              "offset": "0x0C",
              "size": 32,
              "description": "CLUT configure register"
            },
            "INT_RAW": {
              "offset": "0x10",
              "size": 32,
              "description": "Raw status interrupt"
            },
            "INT_ST": {
              "offset": "0x14",
              "size": 32,
              "description": "Masked interrupt"
            },
            "INT_ENA": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "SR_COLOR_MODE": {
              "offset": "0x20",
              "size": 32,
              "description": "Scaling and rotating engine color mode register"
            },
            "BLEND_COLOR_MODE": {
              "offset": "0x24",
              "size": 32,
              "description": "blending engine color mode register"
            },
            "SR_BYTE_ORDER": {
              "offset": "0x28",
              "size": 32,
              "description": "Scaling and rotating engine byte order register"
            },
            "BLEND_BYTE_ORDER": {
              "offset": "0x2C",
              "size": 32,
              "description": "Blending engine byte order register"
            },
            "BLEND_TRANS_MODE": {
              "offset": "0x34",
              "size": 32,
              "description": "Blending engine mode configure register"
            },
            "SR_FIX_ALPHA": {
              "offset": "0x38",
              "size": 32,
              "description": "Scaling and rotating engine alpha override register"
            },
            "BLEND_TX_SIZE": {
              "offset": "0x3C",
              "size": 32,
              "description": "Fix pixel filling mode image size register"
            },
            "BLEND_FIX_ALPHA": {
              "offset": "0x40",
              "size": 32,
              "description": "Blending engine alpha override register"
            },
            "BLEND_RGB": {
              "offset": "0x48",
              "size": 32,
              "description": "RGB color register"
            },
            "BLEND_FIX_PIXEL": {
              "offset": "0x4C",
              "size": 32,
              "description": "Blending engine fix pixel register"
            },
            "CK_FG_LOW": {
              "offset": "0x50",
              "size": 32,
              "description": "foreground color key lower threshold"
            },
            "CK_FG_HIGH": {
              "offset": "0x54",
              "size": 32,
              "description": "foreground color key higher threshold"
            },
            "CK_BG_LOW": {
              "offset": "0x58",
              "size": 32,
              "description": "background color key lower threshold"
            },
            "CK_BG_HIGH": {
              "offset": "0x5C",
              "size": 32,
              "description": "background color key higher threshold"
            },
            "CK_DEFAULT": {
              "offset": "0x60",
              "size": 32,
              "description": "default value when foreground and background both in color key range"
            },
            "SR_SCAL_ROTATE": {
              "offset": "0x64",
              "size": 32,
              "description": "Scaling and rotating coefficient register"
            },
            "SR_MEM_PD": {
              "offset": "0x68",
              "size": 32,
              "description": "SR memory power done register"
            },
            "REG_CONF": {
              "offset": "0x6C",
              "size": 32,
              "description": "Register clock enable register"
            },
            "CLUT_CNT": {
              "offset": "0x70",
              "size": 32,
              "description": "BLEND CLUT write counter register"
            },
            "BLEND_ST": {
              "offset": "0x74",
              "size": 32,
              "description": "Blending engine status register"
            },
            "SR_PARAM_ERR_ST": {
              "offset": "0x78",
              "size": 32,
              "description": "Scaling and rotating coefficient error register"
            },
            "SR_STATUS": {
              "offset": "0x7C",
              "size": 32,
              "description": "SR FSM register"
            },
            "ECO_LOW": {
              "offset": "0x80",
              "size": 32,
              "description": "Reserved."
            },
            "ECO_HIGH": {
              "offset": "0x84",
              "size": 32,
              "description": "Reserved."
            },
            "ECO_CELL_CTRL": {
              "offset": "0x88",
              "size": 32,
              "description": "Reserved."
            },
            "SRAM_CTRL": {
              "offset": "0x8C",
              "size": 32,
              "description": "PPA SRAM Control Register"
            },
            "DATE": {
              "offset": "0x100",
              "size": 32,
              "description": "PPA Version register"
            }
          },
          "bits": {
            "BLEND0_CLUT_DATA": {
              "RDWR_WORD_BLEND0_CLUT": {
                "bit": 0,
                "description": "Write and read data to/from CLUT RAM in background plane of blender engine through this field in fifo mode.",
                "width": 32
              }
            },
            "BLEND1_CLUT_DATA": {
              "RDWR_WORD_BLEND1_CLUT": {
                "bit": 0,
                "description": "Write and read data to/from CLUT RAM in foreground plane of blender engine through this field in fifo mode.",
                "width": 32
              }
            },
            "CLUT_CONF": {
              "APB_FIFO_MASK": {
                "bit": 0,
                "description": "1'b0: fifo mode to wr/rd clut0/clut1 RAM through register PPA_SR_CLUT_DATA_REG/PPA_BLEND0_CLUT_DATA_REG/PPA_BLEND1_CLUT_DATA_REG. 1'b1: memory mode to wr/rd sr/blend0/blend1 clut RAM. The bit 11 and 10 of the waddr should be 01 to access sr clut and should be 10 to access blend0 clut and should be 11 to access blend 1 clut in memory mode."
              },
              "BLEND0_CLUT_MEM_RST": {
                "bit": 1,
                "description": "Write 1 then write 0 to this bit to reset BLEND0 CLUT."
              },
              "BLEND1_CLUT_MEM_RST": {
                "bit": 2,
                "description": "Write 1 then write 0 to this bit to reset BLEND1 CLUT."
              },
              "BLEND0_CLUT_MEM_RDADDR_RST": {
                "bit": 3,
                "description": "Write 1 then write 0 to reset the read address of BLEND0 CLUT in fifo mode."
              },
              "BLEND1_CLUT_MEM_RDADDR_RST": {
                "bit": 4,
                "description": "Write 1 then write 0 to reset the read address of BLEND1 CLUT in fifo mode."
              },
              "BLEND0_CLUT_MEM_FORCE_PD": {
                "bit": 5,
                "description": "1: force power down BLEND CLUT memory."
              },
              "BLEND0_CLUT_MEM_FORCE_PU": {
                "bit": 6,
                "description": "1: force power up BLEND CLUT memory."
              },
              "BLEND0_CLUT_MEM_CLK_ENA": {
                "bit": 7,
                "description": "1: Force clock on for BLEND CLUT memory."
              }
            },
            "INT_RAW": {
              "SR_EOF_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when scaling and rotating engine calculate one frame image."
              },
              "BLEND_EOF_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt bit turns to high level when blending engine calculate one frame image."
              },
              "SR_PARAM_CFG_ERR_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt bit turns to high level when the configured scaling and rotating coefficient is wrong. User can check the reasons through register PPA_SR_PARAM_ERR_ST_REG."
              }
            },
            "INT_ST": {
              "SR_EOF_INT_ST": {
                "bit": 0,
                "description": "The raw interrupt status bit for the PPA_SR_EOF_INT interrupt."
              },
              "BLEND_EOF_INT_ST": {
                "bit": 1,
                "description": "The raw interrupt status bit for the PPA_BLEND_EOF_INT interrupt."
              },
              "SR_PARAM_CFG_ERR_INT_ST": {
                "bit": 2,
                "description": "The raw interrupt status bit for the PPA_SR_RX_YSCAL_ERR_INT interrupt."
              }
            },
            "INT_ENA": {
              "SR_EOF_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for the PPA_SR_EOF_INT interrupt."
              },
              "BLEND_EOF_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for the PPA_BLEND_EOF_INT interrupt."
              },
              "SR_PARAM_CFG_ERR_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for the PPA_SR_RX_YSCAL_ERR_INT interrupt."
              }
            },
            "INT_CLR": {
              "SR_EOF_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the PPA_SR_EOF_INT interrupt."
              },
              "BLEND_EOF_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the PPA_BLEND_EOF_INT interrupt."
              },
              "SR_PARAM_CFG_ERR_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the PPA_SR_RX_YSCAL_ERR_INT interrupt."
              }
            },
            "SR_COLOR_MODE": {
              "SR_RX_CM": {
                "bit": 0,
                "description": "The source image color mode for Scaling and Rotating engine Rx. 0: ARGB8888. 1: RGB888. 2: RGB565. 8: YUV420. others: Reserved.",
                "width": 4
              },
              "SR_TX_CM": {
                "bit": 4,
                "description": "The destination image color mode for Scaling and Rotating engine Tx. 0: ARGB8888. 1: RGB888. 2: RGB565. 8: YUV420. others: Reserved.",
                "width": 4
              },
              "YUV_RX_RANGE": {
                "bit": 8,
                "description": "YUV input range when reg_sr_rx_cm is 4'd8. 0: limit range. 1: full range"
              },
              "YUV_TX_RANGE": {
                "bit": 9,
                "description": "YUV output range when reg_sr_tx_cm is 4'd8. 0: limit range. 1: full range"
              },
              "YUV2RGB_PROTOCAL": {
                "bit": 10,
                "description": "YUV to RGB protocal when reg_sr_rx_cm is 4'd8. 0: BT601. 1: BT709"
              },
              "RGB2YUV_PROTOCAL": {
                "bit": 11,
                "description": "RGB to YUV protocal when reg_sr_tx_cm is 4'd8. 0: BT601. 1: BT709"
              }
            },
            "BLEND_COLOR_MODE": {
              "BLEND0_RX_CM": {
                "bit": 0,
                "description": "The source image color mode for background plane. 0: ARGB8888. 1: RGB888. 2: RGB565. 3: Reserved. 4: L8. 5: L4.",
                "width": 4
              },
              "BLEND1_RX_CM": {
                "bit": 4,
                "description": "The source image color mode for foreground plane. 0: ARGB8888. 1: RGB888. 2: RGB565. 3: Reserved. 4: L8. 5: L4. 6: A8. 7: A4.",
                "width": 4
              },
              "BLEND_TX_CM": {
                "bit": 8,
                "description": "The destination image color mode for output of blender. 0: ARGB8888. 1: RGB888. 2: RGB565. 3: Reserved..",
                "width": 4
              }
            },
            "SR_BYTE_ORDER": {
              "SR_RX_BYTE_SWAP_EN": {
                "bit": 0,
                "description": "Set this bit to 1  the data into Rx channel 0 would be swapped in byte. The Byte0 and Byte1 would be swapped while byte 2 and byte 3 would be swappped."
              },
              "SR_RX_RGB_SWAP_EN": {
                "bit": 1,
                "description": "Set this bit to 1  the data into Rx channel 0 would be swapped in rgb. It means rgb would be swap to bgr."
              },
              "SR_MACRO_BK_RO_BYPASS": {
                "bit": 2,
                "description": "Set this bit to 1 to bypass the macro block order function. This function is used to improve efficient accessing external memory."
              }
            },
            "BLEND_BYTE_ORDER": {
              "BLEND0_RX_BYTE_SWAP_EN": {
                "bit": 0,
                "description": "Set this bit to 1  the data into Rx channel 0 would be swapped in byte. The Byte0 and Byte1 would be swapped while byte 2 and byte 3 would be swappped."
              },
              "BLEND1_RX_BYTE_SWAP_EN": {
                "bit": 1,
                "description": "Set this bit to 1  the data into Rx channel 0 would be swapped in byte. The Byte0 and Byte1 would be swapped while byte 2 and byte 3 would be swappped."
              },
              "BLEND0_RX_RGB_SWAP_EN": {
                "bit": 2,
                "description": "Set this bit to 1  the data into Rx channel 0 would be swapped in rgb. It means rgb would be swap to bgr."
              },
              "BLEND1_RX_RGB_SWAP_EN": {
                "bit": 3,
                "description": "Set this bit to 1  the data into Rx channel 0 would be swapped in rgb. It means rgb would be swap to bgr."
              }
            },
            "BLEND_TRANS_MODE": {
              "BLEND_EN": {
                "bit": 0,
                "description": "Set this bit to enable alpha blending."
              },
              "BLEND_BYPASS": {
                "bit": 1,
                "description": "Set this bit to bypass blender. Then background date would be output."
              },
              "BLEND_FIX_PIXEL_FILL_EN": {
                "bit": 2,
                "description": "This bit is used to enable fix pixel filling. When this mode is enable  only Tx channel is work and the output pixel is configured by PPA_OUT_FIX_PIXEL."
              },
              "UPDATE": {
                "bit": 3,
                "description": "Set this bit to update the transfer mode. Only the bit is set  the transfer mode is valid."
              },
              "BLEND_RST": {
                "bit": 4,
                "description": "write 1 then write 0 to reset blending engine."
              }
            },
            "SR_FIX_ALPHA": {
              "SR_RX_FIX_ALPHA": {
                "bit": 0,
                "description": "The value would replace the alpha value in received pixel for Scaling and Rotating engine when PPA_SR_RX_ALPHA_CONF_EN is enabled.",
                "width": 8
              },
              "SR_RX_ALPHA_MOD": {
                "bit": 8,
                "description": "Alpha mode. 0/3: not replace alpha. 1: replace alpha with PPA_SR_FIX_ALPHA. 2: Original alpha multiply with PPA_SR_FIX_ALPHA/256.",
                "width": 2
              },
              "SR_RX_ALPHA_INV": {
                "bit": 10,
                "description": "Set this bit to invert the original alpha value. When RX color mode is RGB565/RGB88. The original alpha value is 255."
              }
            },
            "BLEND_TX_SIZE": {
              "BLEND_HB": {
                "bit": 0,
                "description": "The horizontal width of image block that would be filled in fix pixel filling mode. The unit is pixel",
                "width": 14
              },
              "BLEND_VB": {
                "bit": 14,
                "description": "The vertical width of image block that would be filled in fix pixel filling mode. The unit is pixel",
                "width": 14
              }
            },
            "BLEND_FIX_ALPHA": {
              "BLEND0_RX_FIX_ALPHA": {
                "bit": 0,
                "description": "The value would replace the alpha value in received pixel for background plane of blender when PPA_BLEND0_RX_ALPHA_CONF_EN is enabled.",
                "width": 8
              },
              "BLEND1_RX_FIX_ALPHA": {
                "bit": 8,
                "description": "The value would replace the alpha value in received pixel for foreground plane of blender when PPA_BLEND1_RX_ALPHA_CONF_EN is enabled.",
                "width": 8
              },
              "BLEND0_RX_ALPHA_MOD": {
                "bit": 16,
                "description": "Alpha mode. 0/3: not replace alpha. 1: replace alpha with PPA_SR_FIX_ALPHA. 2: Original alpha multiply with PPA_SR_FIX_ALPHA/256.",
                "width": 2
              },
              "BLEND1_RX_ALPHA_MOD": {
                "bit": 18,
                "description": "Alpha mode. 0/3: not replace alpha. 1: replace alpha with PPA_SR_FIX_ALPHA. 2: Original alpha multiply with PPA_SR_FIX_ALPHA/256.",
                "width": 2
              },
              "BLEND0_RX_ALPHA_INV": {
                "bit": 20,
                "description": "Set this bit to invert the original alpha value. When RX color mode is RGB565/RGB88. The original alpha value is 255."
              },
              "BLEND1_RX_ALPHA_INV": {
                "bit": 21,
                "description": "Set this bit to invert the original alpha value. When RX color mode is RGB565/RGB88. The original alpha value is 255."
              }
            },
            "BLEND_RGB": {
              "BLEND1_RX_B": {
                "bit": 0,
                "description": "blue color for A4/A8 mode.",
                "width": 8
              },
              "BLEND1_RX_G": {
                "bit": 8,
                "description": "green color for A4/A8 mode.",
                "width": 8
              },
              "BLEND1_RX_R": {
                "bit": 16,
                "description": "red color for A4/A8 mode.",
                "width": 8
              }
            },
            "BLEND_FIX_PIXEL": {
              "BLEND_TX_FIX_PIXEL": {
                "bit": 0,
                "description": "The configure fix pixel in fix pixel filling mode for blender engine.",
                "width": 32
              }
            },
            "CK_FG_LOW": {
              "COLORKEY_FG_B_LOW": {
                "bit": 0,
                "description": "color key lower threshold of foreground b channel",
                "width": 8
              },
              "COLORKEY_FG_G_LOW": {
                "bit": 8,
                "description": "color key lower threshold of foreground g channel",
                "width": 8
              },
              "COLORKEY_FG_R_LOW": {
                "bit": 16,
                "description": "color key lower threshold of foreground r channel",
                "width": 8
              }
            },
            "CK_FG_HIGH": {
              "COLORKEY_FG_B_HIGH": {
                "bit": 0,
                "description": "color key higher threshold of foreground b channel",
                "width": 8
              },
              "COLORKEY_FG_G_HIGH": {
                "bit": 8,
                "description": "color key higher threshold of foreground g channel",
                "width": 8
              },
              "COLORKEY_FG_R_HIGH": {
                "bit": 16,
                "description": "color key higher threshold of foreground r channel",
                "width": 8
              }
            },
            "CK_BG_LOW": {
              "COLORKEY_BG_B_LOW": {
                "bit": 0,
                "description": "color key lower threshold of background b channel",
                "width": 8
              },
              "COLORKEY_BG_G_LOW": {
                "bit": 8,
                "description": "color key lower threshold of background g channel",
                "width": 8
              },
              "COLORKEY_BG_R_LOW": {
                "bit": 16,
                "description": "color key lower threshold of background r channel",
                "width": 8
              }
            },
            "CK_BG_HIGH": {
              "COLORKEY_BG_B_HIGH": {
                "bit": 0,
                "description": "color key higher threshold of background b channel",
                "width": 8
              },
              "COLORKEY_BG_G_HIGH": {
                "bit": 8,
                "description": "color key higher threshold of background g channel",
                "width": 8
              },
              "COLORKEY_BG_R_HIGH": {
                "bit": 16,
                "description": "color key higher threshold of background r channel",
                "width": 8
              }
            },
            "CK_DEFAULT": {
              "COLORKEY_DEFAULT_B": {
                "bit": 0,
                "description": "default B channle value of color key",
                "width": 8
              },
              "COLORKEY_DEFAULT_G": {
                "bit": 8,
                "description": "default G channle value of color key",
                "width": 8
              },
              "COLORKEY_DEFAULT_R": {
                "bit": 16,
                "description": "default R channle value of color key",
                "width": 8
              },
              "COLORKEY_FG_BG_REVERSE": {
                "bit": 24,
                "description": "when pixel in bg ck range but not in fg ck range, 0: the result is bg, 1: the result is fg"
              }
            },
            "SR_SCAL_ROTATE": {
              "SR_SCAL_X_INT": {
                "bit": 0,
                "description": "The integrated part of scaling coefficient in X direction.",
                "width": 8
              },
              "SR_SCAL_X_FRAG": {
                "bit": 8,
                "description": "The fragment part of scaling coefficient in X direction.",
                "width": 4
              },
              "SR_SCAL_Y_INT": {
                "bit": 12,
                "description": "The integrated part of scaling coefficient in Y direction.",
                "width": 8
              },
              "SR_SCAL_Y_FRAG": {
                "bit": 20,
                "description": "The fragment part of scaling coefficient in Y direction.",
                "width": 4
              },
              "SR_ROTATE_ANGLE": {
                "bit": 24,
                "description": "The rotate angle. 0: 0 degree. 1: 90 degree. 2: 180 degree. 3: 270 degree.",
                "width": 2
              },
              "SCAL_ROTATE_RST": {
                "bit": 26,
                "description": "Write 1 then write 0 to this bit to reset scaling and rotating engine."
              },
              "SCAL_ROTATE_START": {
                "bit": 27,
                "description": "Write 1 to enable scaling and rotating engine after parameter is configured."
              },
              "SR_MIRROR_X": {
                "bit": 28,
                "description": "Image mirror in X direction. 0: disable, 1: enable"
              },
              "SR_MIRROR_Y": {
                "bit": 29,
                "description": "Image mirror in Y direction. 0: disable, 1: enable"
              }
            },
            "SR_MEM_PD": {
              "SR_MEM_CLK_ENA": {
                "bit": 0,
                "description": "Set this bit to force clock enable of scaling and rotating engine's data memory."
              },
              "SR_MEM_FORCE_PD": {
                "bit": 1,
                "description": "Set this bit to force power down scaling and rotating engine's data memory."
              },
              "SR_MEM_FORCE_PU": {
                "bit": 2,
                "description": "Set this bit to force power up scaling and rotating engine's data memory."
              }
            },
            "REG_CONF": {
              "CLK_EN": {
                "bit": 0,
                "description": "PPA register clock gate enable signal."
              }
            },
            "CLUT_CNT": {
              "BLEND0_CLUT_CNT": {
                "bit": 0,
                "description": "The write data counter of BLEND0 CLUT in fifo mode.",
                "width": 9
              },
              "BLEND1_CLUT_CNT": {
                "bit": 9,
                "description": "The write data counter of BLEND1 CLUT in fifo mode.",
                "width": 9
              }
            },
            "BLEND_ST": {
              "BLEND_SIZE_DIFF_ST": {
                "bit": 0,
                "description": "1: indicate the size of two image is different."
              }
            },
            "SR_PARAM_ERR_ST": {
              "TX_DSCR_VB_ERR_ST": {
                "bit": 0,
                "description": "The error is that the scaled VB plus the offset of Y coordinate in 2DDMA receive descriptor is larger than VA in 2DDMA receive descriptor."
              },
              "TX_DSCR_HB_ERR_ST": {
                "bit": 1,
                "description": "The error is that the scaled HB plus the offset of X coordinate in 2DDMA receive descriptor is larger than HA in 2DDMA receive descriptor."
              },
              "Y_RX_SCAL_EQUAL_0_ERR_ST": {
                "bit": 2,
                "description": "The error is that the PPA_SR_SCAL_Y_INT and PPA_SR_CAL_Y_FRAG both are 0."
              },
              "RX_DSCR_VB_ERR_ST": {
                "bit": 3,
                "description": "The error is that VB in 2DDMA receive descriptor plus the offset of Y coordinate in 2DDMA transmit descriptor is larger than VA in 2DDMA transmit descriptor"
              },
              "YDST_LEN_TOO_SAMLL_ERR_ST": {
                "bit": 4,
                "description": "The error is that the scaled image width is 0. For example.  when source width is 14. scaled value is 1/16. and no rotate operation. then scaled width would be 0 as the result would be floored."
              },
              "YDST_LEN_TOO_LARGE_ERR_ST": {
                "bit": 5,
                "description": "The error is that the scaled width is larger than (2^13 - 1)."
              },
              "X_RX_SCAL_EQUAL_0_ERR_ST": {
                "bit": 6,
                "description": "The error is that the scaled image height is 0."
              },
              "RX_DSCR_HB_ERR_ST": {
                "bit": 7,
                "description": "The error is that the HB in 2DDMA transmit descriptor plus the offset of X coordinate in 2DDMA transmit descriptor is larger than HA in 2DDMA transmit descriptor."
              },
              "XDST_LEN_TOO_SAMLL_ERR_ST": {
                "bit": 8,
                "description": "The error is that the scaled image height is 0. For example.  when source height is 14. scaled value is 1/16. and no rotate operation. then scaled height would be 0 as the result would be floored."
              },
              "XDST_LEN_TOO_LARGE_ERR_ST": {
                "bit": 9,
                "description": "The error is that the scaled image height is larger than (2^13 - 1)."
              },
              "X_YUV420_RX_SCALE_ERR_ST": {
                "bit": 10,
                "description": "The error is that the ha/hb/x param in dma2d descriptor is an odd num when enable yuv420 rx"
              },
              "Y_YUV420_RX_SCALE_ERR_ST": {
                "bit": 11,
                "description": "The error is that the va/vb/y param in dma2d descriptor is an odd num when enable yuv420 rx"
              },
              "X_YUV420_TX_SCALE_ERR_ST": {
                "bit": 12,
                "description": "The error is that the ha/hb/x param in dma2d descriptor is an odd num when enable yuv420 tx"
              },
              "Y_YUV420_TX_SCALE_ERR_ST": {
                "bit": 13,
                "description": "The error is that the va/vb/y param in dma2d descriptor is an odd num when enable yuv420 tx"
              }
            },
            "SR_STATUS": {
              "SR_RX_DSCR_SAMPLE_STATE": {
                "bit": 0,
                "description": "Reserved.",
                "width": 2
              },
              "SR_RX_SCAN_STATE": {
                "bit": 2,
                "description": "Reserved.",
                "width": 2
              },
              "SR_TX_DSCR_SAMPLE_STATE": {
                "bit": 4,
                "description": "Reserved.",
                "width": 2
              },
              "SR_TX_SCAN_STATE": {
                "bit": 6,
                "description": "Reserved.",
                "width": 3
              }
            },
            "ECO_LOW": {
              "RND_ECO_LOW": {
                "bit": 0,
                "description": "Reserved.",
                "width": 32
              }
            },
            "ECO_HIGH": {
              "RND_ECO_HIGH": {
                "bit": 0,
                "description": "Reserved.",
                "width": 32
              }
            },
            "ECO_CELL_CTRL": {
              "RDN_RESULT": {
                "bit": 0,
                "description": "Reserved."
              },
              "RDN_ENA": {
                "bit": 1,
                "description": "Reserved."
              }
            },
            "SRAM_CTRL": {
              "MEM_AUX_CTRL": {
                "bit": 0,
                "description": "Control signals",
                "width": 14
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "register version.",
                "width": 32
              }
            }
          }
        },
        "PVT": {
          "instances": [
            {
              "name": "PVT",
              "base": "0x5009E000"
            }
          ],
          "registers": {
            "PMUP_BITMAP_HIGH0": {
              "offset": "0x00",
              "size": 32,
              "description": "select valid pvt channel"
            },
            "PMUP_BITMAP_HIGH1": {
              "offset": "0x04",
              "size": 32,
              "description": "select valid pvt channel"
            },
            "PMUP_BITMAP_HIGH2": {
              "offset": "0x08",
              "size": 32,
              "description": "select valid pvt channel"
            },
            "PMUP_BITMAP_HIGH3": {
              "offset": "0x0C",
              "size": 32,
              "description": "select valid pvt channel"
            },
            "PMUP_BITMAP_HIGH4": {
              "offset": "0x10",
              "size": 32,
              "description": "select valid pvt channel"
            },
            "PMUP_BITMAP_LOW0": {
              "offset": "0x14",
              "size": 32,
              "description": "select valid pvt channel"
            },
            "PMUP_BITMAP_LOW1": {
              "offset": "0x18",
              "size": 32,
              "description": "select valid pvt channel"
            },
            "PMUP_BITMAP_LOW2": {
              "offset": "0x1C",
              "size": 32,
              "description": "select valid pvt channel"
            },
            "PMUP_BITMAP_LOW3": {
              "offset": "0x20",
              "size": 32,
              "description": "select valid pvt channel"
            },
            "PMUP_BITMAP_LOW4": {
              "offset": "0x24",
              "size": 32,
              "description": "select valid pvt channel"
            },
            "PMUP_DRV_CFG": {
              "offset": "0x28",
              "size": 32,
              "description": "configure pump drv"
            },
            "PMUP_CHANNEL_CFG": {
              "offset": "0x2C",
              "size": 32,
              "description": "configure the code of valid pump channel code"
            },
            "CLK_CFG": {
              "offset": "0x30",
              "size": 32,
              "description": "configure pvt clk"
            },
            "DBIAS_CHANNEL_SEL0": {
              "offset": "0x34",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_CHANNEL_SEL1": {
              "offset": "0x38",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_CHANNEL0_SEL": {
              "offset": "0x3C",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_CHANNEL1_SEL": {
              "offset": "0x40",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_CHANNEL2_SEL": {
              "offset": "0x44",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_CHANNEL3_SEL": {
              "offset": "0x48",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_CHANNEL4_SEL": {
              "offset": "0x4C",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_CMD0": {
              "offset": "0x50",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_CMD1": {
              "offset": "0x54",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_CMD2": {
              "offset": "0x58",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_CMD3": {
              "offset": "0x5C",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_CMD4": {
              "offset": "0x60",
              "size": 32,
              "description": "needs desc"
            },
            "DBIAS_TIMER": {
              "offset": "0x64",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT0_VT0_CONF1": {
              "offset": "0x68",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT1_VT0_CONF1": {
              "offset": "0x6C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT2_VT0_CONF1": {
              "offset": "0x70",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT3_VT0_CONF1": {
              "offset": "0x74",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT0_VT1_CONF1": {
              "offset": "0x78",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT1_VT1_CONF1": {
              "offset": "0x7C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT2_VT1_CONF1": {
              "offset": "0x80",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT3_VT1_CONF1": {
              "offset": "0x84",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT0_VT2_CONF1": {
              "offset": "0x88",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT1_VT2_CONF1": {
              "offset": "0x8C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT2_VT2_CONF1": {
              "offset": "0x90",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT3_VT2_CONF1": {
              "offset": "0x94",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT0_VT0_CONF1": {
              "offset": "0x98",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT1_VT0_CONF1": {
              "offset": "0x9C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT2_VT0_CONF1": {
              "offset": "0xA0",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT3_VT0_CONF1": {
              "offset": "0xA4",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT0_VT1_CONF1": {
              "offset": "0xA8",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT1_VT1_CONF1": {
              "offset": "0xAC",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT2_VT1_CONF1": {
              "offset": "0xB0",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT3_VT1_CONF1": {
              "offset": "0xB4",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT0_VT2_CONF1": {
              "offset": "0xB8",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT1_VT2_CONF1": {
              "offset": "0xBC",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT2_VT2_CONF1": {
              "offset": "0xC0",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT3_VT2_CONF1": {
              "offset": "0xC4",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT0_VT0_CONF1": {
              "offset": "0xC8",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT1_VT0_CONF1": {
              "offset": "0xCC",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT2_VT0_CONF1": {
              "offset": "0xD0",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT3_VT0_CONF1": {
              "offset": "0xD4",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT0_VT1_CONF1": {
              "offset": "0xD8",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT1_VT1_CONF1": {
              "offset": "0xDC",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT2_VT1_CONF1": {
              "offset": "0xE0",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT3_VT1_CONF1": {
              "offset": "0xE4",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT0_VT2_CONF1": {
              "offset": "0xE8",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT1_VT2_CONF1": {
              "offset": "0xEC",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT2_VT2_CONF1": {
              "offset": "0xF0",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT3_VT2_CONF1": {
              "offset": "0xF4",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT0_VT0_CONF1": {
              "offset": "0xF8",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT1_VT0_CONF1": {
              "offset": "0xFC",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT2_VT0_CONF1": {
              "offset": "0x100",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT3_VT0_CONF1": {
              "offset": "0x104",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT0_VT1_CONF1": {
              "offset": "0x108",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT1_VT1_CONF1": {
              "offset": "0x10C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT2_VT1_CONF1": {
              "offset": "0x110",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT3_VT1_CONF1": {
              "offset": "0x114",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT0_VT2_CONF1": {
              "offset": "0x118",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT1_VT2_CONF1": {
              "offset": "0x11C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT2_VT2_CONF1": {
              "offset": "0x120",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT3_VT2_CONF1": {
              "offset": "0x124",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT0_VT0_CONF2": {
              "offset": "0x128",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT1_VT0_CONF2": {
              "offset": "0x12C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT2_VT0_CONF2": {
              "offset": "0x130",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT3_VT0_CONF2": {
              "offset": "0x134",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT0_VT1_CONF2": {
              "offset": "0x138",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT1_VT1_CONF2": {
              "offset": "0x13C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT2_VT1_CONF2": {
              "offset": "0x140",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT3_VT1_CONF2": {
              "offset": "0x144",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT0_VT2_CONF2": {
              "offset": "0x148",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT1_VT2_CONF2": {
              "offset": "0x14C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT2_VT2_CONF2": {
              "offset": "0x150",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE0_UNIT3_VT2_CONF2": {
              "offset": "0x154",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT0_VT0_CONF2": {
              "offset": "0x158",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT1_VT0_CONF2": {
              "offset": "0x15C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT2_VT0_CONF2": {
              "offset": "0x160",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT3_VT0_CONF2": {
              "offset": "0x164",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT0_VT1_CONF2": {
              "offset": "0x168",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT1_VT1_CONF2": {
              "offset": "0x16C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT2_VT1_CONF2": {
              "offset": "0x170",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT3_VT1_CONF2": {
              "offset": "0x174",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT0_VT2_CONF2": {
              "offset": "0x178",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT1_VT2_CONF2": {
              "offset": "0x17C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT2_VT2_CONF2": {
              "offset": "0x180",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE1_UNIT3_VT2_CONF2": {
              "offset": "0x184",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT0_VT0_CONF2": {
              "offset": "0x188",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT1_VT0_CONF2": {
              "offset": "0x18C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT2_VT0_CONF2": {
              "offset": "0x190",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT3_VT0_CONF2": {
              "offset": "0x194",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT0_VT1_CONF2": {
              "offset": "0x198",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT1_VT1_CONF2": {
              "offset": "0x19C",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT2_VT1_CONF2": {
              "offset": "0x1A0",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT3_VT1_CONF2": {
              "offset": "0x1A4",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT0_VT2_CONF2": {
              "offset": "0x1A8",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT1_VT2_CONF2": {
              "offset": "0x1AC",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT2_VT2_CONF2": {
              "offset": "0x1B0",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE2_UNIT3_VT2_CONF2": {
              "offset": "0x1B4",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT0_VT0_CONF2": {
              "offset": "0x1B8",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT1_VT0_CONF2": {
              "offset": "0x1BC",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT2_VT0_CONF2": {
              "offset": "0x1C0",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT3_VT0_CONF2": {
              "offset": "0x1C4",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT0_VT1_CONF2": {
              "offset": "0x1C8",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT1_VT1_CONF2": {
              "offset": "0x1CC",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT2_VT1_CONF2": {
              "offset": "0x1D0",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT3_VT1_CONF2": {
              "offset": "0x1D4",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT0_VT2_CONF2": {
              "offset": "0x1D8",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT1_VT2_CONF2": {
              "offset": "0x1DC",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT2_VT2_CONF2": {
              "offset": "0x1E0",
              "size": 32,
              "description": "needs desc"
            },
            "COMB_PD_SITE3_UNIT3_VT2_CONF2": {
              "offset": "0x1E4",
              "size": 32,
              "description": "needs desc"
            },
            "VALUE_UPDATE": {
              "offset": "0x1E8",
              "size": 32,
              "description": "needs field desc"
            },
            "DATE": {
              "offset": "0xFFC",
              "size": 32,
              "description": "version register"
            }
          },
          "bits": {
            "PMUP_BITMAP_HIGH0": {
              "PUMP_BITMAP_HIGH0": {
                "bit": 0,
                "description": "select valid high channel0",
                "width": 32
              }
            },
            "PMUP_BITMAP_HIGH1": {
              "PUMP_BITMAP_HIGH1": {
                "bit": 0,
                "description": "select valid high channel1",
                "width": 32
              }
            },
            "PMUP_BITMAP_HIGH2": {
              "PUMP_BITMAP_HIGH2": {
                "bit": 0,
                "description": "select valid high channel2",
                "width": 32
              }
            },
            "PMUP_BITMAP_HIGH3": {
              "PUMP_BITMAP_HIGH3": {
                "bit": 0,
                "description": "select valid high channel3",
                "width": 32
              }
            },
            "PMUP_BITMAP_HIGH4": {
              "PUMP_BITMAP_HIGH4": {
                "bit": 0,
                "description": "select valid high channel4",
                "width": 32
              }
            },
            "PMUP_BITMAP_LOW0": {
              "PUMP_BITMAP_LOW0": {
                "bit": 0,
                "description": "select valid low channel0",
                "width": 32
              }
            },
            "PMUP_BITMAP_LOW1": {
              "PUMP_BITMAP_LOW1": {
                "bit": 0,
                "description": "select valid low channel1",
                "width": 32
              }
            },
            "PMUP_BITMAP_LOW2": {
              "PUMP_BITMAP_LOW2": {
                "bit": 0,
                "description": "select valid low channel2",
                "width": 32
              }
            },
            "PMUP_BITMAP_LOW3": {
              "PUMP_BITMAP_LOW3": {
                "bit": 0,
                "description": "select valid low channel3",
                "width": 32
              }
            },
            "PMUP_BITMAP_LOW4": {
              "PUMP_BITMAP_LOW4": {
                "bit": 0,
                "description": "select valid low channel4",
                "width": 32
              }
            },
            "PMUP_DRV_CFG": {
              "PUMP_EN": {
                "bit": 9,
                "description": "configure pvt charge xpd"
              },
              "CLK_EN": {
                "bit": 10,
                "description": "force register clken"
              },
              "PUMP_DRV4": {
                "bit": 11,
                "description": "configure cmd4 drv",
                "width": 4
              },
              "PUMP_DRV3": {
                "bit": 15,
                "description": "configure cmd3 drv",
                "width": 4
              },
              "PUMP_DRV2": {
                "bit": 19,
                "description": "configure cmd2 drv",
                "width": 4
              },
              "PUMP_DRV1": {
                "bit": 23,
                "description": "configure cmd1 drv",
                "width": 4
              },
              "PUMP_DRV0": {
                "bit": 27,
                "description": "configure cmd0 drv",
                "width": 4
              }
            },
            "PMUP_CHANNEL_CFG": {
              "PUMP_CHANNEL_CODE4": {
                "bit": 7,
                "description": "configure cmd4 code",
                "width": 5
              },
              "PUMP_CHANNEL_CODE3": {
                "bit": 12,
                "description": "configure cmd3 code",
                "width": 5
              },
              "PUMP_CHANNEL_CODE2": {
                "bit": 17,
                "description": "configure cmd2 code",
                "width": 5
              },
              "PUMP_CHANNEL_CODE1": {
                "bit": 22,
                "description": "configure cmd1 code",
                "width": 5
              },
              "PUMP_CHANNEL_CODE0": {
                "bit": 27,
                "description": "configure cmd0 code",
                "width": 5
              }
            },
            "CLK_CFG": {
              "PUMP_CLK_DIV_NUM": {
                "bit": 0,
                "description": "needs field desc",
                "width": 8
              },
              "MONITOR_CLK_PVT_EN": {
                "bit": 8,
                "description": "needs field desc"
              },
              "CLK_SEL": {
                "bit": 31,
                "description": "select pvt clk"
              }
            },
            "DBIAS_CHANNEL_SEL0": {
              "DBIAS_CHANNEL3_SEL": {
                "bit": 4,
                "description": "needs field desc",
                "width": 7
              },
              "DBIAS_CHANNEL2_SEL": {
                "bit": 11,
                "description": "needs field desc",
                "width": 7
              },
              "DBIAS_CHANNEL1_SEL": {
                "bit": 18,
                "description": "needs field desc",
                "width": 7
              },
              "DBIAS_CHANNEL0_SEL": {
                "bit": 25,
                "description": "needs field desc",
                "width": 7
              }
            },
            "DBIAS_CHANNEL_SEL1": {
              "DBIAS_CHANNEL4_SEL": {
                "bit": 25,
                "description": "needs field desc",
                "width": 7
              }
            },
            "DBIAS_CHANNEL0_SEL": {
              "DBIAS_CHANNEL0_CFG": {
                "bit": 0,
                "description": "needs field desc",
                "width": 17
              }
            },
            "DBIAS_CHANNEL1_SEL": {
              "DBIAS_CHANNEL1_CFG": {
                "bit": 0,
                "description": "needs field desc",
                "width": 17
              }
            },
            "DBIAS_CHANNEL2_SEL": {
              "DBIAS_CHANNEL2_CFG": {
                "bit": 0,
                "description": "needs field desc",
                "width": 17
              }
            },
            "DBIAS_CHANNEL3_SEL": {
              "DBIAS_CHANNEL3_CFG": {
                "bit": 0,
                "description": "needs field desc",
                "width": 17
              }
            },
            "DBIAS_CHANNEL4_SEL": {
              "DBIAS_CHANNEL4_CFG": {
                "bit": 0,
                "description": "needs field desc",
                "width": 17
              }
            },
            "DBIAS_CMD0": {
              "DBIAS_CMD0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 17
              }
            },
            "DBIAS_CMD1": {
              "DBIAS_CMD1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 17
              }
            },
            "DBIAS_CMD2": {
              "DBIAS_CMD2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 17
              }
            },
            "DBIAS_CMD3": {
              "DBIAS_CMD3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 17
              }
            },
            "DBIAS_CMD4": {
              "DBIAS_CMD4": {
                "bit": 0,
                "description": "needs field desc",
                "width": 17
              }
            },
            "DBIAS_TIMER": {
              "TIMER_TARGET": {
                "bit": 15,
                "description": "needs field desc",
                "width": 16
              },
              "TIMER_EN": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT0_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE0_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE0_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE0_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE0_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT1_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE0_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE0_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE0_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE0_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT2_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE0_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE0_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE0_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE0_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT3_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE0_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE0_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE0_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE0_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT0_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE0_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE0_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE0_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE0_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT1_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE0_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE0_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE0_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE0_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT2_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE0_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE0_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE0_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE0_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT3_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE0_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE0_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE0_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE0_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT0_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE0_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE0_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE0_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE0_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT1_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE0_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE0_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE0_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE0_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT2_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE0_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE0_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE0_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE0_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT3_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE0_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE0_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE0_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE0_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT0_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE1_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE1_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE1_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE1_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT1_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE1_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE1_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE1_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE1_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT2_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE1_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE1_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE1_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE1_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT3_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE1_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE1_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE1_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE1_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT0_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE1_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE1_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE1_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE1_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT1_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE1_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE1_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE1_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE1_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT2_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE1_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE1_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE1_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE1_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT3_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE1_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE1_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE1_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE1_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT0_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE1_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE1_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE1_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE1_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT1_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE1_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE1_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE1_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE1_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT2_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE1_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE1_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE1_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE1_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE1_UNIT3_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE1_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE1_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE1_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE1_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT0_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE2_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE2_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE2_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE2_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT1_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE2_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE2_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE2_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE2_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT2_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE2_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE2_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE2_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE2_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT3_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE2_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE2_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE2_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE2_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT0_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE2_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE2_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE2_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE2_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT1_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE2_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE2_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE2_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE2_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT2_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE2_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE2_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE2_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE2_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT3_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE2_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE2_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE2_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE2_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT0_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE2_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE2_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE2_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE2_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT1_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE2_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE2_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE2_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE2_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT2_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE2_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE2_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE2_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE2_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE2_UNIT3_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE2_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE2_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE2_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE2_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT0_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE3_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE3_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE3_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE3_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT1_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE3_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE3_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE3_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE3_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT2_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE3_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE3_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE3_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE3_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT3_VT0_CONF1": {
              "MONITOR_EN_VT0_PD_SITE3_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT0_PD_SITE3_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT0_PD_SITE3_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT0_PD_SITE3_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT0_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE3_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE3_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE3_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE3_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT1_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE3_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE3_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE3_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE3_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT2_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE3_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE3_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE3_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE3_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT3_VT1_CONF1": {
              "MONITOR_EN_VT1_PD_SITE3_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT1_PD_SITE3_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT1_PD_SITE3_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT1_PD_SITE3_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT0_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE3_UNIT0": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT0": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE3_UNIT0": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE3_UNIT0": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE3_UNIT0": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT1_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE3_UNIT1": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT1": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE3_UNIT1": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE3_UNIT1": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE3_UNIT1": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT2_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE3_UNIT2": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT2": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE3_UNIT2": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE3_UNIT2": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE3_UNIT2": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE3_UNIT3_VT2_CONF1": {
              "MONITOR_EN_VT2_PD_SITE3_UNIT3": {
                "bit": 0,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT3": {
                "bit": 1,
                "description": "needs field desc"
              },
              "DELAY_LIMIT_VT2_PD_SITE3_UNIT3": {
                "bit": 2,
                "description": "needs field desc",
                "width": 8
              },
              "DELAY_NUM_O_VT2_PD_SITE3_UNIT3": {
                "bit": 23,
                "description": "needs field desc",
                "width": 8
              },
              "TIMING_ERR_VT2_PD_SITE3_UNIT3": {
                "bit": 31,
                "description": "needs field desc"
              }
            },
            "COMB_PD_SITE0_UNIT0_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE0_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE0_UNIT1_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE0_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE0_UNIT2_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE0_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE0_UNIT3_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE0_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE0_UNIT0_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE0_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE0_UNIT1_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE0_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE0_UNIT2_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE0_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE0_UNIT3_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE0_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE0_UNIT0_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE0_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE0_UNIT1_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE0_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE0_UNIT2_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE0_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE0_UNIT3_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE0_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT0_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE1_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT1_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE1_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT2_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE1_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT3_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE1_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT0_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE1_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT1_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE1_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT2_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE1_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT3_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE1_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT0_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE1_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT1_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE1_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT2_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE1_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE1_UNIT3_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE1_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT0_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE2_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT1_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE2_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT2_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE2_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT3_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE2_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT0_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE2_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT1_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE2_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT2_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE2_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT3_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE2_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT0_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE2_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT1_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE2_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT2_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE2_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE2_UNIT3_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE2_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT0_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE3_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT1_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE3_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT2_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE3_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT3_VT0_CONF2": {
              "MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT0_PD_SITE3_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT0_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE3_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT1_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE3_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT2_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE3_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT3_VT1_CONF2": {
              "MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT1_PD_SITE3_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT0_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT0": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE3_UNIT0": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT0": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT1_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT1": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE3_UNIT1": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT1": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT2_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT2": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE3_UNIT2": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT2": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "COMB_PD_SITE3_UNIT3_VT2_CONF2": {
              "MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT3": {
                "bit": 0,
                "description": "needs field desc",
                "width": 2
              },
              "DELAY_OVF_VT2_PD_SITE3_UNIT3": {
                "bit": 15,
                "description": "needs field desc"
              },
              "TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT3": {
                "bit": 16,
                "description": "needs field desc",
                "width": 16
              }
            },
            "VALUE_UPDATE": {
              "VALUE_UPDATE": {
                "bit": 0,
                "description": "needs field desc"
              },
              "BYPASS": {
                "bit": 1,
                "description": "needs field desc"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "version register",
                "width": 32
              }
            }
          }
        },
        "RMT": {
          "instances": [
            {
              "name": "RMT",
              "base": "0x500D4000",
              "irq": 43
            }
          ],
          "registers": {
            "TX_CH%sDATA": {
              "offset": "0x00",
              "size": 32,
              "description": "The read and write  data register for CHANNEL%s by apb fifo access."
            },
            "RX_CH%sDATA": {
              "offset": "0x10",
              "size": 32,
              "description": "The read and write  data register for CHANNEL$n by apb fifo access."
            },
            "TX_CH%sCONF0": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel %s configure register 0"
            },
            "RX_CH%sCONF0": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel %s configure register 0"
            },
            "RX_CH%sCONF1": {
              "offset": "0x34",
              "size": 32,
              "description": "Channel %s configure register 1"
            },
            "TX_CH%sSTATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Channel %s status register"
            },
            "RX_CH%sSTATUS": {
              "offset": "0x60",
              "size": 32,
              "description": "Channel %s status register"
            },
            "INT_RAW": {
              "offset": "0x70",
              "size": 32,
              "description": "Raw interrupt status"
            },
            "INT_ST": {
              "offset": "0x74",
              "size": 32,
              "description": "Masked interrupt status"
            },
            "INT_ENA": {
              "offset": "0x78",
              "size": 32,
              "description": "Interrupt enable bits"
            },
            "INT_CLR": {
              "offset": "0x7C",
              "size": 32,
              "description": "Interrupt clear bits"
            },
            "CH%sCARRIER_DUTY": {
              "offset": "0x80",
              "size": 32,
              "description": "Channel %s duty cycle configuration register"
            },
            "CH%s_RX_CARRIER_RM": {
              "offset": "0x90",
              "size": 32,
              "description": "Channel %s carrier remove register"
            },
            "CH%s_TX_LIM": {
              "offset": "0xA0",
              "size": 32,
              "description": "Channel %s Tx event configuration register"
            },
            "CH%s_RX_LIM": {
              "offset": "0xB0",
              "size": 32,
              "description": "Channel %s Rx event configuration register"
            },
            "SYS_CONF": {
              "offset": "0xC0",
              "size": 32,
              "description": "RMT apb configuration register"
            },
            "TX_SIM": {
              "offset": "0xC4",
              "size": 32,
              "description": "RMT TX synchronous register"
            },
            "REF_CNT_RST": {
              "offset": "0xC8",
              "size": 32,
              "description": "RMT clock divider reset register"
            },
            "DATE": {
              "offset": "0xCC",
              "size": 32,
              "description": "RMT version register"
            }
          },
          "bits": {
            "TX_CH%sDATA": {
              "CHDATA": {
                "bit": 0,
                "description": "Read and write data for channel %s via APB FIFO.",
                "width": 32
              }
            },
            "RX_CH%sDATA": {
              "CHDATA": {
                "bit": 0,
                "description": "Read and write data for channel 0 via APB FIFO.",
                "width": 32
              }
            },
            "TX_CH%sCONF0": {
              "TX_START_CH0": {
                "bit": 0,
                "description": "Set this bit to start sending data on CHANNEL%s."
              },
              "MEM_RD_RST_CH0": {
                "bit": 1,
                "description": "Set this bit to reset read ram address for CHANNEL%s by accessing transmitter."
              },
              "APB_MEM_RST_CH0": {
                "bit": 2,
                "description": "Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo."
              },
              "TX_CONTI_MODE_CH0": {
                "bit": 3,
                "description": "Set this bit to restart transmission  from the first data to the last data in CHANNEL%s."
              },
              "MEM_TX_WRAP_EN_CH0": {
                "bit": 4,
                "description": "This is the channel %s enable bit for wraparound mode: it will resume sending at the start when the data to be sent is more than its memory size."
              },
              "IDLE_OUT_LV_CH0": {
                "bit": 5,
                "description": "This bit configures the level of output signal in CHANNEL%s when the latter is in IDLE state."
              },
              "IDLE_OUT_EN_CH0": {
                "bit": 6,
                "description": "This is the output enable-control bit for CHANNEL%s in IDLE state."
              },
              "TX_STOP_CH0": {
                "bit": 7,
                "description": "Set this bit to stop the transmitter of CHANNEL%s sending data out."
              },
              "DIV_CNT_CH0": {
                "bit": 8,
                "description": "This register is used to configure the divider for clock of CHANNEL%s.",
                "width": 8
              },
              "MEM_SIZE_CH0": {
                "bit": 16,
                "description": "This register is used to configure the maximum size of memory allocated to CHANNEL%s.",
                "width": 4
              },
              "CARRIER_EFF_EN_CH0": {
                "bit": 20,
                "description": "1: Add carrier modulation on the output signal only at the send data state for CHANNEL%s. 0: Add carrier modulation on the output signal at all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1."
              },
              "CARRIER_EN_CH0": {
                "bit": 21,
                "description": "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              },
              "CARRIER_OUT_LV_CH0": {
                "bit": 22,
                "description": "This bit is used to configure the position of carrier wave for CHANNEL%s.1'h0: add carrier wave on low level.1'h1: add carrier wave on high level."
              },
              "AFIFO_RST_CH0": {
                "bit": 23,
                "description": "Reserved"
              },
              "CONF_UPDATE_CH0": {
                "bit": 24,
                "description": "synchronization bit for CHANNEL%s"
              }
            },
            "RX_CH%sCONF0": {
              "DIV_CNT_CH4": {
                "bit": 0,
                "description": "This register is used to configure the divider for clock of CHANNEL%s.",
                "width": 8
              },
              "IDLE_THRES_CH4": {
                "bit": 8,
                "description": "When no edge is detected on the input signal and continuous clock cycles is longer than this register value, received process is finished.",
                "width": 15
              },
              "MEM_SIZE_CH4": {
                "bit": 24,
                "description": "This register is used to configure the maximum size of memory allocated to CHANNEL%s.",
                "width": 4
              },
              "CARRIER_EN_CH4": {
                "bit": 28,
                "description": "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              },
              "CARRIER_OUT_LV_CH4": {
                "bit": 29,
                "description": "This bit is used to configure the position of carrier wave for CHANNEL%s.1'h0: add carrier wave on low level.1'h1: add carrier wave on high level."
              }
            },
            "RX_CH%sCONF1": {
              "RX_EN_CH4": {
                "bit": 0,
                "description": "Set this bit to enable receiver to receive data on CHANNEL%s."
              },
              "MEM_WR_RST_CH4": {
                "bit": 1,
                "description": "Set this bit to reset write ram address for CHANNEL%s by accessing receiver."
              },
              "APB_MEM_RST_CH4": {
                "bit": 2,
                "description": "Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo."
              },
              "MEM_OWNER_CH4": {
                "bit": 3,
                "description": "This register marks the ownership of CHANNEL%s's ram block.1'h1: Receiver is using the ram. 1'h0: APB bus is using the ram."
              },
              "RX_FILTER_EN_CH4": {
                "bit": 4,
                "description": "This is the receive filter's enable bit for CHANNEL%s."
              },
              "RX_FILTER_THRES_CH4": {
                "bit": 5,
                "description": "Ignores the input pulse when its width is smaller than this register value in APB clock periods (in receive mode).",
                "width": 8
              },
              "MEM_RX_WRAP_EN_CH4": {
                "bit": 13,
                "description": "This is the channel %s enable bit for wraparound mode: it will resume receiving at the start when the data to be received is more than its memory size."
              },
              "AFIFO_RST_CH4": {
                "bit": 14,
                "description": "Reserved"
              },
              "CONF_UPDATE_CH4": {
                "bit": 15,
                "description": "synchronization bit for CHANNEL%s"
              }
            },
            "TX_CH%sSTATUS": {
              "MEM_RADDR_EX_CH0": {
                "bit": 0,
                "description": "This register records the memory address offset when transmitter of CHANNEL%s is using the RAM.",
                "width": 10
              },
              "APB_MEM_WADDR_CH0": {
                "bit": 11,
                "description": "This register records the memory address offset when writes RAM over APB bus.",
                "width": 10
              },
              "STATE_CH0": {
                "bit": 22,
                "description": "This register records the FSM status of CHANNEL%s.",
                "width": 3
              },
              "MEM_EMPTY_CH0": {
                "bit": 25,
                "description": "This status bit will be set when the data to be set is more than memory size and the wraparound mode is disabled."
              },
              "APB_MEM_WR_ERR_CH0": {
                "bit": 26,
                "description": "This status bit will be set if the offset address out of memory size when writes via APB bus."
              }
            },
            "RX_CH%sSTATUS": {
              "MEM_WADDR_EX_CH4": {
                "bit": 0,
                "description": "This register records the memory address offset when receiver of CHANNEL%s is using the RAM.",
                "width": 10
              },
              "APB_MEM_RADDR_CH4": {
                "bit": 11,
                "description": "This register records the memory address offset when reads RAM over APB bus.",
                "width": 10
              },
              "STATE_CH4": {
                "bit": 22,
                "description": "This register records the FSM status of CHANNEL%s.",
                "width": 3
              },
              "MEM_OWNER_ERR_CH4": {
                "bit": 25,
                "description": "This status bit will be set when the ownership of memory block is wrong."
              },
              "MEM_FULL_CH4": {
                "bit": 26,
                "description": "This status bit will be set if the receiver receives more data than the memory size."
              },
              "APB_MEM_RD_ERR_CH4": {
                "bit": 27,
                "description": "This status bit will be set if the offset address out of memory size when reads via APB bus."
              }
            },
            "INT_RAW": {
              "CH0_TX_END_INT_RAW": {
                "bit": 0,
                "description": "The interrupt raw bit for CHANNEL0. Triggered when transmission done."
              },
              "CH1_TX_END_INT_RAW": {
                "bit": 1,
                "description": "The interrupt raw bit for CHANNEL1. Triggered when transmission done."
              },
              "CH2_TX_END_INT_RAW": {
                "bit": 2,
                "description": "The interrupt raw bit for CHANNEL2. Triggered when transmission done."
              },
              "CH3_TX_END_INT_RAW": {
                "bit": 3,
                "description": "The interrupt raw bit for CHANNEL3. Triggered when transmission done."
              },
              "TX_CH0_ERR_INT_RAW": {
                "bit": 4,
                "description": "The interrupt raw bit for CHANNEL0. Triggered when error occurs."
              },
              "TX_CH1_ERR_INT_RAW": {
                "bit": 5,
                "description": "The interrupt raw bit for CHANNEL1. Triggered when error occurs."
              },
              "TX_CH2_ERR_INT_RAW": {
                "bit": 6,
                "description": "The interrupt raw bit for CHANNEL2. Triggered when error occurs."
              },
              "TX_CH3_ERR_INT_RAW": {
                "bit": 7,
                "description": "The interrupt raw bit for CHANNEL3. Triggered when error occurs."
              },
              "CH0_TX_THR_EVENT_INT_RAW": {
                "bit": 8,
                "description": "The interrupt raw bit for CHANNEL0. Triggered when transmitter sent more data than configured value."
              },
              "CH1_TX_THR_EVENT_INT_RAW": {
                "bit": 9,
                "description": "The interrupt raw bit for CHANNEL1. Triggered when transmitter sent more data than configured value."
              },
              "CH2_TX_THR_EVENT_INT_RAW": {
                "bit": 10,
                "description": "The interrupt raw bit for CHANNEL2. Triggered when transmitter sent more data than configured value."
              },
              "CH3_TX_THR_EVENT_INT_RAW": {
                "bit": 11,
                "description": "The interrupt raw bit for CHANNEL3. Triggered when transmitter sent more data than configured value."
              },
              "CH0_TX_LOOP_INT_RAW": {
                "bit": 12,
                "description": "The interrupt raw bit for CHANNEL0. Triggered when the loop count reaches the configured threshold value."
              },
              "CH1_TX_LOOP_INT_RAW": {
                "bit": 13,
                "description": "The interrupt raw bit for CHANNEL1. Triggered when the loop count reaches the configured threshold value."
              },
              "CH2_TX_LOOP_INT_RAW": {
                "bit": 14,
                "description": "The interrupt raw bit for CHANNEL2. Triggered when the loop count reaches the configured threshold value."
              },
              "CH3_TX_LOOP_INT_RAW": {
                "bit": 15,
                "description": "The interrupt raw bit for CHANNEL3. Triggered when the loop count reaches the configured threshold value."
              },
              "CH4_RX_END_INT_RAW": {
                "bit": 16,
                "description": "The interrupt raw bit for CHANNEL4. Triggered when reception done."
              },
              "CH5_RX_END_INT_RAW": {
                "bit": 17,
                "description": "The interrupt raw bit for CHANNEL5. Triggered when reception done."
              },
              "CH6_RX_END_INT_RAW": {
                "bit": 18,
                "description": "The interrupt raw bit for CHANNEL6. Triggered when reception done."
              },
              "CH7_RX_END_INT_RAW": {
                "bit": 19,
                "description": "The interrupt raw bit for CHANNEL7. Triggered when reception done."
              },
              "RX_CH4_ERR_INT_RAW": {
                "bit": 20,
                "description": "The interrupt raw bit for CHANNEL4. Triggered when error occurs."
              },
              "RX_CH5_ERR_INT_RAW": {
                "bit": 21,
                "description": "The interrupt raw bit for CHANNEL5. Triggered when error occurs."
              },
              "RX_CH6_ERR_INT_RAW": {
                "bit": 22,
                "description": "The interrupt raw bit for CHANNEL6. Triggered when error occurs."
              },
              "RX_CH7_ERR_INT_RAW": {
                "bit": 23,
                "description": "The interrupt raw bit for CHANNEL7. Triggered when error occurs."
              },
              "CH4_RX_THR_EVENT_INT_RAW": {
                "bit": 24,
                "description": "The interrupt raw bit for CHANNEL4. Triggered when receiver receive more data than configured value."
              },
              "CH5_RX_THR_EVENT_INT_RAW": {
                "bit": 25,
                "description": "The interrupt raw bit for CHANNEL5. Triggered when receiver receive more data than configured value."
              },
              "CH6_RX_THR_EVENT_INT_RAW": {
                "bit": 26,
                "description": "The interrupt raw bit for CHANNEL6. Triggered when receiver receive more data than configured value."
              },
              "CH7_RX_THR_EVENT_INT_RAW": {
                "bit": 27,
                "description": "The interrupt raw bit for CHANNEL7. Triggered when receiver receive more data than configured value."
              },
              "TX_CH3_DMA_ACCESS_FAIL_INT_RAW": {
                "bit": 28,
                "description": "The interrupt raw bit for CHANNEL3. Triggered when dma accessing CHANNEL3 fails."
              },
              "RX_CH7_DMA_ACCESS_FAIL_INT_RAW": {
                "bit": 29,
                "description": "The interrupt raw bit for CHANNEL7. Triggered when dma accessing CHANNEL7 fails."
              }
            },
            "INT_ST": {
              "CH0_TX_END_INT_ST": {
                "bit": 0,
                "description": "The masked interrupt status bit for CH0_TX_END_INT."
              },
              "CH1_TX_END_INT_ST": {
                "bit": 1,
                "description": "The masked interrupt status bit for CH1_TX_END_INT."
              },
              "CH2_TX_END_INT_ST": {
                "bit": 2,
                "description": "The masked interrupt status bit for CH2_TX_END_INT."
              },
              "CH3_TX_END_INT_ST": {
                "bit": 3,
                "description": "The masked interrupt status bit for CH3_TX_END_INT."
              },
              "TX_CH0_ERR_INT_ST": {
                "bit": 4,
                "description": "The masked interrupt status bit for CH0_ERR_INT."
              },
              "TX_CH1_ERR_INT_ST": {
                "bit": 5,
                "description": "The masked interrupt status bit for CH1_ERR_INT."
              },
              "TX_CH2_ERR_INT_ST": {
                "bit": 6,
                "description": "The masked interrupt status bit for CH2_ERR_INT."
              },
              "TX_CH3_ERR_INT_ST": {
                "bit": 7,
                "description": "The masked interrupt status bit for CH3_ERR_INT."
              },
              "CH0_TX_THR_EVENT_INT_ST": {
                "bit": 8,
                "description": "The masked interrupt status bit for CH0_TX_THR_EVENT_INT."
              },
              "CH1_TX_THR_EVENT_INT_ST": {
                "bit": 9,
                "description": "The masked interrupt status bit for CH1_TX_THR_EVENT_INT."
              },
              "CH2_TX_THR_EVENT_INT_ST": {
                "bit": 10,
                "description": "The masked interrupt status bit for CH2_TX_THR_EVENT_INT."
              },
              "CH3_TX_THR_EVENT_INT_ST": {
                "bit": 11,
                "description": "The masked interrupt status bit for CH3_TX_THR_EVENT_INT."
              },
              "CH0_TX_LOOP_INT_ST": {
                "bit": 12,
                "description": "The masked interrupt status bit for CH0_TX_LOOP_INT."
              },
              "CH1_TX_LOOP_INT_ST": {
                "bit": 13,
                "description": "The masked interrupt status bit for CH1_TX_LOOP_INT."
              },
              "CH2_TX_LOOP_INT_ST": {
                "bit": 14,
                "description": "The masked interrupt status bit for CH2_TX_LOOP_INT."
              },
              "CH3_TX_LOOP_INT_ST": {
                "bit": 15,
                "description": "The masked interrupt status bit for CH3_TX_LOOP_INT."
              },
              "CH4_RX_END_INT_ST": {
                "bit": 16,
                "description": "The masked interrupt status bit for CH4_RX_END_INT."
              },
              "CH5_RX_END_INT_ST": {
                "bit": 17,
                "description": "The masked interrupt status bit for CH5_RX_END_INT."
              },
              "CH6_RX_END_INT_ST": {
                "bit": 18,
                "description": "The masked interrupt status bit for CH6_RX_END_INT."
              },
              "CH7_RX_END_INT_ST": {
                "bit": 19,
                "description": "The masked interrupt status bit for CH7_RX_END_INT."
              },
              "RX_CH4_ERR_INT_ST": {
                "bit": 20,
                "description": "The masked interrupt status bit for CH4_ERR_INT."
              },
              "RX_CH5_ERR_INT_ST": {
                "bit": 21,
                "description": "The masked interrupt status bit for CH5_ERR_INT."
              },
              "RX_CH6_ERR_INT_ST": {
                "bit": 22,
                "description": "The masked interrupt status bit for CH6_ERR_INT."
              },
              "RX_CH7_ERR_INT_ST": {
                "bit": 23,
                "description": "The masked interrupt status bit for CH7_ERR_INT."
              },
              "CH4_RX_THR_EVENT_INT_ST": {
                "bit": 24,
                "description": "The masked interrupt status bit for CH4_RX_THR_EVENT_INT."
              },
              "CH5_RX_THR_EVENT_INT_ST": {
                "bit": 25,
                "description": "The masked interrupt status bit for CH5_RX_THR_EVENT_INT."
              },
              "CH6_RX_THR_EVENT_INT_ST": {
                "bit": 26,
                "description": "The masked interrupt status bit for CH6_RX_THR_EVENT_INT."
              },
              "CH7_RX_THR_EVENT_INT_ST": {
                "bit": 27,
                "description": "The masked interrupt status bit for CH7_RX_THR_EVENT_INT."
              },
              "TX_CH3_DMA_ACCESS_FAIL_INT_ST": {
                "bit": 28,
                "description": "The masked interrupt status bit for  CH3_DMA_ACCESS_FAIL_INT."
              },
              "RX_CH7_DMA_ACCESS_FAIL_INT_ST": {
                "bit": 29,
                "description": "The masked interrupt status bit for  CH7_DMA_ACCESS_FAIL_INT."
              }
            },
            "INT_ENA": {
              "CH0_TX_END_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for CH0_TX_END_INT."
              },
              "CH1_TX_END_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for CH1_TX_END_INT."
              },
              "CH2_TX_END_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for CH2_TX_END_INT."
              },
              "CH3_TX_END_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit for CH3_TX_END_INT."
              },
              "TX_CH0_ERR_INT_ENA": {
                "bit": 4,
                "description": "The interrupt enable bit for CH0_ERR_INT."
              },
              "TX_CH1_ERR_INT_ENA": {
                "bit": 5,
                "description": "The interrupt enable bit for CH1_ERR_INT."
              },
              "TX_CH2_ERR_INT_ENA": {
                "bit": 6,
                "description": "The interrupt enable bit for CH2_ERR_INT."
              },
              "TX_CH3_ERR_INT_ENA": {
                "bit": 7,
                "description": "The interrupt enable bit for CH3_ERR_INT."
              },
              "CH0_TX_THR_EVENT_INT_ENA": {
                "bit": 8,
                "description": "The interrupt enable bit for CH0_TX_THR_EVENT_INT."
              },
              "CH1_TX_THR_EVENT_INT_ENA": {
                "bit": 9,
                "description": "The interrupt enable bit for CH1_TX_THR_EVENT_INT."
              },
              "CH2_TX_THR_EVENT_INT_ENA": {
                "bit": 10,
                "description": "The interrupt enable bit for CH2_TX_THR_EVENT_INT."
              },
              "CH3_TX_THR_EVENT_INT_ENA": {
                "bit": 11,
                "description": "The interrupt enable bit for CH3_TX_THR_EVENT_INT."
              },
              "CH0_TX_LOOP_INT_ENA": {
                "bit": 12,
                "description": "The interrupt enable bit for CH0_TX_LOOP_INT."
              },
              "CH1_TX_LOOP_INT_ENA": {
                "bit": 13,
                "description": "The interrupt enable bit for CH1_TX_LOOP_INT."
              },
              "CH2_TX_LOOP_INT_ENA": {
                "bit": 14,
                "description": "The interrupt enable bit for CH2_TX_LOOP_INT."
              },
              "CH3_TX_LOOP_INT_ENA": {
                "bit": 15,
                "description": "The interrupt enable bit for CH3_TX_LOOP_INT."
              },
              "CH4_RX_END_INT_ENA": {
                "bit": 16,
                "description": "The interrupt enable bit for CH4_RX_END_INT."
              },
              "CH5_RX_END_INT_ENA": {
                "bit": 17,
                "description": "The interrupt enable bit for CH5_RX_END_INT."
              },
              "CH6_RX_END_INT_ENA": {
                "bit": 18,
                "description": "The interrupt enable bit for CH6_RX_END_INT."
              },
              "CH7_RX_END_INT_ENA": {
                "bit": 19,
                "description": "The interrupt enable bit for CH7_RX_END_INT."
              },
              "CH4_ERR_INT_ENA": {
                "bit": 20,
                "description": "The interrupt enable bit for CH4_ERR_INT."
              },
              "CH5_ERR_INT_ENA": {
                "bit": 21,
                "description": "The interrupt enable bit for CH5_ERR_INT."
              },
              "CH6_ERR_INT_ENA": {
                "bit": 22,
                "description": "The interrupt enable bit for CH6_ERR_INT."
              },
              "CH7_ERR_INT_ENA": {
                "bit": 23,
                "description": "The interrupt enable bit for CH7_ERR_INT."
              },
              "CH4_RX_THR_EVENT_INT_ENA": {
                "bit": 24,
                "description": "The interrupt enable bit for CH4_RX_THR_EVENT_INT."
              },
              "CH5_RX_THR_EVENT_INT_ENA": {
                "bit": 25,
                "description": "The interrupt enable bit for CH5_RX_THR_EVENT_INT."
              },
              "CH6_RX_THR_EVENT_INT_ENA": {
                "bit": 26,
                "description": "The interrupt enable bit for CH6_RX_THR_EVENT_INT."
              },
              "CH7_RX_THR_EVENT_INT_ENA": {
                "bit": 27,
                "description": "The interrupt enable bit for CH7_RX_THR_EVENT_INT."
              },
              "TX_CH3_DMA_ACCESS_FAIL_INT_ENA": {
                "bit": 28,
                "description": "The interrupt enable bit for CH3_DMA_ACCESS_FAIL_INT."
              },
              "RX_CH7_DMA_ACCESS_FAIL_INT_ENA": {
                "bit": 29,
                "description": "The interrupt enable bit for CH7_DMA_ACCESS_FAIL_INT."
              }
            },
            "INT_CLR": {
              "CH0_TX_END_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear theCH0_TX_END_INT interrupt."
              },
              "CH1_TX_END_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear theCH1_TX_END_INT interrupt."
              },
              "CH2_TX_END_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear theCH2_TX_END_INT interrupt."
              },
              "CH3_TX_END_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear theCH3_TX_END_INT interrupt."
              },
              "TX_CH0_ERR_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear theCH0_ERR_INT interrupt."
              },
              "TX_CH1_ERR_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear theCH1_ERR_INT interrupt."
              },
              "TX_CH2_ERR_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear theCH2_ERR_INT interrupt."
              },
              "TX_CH3_ERR_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear theCH3_ERR_INT interrupt."
              },
              "CH0_TX_THR_EVENT_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear theCH0_TX_THR_EVENT_INT interrupt."
              },
              "CH1_TX_THR_EVENT_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear theCH1_TX_THR_EVENT_INT interrupt."
              },
              "CH2_TX_THR_EVENT_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear theCH2_TX_THR_EVENT_INT interrupt."
              },
              "CH3_TX_THR_EVENT_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear theCH3_TX_THR_EVENT_INT interrupt."
              },
              "CH0_TX_LOOP_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear theCH0_TX_LOOP_INT interrupt."
              },
              "CH1_TX_LOOP_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear theCH1_TX_LOOP_INT interrupt."
              },
              "CH2_TX_LOOP_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear theCH2_TX_LOOP_INT interrupt."
              },
              "CH3_TX_LOOP_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear theCH3_TX_LOOP_INT interrupt."
              },
              "CH4_RX_END_INT_CLR": {
                "bit": 16,
                "description": "Set this bit to clear theCH4_RX_END_INT interrupt."
              },
              "CH5_RX_END_INT_CLR": {
                "bit": 17,
                "description": "Set this bit to clear theCH5_RX_END_INT interrupt."
              },
              "CH6_RX_END_INT_CLR": {
                "bit": 18,
                "description": "Set this bit to clear theCH6_RX_END_INT interrupt."
              },
              "CH7_RX_END_INT_CLR": {
                "bit": 19,
                "description": "Set this bit to clear theCH7_RX_END_INT interrupt."
              },
              "RX_CH4_ERR_INT_CLR": {
                "bit": 20,
                "description": "Set this bit to clear theCH4_ERR_INT interrupt."
              },
              "RX_CH5_ERR_INT_CLR": {
                "bit": 21,
                "description": "Set this bit to clear theCH5_ERR_INT interrupt."
              },
              "RX_CH6_ERR_INT_CLR": {
                "bit": 22,
                "description": "Set this bit to clear theCH6_ERR_INT interrupt."
              },
              "RX_CH7_ERR_INT_CLR": {
                "bit": 23,
                "description": "Set this bit to clear theCH7_ERR_INT interrupt."
              },
              "CH4_RX_THR_EVENT_INT_CLR": {
                "bit": 24,
                "description": "Set this bit to clear theCH4_RX_THR_EVENT_INT interrupt."
              },
              "CH5_RX_THR_EVENT_INT_CLR": {
                "bit": 25,
                "description": "Set this bit to clear theCH5_RX_THR_EVENT_INT interrupt."
              },
              "CH6_RX_THR_EVENT_INT_CLR": {
                "bit": 26,
                "description": "Set this bit to clear theCH6_RX_THR_EVENT_INT interrupt."
              },
              "CH7_RX_THR_EVENT_INT_CLR": {
                "bit": 27,
                "description": "Set this bit to clear theCH7_RX_THR_EVENT_INT interrupt."
              },
              "TX_CH3_DMA_ACCESS_FAIL_INT_CLR": {
                "bit": 28,
                "description": "Set this bit to clear the CH3_DMA_ACCESS_FAIL_INT interrupt."
              },
              "RX_CH7_DMA_ACCESS_FAIL_INT_CLR": {
                "bit": 29,
                "description": "Set this bit to clear the CH7_DMA_ACCESS_FAIL_INT interrupt."
              }
            },
            "CH%sCARRIER_DUTY": {
              "CARRIER_LOW_CH": {
                "bit": 0,
                "description": "This register is used to configure carrier wave 's low level clock period for CHANNEL%s.",
                "width": 16
              },
              "CARRIER_HIGH_CH": {
                "bit": 16,
                "description": "This register is used to configure carrier wave 's high level clock period for CHANNEL%s.",
                "width": 16
              }
            },
            "CH%s_RX_CARRIER_RM": {
              "CARRIER_LOW_THRES_CH": {
                "bit": 0,
                "description": "The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s + 1) for channel %s.",
                "width": 16
              },
              "CARRIER_HIGH_THRES_CH": {
                "bit": 16,
                "description": "The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s + 1) for channel %s.",
                "width": 16
              }
            },
            "CH%s_TX_LIM": {
              "TX_LIM_CH": {
                "bit": 0,
                "description": "This register is used to configure the maximum entries that CHANNEL%s can send out.",
                "width": 9
              },
              "TX_LOOP_NUM_CH": {
                "bit": 9,
                "description": "This register is used to configure the maximum loop count when tx_conti_mode is valid.",
                "width": 10
              },
              "TX_LOOP_CNT_EN_CH": {
                "bit": 19,
                "description": "This register is the enabled bit for loop count."
              },
              "LOOP_COUNT_RESET_CH": {
                "bit": 20,
                "description": "This register is used to reset the loop count when tx_conti_mode is valid."
              },
              "LOOP_STOP_EN_CH": {
                "bit": 21,
                "description": "This bit is used to enable the loop send stop function after the loop counter counts to  loop number for CHANNEL%s."
              }
            },
            "CH%s_RX_LIM": {
              "RX_LIM_CH4": {
                "bit": 0,
                "description": "This register is used to configure the maximum entries that CHANNEL%s can receive.",
                "width": 9
              }
            },
            "SYS_CONF": {
              "APB_FIFO_MASK": {
                "bit": 0,
                "description": "1'h1: access memory directly.   1'h0: access memory by FIFO."
              },
              "MEM_CLK_FORCE_ON": {
                "bit": 1,
                "description": "Set this bit to enable the clock for RMT memory."
              },
              "MEM_FORCE_PD": {
                "bit": 2,
                "description": "Set this bit to power down RMT memory."
              },
              "MEM_FORCE_PU": {
                "bit": 3,
                "description": "1: Disable RMT memory light sleep power down function. 0: Power down RMT memory when RMT is in light sleep mode."
              },
              "SCLK_DIV_NUM": {
                "bit": 4,
                "description": "the integral part of the fractional divisor",
                "width": 8
              },
              "SCLK_DIV_A": {
                "bit": 12,
                "description": "the numerator of the fractional part of the fractional divisor",
                "width": 6
              },
              "SCLK_DIV_B": {
                "bit": 18,
                "description": "the denominator of the fractional part of the fractional divisor",
                "width": 6
              },
              "SCLK_SEL": {
                "bit": 24,
                "description": "choose the clock source of rmt_sclk. 1:CLK_80Mhz.2:CLK_8MHz.3:XTAL",
                "width": 2
              },
              "SCLK_ACTIVE": {
                "bit": 26,
                "description": "rmt_sclk switch"
              },
              "CLK_EN": {
                "bit": 31,
                "description": "RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0: Power down the drive clock of registers"
              }
            },
            "TX_SIM": {
              "CH0": {
                "bit": 0,
                "description": "Set this bit to enable CHANNEL0 to start sending data synchronously with other enabled channels."
              },
              "CH1": {
                "bit": 1,
                "description": "Set this bit to enable CHANNEL1 to start sending data synchronously with other enabled channels."
              },
              "CH2": {
                "bit": 2,
                "description": "Set this bit to enable CHANNEL2 to start sending data synchronously with other enabled channels."
              },
              "CH3": {
                "bit": 3,
                "description": "Set this bit to enable CHANNEL3 to start sending data synchronously with other enabled channels."
              },
              "EN": {
                "bit": 4,
                "description": "This register is used to enable multiple of channels to start sending data synchronously."
              }
            },
            "REF_CNT_RST": {
              "TX_REF_CNT_RST_CH0": {
                "bit": 0,
                "description": "This register is used to reset the clock divider of CHANNEL0."
              },
              "TX_REF_CNT_RST_CH1": {
                "bit": 1,
                "description": "This register is used to reset the clock divider of CHANNEL1."
              },
              "TX_REF_CNT_RST_CH2": {
                "bit": 2,
                "description": "This register is used to reset the clock divider of CHANNEL2."
              },
              "TX_REF_CNT_RST_CH3": {
                "bit": 3,
                "description": "This register is used to reset the clock divider of CHANNEL3."
              },
              "RX_REF_CNT_RST_CH4": {
                "bit": 4,
                "description": "This register is used to reset the clock divider of CHANNEL4."
              },
              "RX_REF_CNT_RST_CH5": {
                "bit": 5,
                "description": "This register is used to reset the clock divider of CHANNEL5."
              },
              "RX_REF_CNT_RST_CH6": {
                "bit": 6,
                "description": "This register is used to reset the clock divider of CHANNEL6."
              },
              "RX_REF_CNT_RST_CH7": {
                "bit": 7,
                "description": "This register is used to reset the clock divider of CHANNEL7."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "This is the version register.",
                "width": 28
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "LP_TIMER",
              "base": "0x50112000",
              "irq": 2
            },
            {
              "name": "SYSTIMER",
              "base": "0x500E2000",
              "irq": 53
            },
            {
              "name": "TIMG0",
              "base": "0x500C2000",
              "irq": 46
            },
            {
              "name": "TIMG1",
              "base": "0x500C3000",
              "irq": 49
            }
          ],
          "registers": {
            "TAR0_LOW": {
              "offset": "0x00",
              "size": 32,
              "description": "need_des"
            },
            "TAR0_HIGH": {
              "offset": "0x04",
              "size": 32,
              "description": "need_des"
            },
            "TAR1_LOW": {
              "offset": "0x08",
              "size": 32,
              "description": "need_des"
            },
            "TAR1_HIGH": {
              "offset": "0x0C",
              "size": 32,
              "description": "need_des"
            },
            "UPDATE": {
              "offset": "0x10",
              "size": 32,
              "description": "need_des"
            },
            "MAIN_BUF0_LOW": {
              "offset": "0x14",
              "size": 32,
              "description": "need_des"
            },
            "MAIN_BUF0_HIGH": {
              "offset": "0x18",
              "size": 32,
              "description": "need_des"
            },
            "MAIN_BUF1_LOW": {
              "offset": "0x1C",
              "size": 32,
              "description": "need_des"
            },
            "MAIN_BUF1_HIGH": {
              "offset": "0x20",
              "size": 32,
              "description": "need_des"
            },
            "MAIN_OVERFLOW": {
              "offset": "0x24",
              "size": 32,
              "description": "need_des"
            },
            "INT_RAW": {
              "offset": "0x28",
              "size": 32,
              "description": "need_des"
            },
            "INT_ST": {
              "offset": "0x2C",
              "size": 32,
              "description": "need_des"
            },
            "INT_ENA": {
              "offset": "0x30",
              "size": 32,
              "description": "need_des"
            },
            "INT_CLR": {
              "offset": "0x34",
              "size": 32,
              "description": "need_des"
            },
            "LP_INT_RAW": {
              "offset": "0x38",
              "size": 32,
              "description": "need_des"
            },
            "LP_INT_ST": {
              "offset": "0x3C",
              "size": 32,
              "description": "need_des"
            },
            "LP_INT_ENA": {
              "offset": "0x40",
              "size": 32,
              "description": "need_des"
            },
            "LP_INT_CLR": {
              "offset": "0x44",
              "size": 32,
              "description": "need_des"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "need_des"
            }
          },
          "bits": {
            "TAR0_LOW": {
              "MAIN_TIMER_TAR_LOW0": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "TAR0_HIGH": {
              "MAIN_TIMER_TAR_HIGH0": {
                "bit": 0,
                "description": "need_des",
                "width": 16
              },
              "MAIN_TIMER_TAR_EN0": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "TAR1_LOW": {
              "MAIN_TIMER_TAR_LOW1": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "TAR1_HIGH": {
              "MAIN_TIMER_TAR_HIGH1": {
                "bit": 0,
                "description": "need_des",
                "width": 16
              },
              "MAIN_TIMER_TAR_EN1": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "UPDATE": {
              "MAIN_TIMER_UPDATE": {
                "bit": 28,
                "description": "need_des"
              },
              "MAIN_TIMER_XTAL_OFF": {
                "bit": 29,
                "description": "need_des"
              },
              "MAIN_TIMER_SYS_STALL": {
                "bit": 30,
                "description": "need_des"
              },
              "MAIN_TIMER_SYS_RST": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "MAIN_BUF0_LOW": {
              "MAIN_TIMER_BUF0_LOW": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "MAIN_BUF0_HIGH": {
              "MAIN_TIMER_BUF0_HIGH": {
                "bit": 0,
                "description": "need_des",
                "width": 16
              }
            },
            "MAIN_BUF1_LOW": {
              "MAIN_TIMER_BUF1_LOW": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "MAIN_BUF1_HIGH": {
              "MAIN_TIMER_BUF1_HIGH": {
                "bit": 0,
                "description": "need_des",
                "width": 16
              }
            },
            "MAIN_OVERFLOW": {
              "MAIN_TIMER_ALARM_LOAD": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_RAW": {
              "OVERFLOW_RAW": {
                "bit": 30,
                "description": "need_des"
              },
              "SOC_WAKEUP_INT_RAW": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_ST": {
              "OVERFLOW_ST": {
                "bit": 30,
                "description": "need_des"
              },
              "SOC_WAKEUP_INT_ST": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_ENA": {
              "OVERFLOW_ENA": {
                "bit": 30,
                "description": "need_des"
              },
              "SOC_WAKEUP_INT_ENA": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_CLR": {
              "OVERFLOW_CLR": {
                "bit": 30,
                "description": "need_des"
              },
              "SOC_WAKEUP_INT_CLR": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_INT_RAW": {
              "MAIN_TIMER_OVERFLOW_LP_INT_RAW": {
                "bit": 30,
                "description": "need_des"
              },
              "MAIN_TIMER_LP_INT_RAW": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_INT_ST": {
              "MAIN_TIMER_OVERFLOW_LP_INT_ST": {
                "bit": 30,
                "description": "need_des"
              },
              "MAIN_TIMER_LP_INT_ST": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_INT_ENA": {
              "MAIN_TIMER_OVERFLOW_LP_INT_ENA": {
                "bit": 30,
                "description": "need_des"
              },
              "MAIN_TIMER_LP_INT_ENA": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "LP_INT_CLR": {
              "MAIN_TIMER_OVERFLOW_LP_INT_CLR": {
                "bit": 30,
                "description": "need_des"
              },
              "MAIN_TIMER_LP_INT_CLR": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              },
              "CLK_EN": {
                "bit": 31,
                "description": "need_des"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "LP_WDT",
              "base": "0x50116000",
              "irq": 1
            }
          ],
          "registers": {
            "CONFIG0": {
              "offset": "0x00",
              "size": 32,
              "description": "need_des"
            },
            "CONFIG1": {
              "offset": "0x04",
              "size": 32,
              "description": "need_des"
            },
            "CONFIG2": {
              "offset": "0x08",
              "size": 32,
              "description": "need_des"
            },
            "CONFIG3": {
              "offset": "0x0C",
              "size": 32,
              "description": "need_des"
            },
            "CONFIG4": {
              "offset": "0x10",
              "size": 32,
              "description": "need_des"
            },
            "FEED": {
              "offset": "0x14",
              "size": 32,
              "description": "need_des"
            },
            "WPROTECT": {
              "offset": "0x18",
              "size": 32,
              "description": "need_des"
            },
            "SWD_CONFIG": {
              "offset": "0x1C",
              "size": 32,
              "description": "need_des"
            },
            "SWD_WPROTECT": {
              "offset": "0x20",
              "size": 32,
              "description": "need_des"
            },
            "INT_RAW": {
              "offset": "0x24",
              "size": 32,
              "description": "need_des"
            },
            "INT_ST": {
              "offset": "0x28",
              "size": 32,
              "description": "need_des"
            },
            "INT_ENA": {
              "offset": "0x2C",
              "size": 32,
              "description": "need_des"
            },
            "INT_CLR": {
              "offset": "0x30",
              "size": 32,
              "description": "need_des"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "need_des"
            }
          },
          "bits": {
            "CONFIG0": {
              "WDT_CHIP_RESET_WIDTH": {
                "bit": 0,
                "description": "need_des",
                "width": 8
              },
              "WDT_CHIP_RESET_EN": {
                "bit": 8,
                "description": "need_des"
              },
              "WDT_PAUSE_IN_SLP": {
                "bit": 9,
                "description": "need_des"
              },
              "WDT_APPCPU_RESET_EN": {
                "bit": 10,
                "description": "need_des"
              },
              "WDT_PROCPU_RESET_EN": {
                "bit": 11,
                "description": "need_des"
              },
              "WDT_FLASHBOOT_MOD_EN": {
                "bit": 12,
                "description": "need_des"
              },
              "WDT_SYS_RESET_LENGTH": {
                "bit": 13,
                "description": "need_des",
                "width": 3
              },
              "WDT_CPU_RESET_LENGTH": {
                "bit": 16,
                "description": "need_des",
                "width": 3
              },
              "WDT_STG3": {
                "bit": 19,
                "description": "need_des",
                "width": 3
              },
              "WDT_STG2": {
                "bit": 22,
                "description": "need_des",
                "width": 3
              },
              "WDT_STG1": {
                "bit": 25,
                "description": "need_des",
                "width": 3
              },
              "WDT_STG0": {
                "bit": 28,
                "description": "need_des",
                "width": 3
              },
              "WDT_EN": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "CONFIG1": {
              "WDT_STG0_HOLD": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "CONFIG2": {
              "WDT_STG1_HOLD": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "CONFIG3": {
              "WDT_STG2_HOLD": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "CONFIG4": {
              "WDT_STG3_HOLD": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "FEED": {
              "FEED": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "WPROTECT": {
              "WDT_WKEY": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "SWD_CONFIG": {
              "SWD_RESET_FLAG": {
                "bit": 0,
                "description": "need_des"
              },
              "SWD_AUTO_FEED_EN": {
                "bit": 18,
                "description": "need_des"
              },
              "SWD_RST_FLAG_CLR": {
                "bit": 19,
                "description": "need_des"
              },
              "SWD_SIGNAL_WIDTH": {
                "bit": 20,
                "description": "need_des",
                "width": 10
              },
              "SWD_DISABLE": {
                "bit": 30,
                "description": "need_des"
              },
              "SWD_FEED": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "SWD_WPROTECT": {
              "SWD_WKEY": {
                "bit": 0,
                "description": "need_des",
                "width": 32
              }
            },
            "INT_RAW": {
              "SUPER_WDT_INT_RAW": {
                "bit": 30,
                "description": "need_des"
              },
              "LP_WDT_INT_RAW": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_ST": {
              "SUPER_WDT_INT_ST": {
                "bit": 30,
                "description": "need_des"
              },
              "LP_WDT_INT_ST": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_ENA": {
              "SUPER_WDT_INT_ENA": {
                "bit": 30,
                "description": "need_des"
              },
              "LP_WDT_INT_ENA": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "INT_CLR": {
              "SUPER_WDT_INT_CLR": {
                "bit": 30,
                "description": "need_des"
              },
              "LP_WDT_INT_CLR": {
                "bit": 31,
                "description": "need_des"
              }
            },
            "DATE": {
              "LP_WDT_DATE": {
                "bit": 0,
                "description": "need_des",
                "width": 31
              },
              "CLK_EN": {
                "bit": 31,
                "description": "need_des"
              }
            }
          }
        },
        "SDHOST": {
          "instances": [
            {
              "name": "SDHOST",
              "base": "0x50083000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register"
            },
            "CLKDIV": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock divider configuration register"
            },
            "CLKSRC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock source selection register"
            },
            "CLKENA": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock enable register"
            },
            "TMOUT": {
              "offset": "0x14",
              "size": 32,
              "description": "Data and response timeout configuration register"
            },
            "CTYPE": {
              "offset": "0x18",
              "size": 32,
              "description": "Card bus width configuration register"
            },
            "BLKSIZ": {
              "offset": "0x1C",
              "size": 32,
              "description": "Card data block size configuration register"
            },
            "BYTCNT": {
              "offset": "0x20",
              "size": 32,
              "description": "Data transfer length configuration register"
            },
            "INTMASK": {
              "offset": "0x24",
              "size": 32,
              "description": "SDIO interrupt mask register"
            },
            "CMDARG": {
              "offset": "0x28",
              "size": 32,
              "description": "Command argument data register"
            },
            "CMD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Command and boot configuration register"
            },
            "RESP0": {
              "offset": "0x30",
              "size": 32,
              "description": "Response data register"
            },
            "RESP1": {
              "offset": "0x34",
              "size": 32,
              "description": "Long response data register"
            },
            "RESP2": {
              "offset": "0x38",
              "size": 32,
              "description": "Long response data register"
            },
            "RESP3": {
              "offset": "0x3C",
              "size": 32,
              "description": "Long response data register"
            },
            "MINTSTS": {
              "offset": "0x40",
              "size": 32,
              "description": "Masked interrupt status register"
            },
            "RINTSTS": {
              "offset": "0x44",
              "size": 32,
              "description": "Raw interrupt status register"
            },
            "STATUS": {
              "offset": "0x48",
              "size": 32,
              "description": "SD/MMC status register"
            },
            "FIFOTH": {
              "offset": "0x4C",
              "size": 32,
              "description": "FIFO configuration register"
            },
            "CDETECT": {
              "offset": "0x50",
              "size": 32,
              "description": "Card detect register"
            },
            "WRTPRT": {
              "offset": "0x54",
              "size": 32,
              "description": "Card write protection (WP) status register"
            },
            "TCBCNT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Transferred byte count register"
            },
            "TBBCNT": {
              "offset": "0x60",
              "size": 32,
              "description": "Transferred byte count register"
            },
            "DEBNCE": {
              "offset": "0x64",
              "size": 32,
              "description": "Debounce filter time configuration register"
            },
            "USRID": {
              "offset": "0x68",
              "size": 32,
              "description": "User ID (scratchpad) register"
            },
            "VERID": {
              "offset": "0x6C",
              "size": 32,
              "description": "Version ID (scratchpad) register"
            },
            "HCON": {
              "offset": "0x70",
              "size": 32,
              "description": "Hardware feature register"
            },
            "UHS": {
              "offset": "0x74",
              "size": 32,
              "description": "UHS-1 register"
            },
            "RST_N": {
              "offset": "0x78",
              "size": 32,
              "description": "Card reset register"
            },
            "BMOD": {
              "offset": "0x80",
              "size": 32,
              "description": "Burst mode transfer configuration register"
            },
            "PLDMND": {
              "offset": "0x84",
              "size": 32,
              "description": "Poll demand configuration register"
            },
            "DBADDR": {
              "offset": "0x88",
              "size": 32,
              "description": "Descriptor base address register"
            },
            "IDSTS": {
              "offset": "0x8C",
              "size": 32,
              "description": "IDMAC status register"
            },
            "IDINTEN": {
              "offset": "0x90",
              "size": 32,
              "description": "IDMAC interrupt enable register"
            },
            "DSCADDR": {
              "offset": "0x94",
              "size": 32,
              "description": "Host descriptor address pointer"
            },
            "BUFADDR": {
              "offset": "0x98",
              "size": 32,
              "description": "Host buffer address pointer register"
            },
            "CARDTHRCTL": {
              "offset": "0x100",
              "size": 32,
              "description": "Card Threshold Control register"
            },
            "EMMCDDR": {
              "offset": "0x10C",
              "size": 32,
              "description": "eMMC DDR register"
            },
            "ENSHIFT": {
              "offset": "0x110",
              "size": 32,
              "description": "Enable Phase Shift register"
            },
            "BUFFIFO": {
              "offset": "0x200",
              "size": 32,
              "description": "CPU write and read transmit data by FIFO"
            },
            "CLK_EDGE_SEL": {
              "offset": "0x800",
              "size": 32,
              "description": "SDIO control register."
            },
            "RAW_INTS": {
              "offset": "0x804",
              "size": 32,
              "description": "SDIO raw ints register."
            },
            "DLL_CLK_CONF": {
              "offset": "0x808",
              "size": 32,
              "description": "SDIO DLL clock control register."
            },
            "DLL_CONF": {
              "offset": "0x80C",
              "size": 32,
              "description": "SDIO DLL configuration register."
            }
          },
          "bits": {
            "CTRL": {
              "CONTROLLER_RESET": {
                "bit": 0,
                "description": "To reset controller, firmware should set this bit. This bit is auto-cleared after two AHB and two sdhost_cclk_in clock cycles."
              },
              "FIFO_RESET": {
                "bit": 1,
                "description": "To reset FIFO, firmware should set bit to 1. This bit is auto-cleared after completion of reset operation.\nNote: FIFO pointers will be out of reset after 2 cycles of system clocks in addition to synchronization delay (2 cycles of card clock), after the fifo_reset is cleared."
              },
              "DMA_RESET": {
                "bit": 2,
                "description": "To reset DMA interface, firmware should set bit to 1. This bit is auto-cleared after two AHB clocks."
              },
              "INT_ENABLE": {
                "bit": 4,
                "description": "Global interrupt enable/disable bit. 0: Disable; 1: Enable."
              },
              "READ_WAIT": {
                "bit": 6,
                "description": "For sending read-wait to SDIO cards."
              },
              "SEND_IRQ_RESPONSE": {
                "bit": 7,
                "description": "Bit automatically clears once response is sent. To wait for MMC card interrupts, host issues CMD40 and waits for interrupt response from MMC card(s). In the meantime, if host wants SD/MMC to exit waiting for interrupt state, it can set this bit, at which time SD/MMC command state-machine sends CMD40 response on bus and returns to idle state."
              },
              "ABORT_READ_DATA": {
                "bit": 8,
                "description": "After a suspend-command is issued during a read-operation, software polls the card to find when the suspend-event occurred. Once the suspend-event has occurred, software sets the bit which will reset the data state machine that is waiting for the next block of data. This bit is automatically cleared once the data state machine is reset to idle."
              },
              "SEND_CCSD": {
                "bit": 9,
                "description": "When set, SD/MMC sends CCSD to the CE-ATA device. Software sets this bit only if the current command is expecting CCS (that is, RW_BLK), and if interrupts are enabled for the CE-ATA device. Once the CCSD pattern is sent to the device, SD/MMC automatically clears the SDHOST_SEND_CCSD bit. It also sets the Command Done (CD) bit  in the SDHOST_RINTSTS_REG register, and generates an interrupt for the host, in case the Command Done interrupt is not masked. \nNOTE: Once the SDHOST_SEND_CCSD bit is set, it takes two card clock cycles to drive the CCSD on the CMD line. Due to this, within the boundary conditions the CCSD may be sent to the CE-ATA device, even if the device has signalled CCS."
              },
              "SEND_AUTO_STOP_CCSD": {
                "bit": 10,
                "description": "Always Set SDHOST_SEND_AUTO_STOP_CCSD and SDHOST_SEND_CCSD bits together; SDHOST_SEND_AUTO_STOP_CCSD should not be set independently of send_ccsd. When set, SD/MMC automatically sends an internally-generated STOP command (CMD12) to the CE-ATA device. After sending this internally-generated STOP command, the Auto Command Done (ACD) bit in SDHOST_RINTSTS_REG is set and an interrupt is generated for the host, in case the ACD interrupt is not masked. After sending the Command Completion Signal Disable (CCSD), SD/MMC automatically clears the  SDHOST_SEND_AUTO_STOP_CCSD bit."
              },
              "CEATA_DEVICE_INTERRUPT_STATUS": {
                "bit": 11,
                "description": "Software should appropriately write to this bit after the power-on reset or any other reset to the CE-ATA device. After reset, the CE-ATA device's interrupt is usually disabled (nIEN = 1). If the host enables the CE-ATA device's interrupt, then software should set this bit."
              }
            },
            "CLKDIV": {
              "CLK_DIVIDER0": {
                "bit": 0,
                "description": "Clock divider0 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.",
                "width": 8
              },
              "CLK_DIVIDER1": {
                "bit": 8,
                "description": "Clock divider1 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.",
                "width": 8
              },
              "CLK_DIVIDER2": {
                "bit": 16,
                "description": "Clock divider2 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.",
                "width": 8
              },
              "CLK_DIVIDER3": {
                "bit": 24,
                "description": "Clock divider3 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on.",
                "width": 8
              }
            },
            "CLKSRC": {
              "CLKSRC": {
                "bit": 0,
                "description": "Clock divider source for two SD cards is supported. Each card has two bits assigned to it. For example, bit[1:0] are assigned for card 0, bit[3:2] are assigned for card 1. Card 0 maps and internally routes clock divider[0:3] outputs to cclk_out[1:0] pins, depending on bit value.\n00 : Clock divider 0;\n01 : Clock divider 1;\n10 : Clock divider 2;\n11 : Clock divider 3.",
                "width": 4
              }
            },
            "CLKENA": {
              "CCLK_ENABLE": {
                "bit": 0,
                "description": "Clock-enable control for two SD card clocks and one MMC card clock is supported. One bit per card.\n0: Clock disabled;\n1: Clock enabled.",
                "width": 2
              },
              "LP_ENABLE": {
                "bit": 16,
                "description": "Disable clock when the card is in IDLE state. One bit per card.\n0: clock disabled;\n1: clock enabled.",
                "width": 2
              }
            },
            "TMOUT": {
              "RESPONSE_TIMEOUT": {
                "bit": 0,
                "description": "Response timeout value. Value is specified in terms of number of card output clocks, i.e., sdhost_cclk_out.",
                "width": 8
              },
              "DATA_TIMEOUT": {
                "bit": 8,
                "description": "Value for card data read timeout. This value is also used for data starvation by host timeout. The timeout counter is started only after the card clock is stopped. This value is specified in number of card output clocks, i.e. sdhost_cclk_out of the selected card.\nNOTE: The software timer should be used if the timeout value is in the order of 100 ms. In this case, read data timeout interrupt needs to be disabled.",
                "width": 24
              }
            },
            "CTYPE": {
              "CARD_WIDTH4": {
                "bit": 0,
                "description": "One bit per card indicates if card is 1-bit or 4-bit mode.\n0: 1-bit mode;\n1: 4-bit mode.\nBit[1:0] correspond to card[1:0] respectively.",
                "width": 2
              },
              "CARD_WIDTH8": {
                "bit": 16,
                "description": "One bit per card indicates if card is in 8-bit mode.\n0: Non 8-bit mode;\n1: 8-bit mode.\nBit[17:16] correspond to card[1:0] respectively.",
                "width": 2
              }
            },
            "BLKSIZ": {
              "BLOCK_SIZE": {
                "bit": 0,
                "description": "Block size.",
                "width": 16
              }
            },
            "BYTCNT": {
              "BYTE_COUNT": {
                "bit": 0,
                "description": "Number of bytes to be transferred, should be an integral multiple of Block Size for block transfers. For data transfers of undefined byte lengths, byte count should be set to 0. When byte count is set to 0, it is the responsibility of host to explicitly send stop/abort command to terminate data transfer.",
                "width": 32
              }
            },
            "INTMASK": {
              "INT_MASK": {
                "bit": 0,
                "description": "These bits used to mask unwanted interrupts. A value of 0 masks interrupt, and a value of 1 enables the interrupt.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): Rx Start Bit Error;\nBit 12 (HLE): Hardware locked write error;\nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation-by-host timeout;\nBit 9 (DRTO): Data read timeout;\nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request; \nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect.",
                "width": 16
              },
              "SDIO_INT_MASK": {
                "bit": 16,
                "description": "SDIO interrupt mask, one bit for each card. Bit[17:16] correspond to card[15:0] respectively. When masked, SDIO interrupt detection for that card is disabled. 0 masks an interrupt, and 1 enables an interrupt.",
                "width": 2
              }
            },
            "CMDARG": {
              "CMDARG": {
                "bit": 0,
                "description": "Value indicates command argument to be passed to the card.",
                "width": 32
              }
            },
            "CMD": {
              "INDEX": {
                "bit": 0,
                "description": "Command index.",
                "width": 6
              },
              "RESPONSE_EXPECT": {
                "bit": 6,
                "description": "0: No response expected from card; 1: Response expected from card."
              },
              "RESPONSE_LENGTH": {
                "bit": 7,
                "description": "0: Short response expected from card; 1: Long response expected from card."
              },
              "CHECK_RESPONSE_CRC": {
                "bit": 8,
                "description": "0: Do not check; 1: Check response CRC.\nSome of command responses do not return valid CRC bits. Software should disable CRC checks for those commands in order to disable CRC checking by controller."
              },
              "DATA_EXPECTED": {
                "bit": 9,
                "description": "0: No data transfer expected; 1: Data transfer expected."
              },
              "READ_WRITE": {
                "bit": 10,
                "description": "0: Read from card; 1: Write to card.\nDon't care if no data is expected from card."
              },
              "TRANSFER_MODE": {
                "bit": 11,
                "description": "0: Block data transfer command; 1: Stream data transfer command.\nDon't care if no data expected."
              },
              "SEND_AUTO_STOP": {
                "bit": 12,
                "description": "0: No stop command is sent at the end of data transfer; 1: Send stop command at the end of data transfer."
              },
              "WAIT_PRVDATA_COMPLETE": {
                "bit": 13,
                "description": "0: Send command at once, even if previous data transfer has not completed; 1: Wait for previous data transfer to complete before sending Command.\nThe SDHOST_WAIT_PRVDATA_COMPLETE] = 0 option is typically used to query status of card during data transfer or to stop current data transfer. SDHOST_CARD_NUMBERr should be same as in previous command."
              },
              "STOP_ABORT_CMD": {
                "bit": 14,
                "description": "0: Neither stop nor abort command can stop current data transfer. If abort is sent to function-number currently selected or not in data-transfer mode, then bit should be set to 0; 1: Stop or abort command intended to stop current data transfer in progress.\nWhen open-ended or predefined data transfer is in progress, and host issues stop or abort command to stop data transfer, bit should be set so that command/data state-machines of CIU can return correctly to idle state."
              },
              "SEND_INITIALIZATION": {
                "bit": 15,
                "description": "0: Do not send initialization sequence (80 clocks of 1) before sending this command; 1: Send initialization sequence before sending this command.\nAfter powered on, 80 clocks must be sent to card for initialization before sending any commands to card. Bit should be set while sending first command to card so that controller will initialize clocks before sending command to card."
              },
              "CARD_NUMBER": {
                "bit": 16,
                "description": "Card number in use. Represents physical slot number of card being accessed. In SD-only mode, up to two cards are supported.",
                "width": 5
              },
              "UPDATE_CLOCK_REGISTERS_ONLY": {
                "bit": 21,
                "description": "0: Normal command sequence; 1: Do not send commands, just update clock register value into card clock domain.\nFollowing register values are transferred into card clock domain: CLKDIV, CLRSRC, and CLKENA.\nChanges card clocks (change frequency, truncate off or on, and set low-frequency mode). This is provided in order to change clock frequency or stop clock without having to send command to cards. During normal command sequence, when sdhost_update_clock_registers_only = 0, following control registers are transferred from BIU to CIU: CMD, CMDARG, TMOUT, CTYPE, BLKSIZ, and BYTCNT. CIU uses new register values for new command sequence to card(s). When bit is set, there are no Command Done interrupts because no command is sent to SD_MMC_CEATA cards."
              },
              "READ_CEATA_DEVICE": {
                "bit": 22,
                "description": "Read access flag.\n0: Host is not performing read access (RW_REG or RW_BLK)towards CE-ATA device;\n1: Host is performing read access (RW_REG or RW_BLK) towards CE-ATA device.\nSoftware should set this bit to indicate that CE-ATA device is being accessed for read transfer. This bit is used to disable read data timeout indication while performing CE-ATA read transfers. Maximum value of I/O transmission delay can be no less than 10 seconds. SD/MMC should not indicate read data timeout while waiting for data from CE-ATA device."
              },
              "CCS_EXPECTED": {
                "bit": 23,
                "description": "Expected Command Completion Signal (CCS) configuration.\n0: Interrupts are not enabled in CE-ATA device (nIEN = 1 in ATA control register), or command does not expect CCS from device;\n1: Interrupts are enabled in CE-ATA device (nIEN = 0), and RW_BLK command expects command completion signal from CE-ATA device. \nIf the command expects Command Completion Signal (CCS) from the CE-ATA device, the software should set this control bit. SD/MMC sets Data Transfer Over (DTO) bit in RINTSTS register and generates interrupt to host if Data Transfer Over interrupt is not masked."
              },
              "USE_HOLE": {
                "bit": 29,
                "description": "Use Hold Register.\n0: CMD and DATA sent to card bypassing HOLD Register;\n1: CMD and DATA sent to card through the HOLD Register."
              },
              "START_CMD": {
                "bit": 31,
                "description": "Start command. Once command is served by the CIU, this bit is automatically cleared. When this bit is set, host should not attempt to write to any command registers. If a write is attempted, hardware lock error is set in raw interrupt register. Once command is sent and a response is received from SD_MMC_CEATA cards, Command Done bit is set in the raw interrupt Register."
              }
            },
            "RESP0": {
              "RESPONSE0": {
                "bit": 0,
                "description": "Bit[31:0] of response.",
                "width": 32
              }
            },
            "RESP1": {
              "RESPONSE1": {
                "bit": 0,
                "description": "Bit[63:32] of long response.",
                "width": 32
              }
            },
            "RESP2": {
              "RESPONSE2": {
                "bit": 0,
                "description": "Bit[95:64] of long response.",
                "width": 32
              }
            },
            "RESP3": {
              "RESPONSE3": {
                "bit": 0,
                "description": "Bit[127:96] of long response.",
                "width": 32
              }
            },
            "MINTSTS": {
              "INT_STATUS_MSK": {
                "bit": 0,
                "description": "Interrupt enabled only if corresponding bit in interrupt mask register is set.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect.",
                "width": 16
              },
              "SDIO_INTERRUPT_MSK": {
                "bit": 16,
                "description": "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. SDIO interrupt for card is enabled only if corresponding sdhost_sdio_int_mask bit is set in Interrupt mask register (Setting mask bit enables interrupt).",
                "width": 2
              }
            },
            "RINTSTS": {
              "INT_STATUS_RAW": {
                "bit": 0,
                "description": "Setting a bit clears the corresponding interrupt and writing 0 has no effect. Bits are logged regardless of interrupt mask status.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect.",
                "width": 16
              },
              "SDIO_INTERRUPT_RAW": {
                "bit": 16,
                "description": "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. Setting a bit clears the corresponding interrupt bit and writing 0 has no effect.\n0: No SDIO interrupt from card;\n1: SDIO interrupt from card.",
                "width": 2
              }
            },
            "STATUS": {
              "FIFO_RX_WATERMARK": {
                "bit": 0,
                "description": "FIFO reached Receive watermark level, not qualified with data transfer."
              },
              "FIFO_TX_WATERMARK": {
                "bit": 1,
                "description": "FIFO reached Transmit watermark level, not qualified with data transfer."
              },
              "FIFO_EMPTY": {
                "bit": 2,
                "description": "FIFO is empty status."
              },
              "FIFO_FULL": {
                "bit": 3,
                "description": "FIFO is full status."
              },
              "COMMAND_FSM_STATES": {
                "bit": 4,
                "description": "Command FSM states.\n0: Idle;\n1: Send init sequence; \n2: Send cmd start bit; \n3: Send cmd tx bit;\n4: Send cmd index + arg;\n5: Send cmd crc7;\n6: Send cmd end bit;\n7: Receive resp start bit;\n8: Receive resp IRQ response;\n9: Receive resp tx bit;\n10: Receive resp cmd idx;\n11: Receive resp data;\n12: Receive resp crc7;\n13: Receive resp end bit;\n14: Cmd path wait NCC;\n15: Wait, cmd-to-response turnaround.",
                "width": 4
              },
              "DATA_3_STATUS": {
                "bit": 8,
                "description": "Raw selected sdhost_card_data[3], checks whether card is present.\n0: card not present;\n1: card present."
              },
              "DATA_BUSY": {
                "bit": 9,
                "description": "Inverted version of raw selected sdhost_card_data[0].\n0: Card data not busy;\n1: Card data busy."
              },
              "DATA_STATE_MC_BUSY": {
                "bit": 10,
                "description": "Data transmit or receive state-machine is busy."
              },
              "RESPONSE_INDEX": {
                "bit": 11,
                "description": "Index of previous response, including any auto-stop sent by core.",
                "width": 6
              },
              "FIFO_COUNT": {
                "bit": 17,
                "description": "FIFO count, number of filled locations in FIFO.",
                "width": 13
              }
            },
            "FIFOTH": {
              "TX_WMARK": {
                "bit": 0,
                "description": "FIFO threshold watermark level when transmitting data to card. When FIFO data count is less than or equal to this number, DMA/FIFO request is raised. If Interrupt is enabled, then interrupt  occurs. During end of packet, request or interrupt is generated, regardless of threshold programming.In non-DMA mode, when transmit FIFO threshold (TXDR) interrupt is enabled, then interrupt is generated instead of DMA request. During end of packet, on last interrupt, host is responsible for filling FIFO with only required remaining bytes (not before FIFO is full or after CIU completes data transfers, because FIFO may not be empty).  In DMA mode, at end of packet, if last transfer is less than burst  size, DMA controller does single cycles until required bytes are  transferred.",
                "width": 12
              },
              "RX_WMARK": {
                "bit": 16,
                "description": "FIFO threshold watermark level when receiving data to card.When FIFO data count reaches greater than this number , DMA/FIFO request is raised. During end of packet, request is generated regardless of threshold programming in order to complete any remaining data.In non-DMA mode, when receiver FIFO threshold (RXDR) interrupt is enabled, then interrupt is generated instead of DMA request.During end of packet, interrupt is not generated if threshold programming is larger than any remaining data. It is responsibility of host to read remaining bytes on seeing Data Transfer Done interrupt.In DMA mode, at end of packet, even if remaining bytes are less than threshold, DMA request does single transfers to flush out any remaining bytes before Data Transfer Done interrupt is set.",
                "width": 11
              },
              "DMA_MULTIPLE_TRANSACTION_SIZE": {
                "bit": 28,
                "description": "Burst size of multiple transaction, should be programmed same as DMA controller multiple-transaction-size SDHOST_SRC/DEST_MSIZE.\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer.",
                "width": 3
              }
            },
            "CDETECT": {
              "CARD_DETECT_N": {
                "bit": 0,
                "description": "Value on sdhost_card_detect_n input ports (1 bit per card), read-only bits. 0 represents presence of card. Only NUM_CARDS number of bits are implemented.",
                "width": 2
              }
            },
            "WRTPRT": {
              "WRITE_PROTECT": {
                "bit": 0,
                "description": "Value on sdhost_card_write_prt input ports (1 bit per card). 1 represents write protection. Only NUM_CARDS number of bits are implemented.",
                "width": 2
              }
            },
            "TCBCNT": {
              "TCBCNT": {
                "bit": 0,
                "description": "Number of bytes transferred by CIU unit to card.",
                "width": 32
              }
            },
            "TBBCNT": {
              "TBBCNT": {
                "bit": 0,
                "description": "Number of bytes transferred between Host/DMA memory and BIU FIFO.",
                "width": 32
              }
            },
            "DEBNCE": {
              "DEBOUNCE_COUNT": {
                "bit": 0,
                "description": "Number of host clocks (clk) used by debounce filter logic. The typical debounce time is 5 \\verb+~+ 25 ms to prevent the card instability when the card is inserted or removed.",
                "width": 24
              }
            },
            "USRID": {
              "USRID": {
                "bit": 0,
                "description": "User identification register, value set by user. Can also be used as a scratchpad register by user.",
                "width": 32
              }
            },
            "VERID": {
              "VERSIONID": {
                "bit": 0,
                "description": "Hardware version register. Can also be read by fireware.",
                "width": 32
              }
            },
            "HCON": {
              "CARD_TYPE": {
                "bit": 0,
                "description": "Hardware support SDIO and MMC."
              },
              "CARD_NUM": {
                "bit": 1,
                "description": "Support card number is 2.",
                "width": 5
              },
              "BUS_TYPE": {
                "bit": 6,
                "description": "Register config is APB bus."
              },
              "DATA_WIDTH": {
                "bit": 7,
                "description": "Regisger data widht is 32.",
                "width": 3
              },
              "ADDR_WIDTH": {
                "bit": 10,
                "description": "Register address width is 32.",
                "width": 6
              },
              "DMA_WIDTH": {
                "bit": 18,
                "description": "DMA data witdth is 32.",
                "width": 3
              },
              "RAM_INDISE": {
                "bit": 21,
                "description": "Inside RAM in SDMMC module."
              },
              "HOLD": {
                "bit": 22,
                "description": "Have a hold regiser in data path ."
              },
              "NUM_CLK_DIV": {
                "bit": 24,
                "description": "Have 4 clk divider in design .",
                "width": 2
              }
            },
            "UHS": {
              "DDR": {
                "bit": 16,
                "description": "DDR mode selecton,1 bit for each card.\n0-Non-DDR mdoe.\n1-DDR mdoe.",
                "width": 2
              }
            },
            "RST_N": {
              "CARD_RESET": {
                "bit": 0,
                "description": "Hardware reset.\n1: Active mode; \n0: Reset. \nThese bits cause the cards to enter pre-idle state, which requires them to be re-initialized. SDHOST_RST_CARD_RESET[0] should be set to 1'b0 to reset card0, SDHOST_RST_CARD_RESET[1] should be set to 1'b0 to reset card1.",
                "width": 2
              }
            },
            "BMOD": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset. When set, the DMA Controller resets all its internal registers. It is automatically cleared after one clock cycle."
              },
              "FB": {
                "bit": 1,
                "description": "Fixed Burst. Controls whether the AHB Master interface performs fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4, INCR8 or INCR16 during start of normal burst transfers. When reset, the AHB will use SINGLE and INCR burst transfer operations."
              },
              "DE": {
                "bit": 7,
                "description": "IDMAC Enable. When set, the IDMAC is enabled."
              },
              "PBL": {
                "bit": 8,
                "description": "Programmable Burst Length. These bits indicate the maximum number of beats to be performed in one IDMAC???Internal DMA Control???transaction. The IDMAC will always attempt to burst as specified in PBL each time it starts a burst transfer on the host bus. The permissible values are 1, 4, 8, 16, 32, 64, 128 and 256. This value is the mirror of MSIZE of FIFOTH register. In order to change this value, write the required value to FIFOTH register. This is an encode value as follows:\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer.\nPBL is a read-only value and is applicable only for data access, it does not apply to descriptor access.",
                "width": 3
              }
            },
            "PLDMND": {
              "PD": {
                "bit": 0,
                "description": "Poll Demand. If the OWNER bit of a descriptor is not set, the FSM goes to the Suspend state. The host needs to write any value into this register for the IDMAC FSM to resume normal descriptor fetch operation. This is a write only .",
                "width": 32
              }
            },
            "DBADDR": {
              "DBADDR": {
                "bit": 0,
                "description": "Start of Descriptor List. Contains the base address of the First Descriptor. The LSB bits [1:0] are ignored and taken as all-zero by the IDMAC internally. Hence these LSB bits may be treated as read-only.",
                "width": 32
              }
            },
            "IDSTS": {
              "TI": {
                "bit": 0,
                "description": "Transmit Interrupt. Indicates that data transmission is finished for a descriptor. Writing 1 clears this bit."
              },
              "RI": {
                "bit": 1,
                "description": "Receive Interrupt. Indicates the completion of data reception for a descriptor. Writing 1 clears this bit."
              },
              "FBE": {
                "bit": 2,
                "description": "Fatal Bus Error Interrupt. Indicates that a Bus Error occurred (IDSTS[12:10]) . When this bit is set, the DMA disables all its bus accesses. Writing 1 clears this bit."
              },
              "DU": {
                "bit": 4,
                "description": "Descriptor Unavailable Interrupt. This bit is set when the descriptor is unavailable due to OWNER bit = 0 (DES0[31] = 0). Writing 1 clears this bit."
              },
              "CES": {
                "bit": 5,
                "description": "Card Error Summary. Indicates the status of the transaction to/from the card, also present in RINTSTS. Indicates the logical OR of the following bits:\nEBE : End Bit Error; \nRTO : Response Timeout/Boot Ack Timeout; \nRCRC : Response CRC; \nSBE : Start Bit Error; \nDRTO : Data Read Timeout/BDS timeout; \nDCRC : Data CRC for Receive; \nRE : Response Error.\nWriting 1 clears this bit. The abort condition of the IDMAC depends on the setting of this CES bit. If the CES bit is enabled, then the IDMAC aborts on a response error."
              },
              "NIS": {
                "bit": 8,
                "description": "Normal Interrupt Summary. Logical OR of the following: IDSTS[0] : Transmit Interrupt, IDSTS[1] : Receive Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes NIS to be set is cleared. Writing 1 clears this bit."
              },
              "AIS": {
                "bit": 9,
                "description": "Abnormal Interrupt Summary. Logical OR of the following: IDSTS[2] : Fatal Bus Interrupt, IDSTS[4] : DU bit Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared. Writing 1 clears this bit."
              },
              "FBE_CODE": {
                "bit": 10,
                "description": "Fatal Bus Error Code. Indicates the type of error that caused a Bus Error. Valid only when the Fatal Bus Error bit IDSTS[2] is set. This field does not generate an interrupt.\n001: Host Abort received during transmission;\n010: Host Abort received during reception;\nOthers: Reserved.",
                "width": 3
              },
              "FSM": {
                "bit": 13,
                "description": "DMAC FSM present state.\n0: DMA_IDLE (idle state); \n1: DMA_SUSPEND (suspend state); \n2: DESC_RD (descriptor reading state); \n3: DESC_CHK (descriptor checking state); \n4: DMA_RD_REQ_WAIT (read-data request waiting state);\n5: DMA_WR_REQ_WAIT (write-data request waiting state); \n6: DMA_RD (data-read state); \n7: DMA_WR (data-write state); \n8: DESC_CLOSE (descriptor close state).",
                "width": 4
              }
            },
            "IDINTEN": {
              "TI": {
                "bit": 0,
                "description": "Transmit Interrupt Enable. When set with Normal Interrupt Summary Enable, Transmit Interrupt is enabled. When reset, Transmit Interrupt is disabled."
              },
              "RI": {
                "bit": 1,
                "description": "Receive Interrupt Enable. When set with Normal Interrupt Summary Enable, Receive Interrupt is enabled. When reset, Receive Interrupt is disabled."
              },
              "FBE": {
                "bit": 2,
                "description": "Fatal Bus Error Enable. When set with Abnormal Interrupt Summary Enable, the Fatal Bus Error Interrupt is enabled. When reset, Fatal Bus Error Enable Interrupt is disabled."
              },
              "DU": {
                "bit": 4,
                "description": "Descriptor Unavailable Interrupt. When set along with Abnormal Interrupt Summary Enable, the DU interrupt is enabled."
              },
              "CES": {
                "bit": 5,
                "description": "Card Error summary Interrupt Enable. When set, it enables the Card Interrupt summary."
              },
              "NI": {
                "bit": 8,
                "description": "Normal Interrupt Summary Enable. When set, a normal interrupt is enabled. When reset, a normal interrupt is disabled. This bit enables the following bits:\nIDINTEN[0]: Transmit Interrupt;\nIDINTEN[1]: Receive Interrupt."
              },
              "AI": {
                "bit": 9,
                "description": "Abnormal Interrupt Summary Enable. When set, an abnormal interrupt is enabled. This bit enables the following bits:\nIDINTEN[2]: Fatal Bus Error Interrupt;\nIDINTEN[4]: DU Interrupt."
              }
            },
            "DSCADDR": {
              "DSCADDR": {
                "bit": 0,
                "description": "Host Descriptor Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the start address of the current descriptor read by the IDMAC.",
                "width": 32
              }
            },
            "BUFADDR": {
              "BUFADDR": {
                "bit": 0,
                "description": "Host Buffer Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the current Data Buffer Address being accessed by the IDMAC.",
                "width": 32
              }
            },
            "CARDTHRCTL": {
              "CARDRDTHREN": {
                "bit": 0,
                "description": "Card read threshold enable.\n1'b0-Card read threshold disabled.\n1'b1-Card read threshold enabled."
              },
              "CARDCLRINTEN": {
                "bit": 1,
                "description": "Busy clear interrupt generation:\n1'b0-Busy clear interrypt disabled.\n1'b1-Busy clear interrypt enabled."
              },
              "CARDWRTHREN": {
                "bit": 2,
                "description": "Applicable when HS400 mode is enabled.\n1'b0-Card write Threshold disabled.\n1'b1-Card write Threshold enabled."
              },
              "CARDTHRESHOLD": {
                "bit": 16,
                "description": "The inside FIFO size is 512,This register is applicable when SDHOST_CARDERTHREN_REG is set to 1 or SDHOST_CARDRDTHREN_REG set to 1.",
                "width": 16
              }
            },
            "EMMCDDR": {
              "HALFSTARTBIT": {
                "bit": 0,
                "description": "Control for start bit detection mechanism duration of start bit.Each bit refers to one slot.Set this bit to 1 for eMMC4.5 and above,set to 0 for SD applications.For eMMC4.5,start bit can be:\n1'b0-Full cycle.\n1'b1-less than one full cycle.",
                "width": 2
              },
              "HS400_MODE": {
                "bit": 31,
                "description": "Set 1 to enable HS400 mode."
              }
            },
            "ENSHIFT": {
              "ENABLE_SHIFT": {
                "bit": 0,
                "description": "Control for the amount of phase shift provided on the default enables in the design.Two bits assigned for each card.\n2'b00-Default phase shift.\n2'b01-Enables shifted to next immediate positive edge.\n2'b10-Enables shifted to next immediate negative edge.\n2'b11-Reserved.",
                "width": 4
              }
            },
            "BUFFIFO": {
              "BUFFIFO": {
                "bit": 0,
                "description": "CPU write and read transmit data by FIFO. This register points to the current Data FIFO .",
                "width": 32
              }
            },
            "CLK_EDGE_SEL": {
              "CCLKIN_EDGE_DRV_SEL": {
                "bit": 0,
                "description": "It's used to select the clock phase of the output signal from phase 0, phase 90, phase 180, phase 270.",
                "width": 3
              },
              "CCLKIN_EDGE_SAM_SEL": {
                "bit": 3,
                "description": "It's used to select the clock phase of the input signal from phase 0, phase 90, phase 180, phase 270.",
                "width": 3
              },
              "CCLKIN_EDGE_SLF_SEL": {
                "bit": 6,
                "description": "It's used to select the clock phase of the internal signal from phase 0, phase 90, phase 180, phase 270.",
                "width": 3
              },
              "CCLLKIN_EDGE_H": {
                "bit": 9,
                "description": "The high level of the divider clock. The value should be smaller than CCLKIN_EDGE_L.",
                "width": 4
              },
              "CCLLKIN_EDGE_L": {
                "bit": 13,
                "description": "The low level of the divider clock. The value should be larger than CCLKIN_EDGE_H.",
                "width": 4
              },
              "CCLLKIN_EDGE_N": {
                "bit": 17,
                "description": "The clock division of cclk_in.",
                "width": 4
              },
              "ESDIO_MODE": {
                "bit": 21,
                "description": "Enable esdio mode."
              },
              "ESD_MODE": {
                "bit": 22,
                "description": "Enable esd mode."
              },
              "CCLK_EN": {
                "bit": 23,
                "description": "Sdio clock enable."
              },
              "ULTRA_HIGH_SPEED_MODE": {
                "bit": 24,
                "description": "Enable ultra high speed mode, use dll to generate clk."
              }
            },
            "RAW_INTS": {
              "RAW_INTS": {
                "bit": 0,
                "description": "It indicates raw ints.",
                "width": 32
              }
            },
            "DLL_CLK_CONF": {
              "DLL_CCLK_IN_SLF_EN": {
                "bit": 0,
                "description": "Clock enable of cclk_in_slf when ULTRA_HIGH_SPEED_MODE==1."
              },
              "DLL_CCLK_IN_DRV_EN": {
                "bit": 1,
                "description": "Clock enable of cclk_in_drv when ULTRA_HIGH_SPEED_MODE==1."
              },
              "DLL_CCLK_IN_SAM_EN": {
                "bit": 2,
                "description": "Clock enable of cclk_in_sam when ULTRA_HIGH_SPEED_MODE==1."
              },
              "DLL_CCLK_IN_SLF_PHASE": {
                "bit": 3,
                "description": "It's used to control the phase of cclk_in_slf when ULTRA_HIGH_SPEED_MODE==1.",
                "width": 6
              },
              "DLL_CCLK_IN_DRV_PHASE": {
                "bit": 9,
                "description": "It's used to control the phase of cclk_in_drv when ULTRA_HIGH_SPEED_MODE==1.",
                "width": 6
              },
              "DLL_CCLK_IN_SAM_PHASE": {
                "bit": 15,
                "description": "It's used to control the phase of cclk_in_sam when ULTRA_HIGH_SPEED_MODE==1.",
                "width": 6
              }
            },
            "DLL_CONF": {
              "DLL_CAL_STOP": {
                "bit": 0,
                "description": "Set 1 to stop calibration."
              },
              "DLL_CAL_END": {
                "bit": 1,
                "description": "1 means calibration finished."
              }
            }
          }
        },
        "SOC": {
          "instances": [
            {
              "name": "SOC_ETM",
              "base": "0x500D5000"
            }
          ],
          "registers": {
            "CH_ENA_AD0": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel enable status register"
            },
            "CH_ENA_AD0_SET": {
              "offset": "0x04",
              "size": 32,
              "description": "Channel enable set register"
            },
            "CH_ENA_AD0_CLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Channel enable clear register"
            },
            "CH_ENA_AD1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel enable status register"
            },
            "CH_ENA_AD1_SET": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel enable set register"
            },
            "CH_ENA_AD1_CLR": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel enable clear register"
            },
            "CH0_EVT_ID": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel0 event id register"
            },
            "CH0_TASK_ID": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel0 task id register"
            },
            "CH1_EVT_ID": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel1 event id register"
            },
            "CH1_TASK_ID": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel1 task id register"
            },
            "CH2_EVT_ID": {
              "offset": "0x28",
              "size": 32,
              "description": "Channel2 event id register"
            },
            "CH2_TASK_ID": {
              "offset": "0x2C",
              "size": 32,
              "description": "Channel2 task id register"
            },
            "CH3_EVT_ID": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel3 event id register"
            },
            "CH3_TASK_ID": {
              "offset": "0x34",
              "size": 32,
              "description": "Channel3 task id register"
            },
            "CH4_EVT_ID": {
              "offset": "0x38",
              "size": 32,
              "description": "Channel4 event id register"
            },
            "CH4_TASK_ID": {
              "offset": "0x3C",
              "size": 32,
              "description": "Channel4 task id register"
            },
            "CH5_EVT_ID": {
              "offset": "0x40",
              "size": 32,
              "description": "Channel5 event id register"
            },
            "CH5_TASK_ID": {
              "offset": "0x44",
              "size": 32,
              "description": "Channel5 task id register"
            },
            "CH6_EVT_ID": {
              "offset": "0x48",
              "size": 32,
              "description": "Channel6 event id register"
            },
            "CH6_TASK_ID": {
              "offset": "0x4C",
              "size": 32,
              "description": "Channel6 task id register"
            },
            "CH7_EVT_ID": {
              "offset": "0x50",
              "size": 32,
              "description": "Channel7 event id register"
            },
            "CH7_TASK_ID": {
              "offset": "0x54",
              "size": 32,
              "description": "Channel7 task id register"
            },
            "CH8_EVT_ID": {
              "offset": "0x58",
              "size": 32,
              "description": "Channel8 event id register"
            },
            "CH8_TASK_ID": {
              "offset": "0x5C",
              "size": 32,
              "description": "Channel8 task id register"
            },
            "CH9_EVT_ID": {
              "offset": "0x60",
              "size": 32,
              "description": "Channel9 event id register"
            },
            "CH9_TASK_ID": {
              "offset": "0x64",
              "size": 32,
              "description": "Channel9 task id register"
            },
            "CH10_EVT_ID": {
              "offset": "0x68",
              "size": 32,
              "description": "Channel10 event id register"
            },
            "CH10_TASK_ID": {
              "offset": "0x6C",
              "size": 32,
              "description": "Channel10 task id register"
            },
            "CH11_EVT_ID": {
              "offset": "0x70",
              "size": 32,
              "description": "Channel11 event id register"
            },
            "CH11_TASK_ID": {
              "offset": "0x74",
              "size": 32,
              "description": "Channel11 task id register"
            },
            "CH12_EVT_ID": {
              "offset": "0x78",
              "size": 32,
              "description": "Channel12 event id register"
            },
            "CH12_TASK_ID": {
              "offset": "0x7C",
              "size": 32,
              "description": "Channel12 task id register"
            },
            "CH13_EVT_ID": {
              "offset": "0x80",
              "size": 32,
              "description": "Channel13 event id register"
            },
            "CH13_TASK_ID": {
              "offset": "0x84",
              "size": 32,
              "description": "Channel13 task id register"
            },
            "CH14_EVT_ID": {
              "offset": "0x88",
              "size": 32,
              "description": "Channel14 event id register"
            },
            "CH14_TASK_ID": {
              "offset": "0x8C",
              "size": 32,
              "description": "Channel14 task id register"
            },
            "CH15_EVT_ID": {
              "offset": "0x90",
              "size": 32,
              "description": "Channel15 event id register"
            },
            "CH15_TASK_ID": {
              "offset": "0x94",
              "size": 32,
              "description": "Channel15 task id register"
            },
            "CH16_EVT_ID": {
              "offset": "0x98",
              "size": 32,
              "description": "Channel16 event id register"
            },
            "CH16_TASK_ID": {
              "offset": "0x9C",
              "size": 32,
              "description": "Channel16 task id register"
            },
            "CH17_EVT_ID": {
              "offset": "0xA0",
              "size": 32,
              "description": "Channel17 event id register"
            },
            "CH17_TASK_ID": {
              "offset": "0xA4",
              "size": 32,
              "description": "Channel17 task id register"
            },
            "CH18_EVT_ID": {
              "offset": "0xA8",
              "size": 32,
              "description": "Channel18 event id register"
            },
            "CH18_TASK_ID": {
              "offset": "0xAC",
              "size": 32,
              "description": "Channel18 task id register"
            },
            "CH19_EVT_ID": {
              "offset": "0xB0",
              "size": 32,
              "description": "Channel19 event id register"
            },
            "CH19_TASK_ID": {
              "offset": "0xB4",
              "size": 32,
              "description": "Channel19 task id register"
            },
            "CH20_EVT_ID": {
              "offset": "0xB8",
              "size": 32,
              "description": "Channel20 event id register"
            },
            "CH20_TASK_ID": {
              "offset": "0xBC",
              "size": 32,
              "description": "Channel20 task id register"
            },
            "CH21_EVT_ID": {
              "offset": "0xC0",
              "size": 32,
              "description": "Channel21 event id register"
            },
            "CH21_TASK_ID": {
              "offset": "0xC4",
              "size": 32,
              "description": "Channel21 task id register"
            },
            "CH22_EVT_ID": {
              "offset": "0xC8",
              "size": 32,
              "description": "Channel22 event id register"
            },
            "CH22_TASK_ID": {
              "offset": "0xCC",
              "size": 32,
              "description": "Channel22 task id register"
            },
            "CH23_EVT_ID": {
              "offset": "0xD0",
              "size": 32,
              "description": "Channel23 event id register"
            },
            "CH23_TASK_ID": {
              "offset": "0xD4",
              "size": 32,
              "description": "Channel23 task id register"
            },
            "CH24_EVT_ID": {
              "offset": "0xD8",
              "size": 32,
              "description": "Channel24 event id register"
            },
            "CH24_TASK_ID": {
              "offset": "0xDC",
              "size": 32,
              "description": "Channel24 task id register"
            },
            "CH25_EVT_ID": {
              "offset": "0xE0",
              "size": 32,
              "description": "Channel25 event id register"
            },
            "CH25_TASK_ID": {
              "offset": "0xE4",
              "size": 32,
              "description": "Channel25 task id register"
            },
            "CH26_EVT_ID": {
              "offset": "0xE8",
              "size": 32,
              "description": "Channel26 event id register"
            },
            "CH26_TASK_ID": {
              "offset": "0xEC",
              "size": 32,
              "description": "Channel26 task id register"
            },
            "CH27_EVT_ID": {
              "offset": "0xF0",
              "size": 32,
              "description": "Channel27 event id register"
            },
            "CH27_TASK_ID": {
              "offset": "0xF4",
              "size": 32,
              "description": "Channel27 task id register"
            },
            "CH28_EVT_ID": {
              "offset": "0xF8",
              "size": 32,
              "description": "Channel28 event id register"
            },
            "CH28_TASK_ID": {
              "offset": "0xFC",
              "size": 32,
              "description": "Channel28 task id register"
            },
            "CH29_EVT_ID": {
              "offset": "0x100",
              "size": 32,
              "description": "Channel29 event id register"
            },
            "CH29_TASK_ID": {
              "offset": "0x104",
              "size": 32,
              "description": "Channel29 task id register"
            },
            "CH30_EVT_ID": {
              "offset": "0x108",
              "size": 32,
              "description": "Channel30 event id register"
            },
            "CH30_TASK_ID": {
              "offset": "0x10C",
              "size": 32,
              "description": "Channel30 task id register"
            },
            "CH31_EVT_ID": {
              "offset": "0x110",
              "size": 32,
              "description": "Channel31 event id register"
            },
            "CH31_TASK_ID": {
              "offset": "0x114",
              "size": 32,
              "description": "Channel31 task id register"
            },
            "CH32_EVT_ID": {
              "offset": "0x118",
              "size": 32,
              "description": "Channel32 event id register"
            },
            "CH32_TASK_ID": {
              "offset": "0x11C",
              "size": 32,
              "description": "Channel32 task id register"
            },
            "CH33_EVT_ID": {
              "offset": "0x120",
              "size": 32,
              "description": "Channel33 event id register"
            },
            "CH33_TASK_ID": {
              "offset": "0x124",
              "size": 32,
              "description": "Channel33 task id register"
            },
            "CH34_EVT_ID": {
              "offset": "0x128",
              "size": 32,
              "description": "Channel34 event id register"
            },
            "CH34_TASK_ID": {
              "offset": "0x12C",
              "size": 32,
              "description": "Channel34 task id register"
            },
            "CH35_EVT_ID": {
              "offset": "0x130",
              "size": 32,
              "description": "Channel35 event id register"
            },
            "CH35_TASK_ID": {
              "offset": "0x134",
              "size": 32,
              "description": "Channel35 task id register"
            },
            "CH36_EVT_ID": {
              "offset": "0x138",
              "size": 32,
              "description": "Channel36 event id register"
            },
            "CH36_TASK_ID": {
              "offset": "0x13C",
              "size": 32,
              "description": "Channel36 task id register"
            },
            "CH37_EVT_ID": {
              "offset": "0x140",
              "size": 32,
              "description": "Channel37 event id register"
            },
            "CH37_TASK_ID": {
              "offset": "0x144",
              "size": 32,
              "description": "Channel37 task id register"
            },
            "CH38_EVT_ID": {
              "offset": "0x148",
              "size": 32,
              "description": "Channel38 event id register"
            },
            "CH38_TASK_ID": {
              "offset": "0x14C",
              "size": 32,
              "description": "Channel38 task id register"
            },
            "CH39_EVT_ID": {
              "offset": "0x150",
              "size": 32,
              "description": "Channel39 event id register"
            },
            "CH39_TASK_ID": {
              "offset": "0x154",
              "size": 32,
              "description": "Channel39 task id register"
            },
            "CH40_EVT_ID": {
              "offset": "0x158",
              "size": 32,
              "description": "Channel40 event id register"
            },
            "CH40_TASK_ID": {
              "offset": "0x15C",
              "size": 32,
              "description": "Channel40 task id register"
            },
            "CH41_EVT_ID": {
              "offset": "0x160",
              "size": 32,
              "description": "Channel41 event id register"
            },
            "CH41_TASK_ID": {
              "offset": "0x164",
              "size": 32,
              "description": "Channel41 task id register"
            },
            "CH42_EVT_ID": {
              "offset": "0x168",
              "size": 32,
              "description": "Channel42 event id register"
            },
            "CH42_TASK_ID": {
              "offset": "0x16C",
              "size": 32,
              "description": "Channel42 task id register"
            },
            "CH43_EVT_ID": {
              "offset": "0x170",
              "size": 32,
              "description": "Channel43 event id register"
            },
            "CH43_TASK_ID": {
              "offset": "0x174",
              "size": 32,
              "description": "Channel43 task id register"
            },
            "CH44_EVT_ID": {
              "offset": "0x178",
              "size": 32,
              "description": "Channel44 event id register"
            },
            "CH44_TASK_ID": {
              "offset": "0x17C",
              "size": 32,
              "description": "Channel44 task id register"
            },
            "CH45_EVT_ID": {
              "offset": "0x180",
              "size": 32,
              "description": "Channel45 event id register"
            },
            "CH45_TASK_ID": {
              "offset": "0x184",
              "size": 32,
              "description": "Channel45 task id register"
            },
            "CH46_EVT_ID": {
              "offset": "0x188",
              "size": 32,
              "description": "Channel46 event id register"
            },
            "CH46_TASK_ID": {
              "offset": "0x18C",
              "size": 32,
              "description": "Channel46 task id register"
            },
            "CH47_EVT_ID": {
              "offset": "0x190",
              "size": 32,
              "description": "Channel47 event id register"
            },
            "CH47_TASK_ID": {
              "offset": "0x194",
              "size": 32,
              "description": "Channel47 task id register"
            },
            "CH48_EVT_ID": {
              "offset": "0x198",
              "size": 32,
              "description": "Channel48 event id register"
            },
            "CH48_TASK_ID": {
              "offset": "0x19C",
              "size": 32,
              "description": "Channel48 task id register"
            },
            "CH49_EVT_ID": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Channel49 event id register"
            },
            "CH49_TASK_ID": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Channel49 task id register"
            },
            "EVT_ST0": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Events trigger status register"
            },
            "EVT_ST0_CLR": {
              "offset": "0x1AC",
              "size": 32,
              "description": "Events trigger status clear register"
            },
            "EVT_ST1": {
              "offset": "0x1B0",
              "size": 32,
              "description": "Events trigger status register"
            },
            "EVT_ST1_CLR": {
              "offset": "0x1B4",
              "size": 32,
              "description": "Events trigger status clear register"
            },
            "EVT_ST2": {
              "offset": "0x1B8",
              "size": 32,
              "description": "Events trigger status register"
            },
            "EVT_ST2_CLR": {
              "offset": "0x1BC",
              "size": 32,
              "description": "Events trigger status clear register"
            },
            "EVT_ST3": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Events trigger status register"
            },
            "EVT_ST3_CLR": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Events trigger status clear register"
            },
            "EVT_ST4": {
              "offset": "0x1C8",
              "size": 32,
              "description": "Events trigger status register"
            },
            "EVT_ST4_CLR": {
              "offset": "0x1CC",
              "size": 32,
              "description": "Events trigger status clear register"
            },
            "EVT_ST5": {
              "offset": "0x1D0",
              "size": 32,
              "description": "Events trigger status register"
            },
            "EVT_ST5_CLR": {
              "offset": "0x1D4",
              "size": 32,
              "description": "Events trigger status clear register"
            },
            "EVT_ST6": {
              "offset": "0x1D8",
              "size": 32,
              "description": "Events trigger status register"
            },
            "EVT_ST6_CLR": {
              "offset": "0x1DC",
              "size": 32,
              "description": "Events trigger status clear register"
            },
            "EVT_ST7": {
              "offset": "0x1E0",
              "size": 32,
              "description": "Events trigger status register"
            },
            "EVT_ST7_CLR": {
              "offset": "0x1E4",
              "size": 32,
              "description": "Events trigger status clear register"
            },
            "TASK_ST0": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Tasks trigger status register"
            },
            "TASK_ST0_CLR": {
              "offset": "0x1EC",
              "size": 32,
              "description": "Tasks trigger status clear register"
            },
            "TASK_ST1": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Tasks trigger status register"
            },
            "TASK_ST1_CLR": {
              "offset": "0x1F4",
              "size": 32,
              "description": "Tasks trigger status clear register"
            },
            "TASK_ST2": {
              "offset": "0x1F8",
              "size": 32,
              "description": "Tasks trigger status register"
            },
            "TASK_ST2_CLR": {
              "offset": "0x1FC",
              "size": 32,
              "description": "Tasks trigger status clear register"
            },
            "TASK_ST3": {
              "offset": "0x200",
              "size": 32,
              "description": "Tasks trigger status register"
            },
            "TASK_ST3_CLR": {
              "offset": "0x204",
              "size": 32,
              "description": "Tasks trigger status clear register"
            },
            "TASK_ST4": {
              "offset": "0x208",
              "size": 32,
              "description": "Tasks trigger status register"
            },
            "TASK_ST4_CLR": {
              "offset": "0x20C",
              "size": 32,
              "description": "Tasks trigger status clear register"
            },
            "TASK_ST5": {
              "offset": "0x210",
              "size": 32,
              "description": "Tasks trigger status register"
            },
            "TASK_ST5_CLR": {
              "offset": "0x214",
              "size": 32,
              "description": "Tasks trigger status clear register"
            },
            "TASK_ST6": {
              "offset": "0x218",
              "size": 32,
              "description": "Tasks trigger status register"
            },
            "TASK_ST6_CLR": {
              "offset": "0x21C",
              "size": 32,
              "description": "Tasks trigger status clear register"
            },
            "CLK_EN": {
              "offset": "0x220",
              "size": 32,
              "description": "ETM clock enable register"
            },
            "DATE": {
              "offset": "0x224",
              "size": 32,
              "description": "ETM date register"
            }
          },
          "bits": {
            "CH_ENA_AD0": {
              "CH_ENA0": {
                "bit": 0,
                "description": "Represents ch0 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA1": {
                "bit": 1,
                "description": "Represents ch1 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA2": {
                "bit": 2,
                "description": "Represents ch2 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA3": {
                "bit": 3,
                "description": "Represents ch3 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA4": {
                "bit": 4,
                "description": "Represents ch4 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA5": {
                "bit": 5,
                "description": "Represents ch5 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA6": {
                "bit": 6,
                "description": "Represents ch6 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA7": {
                "bit": 7,
                "description": "Represents ch7 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA8": {
                "bit": 8,
                "description": "Represents ch8 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA9": {
                "bit": 9,
                "description": "Represents ch9 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA10": {
                "bit": 10,
                "description": "Represents ch10 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA11": {
                "bit": 11,
                "description": "Represents ch11 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA12": {
                "bit": 12,
                "description": "Represents ch12 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA13": {
                "bit": 13,
                "description": "Represents ch13 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA14": {
                "bit": 14,
                "description": "Represents ch14 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA15": {
                "bit": 15,
                "description": "Represents ch15 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA16": {
                "bit": 16,
                "description": "Represents ch16 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA17": {
                "bit": 17,
                "description": "Represents ch17 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA18": {
                "bit": 18,
                "description": "Represents ch18 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA19": {
                "bit": 19,
                "description": "Represents ch19 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA20": {
                "bit": 20,
                "description": "Represents ch20 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA21": {
                "bit": 21,
                "description": "Represents ch21 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA22": {
                "bit": 22,
                "description": "Represents ch22 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA23": {
                "bit": 23,
                "description": "Represents ch23 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA24": {
                "bit": 24,
                "description": "Represents ch24 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA25": {
                "bit": 25,
                "description": "Represents ch25 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA26": {
                "bit": 26,
                "description": "Represents ch26 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA27": {
                "bit": 27,
                "description": "Represents ch27 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA28": {
                "bit": 28,
                "description": "Represents ch28 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA29": {
                "bit": 29,
                "description": "Represents ch29 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA30": {
                "bit": 30,
                "description": "Represents ch30 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA31": {
                "bit": 31,
                "description": "Represents ch31 enable status.\\\\0: Disable\\\\1: Enable"
              }
            },
            "CH_ENA_AD0_SET": {
              "CH_SET0": {
                "bit": 0,
                "description": "Configures whether or not to enable ch0.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET1": {
                "bit": 1,
                "description": "Configures whether or not to enable ch1.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET2": {
                "bit": 2,
                "description": "Configures whether or not to enable ch2.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET3": {
                "bit": 3,
                "description": "Configures whether or not to enable ch3.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET4": {
                "bit": 4,
                "description": "Configures whether or not to enable ch4.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET5": {
                "bit": 5,
                "description": "Configures whether or not to enable ch5.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET6": {
                "bit": 6,
                "description": "Configures whether or not to enable ch6.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET7": {
                "bit": 7,
                "description": "Configures whether or not to enable ch7.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET8": {
                "bit": 8,
                "description": "Configures whether or not to enable ch8.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET9": {
                "bit": 9,
                "description": "Configures whether or not to enable ch9.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET10": {
                "bit": 10,
                "description": "Configures whether or not to enable ch10.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET11": {
                "bit": 11,
                "description": "Configures whether or not to enable ch11.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET12": {
                "bit": 12,
                "description": "Configures whether or not to enable ch12.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET13": {
                "bit": 13,
                "description": "Configures whether or not to enable ch13.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET14": {
                "bit": 14,
                "description": "Configures whether or not to enable ch14.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET15": {
                "bit": 15,
                "description": "Configures whether or not to enable ch15.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET16": {
                "bit": 16,
                "description": "Configures whether or not to enable ch16.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET17": {
                "bit": 17,
                "description": "Configures whether or not to enable ch17.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET18": {
                "bit": 18,
                "description": "Configures whether or not to enable ch18.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET19": {
                "bit": 19,
                "description": "Configures whether or not to enable ch19.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET20": {
                "bit": 20,
                "description": "Configures whether or not to enable ch20.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET21": {
                "bit": 21,
                "description": "Configures whether or not to enable ch21.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET22": {
                "bit": 22,
                "description": "Configures whether or not to enable ch22.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET23": {
                "bit": 23,
                "description": "Configures whether or not to enable ch23.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET24": {
                "bit": 24,
                "description": "Configures whether or not to enable ch24.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET25": {
                "bit": 25,
                "description": "Configures whether or not to enable ch25.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET26": {
                "bit": 26,
                "description": "Configures whether or not to enable ch26.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET27": {
                "bit": 27,
                "description": "Configures whether or not to enable ch27.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET28": {
                "bit": 28,
                "description": "Configures whether or not to enable ch28.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET29": {
                "bit": 29,
                "description": "Configures whether or not to enable ch29.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET30": {
                "bit": 30,
                "description": "Configures whether or not to enable ch30.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET31": {
                "bit": 31,
                "description": "Configures whether or not to enable ch31.\\\\0: Invalid, No effect\\\\1: Enable"
              }
            },
            "CH_ENA_AD0_CLR": {
              "CH_CLR0": {
                "bit": 0,
                "description": "Configures whether or not to clear ch0 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR1": {
                "bit": 1,
                "description": "Configures whether or not to clear ch1 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR2": {
                "bit": 2,
                "description": "Configures whether or not to clear ch2 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR3": {
                "bit": 3,
                "description": "Configures whether or not to clear ch3 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR4": {
                "bit": 4,
                "description": "Configures whether or not to clear ch4 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR5": {
                "bit": 5,
                "description": "Configures whether or not to clear ch5 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR6": {
                "bit": 6,
                "description": "Configures whether or not to clear ch6 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR7": {
                "bit": 7,
                "description": "Configures whether or not to clear ch7 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR8": {
                "bit": 8,
                "description": "Configures whether or not to clear ch8 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR9": {
                "bit": 9,
                "description": "Configures whether or not to clear ch9 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR10": {
                "bit": 10,
                "description": "Configures whether or not to clear ch10 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR11": {
                "bit": 11,
                "description": "Configures whether or not to clear ch11 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR12": {
                "bit": 12,
                "description": "Configures whether or not to clear ch12 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR13": {
                "bit": 13,
                "description": "Configures whether or not to clear ch13 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR14": {
                "bit": 14,
                "description": "Configures whether or not to clear ch14 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR15": {
                "bit": 15,
                "description": "Configures whether or not to clear ch15 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR16": {
                "bit": 16,
                "description": "Configures whether or not to clear ch16 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR17": {
                "bit": 17,
                "description": "Configures whether or not to clear ch17 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR18": {
                "bit": 18,
                "description": "Configures whether or not to clear ch18 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR19": {
                "bit": 19,
                "description": "Configures whether or not to clear ch19 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR20": {
                "bit": 20,
                "description": "Configures whether or not to clear ch20 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR21": {
                "bit": 21,
                "description": "Configures whether or not to clear ch21 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR22": {
                "bit": 22,
                "description": "Configures whether or not to clear ch22 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR23": {
                "bit": 23,
                "description": "Configures whether or not to clear ch23 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR24": {
                "bit": 24,
                "description": "Configures whether or not to clear ch24 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR25": {
                "bit": 25,
                "description": "Configures whether or not to clear ch25 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR26": {
                "bit": 26,
                "description": "Configures whether or not to clear ch26 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR27": {
                "bit": 27,
                "description": "Configures whether or not to clear ch27 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR28": {
                "bit": 28,
                "description": "Configures whether or not to clear ch28 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR29": {
                "bit": 29,
                "description": "Configures whether or not to clear ch29 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR30": {
                "bit": 30,
                "description": "Configures whether or not to clear ch30 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR31": {
                "bit": 31,
                "description": "Configures whether or not to clear ch31 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "CH_ENA_AD1": {
              "CH_ENA32": {
                "bit": 0,
                "description": "Represents ch32 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA33": {
                "bit": 1,
                "description": "Represents ch33 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA34": {
                "bit": 2,
                "description": "Represents ch34 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA35": {
                "bit": 3,
                "description": "Represents ch35 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA36": {
                "bit": 4,
                "description": "Represents ch36 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA37": {
                "bit": 5,
                "description": "Represents ch37 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA38": {
                "bit": 6,
                "description": "Represents ch38 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA39": {
                "bit": 7,
                "description": "Represents ch39 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA40": {
                "bit": 8,
                "description": "Represents ch40 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA41": {
                "bit": 9,
                "description": "Represents ch41 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA42": {
                "bit": 10,
                "description": "Represents ch42 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA43": {
                "bit": 11,
                "description": "Represents ch43 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA44": {
                "bit": 12,
                "description": "Represents ch44 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA45": {
                "bit": 13,
                "description": "Represents ch45 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA46": {
                "bit": 14,
                "description": "Represents ch46 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA47": {
                "bit": 15,
                "description": "Represents ch47 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA48": {
                "bit": 16,
                "description": "Represents ch48 enable status.\\\\0: Disable\\\\1: Enable"
              },
              "CH_ENA49": {
                "bit": 17,
                "description": "Represents ch49 enable status.\\\\0: Disable\\\\1: Enable"
              }
            },
            "CH_ENA_AD1_SET": {
              "CH_SET32": {
                "bit": 0,
                "description": "Configures whether or not to enable ch32.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET33": {
                "bit": 1,
                "description": "Configures whether or not to enable ch33.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET34": {
                "bit": 2,
                "description": "Configures whether or not to enable ch34.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET35": {
                "bit": 3,
                "description": "Configures whether or not to enable ch35.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET36": {
                "bit": 4,
                "description": "Configures whether or not to enable ch36.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET37": {
                "bit": 5,
                "description": "Configures whether or not to enable ch37.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET38": {
                "bit": 6,
                "description": "Configures whether or not to enable ch38.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET39": {
                "bit": 7,
                "description": "Configures whether or not to enable ch39.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET40": {
                "bit": 8,
                "description": "Configures whether or not to enable ch40.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET41": {
                "bit": 9,
                "description": "Configures whether or not to enable ch41.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET42": {
                "bit": 10,
                "description": "Configures whether or not to enable ch42.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET43": {
                "bit": 11,
                "description": "Configures whether or not to enable ch43.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET44": {
                "bit": 12,
                "description": "Configures whether or not to enable ch44.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET45": {
                "bit": 13,
                "description": "Configures whether or not to enable ch45.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET46": {
                "bit": 14,
                "description": "Configures whether or not to enable ch46.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET47": {
                "bit": 15,
                "description": "Configures whether or not to enable ch47.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET48": {
                "bit": 16,
                "description": "Configures whether or not to enable ch48.\\\\0: Invalid, No effect\\\\1: Enable"
              },
              "CH_SET49": {
                "bit": 17,
                "description": "Configures whether or not to enable ch49.\\\\0: Invalid, No effect\\\\1: Enable"
              }
            },
            "CH_ENA_AD1_CLR": {
              "CH_CLR32": {
                "bit": 0,
                "description": "Configures whether or not to clear ch32 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR33": {
                "bit": 1,
                "description": "Configures whether or not to clear ch33 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR34": {
                "bit": 2,
                "description": "Configures whether or not to clear ch34 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR35": {
                "bit": 3,
                "description": "Configures whether or not to clear ch35 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR36": {
                "bit": 4,
                "description": "Configures whether or not to clear ch36 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR37": {
                "bit": 5,
                "description": "Configures whether or not to clear ch37 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR38": {
                "bit": 6,
                "description": "Configures whether or not to clear ch38 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR39": {
                "bit": 7,
                "description": "Configures whether or not to clear ch39 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR40": {
                "bit": 8,
                "description": "Configures whether or not to clear ch40 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR41": {
                "bit": 9,
                "description": "Configures whether or not to clear ch41 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR42": {
                "bit": 10,
                "description": "Configures whether or not to clear ch42 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR43": {
                "bit": 11,
                "description": "Configures whether or not to clear ch43 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR44": {
                "bit": 12,
                "description": "Configures whether or not to clear ch44 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR45": {
                "bit": 13,
                "description": "Configures whether or not to clear ch45 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR46": {
                "bit": 14,
                "description": "Configures whether or not to clear ch46 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR47": {
                "bit": 15,
                "description": "Configures whether or not to clear ch47 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR48": {
                "bit": 16,
                "description": "Configures whether or not to clear ch48 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "CH_CLR49": {
                "bit": 17,
                "description": "Configures whether or not to clear ch49 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "CH0_EVT_ID": {
              "CH0_EVT_ID": {
                "bit": 0,
                "description": "Configures ch0_evt_id",
                "width": 8
              }
            },
            "CH0_TASK_ID": {
              "CH0_TASK_ID": {
                "bit": 0,
                "description": "Configures ch0_task_id",
                "width": 8
              }
            },
            "CH1_EVT_ID": {
              "CH1_EVT_ID": {
                "bit": 0,
                "description": "Configures ch1_evt_id",
                "width": 8
              }
            },
            "CH1_TASK_ID": {
              "CH1_TASK_ID": {
                "bit": 0,
                "description": "Configures ch1_task_id",
                "width": 8
              }
            },
            "CH2_EVT_ID": {
              "CH2_EVT_ID": {
                "bit": 0,
                "description": "Configures ch2_evt_id",
                "width": 8
              }
            },
            "CH2_TASK_ID": {
              "CH2_TASK_ID": {
                "bit": 0,
                "description": "Configures ch2_task_id",
                "width": 8
              }
            },
            "CH3_EVT_ID": {
              "CH3_EVT_ID": {
                "bit": 0,
                "description": "Configures ch3_evt_id",
                "width": 8
              }
            },
            "CH3_TASK_ID": {
              "CH3_TASK_ID": {
                "bit": 0,
                "description": "Configures ch3_task_id",
                "width": 8
              }
            },
            "CH4_EVT_ID": {
              "CH4_EVT_ID": {
                "bit": 0,
                "description": "Configures ch4_evt_id",
                "width": 8
              }
            },
            "CH4_TASK_ID": {
              "CH4_TASK_ID": {
                "bit": 0,
                "description": "Configures ch4_task_id",
                "width": 8
              }
            },
            "CH5_EVT_ID": {
              "CH5_EVT_ID": {
                "bit": 0,
                "description": "Configures ch5_evt_id",
                "width": 8
              }
            },
            "CH5_TASK_ID": {
              "CH5_TASK_ID": {
                "bit": 0,
                "description": "Configures ch5_task_id",
                "width": 8
              }
            },
            "CH6_EVT_ID": {
              "CH6_EVT_ID": {
                "bit": 0,
                "description": "Configures ch6_evt_id",
                "width": 8
              }
            },
            "CH6_TASK_ID": {
              "CH6_TASK_ID": {
                "bit": 0,
                "description": "Configures ch6_task_id",
                "width": 8
              }
            },
            "CH7_EVT_ID": {
              "CH7_EVT_ID": {
                "bit": 0,
                "description": "Configures ch7_evt_id",
                "width": 8
              }
            },
            "CH7_TASK_ID": {
              "CH7_TASK_ID": {
                "bit": 0,
                "description": "Configures ch7_task_id",
                "width": 8
              }
            },
            "CH8_EVT_ID": {
              "CH8_EVT_ID": {
                "bit": 0,
                "description": "Configures ch8_evt_id",
                "width": 8
              }
            },
            "CH8_TASK_ID": {
              "CH8_TASK_ID": {
                "bit": 0,
                "description": "Configures ch8_task_id",
                "width": 8
              }
            },
            "CH9_EVT_ID": {
              "CH9_EVT_ID": {
                "bit": 0,
                "description": "Configures ch9_evt_id",
                "width": 8
              }
            },
            "CH9_TASK_ID": {
              "CH9_TASK_ID": {
                "bit": 0,
                "description": "Configures ch9_task_id",
                "width": 8
              }
            },
            "CH10_EVT_ID": {
              "CH10_EVT_ID": {
                "bit": 0,
                "description": "Configures ch10_evt_id",
                "width": 8
              }
            },
            "CH10_TASK_ID": {
              "CH10_TASK_ID": {
                "bit": 0,
                "description": "Configures ch10_task_id",
                "width": 8
              }
            },
            "CH11_EVT_ID": {
              "CH11_EVT_ID": {
                "bit": 0,
                "description": "Configures ch11_evt_id",
                "width": 8
              }
            },
            "CH11_TASK_ID": {
              "CH11_TASK_ID": {
                "bit": 0,
                "description": "Configures ch11_task_id",
                "width": 8
              }
            },
            "CH12_EVT_ID": {
              "CH12_EVT_ID": {
                "bit": 0,
                "description": "Configures ch12_evt_id",
                "width": 8
              }
            },
            "CH12_TASK_ID": {
              "CH12_TASK_ID": {
                "bit": 0,
                "description": "Configures ch12_task_id",
                "width": 8
              }
            },
            "CH13_EVT_ID": {
              "CH13_EVT_ID": {
                "bit": 0,
                "description": "Configures ch13_evt_id",
                "width": 8
              }
            },
            "CH13_TASK_ID": {
              "CH13_TASK_ID": {
                "bit": 0,
                "description": "Configures ch13_task_id",
                "width": 8
              }
            },
            "CH14_EVT_ID": {
              "CH14_EVT_ID": {
                "bit": 0,
                "description": "Configures ch14_evt_id",
                "width": 8
              }
            },
            "CH14_TASK_ID": {
              "CH14_TASK_ID": {
                "bit": 0,
                "description": "Configures ch14_task_id",
                "width": 8
              }
            },
            "CH15_EVT_ID": {
              "CH15_EVT_ID": {
                "bit": 0,
                "description": "Configures ch15_evt_id",
                "width": 8
              }
            },
            "CH15_TASK_ID": {
              "CH15_TASK_ID": {
                "bit": 0,
                "description": "Configures ch15_task_id",
                "width": 8
              }
            },
            "CH16_EVT_ID": {
              "CH16_EVT_ID": {
                "bit": 0,
                "description": "Configures ch16_evt_id",
                "width": 8
              }
            },
            "CH16_TASK_ID": {
              "CH16_TASK_ID": {
                "bit": 0,
                "description": "Configures ch16_task_id",
                "width": 8
              }
            },
            "CH17_EVT_ID": {
              "CH17_EVT_ID": {
                "bit": 0,
                "description": "Configures ch17_evt_id",
                "width": 8
              }
            },
            "CH17_TASK_ID": {
              "CH17_TASK_ID": {
                "bit": 0,
                "description": "Configures ch17_task_id",
                "width": 8
              }
            },
            "CH18_EVT_ID": {
              "CH18_EVT_ID": {
                "bit": 0,
                "description": "Configures ch18_evt_id",
                "width": 8
              }
            },
            "CH18_TASK_ID": {
              "CH18_TASK_ID": {
                "bit": 0,
                "description": "Configures ch18_task_id",
                "width": 8
              }
            },
            "CH19_EVT_ID": {
              "CH19_EVT_ID": {
                "bit": 0,
                "description": "Configures ch19_evt_id",
                "width": 8
              }
            },
            "CH19_TASK_ID": {
              "CH19_TASK_ID": {
                "bit": 0,
                "description": "Configures ch19_task_id",
                "width": 8
              }
            },
            "CH20_EVT_ID": {
              "CH20_EVT_ID": {
                "bit": 0,
                "description": "Configures ch20_evt_id",
                "width": 8
              }
            },
            "CH20_TASK_ID": {
              "CH20_TASK_ID": {
                "bit": 0,
                "description": "Configures ch20_task_id",
                "width": 8
              }
            },
            "CH21_EVT_ID": {
              "CH21_EVT_ID": {
                "bit": 0,
                "description": "Configures ch21_evt_id",
                "width": 8
              }
            },
            "CH21_TASK_ID": {
              "CH21_TASK_ID": {
                "bit": 0,
                "description": "Configures ch21_task_id",
                "width": 8
              }
            },
            "CH22_EVT_ID": {
              "CH22_EVT_ID": {
                "bit": 0,
                "description": "Configures ch22_evt_id",
                "width": 8
              }
            },
            "CH22_TASK_ID": {
              "CH22_TASK_ID": {
                "bit": 0,
                "description": "Configures ch22_task_id",
                "width": 8
              }
            },
            "CH23_EVT_ID": {
              "CH23_EVT_ID": {
                "bit": 0,
                "description": "Configures ch23_evt_id",
                "width": 8
              }
            },
            "CH23_TASK_ID": {
              "CH23_TASK_ID": {
                "bit": 0,
                "description": "Configures ch23_task_id",
                "width": 8
              }
            },
            "CH24_EVT_ID": {
              "CH24_EVT_ID": {
                "bit": 0,
                "description": "Configures ch24_evt_id",
                "width": 8
              }
            },
            "CH24_TASK_ID": {
              "CH24_TASK_ID": {
                "bit": 0,
                "description": "Configures ch24_task_id",
                "width": 8
              }
            },
            "CH25_EVT_ID": {
              "CH25_EVT_ID": {
                "bit": 0,
                "description": "Configures ch25_evt_id",
                "width": 8
              }
            },
            "CH25_TASK_ID": {
              "CH25_TASK_ID": {
                "bit": 0,
                "description": "Configures ch25_task_id",
                "width": 8
              }
            },
            "CH26_EVT_ID": {
              "CH26_EVT_ID": {
                "bit": 0,
                "description": "Configures ch26_evt_id",
                "width": 8
              }
            },
            "CH26_TASK_ID": {
              "CH26_TASK_ID": {
                "bit": 0,
                "description": "Configures ch26_task_id",
                "width": 8
              }
            },
            "CH27_EVT_ID": {
              "CH27_EVT_ID": {
                "bit": 0,
                "description": "Configures ch27_evt_id",
                "width": 8
              }
            },
            "CH27_TASK_ID": {
              "CH27_TASK_ID": {
                "bit": 0,
                "description": "Configures ch27_task_id",
                "width": 8
              }
            },
            "CH28_EVT_ID": {
              "CH28_EVT_ID": {
                "bit": 0,
                "description": "Configures ch28_evt_id",
                "width": 8
              }
            },
            "CH28_TASK_ID": {
              "CH28_TASK_ID": {
                "bit": 0,
                "description": "Configures ch28_task_id",
                "width": 8
              }
            },
            "CH29_EVT_ID": {
              "CH29_EVT_ID": {
                "bit": 0,
                "description": "Configures ch29_evt_id",
                "width": 8
              }
            },
            "CH29_TASK_ID": {
              "CH29_TASK_ID": {
                "bit": 0,
                "description": "Configures ch29_task_id",
                "width": 8
              }
            },
            "CH30_EVT_ID": {
              "CH30_EVT_ID": {
                "bit": 0,
                "description": "Configures ch30_evt_id",
                "width": 8
              }
            },
            "CH30_TASK_ID": {
              "CH30_TASK_ID": {
                "bit": 0,
                "description": "Configures ch30_task_id",
                "width": 8
              }
            },
            "CH31_EVT_ID": {
              "CH31_EVT_ID": {
                "bit": 0,
                "description": "Configures ch31_evt_id",
                "width": 8
              }
            },
            "CH31_TASK_ID": {
              "CH31_TASK_ID": {
                "bit": 0,
                "description": "Configures ch31_task_id",
                "width": 8
              }
            },
            "CH32_EVT_ID": {
              "CH32_EVT_ID": {
                "bit": 0,
                "description": "Configures ch32_evt_id",
                "width": 8
              }
            },
            "CH32_TASK_ID": {
              "CH32_TASK_ID": {
                "bit": 0,
                "description": "Configures ch32_task_id",
                "width": 8
              }
            },
            "CH33_EVT_ID": {
              "CH33_EVT_ID": {
                "bit": 0,
                "description": "Configures ch33_evt_id",
                "width": 8
              }
            },
            "CH33_TASK_ID": {
              "CH33_TASK_ID": {
                "bit": 0,
                "description": "Configures ch33_task_id",
                "width": 8
              }
            },
            "CH34_EVT_ID": {
              "CH34_EVT_ID": {
                "bit": 0,
                "description": "Configures ch34_evt_id",
                "width": 8
              }
            },
            "CH34_TASK_ID": {
              "CH34_TASK_ID": {
                "bit": 0,
                "description": "Configures ch34_task_id",
                "width": 8
              }
            },
            "CH35_EVT_ID": {
              "CH35_EVT_ID": {
                "bit": 0,
                "description": "Configures ch35_evt_id",
                "width": 8
              }
            },
            "CH35_TASK_ID": {
              "CH35_TASK_ID": {
                "bit": 0,
                "description": "Configures ch35_task_id",
                "width": 8
              }
            },
            "CH36_EVT_ID": {
              "CH36_EVT_ID": {
                "bit": 0,
                "description": "Configures ch36_evt_id",
                "width": 8
              }
            },
            "CH36_TASK_ID": {
              "CH36_TASK_ID": {
                "bit": 0,
                "description": "Configures ch36_task_id",
                "width": 8
              }
            },
            "CH37_EVT_ID": {
              "CH37_EVT_ID": {
                "bit": 0,
                "description": "Configures ch37_evt_id",
                "width": 8
              }
            },
            "CH37_TASK_ID": {
              "CH37_TASK_ID": {
                "bit": 0,
                "description": "Configures ch37_task_id",
                "width": 8
              }
            },
            "CH38_EVT_ID": {
              "CH38_EVT_ID": {
                "bit": 0,
                "description": "Configures ch38_evt_id",
                "width": 8
              }
            },
            "CH38_TASK_ID": {
              "CH38_TASK_ID": {
                "bit": 0,
                "description": "Configures ch38_task_id",
                "width": 8
              }
            },
            "CH39_EVT_ID": {
              "CH39_EVT_ID": {
                "bit": 0,
                "description": "Configures ch39_evt_id",
                "width": 8
              }
            },
            "CH39_TASK_ID": {
              "CH39_TASK_ID": {
                "bit": 0,
                "description": "Configures ch39_task_id",
                "width": 8
              }
            },
            "CH40_EVT_ID": {
              "CH40_EVT_ID": {
                "bit": 0,
                "description": "Configures ch40_evt_id",
                "width": 8
              }
            },
            "CH40_TASK_ID": {
              "CH40_TASK_ID": {
                "bit": 0,
                "description": "Configures ch40_task_id",
                "width": 8
              }
            },
            "CH41_EVT_ID": {
              "CH41_EVT_ID": {
                "bit": 0,
                "description": "Configures ch41_evt_id",
                "width": 8
              }
            },
            "CH41_TASK_ID": {
              "CH41_TASK_ID": {
                "bit": 0,
                "description": "Configures ch41_task_id",
                "width": 8
              }
            },
            "CH42_EVT_ID": {
              "CH42_EVT_ID": {
                "bit": 0,
                "description": "Configures ch42_evt_id",
                "width": 8
              }
            },
            "CH42_TASK_ID": {
              "CH42_TASK_ID": {
                "bit": 0,
                "description": "Configures ch42_task_id",
                "width": 8
              }
            },
            "CH43_EVT_ID": {
              "CH43_EVT_ID": {
                "bit": 0,
                "description": "Configures ch43_evt_id",
                "width": 8
              }
            },
            "CH43_TASK_ID": {
              "CH43_TASK_ID": {
                "bit": 0,
                "description": "Configures ch43_task_id",
                "width": 8
              }
            },
            "CH44_EVT_ID": {
              "CH44_EVT_ID": {
                "bit": 0,
                "description": "Configures ch44_evt_id",
                "width": 8
              }
            },
            "CH44_TASK_ID": {
              "CH44_TASK_ID": {
                "bit": 0,
                "description": "Configures ch44_task_id",
                "width": 8
              }
            },
            "CH45_EVT_ID": {
              "CH45_EVT_ID": {
                "bit": 0,
                "description": "Configures ch45_evt_id",
                "width": 8
              }
            },
            "CH45_TASK_ID": {
              "CH45_TASK_ID": {
                "bit": 0,
                "description": "Configures ch45_task_id",
                "width": 8
              }
            },
            "CH46_EVT_ID": {
              "CH46_EVT_ID": {
                "bit": 0,
                "description": "Configures ch46_evt_id",
                "width": 8
              }
            },
            "CH46_TASK_ID": {
              "CH46_TASK_ID": {
                "bit": 0,
                "description": "Configures ch46_task_id",
                "width": 8
              }
            },
            "CH47_EVT_ID": {
              "CH47_EVT_ID": {
                "bit": 0,
                "description": "Configures ch47_evt_id",
                "width": 8
              }
            },
            "CH47_TASK_ID": {
              "CH47_TASK_ID": {
                "bit": 0,
                "description": "Configures ch47_task_id",
                "width": 8
              }
            },
            "CH48_EVT_ID": {
              "CH48_EVT_ID": {
                "bit": 0,
                "description": "Configures ch48_evt_id",
                "width": 8
              }
            },
            "CH48_TASK_ID": {
              "CH48_TASK_ID": {
                "bit": 0,
                "description": "Configures ch48_task_id",
                "width": 8
              }
            },
            "CH49_EVT_ID": {
              "CH49_EVT_ID": {
                "bit": 0,
                "description": "Configures ch49_evt_id",
                "width": 8
              }
            },
            "CH49_TASK_ID": {
              "CH49_TASK_ID": {
                "bit": 0,
                "description": "Configures ch49_task_id",
                "width": 8
              }
            },
            "EVT_ST0": {
              "GPIO_EVT_CH0_RISE_EDGE_ST": {
                "bit": 0,
                "description": "Represents GPIO_evt_ch0_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH1_RISE_EDGE_ST": {
                "bit": 1,
                "description": "Represents GPIO_evt_ch1_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH2_RISE_EDGE_ST": {
                "bit": 2,
                "description": "Represents GPIO_evt_ch2_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH3_RISE_EDGE_ST": {
                "bit": 3,
                "description": "Represents GPIO_evt_ch3_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH4_RISE_EDGE_ST": {
                "bit": 4,
                "description": "Represents GPIO_evt_ch4_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH5_RISE_EDGE_ST": {
                "bit": 5,
                "description": "Represents GPIO_evt_ch5_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH6_RISE_EDGE_ST": {
                "bit": 6,
                "description": "Represents GPIO_evt_ch6_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH7_RISE_EDGE_ST": {
                "bit": 7,
                "description": "Represents GPIO_evt_ch7_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH0_FALL_EDGE_ST": {
                "bit": 8,
                "description": "Represents GPIO_evt_ch0_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH1_FALL_EDGE_ST": {
                "bit": 9,
                "description": "Represents GPIO_evt_ch1_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH2_FALL_EDGE_ST": {
                "bit": 10,
                "description": "Represents GPIO_evt_ch2_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH3_FALL_EDGE_ST": {
                "bit": 11,
                "description": "Represents GPIO_evt_ch3_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH4_FALL_EDGE_ST": {
                "bit": 12,
                "description": "Represents GPIO_evt_ch4_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH5_FALL_EDGE_ST": {
                "bit": 13,
                "description": "Represents GPIO_evt_ch5_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH6_FALL_EDGE_ST": {
                "bit": 14,
                "description": "Represents GPIO_evt_ch6_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH7_FALL_EDGE_ST": {
                "bit": 15,
                "description": "Represents GPIO_evt_ch7_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH0_ANY_EDGE_ST": {
                "bit": 16,
                "description": "Represents GPIO_evt_ch0_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH1_ANY_EDGE_ST": {
                "bit": 17,
                "description": "Represents GPIO_evt_ch1_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH2_ANY_EDGE_ST": {
                "bit": 18,
                "description": "Represents GPIO_evt_ch2_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH3_ANY_EDGE_ST": {
                "bit": 19,
                "description": "Represents GPIO_evt_ch3_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH4_ANY_EDGE_ST": {
                "bit": 20,
                "description": "Represents GPIO_evt_ch4_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH5_ANY_EDGE_ST": {
                "bit": 21,
                "description": "Represents GPIO_evt_ch5_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH6_ANY_EDGE_ST": {
                "bit": 22,
                "description": "Represents GPIO_evt_ch6_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_CH7_ANY_EDGE_ST": {
                "bit": 23,
                "description": "Represents GPIO_evt_ch7_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_ZERO_DET_POS0_ST": {
                "bit": 24,
                "description": "Represents GPIO_evt_zero_det_pos0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_ZERO_DET_NEG0_ST": {
                "bit": 25,
                "description": "Represents GPIO_evt_zero_det_neg0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_ZERO_DET_POS1_ST": {
                "bit": 26,
                "description": "Represents GPIO_evt_zero_det_pos1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_EVT_ZERO_DET_NEG1_ST": {
                "bit": 27,
                "description": "Represents GPIO_evt_zero_det_neg1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH0_ST": {
                "bit": 28,
                "description": "Represents LEDC_evt_duty_chng_end_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH1_ST": {
                "bit": 29,
                "description": "Represents LEDC_evt_duty_chng_end_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH2_ST": {
                "bit": 30,
                "description": "Represents LEDC_evt_duty_chng_end_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH3_ST": {
                "bit": 31,
                "description": "Represents LEDC_evt_duty_chng_end_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "EVT_ST0_CLR": {
              "GPIO_EVT_CH0_RISE_EDGE_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear GPIO_evt_ch0_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH1_RISE_EDGE_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear GPIO_evt_ch1_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH2_RISE_EDGE_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear GPIO_evt_ch2_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH3_RISE_EDGE_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear GPIO_evt_ch3_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH4_RISE_EDGE_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear GPIO_evt_ch4_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH5_RISE_EDGE_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear GPIO_evt_ch5_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH6_RISE_EDGE_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear GPIO_evt_ch6_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH7_RISE_EDGE_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear GPIO_evt_ch7_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH0_FALL_EDGE_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear GPIO_evt_ch0_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH1_FALL_EDGE_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear GPIO_evt_ch1_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH2_FALL_EDGE_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear GPIO_evt_ch2_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH3_FALL_EDGE_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear GPIO_evt_ch3_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH4_FALL_EDGE_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear GPIO_evt_ch4_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH5_FALL_EDGE_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear GPIO_evt_ch5_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH6_FALL_EDGE_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear GPIO_evt_ch6_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH7_FALL_EDGE_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear GPIO_evt_ch7_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH0_ANY_EDGE_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear GPIO_evt_ch0_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH1_ANY_EDGE_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear GPIO_evt_ch1_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH2_ANY_EDGE_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear GPIO_evt_ch2_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH3_ANY_EDGE_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear GPIO_evt_ch3_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH4_ANY_EDGE_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear GPIO_evt_ch4_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH5_ANY_EDGE_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear GPIO_evt_ch5_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH6_ANY_EDGE_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear GPIO_evt_ch6_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_CH7_ANY_EDGE_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear GPIO_evt_ch7_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_ZERO_DET_POS0_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear GPIO_evt_zero_det_pos0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_ZERO_DET_NEG0_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear GPIO_evt_zero_det_neg0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_ZERO_DET_POS1_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear GPIO_evt_zero_det_pos1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_EVT_ZERO_DET_NEG1_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear GPIO_evt_zero_det_neg1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH0_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH1_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH2_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH3_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "EVT_ST1": {
              "LEDC_EVT_DUTY_CHNG_END_CH4_ST": {
                "bit": 0,
                "description": "Represents LEDC_evt_duty_chng_end_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH5_ST": {
                "bit": 1,
                "description": "Represents LEDC_evt_duty_chng_end_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH6_ST": {
                "bit": 2,
                "description": "Represents LEDC_evt_duty_chng_end_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH7_ST": {
                "bit": 3,
                "description": "Represents LEDC_evt_duty_chng_end_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH0_ST": {
                "bit": 4,
                "description": "Represents LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH1_ST": {
                "bit": 5,
                "description": "Represents LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH2_ST": {
                "bit": 6,
                "description": "Represents LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH3_ST": {
                "bit": 7,
                "description": "Represents LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH4_ST": {
                "bit": 8,
                "description": "Represents LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH5_ST": {
                "bit": 9,
                "description": "Represents LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH6_ST": {
                "bit": 10,
                "description": "Represents LEDC_evt_ovf_cnt_pls_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH7_ST": {
                "bit": 11,
                "description": "Represents LEDC_evt_ovf_cnt_pls_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_TIME_OVF_TIMER0_ST": {
                "bit": 12,
                "description": "Represents LEDC_evt_time_ovf_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_TIME_OVF_TIMER1_ST": {
                "bit": 13,
                "description": "Represents LEDC_evt_time_ovf_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_TIME_OVF_TIMER2_ST": {
                "bit": 14,
                "description": "Represents LEDC_evt_time_ovf_timer2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_TIME_OVF_TIMER3_ST": {
                "bit": 15,
                "description": "Represents LEDC_evt_time_ovf_timer3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_TIMER0_CMP_ST": {
                "bit": 16,
                "description": "Represents LEDC_evt_timer0_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_TIMER1_CMP_ST": {
                "bit": 17,
                "description": "Represents LEDC_evt_timer1_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_TIMER2_CMP_ST": {
                "bit": 18,
                "description": "Represents LEDC_evt_timer2_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_EVT_TIMER3_CMP_ST": {
                "bit": 19,
                "description": "Represents LEDC_evt_timer3_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG0_EVT_CNT_CMP_TIMER0_ST": {
                "bit": 20,
                "description": "Represents TG0_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG0_EVT_CNT_CMP_TIMER1_ST": {
                "bit": 21,
                "description": "Represents TG0_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_EVT_CNT_CMP_TIMER0_ST": {
                "bit": 22,
                "description": "Represents TG1_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_EVT_CNT_CMP_TIMER1_ST": {
                "bit": 23,
                "description": "Represents TG1_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "SYSTIMER_EVT_CNT_CMP0_ST": {
                "bit": 24,
                "description": "Represents SYSTIMER_evt_cnt_cmp0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "SYSTIMER_EVT_CNT_CMP1_ST": {
                "bit": 25,
                "description": "Represents SYSTIMER_evt_cnt_cmp1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "SYSTIMER_EVT_CNT_CMP2_ST": {
                "bit": 26,
                "description": "Represents SYSTIMER_evt_cnt_cmp2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TIMER0_STOP_ST": {
                "bit": 27,
                "description": "Represents MCPWM0_evt_timer0_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TIMER1_STOP_ST": {
                "bit": 28,
                "description": "Represents MCPWM0_evt_timer1_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TIMER2_STOP_ST": {
                "bit": 29,
                "description": "Represents MCPWM0_evt_timer2_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TIMER0_TEZ_ST": {
                "bit": 30,
                "description": "Represents MCPWM0_evt_timer0_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TIMER1_TEZ_ST": {
                "bit": 31,
                "description": "Represents MCPWM0_evt_timer1_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "EVT_ST1_CLR": {
              "LEDC_EVT_DUTY_CHNG_END_CH4_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH5_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH6_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_DUTY_CHNG_END_CH7_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear LEDC_evt_duty_chng_end_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH0_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH1_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH2_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH3_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH4_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH5_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH6_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_OVF_CNT_PLS_CH7_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_TIME_OVF_TIMER0_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear LEDC_evt_time_ovf_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_TIME_OVF_TIMER1_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear LEDC_evt_time_ovf_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_TIME_OVF_TIMER2_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear LEDC_evt_time_ovf_timer2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_TIME_OVF_TIMER3_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear LEDC_evt_time_ovf_timer3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_TIMER0_CMP_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear LEDC_evt_timer0_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_TIMER1_CMP_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear LEDC_evt_timer1_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_TIMER2_CMP_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear LEDC_evt_timer2_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_EVT_TIMER3_CMP_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear LEDC_evt_timer3_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG0_EVT_CNT_CMP_TIMER0_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear TG0_evt_cnt_cmp_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG0_EVT_CNT_CMP_TIMER1_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear TG0_evt_cnt_cmp_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_EVT_CNT_CMP_TIMER0_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear TG1_evt_cnt_cmp_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_EVT_CNT_CMP_TIMER1_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear TG1_evt_cnt_cmp_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "SYSTIMER_EVT_CNT_CMP0_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear SYSTIMER_evt_cnt_cmp0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "SYSTIMER_EVT_CNT_CMP1_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear SYSTIMER_evt_cnt_cmp1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "SYSTIMER_EVT_CNT_CMP2_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear SYSTIMER_evt_cnt_cmp2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TIMER0_STOP_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear MCPWM0_evt_timer0_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TIMER1_STOP_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear MCPWM0_evt_timer1_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TIMER2_STOP_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear MCPWM0_evt_timer2_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TIMER0_TEZ_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear MCPWM0_evt_timer0_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TIMER1_TEZ_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear MCPWM0_evt_timer1_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "EVT_ST2": {
              "MCPWM0_EVT_TIMER2_TEZ_ST": {
                "bit": 0,
                "description": "Represents MCPWM0_evt_timer2_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TIMER0_TEP_ST": {
                "bit": 1,
                "description": "Represents MCPWM0_evt_timer0_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TIMER1_TEP_ST": {
                "bit": 2,
                "description": "Represents MCPWM0_evt_timer1_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TIMER2_TEP_ST": {
                "bit": 3,
                "description": "Represents MCPWM0_evt_timer2_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP0_TEA_ST": {
                "bit": 4,
                "description": "Represents MCPWM0_evt_op0_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP1_TEA_ST": {
                "bit": 5,
                "description": "Represents MCPWM0_evt_op1_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP2_TEA_ST": {
                "bit": 6,
                "description": "Represents MCPWM0_evt_op2_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP0_TEB_ST": {
                "bit": 7,
                "description": "Represents MCPWM0_evt_op0_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP1_TEB_ST": {
                "bit": 8,
                "description": "Represents MCPWM0_evt_op1_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP2_TEB_ST": {
                "bit": 9,
                "description": "Represents MCPWM0_evt_op2_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_F0_ST": {
                "bit": 10,
                "description": "Represents MCPWM0_evt_f0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_F1_ST": {
                "bit": 11,
                "description": "Represents MCPWM0_evt_f1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_F2_ST": {
                "bit": 12,
                "description": "Represents MCPWM0_evt_f2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_F0_CLR_ST": {
                "bit": 13,
                "description": "Represents MCPWM0_evt_f0_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_F1_CLR_ST": {
                "bit": 14,
                "description": "Represents MCPWM0_evt_f1_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_F2_CLR_ST": {
                "bit": 15,
                "description": "Represents MCPWM0_evt_f2_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TZ0_CBC_ST": {
                "bit": 16,
                "description": "Represents MCPWM0_evt_tz0_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TZ1_CBC_ST": {
                "bit": 17,
                "description": "Represents MCPWM0_evt_tz1_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TZ2_CBC_ST": {
                "bit": 18,
                "description": "Represents MCPWM0_evt_tz2_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TZ0_OST_ST": {
                "bit": 19,
                "description": "Represents MCPWM0_evt_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TZ1_OST_ST": {
                "bit": 20,
                "description": "Represents MCPWM0_evt_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_TZ2_OST_ST": {
                "bit": 21,
                "description": "Represents MCPWM0_evt_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_CAP0_ST": {
                "bit": 22,
                "description": "Represents MCPWM0_evt_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_CAP1_ST": {
                "bit": 23,
                "description": "Represents MCPWM0_evt_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_CAP2_ST": {
                "bit": 24,
                "description": "Represents MCPWM0_evt_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP0_TEE1_ST": {
                "bit": 25,
                "description": "Represents MCPWM0_evt_op0_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP1_TEE1_ST": {
                "bit": 26,
                "description": "Represents MCPWM0_evt_op1_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP2_TEE1_ST": {
                "bit": 27,
                "description": "Represents MCPWM0_evt_op2_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP0_TEE2_ST": {
                "bit": 28,
                "description": "Represents MCPWM0_evt_op0_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP1_TEE2_ST": {
                "bit": 29,
                "description": "Represents MCPWM0_evt_op1_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_EVT_OP2_TEE2_ST": {
                "bit": 30,
                "description": "Represents MCPWM0_evt_op2_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TIMER0_STOP_ST": {
                "bit": 31,
                "description": "Represents MCPWM1_evt_timer0_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "EVT_ST2_CLR": {
              "MCPWM0_EVT_TIMER2_TEZ_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear MCPWM0_evt_timer2_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TIMER0_TEP_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear MCPWM0_evt_timer0_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TIMER1_TEP_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear MCPWM0_evt_timer1_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TIMER2_TEP_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear MCPWM0_evt_timer2_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP0_TEA_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear MCPWM0_evt_op0_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP1_TEA_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear MCPWM0_evt_op1_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP2_TEA_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear MCPWM0_evt_op2_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP0_TEB_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear MCPWM0_evt_op0_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP1_TEB_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear MCPWM0_evt_op1_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP2_TEB_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear MCPWM0_evt_op2_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_F0_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear MCPWM0_evt_f0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_F1_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear MCPWM0_evt_f1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_F2_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear MCPWM0_evt_f2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_F0_CLR_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear MCPWM0_evt_f0_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_F1_CLR_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear MCPWM0_evt_f1_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_F2_CLR_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear MCPWM0_evt_f2_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TZ0_CBC_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear MCPWM0_evt_tz0_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TZ1_CBC_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear MCPWM0_evt_tz1_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TZ2_CBC_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear MCPWM0_evt_tz2_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TZ0_OST_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear MCPWM0_evt_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TZ1_OST_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear MCPWM0_evt_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_TZ2_OST_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear MCPWM0_evt_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_CAP0_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear MCPWM0_evt_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_CAP1_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear MCPWM0_evt_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_CAP2_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear MCPWM0_evt_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP0_TEE1_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear MCPWM0_evt_op0_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP1_TEE1_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear MCPWM0_evt_op1_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP2_TEE1_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear MCPWM0_evt_op2_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP0_TEE2_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear MCPWM0_evt_op0_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP1_TEE2_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear MCPWM0_evt_op1_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_EVT_OP2_TEE2_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear MCPWM0_evt_op2_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TIMER0_STOP_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear MCPWM1_evt_timer0_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "EVT_ST3": {
              "MCPWM1_EVT_TIMER1_STOP_ST": {
                "bit": 0,
                "description": "Represents MCPWM1_evt_timer1_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TIMER2_STOP_ST": {
                "bit": 1,
                "description": "Represents MCPWM1_evt_timer2_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TIMER0_TEZ_ST": {
                "bit": 2,
                "description": "Represents MCPWM1_evt_timer0_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TIMER1_TEZ_ST": {
                "bit": 3,
                "description": "Represents MCPWM1_evt_timer1_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TIMER2_TEZ_ST": {
                "bit": 4,
                "description": "Represents MCPWM1_evt_timer2_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TIMER0_TEP_ST": {
                "bit": 5,
                "description": "Represents MCPWM1_evt_timer0_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TIMER1_TEP_ST": {
                "bit": 6,
                "description": "Represents MCPWM1_evt_timer1_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TIMER2_TEP_ST": {
                "bit": 7,
                "description": "Represents MCPWM1_evt_timer2_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_OP0_TEA_ST": {
                "bit": 8,
                "description": "Represents MCPWM1_evt_op0_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_OP1_TEA_ST": {
                "bit": 9,
                "description": "Represents MCPWM1_evt_op1_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_OP2_TEA_ST": {
                "bit": 10,
                "description": "Represents MCPWM1_evt_op2_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_OP0_TEB_ST": {
                "bit": 11,
                "description": "Represents MCPWM1_evt_op0_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_OP1_TEB_ST": {
                "bit": 12,
                "description": "Represents MCPWM1_evt_op1_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_OP2_TEB_ST": {
                "bit": 13,
                "description": "Represents MCPWM1_evt_op2_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_F0_ST": {
                "bit": 14,
                "description": "Represents MCPWM1_evt_f0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_F1_ST": {
                "bit": 15,
                "description": "Represents MCPWM1_evt_f1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_F2_ST": {
                "bit": 16,
                "description": "Represents MCPWM1_evt_f2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_F0_CLR_ST": {
                "bit": 17,
                "description": "Represents MCPWM1_evt_f0_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_F1_CLR_ST": {
                "bit": 18,
                "description": "Represents MCPWM1_evt_f1_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_F2_CLR_ST": {
                "bit": 19,
                "description": "Represents MCPWM1_evt_f2_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TZ0_CBC_ST": {
                "bit": 20,
                "description": "Represents MCPWM1_evt_tz0_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TZ1_CBC_ST": {
                "bit": 21,
                "description": "Represents MCPWM1_evt_tz1_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TZ2_CBC_ST": {
                "bit": 22,
                "description": "Represents MCPWM1_evt_tz2_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TZ0_OST_ST": {
                "bit": 23,
                "description": "Represents MCPWM1_evt_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TZ1_OST_ST": {
                "bit": 24,
                "description": "Represents MCPWM1_evt_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_TZ2_OST_ST": {
                "bit": 25,
                "description": "Represents MCPWM1_evt_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_CAP0_ST": {
                "bit": 26,
                "description": "Represents MCPWM1_evt_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_CAP1_ST": {
                "bit": 27,
                "description": "Represents MCPWM1_evt_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_CAP2_ST": {
                "bit": 28,
                "description": "Represents MCPWM1_evt_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_OP0_TEE1_ST": {
                "bit": 29,
                "description": "Represents MCPWM1_evt_op0_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_OP1_TEE1_ST": {
                "bit": 30,
                "description": "Represents MCPWM1_evt_op1_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_OP2_TEE1_ST": {
                "bit": 31,
                "description": "Represents MCPWM1_evt_op2_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "EVT_ST3_CLR": {
              "MCPWM1_EVT_TIMER1_STOP_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear MCPWM1_evt_timer1_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TIMER2_STOP_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear MCPWM1_evt_timer2_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TIMER0_TEZ_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear MCPWM1_evt_timer0_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TIMER1_TEZ_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear MCPWM1_evt_timer1_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TIMER2_TEZ_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear MCPWM1_evt_timer2_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TIMER0_TEP_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear MCPWM1_evt_timer0_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TIMER1_TEP_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear MCPWM1_evt_timer1_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TIMER2_TEP_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear MCPWM1_evt_timer2_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_OP0_TEA_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear MCPWM1_evt_op0_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_OP1_TEA_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear MCPWM1_evt_op1_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_OP2_TEA_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear MCPWM1_evt_op2_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_OP0_TEB_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear MCPWM1_evt_op0_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_OP1_TEB_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear MCPWM1_evt_op1_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_OP2_TEB_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear MCPWM1_evt_op2_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_F0_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear MCPWM1_evt_f0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_F1_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear MCPWM1_evt_f1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_F2_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear MCPWM1_evt_f2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_F0_CLR_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear MCPWM1_evt_f0_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_F1_CLR_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear MCPWM1_evt_f1_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_F2_CLR_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear MCPWM1_evt_f2_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TZ0_CBC_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear MCPWM1_evt_tz0_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TZ1_CBC_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear MCPWM1_evt_tz1_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TZ2_CBC_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear MCPWM1_evt_tz2_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TZ0_OST_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear MCPWM1_evt_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TZ1_OST_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear MCPWM1_evt_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_TZ2_OST_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear MCPWM1_evt_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_CAP0_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear MCPWM1_evt_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_CAP1_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear MCPWM1_evt_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_CAP2_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear MCPWM1_evt_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_OP0_TEE1_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear MCPWM1_evt_op0_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_OP1_TEE1_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear MCPWM1_evt_op1_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_OP2_TEE1_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear MCPWM1_evt_op2_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "EVT_ST4": {
              "MCPWM1_EVT_OP0_TEE2_ST": {
                "bit": 0,
                "description": "Represents MCPWM1_evt_op0_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_OP1_TEE2_ST": {
                "bit": 1,
                "description": "Represents MCPWM1_evt_op1_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_EVT_OP2_TEE2_ST": {
                "bit": 2,
                "description": "Represents MCPWM1_evt_op2_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_EVT_CONV_CMPLT0_ST": {
                "bit": 3,
                "description": "Represents ADC_evt_conv_cmplt0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_EVT_EQ_ABOVE_THRESH0_ST": {
                "bit": 4,
                "description": "Represents ADC_evt_eq_above_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_EVT_EQ_ABOVE_THRESH1_ST": {
                "bit": 5,
                "description": "Represents ADC_evt_eq_above_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_EVT_EQ_BELOW_THRESH0_ST": {
                "bit": 6,
                "description": "Represents ADC_evt_eq_below_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_EVT_EQ_BELOW_THRESH1_ST": {
                "bit": 7,
                "description": "Represents ADC_evt_eq_below_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_EVT_RESULT_DONE0_ST": {
                "bit": 8,
                "description": "Represents ADC_evt_result_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_EVT_STOPPED0_ST": {
                "bit": 9,
                "description": "Represents ADC_evt_stopped0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_EVT_STARTED0_ST": {
                "bit": 10,
                "description": "Represents ADC_evt_started0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "REGDMA_EVT_DONE0_ST": {
                "bit": 11,
                "description": "Represents REGDMA_evt_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "REGDMA_EVT_DONE1_ST": {
                "bit": 12,
                "description": "Represents REGDMA_evt_done1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "REGDMA_EVT_DONE2_ST": {
                "bit": 13,
                "description": "Represents REGDMA_evt_done2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "REGDMA_EVT_DONE3_ST": {
                "bit": 14,
                "description": "Represents REGDMA_evt_done3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "REGDMA_EVT_ERR0_ST": {
                "bit": 15,
                "description": "Represents REGDMA_evt_err0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "REGDMA_EVT_ERR1_ST": {
                "bit": 16,
                "description": "Represents REGDMA_evt_err1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "REGDMA_EVT_ERR2_ST": {
                "bit": 17,
                "description": "Represents REGDMA_evt_err2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "REGDMA_EVT_ERR3_ST": {
                "bit": 18,
                "description": "Represents REGDMA_evt_err3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TMPSNSR_EVT_OVER_LIMIT_ST": {
                "bit": 19,
                "description": "Represents TMPSNSR_evt_over_limit trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S0_EVT_RX_DONE_ST": {
                "bit": 20,
                "description": "Represents I2S0_evt_rx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S0_EVT_TX_DONE_ST": {
                "bit": 21,
                "description": "Represents I2S0_evt_tx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S0_EVT_X_WORDS_RECEIVED_ST": {
                "bit": 22,
                "description": "Represents I2S0_evt_x_words_received trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S0_EVT_X_WORDS_SENT_ST": {
                "bit": 23,
                "description": "Represents I2S0_evt_x_words_sent trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S1_EVT_RX_DONE_ST": {
                "bit": 24,
                "description": "Represents I2S1_evt_rx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S1_EVT_TX_DONE_ST": {
                "bit": 25,
                "description": "Represents I2S1_evt_tx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S1_EVT_X_WORDS_RECEIVED_ST": {
                "bit": 26,
                "description": "Represents I2S1_evt_x_words_received trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S1_EVT_X_WORDS_SENT_ST": {
                "bit": 27,
                "description": "Represents I2S1_evt_x_words_sent trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S2_EVT_RX_DONE_ST": {
                "bit": 28,
                "description": "Represents I2S2_evt_rx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S2_EVT_TX_DONE_ST": {
                "bit": 29,
                "description": "Represents I2S2_evt_tx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S2_EVT_X_WORDS_RECEIVED_ST": {
                "bit": 30,
                "description": "Represents I2S2_evt_x_words_received trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S2_EVT_X_WORDS_SENT_ST": {
                "bit": 31,
                "description": "Represents I2S2_evt_x_words_sent trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "EVT_ST4_CLR": {
              "MCPWM1_EVT_OP0_TEE2_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear MCPWM1_evt_op0_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_OP1_TEE2_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear MCPWM1_evt_op1_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_EVT_OP2_TEE2_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear MCPWM1_evt_op2_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_EVT_CONV_CMPLT0_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear ADC_evt_conv_cmplt0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_EVT_EQ_ABOVE_THRESH0_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear ADC_evt_eq_above_thresh0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_EVT_EQ_ABOVE_THRESH1_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear ADC_evt_eq_above_thresh1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_EVT_EQ_BELOW_THRESH0_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear ADC_evt_eq_below_thresh0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_EVT_EQ_BELOW_THRESH1_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear ADC_evt_eq_below_thresh1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_EVT_RESULT_DONE0_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear ADC_evt_result_done0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_EVT_STOPPED0_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear ADC_evt_stopped0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_EVT_STARTED0_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear ADC_evt_started0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "REGDMA_EVT_DONE0_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear REGDMA_evt_done0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "REGDMA_EVT_DONE1_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear REGDMA_evt_done1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "REGDMA_EVT_DONE2_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear REGDMA_evt_done2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "REGDMA_EVT_DONE3_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear REGDMA_evt_done3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "REGDMA_EVT_ERR0_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear REGDMA_evt_err0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "REGDMA_EVT_ERR1_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear REGDMA_evt_err1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "REGDMA_EVT_ERR2_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear REGDMA_evt_err2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "REGDMA_EVT_ERR3_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear REGDMA_evt_err3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TMPSNSR_EVT_OVER_LIMIT_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear TMPSNSR_evt_over_limit trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S0_EVT_RX_DONE_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear I2S0_evt_rx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S0_EVT_TX_DONE_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear I2S0_evt_tx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S0_EVT_X_WORDS_RECEIVED_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear I2S0_evt_x_words_received trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S0_EVT_X_WORDS_SENT_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear I2S0_evt_x_words_sent trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S1_EVT_RX_DONE_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear I2S1_evt_rx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S1_EVT_TX_DONE_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear I2S1_evt_tx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S1_EVT_X_WORDS_RECEIVED_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear I2S1_evt_x_words_received trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S1_EVT_X_WORDS_SENT_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear I2S1_evt_x_words_sent trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S2_EVT_RX_DONE_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear I2S2_evt_rx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S2_EVT_TX_DONE_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear I2S2_evt_tx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S2_EVT_X_WORDS_RECEIVED_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear I2S2_evt_x_words_received trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S2_EVT_X_WORDS_SENT_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear I2S2_evt_x_words_sent trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "EVT_ST5": {
              "ULP_EVT_ERR_INTR_ST": {
                "bit": 0,
                "description": "Represents ULP_evt_err_intr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ULP_EVT_HALT_ST": {
                "bit": 1,
                "description": "Represents ULP_evt_halt trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ULP_EVT_START_INTR_ST": {
                "bit": 2,
                "description": "Represents ULP_evt_start_intr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "RTC_EVT_TICK_ST": {
                "bit": 3,
                "description": "Represents RTC_evt_tick trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "RTC_EVT_OVF_ST": {
                "bit": 4,
                "description": "Represents RTC_evt_ovf trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "RTC_EVT_CMP_ST": {
                "bit": 5,
                "description": "Represents RTC_evt_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_DONE_CH0_ST": {
                "bit": 6,
                "description": "Represents PDMA_AHB_evt_in_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_DONE_CH1_ST": {
                "bit": 7,
                "description": "Represents PDMA_AHB_evt_in_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_DONE_CH2_ST": {
                "bit": 8,
                "description": "Represents PDMA_AHB_evt_in_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_SUC_EOF_CH0_ST": {
                "bit": 9,
                "description": "Represents PDMA_AHB_evt_in_suc_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_SUC_EOF_CH1_ST": {
                "bit": 10,
                "description": "Represents PDMA_AHB_evt_in_suc_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_SUC_EOF_CH2_ST": {
                "bit": 11,
                "description": "Represents PDMA_AHB_evt_in_suc_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH0_ST": {
                "bit": 12,
                "description": "Represents PDMA_AHB_evt_in_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST": {
                "bit": 13,
                "description": "Represents PDMA_AHB_evt_in_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST": {
                "bit": 14,
                "description": "Represents PDMA_AHB_evt_in_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_FIFO_FULL_CH0_ST": {
                "bit": 15,
                "description": "Represents PDMA_AHB_evt_in_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST": {
                "bit": 16,
                "description": "Represents PDMA_AHB_evt_in_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST": {
                "bit": 17,
                "description": "Represents PDMA_AHB_evt_in_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_DONE_CH0_ST": {
                "bit": 18,
                "description": "Represents PDMA_AHB_evt_out_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_DONE_CH1_ST": {
                "bit": 19,
                "description": "Represents PDMA_AHB_evt_out_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_DONE_CH2_ST": {
                "bit": 20,
                "description": "Represents PDMA_AHB_evt_out_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_EOF_CH0_ST": {
                "bit": 21,
                "description": "Represents PDMA_AHB_evt_out_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_EOF_CH1_ST": {
                "bit": 22,
                "description": "Represents PDMA_AHB_evt_out_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_EOF_CH2_ST": {
                "bit": 23,
                "description": "Represents PDMA_AHB_evt_out_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH0_ST": {
                "bit": 24,
                "description": "Represents PDMA_AHB_evt_out_total_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST": {
                "bit": 25,
                "description": "Represents PDMA_AHB_evt_out_total_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST": {
                "bit": 26,
                "description": "Represents PDMA_AHB_evt_out_total_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0_ST": {
                "bit": 27,
                "description": "Represents PDMA_AHB_evt_out_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST": {
                "bit": 28,
                "description": "Represents PDMA_AHB_evt_out_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST": {
                "bit": 29,
                "description": "Represents PDMA_AHB_evt_out_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_FIFO_FULL_CH0_ST": {
                "bit": 30,
                "description": "Represents PDMA_AHB_evt_out_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST": {
                "bit": 31,
                "description": "Represents PDMA_AHB_evt_out_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "EVT_ST5_CLR": {
              "ULP_EVT_ERR_INTR_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear ULP_evt_err_intr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ULP_EVT_HALT_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear ULP_evt_halt trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ULP_EVT_START_INTR_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear ULP_evt_start_intr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "RTC_EVT_TICK_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear RTC_evt_tick trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "RTC_EVT_OVF_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear RTC_evt_ovf trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "RTC_EVT_CMP_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear RTC_evt_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_DONE_CH0_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_DONE_CH1_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_DONE_CH2_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_SUC_EOF_CH0_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_suc_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_SUC_EOF_CH1_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_suc_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_SUC_EOF_CH2_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_suc_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH0_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_FIFO_FULL_CH0_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear PDMA_AHB_evt_in_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_DONE_CH0_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_DONE_CH1_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_DONE_CH2_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_EOF_CH0_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_EOF_CH1_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_EOF_CH2_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH0_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_total_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_total_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_total_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_FIFO_FULL_CH0_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "EVT_ST6": {
              "PDMA_AHB_EVT_OUT_FIFO_FULL_CH2_ST": {
                "bit": 0,
                "description": "Represents PDMA_AHB_evt_out_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_DONE_CH0_ST": {
                "bit": 1,
                "description": "Represents PDMA_AXI_evt_in_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_DONE_CH1_ST": {
                "bit": 2,
                "description": "Represents PDMA_AXI_evt_in_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_DONE_CH2_ST": {
                "bit": 3,
                "description": "Represents PDMA_AXI_evt_in_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_SUC_EOF_CH0_ST": {
                "bit": 4,
                "description": "Represents PDMA_AXI_evt_in_suc_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_SUC_EOF_CH1_ST": {
                "bit": 5,
                "description": "Represents PDMA_AXI_evt_in_suc_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_SUC_EOF_CH2_ST": {
                "bit": 6,
                "description": "Represents PDMA_AXI_evt_in_suc_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH0_ST": {
                "bit": 7,
                "description": "Represents PDMA_AXI_evt_in_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST": {
                "bit": 8,
                "description": "Represents PDMA_AXI_evt_in_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST": {
                "bit": 9,
                "description": "Represents PDMA_AXI_evt_in_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_FIFO_FULL_CH0_ST": {
                "bit": 10,
                "description": "Represents PDMA_AXI_evt_in_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST": {
                "bit": 11,
                "description": "Represents PDMA_AXI_evt_in_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST": {
                "bit": 12,
                "description": "Represents PDMA_AXI_evt_in_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_DONE_CH0_ST": {
                "bit": 13,
                "description": "Represents PDMA_AXI_evt_out_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_DONE_CH1_ST": {
                "bit": 14,
                "description": "Represents PDMA_AXI_evt_out_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_DONE_CH2_ST": {
                "bit": 15,
                "description": "Represents PDMA_AXI_evt_out_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_EOF_CH0_ST": {
                "bit": 16,
                "description": "Represents PDMA_AXI_evt_out_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_EOF_CH1_ST": {
                "bit": 17,
                "description": "Represents PDMA_AXI_evt_out_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_EOF_CH2_ST": {
                "bit": 18,
                "description": "Represents PDMA_AXI_evt_out_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH0_ST": {
                "bit": 19,
                "description": "Represents PDMA_AXI_evt_out_total_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH1_ST": {
                "bit": 20,
                "description": "Represents PDMA_AXI_evt_out_total_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST": {
                "bit": 21,
                "description": "Represents PDMA_AXI_evt_out_total_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0_ST": {
                "bit": 22,
                "description": "Represents PDMA_AXI_evt_out_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST": {
                "bit": 23,
                "description": "Represents PDMA_AXI_evt_out_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST": {
                "bit": 24,
                "description": "Represents PDMA_AXI_evt_out_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_FIFO_FULL_CH0_ST": {
                "bit": 25,
                "description": "Represents PDMA_AXI_evt_out_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_FIFO_FULL_CH1_ST": {
                "bit": 26,
                "description": "Represents PDMA_AXI_evt_out_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST": {
                "bit": 27,
                "description": "Represents PDMA_AXI_evt_out_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PMU_EVT_SLEEP_WEEKUP_ST": {
                "bit": 28,
                "description": "Represents PMU_evt_sleep_weekup trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_IN_DONE_CH0_ST": {
                "bit": 29,
                "description": "Represents DMA2D_evt_in_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_IN_DONE_CH1_ST": {
                "bit": 30,
                "description": "Represents DMA2D_evt_in_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_IN_SUC_EOF_CH0_ST": {
                "bit": 31,
                "description": "Represents DMA2D_evt_in_suc_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "EVT_ST6_CLR": {
              "PDMA_AHB_EVT_OUT_FIFO_FULL_CH2_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear PDMA_AHB_evt_out_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_DONE_CH0_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_DONE_CH1_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_DONE_CH2_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_SUC_EOF_CH0_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_suc_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_SUC_EOF_CH1_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_suc_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_SUC_EOF_CH2_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_suc_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH0_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_FIFO_FULL_CH0_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear PDMA_AXI_evt_in_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_DONE_CH0_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_DONE_CH1_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_DONE_CH2_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_EOF_CH0_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_EOF_CH1_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_EOF_CH2_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH0_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_total_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH1_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_total_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_total_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_FIFO_FULL_CH0_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_FIFO_FULL_CH1_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear PDMA_AXI_evt_out_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PMU_EVT_SLEEP_WEEKUP_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear PMU_evt_sleep_weekup trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_IN_DONE_CH0_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear DMA2D_evt_in_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_IN_DONE_CH1_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear DMA2D_evt_in_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_IN_SUC_EOF_CH0_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear DMA2D_evt_in_suc_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "EVT_ST7": {
              "DMA2D_EVT_IN_SUC_EOF_CH1_ST": {
                "bit": 0,
                "description": "Represents DMA2D_evt_in_suc_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_OUT_DONE_CH0_ST": {
                "bit": 1,
                "description": "Represents DMA2D_evt_out_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_OUT_DONE_CH1_ST": {
                "bit": 2,
                "description": "Represents DMA2D_evt_out_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_OUT_DONE_CH2_ST": {
                "bit": 3,
                "description": "Represents DMA2D_evt_out_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_OUT_EOF_CH0_ST": {
                "bit": 4,
                "description": "Represents DMA2D_evt_out_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_OUT_EOF_CH1_ST": {
                "bit": 5,
                "description": "Represents DMA2D_evt_out_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_OUT_EOF_CH2_ST": {
                "bit": 6,
                "description": "Represents DMA2D_evt_out_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_OUT_TOTAL_EOF_CH0_ST": {
                "bit": 7,
                "description": "Represents DMA2D_evt_out_total_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST": {
                "bit": 8,
                "description": "Represents DMA2D_evt_out_total_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST": {
                "bit": 9,
                "description": "Represents DMA2D_evt_out_total_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "EVT_ST7_CLR": {
              "DMA2D_EVT_IN_SUC_EOF_CH1_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear DMA2D_evt_in_suc_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_OUT_DONE_CH0_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear DMA2D_evt_out_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_OUT_DONE_CH1_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear DMA2D_evt_out_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_OUT_DONE_CH2_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear DMA2D_evt_out_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_OUT_EOF_CH0_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear DMA2D_evt_out_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_OUT_EOF_CH1_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear DMA2D_evt_out_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_OUT_EOF_CH2_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear DMA2D_evt_out_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_OUT_TOTAL_EOF_CH0_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear DMA2D_evt_out_total_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear DMA2D_evt_out_total_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear DMA2D_evt_out_total_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "TASK_ST0": {
              "GPIO_TASK_CH0_SET_ST": {
                "bit": 0,
                "description": "Represents GPIO_task_ch0_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH1_SET_ST": {
                "bit": 1,
                "description": "Represents GPIO_task_ch1_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH2_SET_ST": {
                "bit": 2,
                "description": "Represents GPIO_task_ch2_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH3_SET_ST": {
                "bit": 3,
                "description": "Represents GPIO_task_ch3_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH4_SET_ST": {
                "bit": 4,
                "description": "Represents GPIO_task_ch4_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH5_SET_ST": {
                "bit": 5,
                "description": "Represents GPIO_task_ch5_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH6_SET_ST": {
                "bit": 6,
                "description": "Represents GPIO_task_ch6_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH7_SET_ST": {
                "bit": 7,
                "description": "Represents GPIO_task_ch7_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH0_CLEAR_ST": {
                "bit": 8,
                "description": "Represents GPIO_task_ch0_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH1_CLEAR_ST": {
                "bit": 9,
                "description": "Represents GPIO_task_ch1_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH2_CLEAR_ST": {
                "bit": 10,
                "description": "Represents GPIO_task_ch2_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH3_CLEAR_ST": {
                "bit": 11,
                "description": "Represents GPIO_task_ch3_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH4_CLEAR_ST": {
                "bit": 12,
                "description": "Represents GPIO_task_ch4_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH5_CLEAR_ST": {
                "bit": 13,
                "description": "Represents GPIO_task_ch5_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH6_CLEAR_ST": {
                "bit": 14,
                "description": "Represents GPIO_task_ch6_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH7_CLEAR_ST": {
                "bit": 15,
                "description": "Represents GPIO_task_ch7_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH0_TOGGLE_ST": {
                "bit": 16,
                "description": "Represents GPIO_task_ch0_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH1_TOGGLE_ST": {
                "bit": 17,
                "description": "Represents GPIO_task_ch1_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH2_TOGGLE_ST": {
                "bit": 18,
                "description": "Represents GPIO_task_ch2_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH3_TOGGLE_ST": {
                "bit": 19,
                "description": "Represents GPIO_task_ch3_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH4_TOGGLE_ST": {
                "bit": 20,
                "description": "Represents GPIO_task_ch4_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH5_TOGGLE_ST": {
                "bit": 21,
                "description": "Represents GPIO_task_ch5_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH6_TOGGLE_ST": {
                "bit": 22,
                "description": "Represents GPIO_task_ch6_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "GPIO_TASK_CH7_TOGGLE_ST": {
                "bit": 23,
                "description": "Represents GPIO_task_ch7_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER0_RES_UPDATE_ST": {
                "bit": 24,
                "description": "Represents LEDC_task_timer0_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER1_RES_UPDATE_ST": {
                "bit": 25,
                "description": "Represents LEDC_task_timer1_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER2_RES_UPDATE_ST": {
                "bit": 26,
                "description": "Represents LEDC_task_timer2_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER3_RES_UPDATE_ST": {
                "bit": 27,
                "description": "Represents LEDC_task_timer3_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH0_ST": {
                "bit": 28,
                "description": "Represents LEDC_task_duty_scale_update_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH1_ST": {
                "bit": 29,
                "description": "Represents LEDC_task_duty_scale_update_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST": {
                "bit": 30,
                "description": "Represents LEDC_task_duty_scale_update_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST": {
                "bit": 31,
                "description": "Represents LEDC_task_duty_scale_update_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "TASK_ST0_CLR": {
              "GPIO_TASK_CH0_SET_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear GPIO_task_ch0_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH1_SET_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear GPIO_task_ch1_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH2_SET_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear GPIO_task_ch2_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH3_SET_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear GPIO_task_ch3_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH4_SET_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear GPIO_task_ch4_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH5_SET_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear GPIO_task_ch5_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH6_SET_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear GPIO_task_ch6_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH7_SET_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear GPIO_task_ch7_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH0_CLEAR_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear GPIO_task_ch0_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH1_CLEAR_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear GPIO_task_ch1_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH2_CLEAR_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear GPIO_task_ch2_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH3_CLEAR_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear GPIO_task_ch3_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH4_CLEAR_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear GPIO_task_ch4_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH5_CLEAR_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear GPIO_task_ch5_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH6_CLEAR_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear GPIO_task_ch6_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH7_CLEAR_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear GPIO_task_ch7_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH0_TOGGLE_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear GPIO_task_ch0_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH1_TOGGLE_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear GPIO_task_ch1_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH2_TOGGLE_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear GPIO_task_ch2_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH3_TOGGLE_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear GPIO_task_ch3_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH4_TOGGLE_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear GPIO_task_ch4_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH5_TOGGLE_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear GPIO_task_ch5_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH6_TOGGLE_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear GPIO_task_ch6_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "GPIO_TASK_CH7_TOGGLE_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear GPIO_task_ch7_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER0_RES_UPDATE_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear LEDC_task_timer0_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER1_RES_UPDATE_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear LEDC_task_timer1_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER2_RES_UPDATE_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear LEDC_task_timer2_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER3_RES_UPDATE_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear LEDC_task_timer3_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH0_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear LEDC_task_duty_scale_update_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH1_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear LEDC_task_duty_scale_update_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear LEDC_task_duty_scale_update_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear LEDC_task_duty_scale_update_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "TASK_ST1": {
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST": {
                "bit": 0,
                "description": "Represents LEDC_task_duty_scale_update_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST": {
                "bit": 1,
                "description": "Represents LEDC_task_duty_scale_update_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST": {
                "bit": 2,
                "description": "Represents LEDC_task_duty_scale_update_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST": {
                "bit": 3,
                "description": "Represents LEDC_task_duty_scale_update_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER0_CAP_ST": {
                "bit": 4,
                "description": "Represents LEDC_task_timer0_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER1_CAP_ST": {
                "bit": 5,
                "description": "Represents LEDC_task_timer1_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER2_CAP_ST": {
                "bit": 6,
                "description": "Represents LEDC_task_timer2_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER3_CAP_ST": {
                "bit": 7,
                "description": "Represents LEDC_task_timer3_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH0_ST": {
                "bit": 8,
                "description": "Represents LEDC_task_sig_out_dis_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH1_ST": {
                "bit": 9,
                "description": "Represents LEDC_task_sig_out_dis_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH2_ST": {
                "bit": 10,
                "description": "Represents LEDC_task_sig_out_dis_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH3_ST": {
                "bit": 11,
                "description": "Represents LEDC_task_sig_out_dis_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH4_ST": {
                "bit": 12,
                "description": "Represents LEDC_task_sig_out_dis_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH5_ST": {
                "bit": 13,
                "description": "Represents LEDC_task_sig_out_dis_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH6_ST": {
                "bit": 14,
                "description": "Represents LEDC_task_sig_out_dis_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH7_ST": {
                "bit": 15,
                "description": "Represents LEDC_task_sig_out_dis_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_OVF_CNT_RST_CH0_ST": {
                "bit": 16,
                "description": "Represents LEDC_task_ovf_cnt_rst_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_OVF_CNT_RST_CH1_ST": {
                "bit": 17,
                "description": "Represents LEDC_task_ovf_cnt_rst_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_OVF_CNT_RST_CH2_ST": {
                "bit": 18,
                "description": "Represents LEDC_task_ovf_cnt_rst_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_OVF_CNT_RST_CH3_ST": {
                "bit": 19,
                "description": "Represents LEDC_task_ovf_cnt_rst_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_OVF_CNT_RST_CH4_ST": {
                "bit": 20,
                "description": "Represents LEDC_task_ovf_cnt_rst_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_OVF_CNT_RST_CH5_ST": {
                "bit": 21,
                "description": "Represents LEDC_task_ovf_cnt_rst_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_OVF_CNT_RST_CH6_ST": {
                "bit": 22,
                "description": "Represents LEDC_task_ovf_cnt_rst_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_OVF_CNT_RST_CH7_ST": {
                "bit": 23,
                "description": "Represents LEDC_task_ovf_cnt_rst_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER0_RST_ST": {
                "bit": 24,
                "description": "Represents LEDC_task_timer0_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER1_RST_ST": {
                "bit": 25,
                "description": "Represents LEDC_task_timer1_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER2_RST_ST": {
                "bit": 26,
                "description": "Represents LEDC_task_timer2_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER3_RST_ST": {
                "bit": 27,
                "description": "Represents LEDC_task_timer3_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER0_RESUME_ST": {
                "bit": 28,
                "description": "Represents LEDC_task_timer0_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER1_RESUME_ST": {
                "bit": 29,
                "description": "Represents LEDC_task_timer1_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER2_RESUME_ST": {
                "bit": 30,
                "description": "Represents LEDC_task_timer2_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER3_RESUME_ST": {
                "bit": 31,
                "description": "Represents LEDC_task_timer3_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "TASK_ST1_CLR": {
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear LEDC_task_duty_scale_update_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear LEDC_task_duty_scale_update_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear LEDC_task_duty_scale_update_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear LEDC_task_duty_scale_update_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER0_CAP_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear LEDC_task_timer0_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER1_CAP_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear LEDC_task_timer1_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER2_CAP_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear LEDC_task_timer2_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER3_CAP_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear LEDC_task_timer3_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH0_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear LEDC_task_sig_out_dis_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH1_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear LEDC_task_sig_out_dis_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH2_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear LEDC_task_sig_out_dis_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH3_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear LEDC_task_sig_out_dis_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH4_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear LEDC_task_sig_out_dis_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH5_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear LEDC_task_sig_out_dis_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH6_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear LEDC_task_sig_out_dis_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_SIG_OUT_DIS_CH7_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear LEDC_task_sig_out_dis_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_OVF_CNT_RST_CH0_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_OVF_CNT_RST_CH1_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_OVF_CNT_RST_CH2_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_OVF_CNT_RST_CH3_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_OVF_CNT_RST_CH4_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_OVF_CNT_RST_CH5_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_OVF_CNT_RST_CH6_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_OVF_CNT_RST_CH7_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER0_RST_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear LEDC_task_timer0_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER1_RST_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear LEDC_task_timer1_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER2_RST_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear LEDC_task_timer2_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER3_RST_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear LEDC_task_timer3_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER0_RESUME_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear LEDC_task_timer0_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER1_RESUME_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear LEDC_task_timer1_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER2_RESUME_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear LEDC_task_timer2_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER3_RESUME_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear LEDC_task_timer3_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "TASK_ST2": {
              "LEDC_TASK_TIMER0_PAUSE_ST": {
                "bit": 0,
                "description": "Represents LEDC_task_timer0_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER1_PAUSE_ST": {
                "bit": 1,
                "description": "Represents LEDC_task_timer1_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER2_PAUSE_ST": {
                "bit": 2,
                "description": "Represents LEDC_task_timer2_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_TIMER3_PAUSE_ST": {
                "bit": 3,
                "description": "Represents LEDC_task_timer3_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESTART_CH0_ST": {
                "bit": 4,
                "description": "Represents LEDC_task_gamma_restart_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESTART_CH1_ST": {
                "bit": 5,
                "description": "Represents LEDC_task_gamma_restart_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESTART_CH2_ST": {
                "bit": 6,
                "description": "Represents LEDC_task_gamma_restart_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESTART_CH3_ST": {
                "bit": 7,
                "description": "Represents LEDC_task_gamma_restart_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESTART_CH4_ST": {
                "bit": 8,
                "description": "Represents LEDC_task_gamma_restart_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESTART_CH5_ST": {
                "bit": 9,
                "description": "Represents LEDC_task_gamma_restart_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESTART_CH6_ST": {
                "bit": 10,
                "description": "Represents LEDC_task_gamma_restart_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESTART_CH7_ST": {
                "bit": 11,
                "description": "Represents LEDC_task_gamma_restart_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH0_ST": {
                "bit": 12,
                "description": "Represents LEDC_task_gamma_pause_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH1_ST": {
                "bit": 13,
                "description": "Represents LEDC_task_gamma_pause_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH2_ST": {
                "bit": 14,
                "description": "Represents LEDC_task_gamma_pause_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH3_ST": {
                "bit": 15,
                "description": "Represents LEDC_task_gamma_pause_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH4_ST": {
                "bit": 16,
                "description": "Represents LEDC_task_gamma_pause_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH5_ST": {
                "bit": 17,
                "description": "Represents LEDC_task_gamma_pause_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH6_ST": {
                "bit": 18,
                "description": "Represents LEDC_task_gamma_pause_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH7_ST": {
                "bit": 19,
                "description": "Represents LEDC_task_gamma_pause_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESUME_CH0_ST": {
                "bit": 20,
                "description": "Represents LEDC_task_gamma_resume_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESUME_CH1_ST": {
                "bit": 21,
                "description": "Represents LEDC_task_gamma_resume_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESUME_CH2_ST": {
                "bit": 22,
                "description": "Represents LEDC_task_gamma_resume_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESUME_CH3_ST": {
                "bit": 23,
                "description": "Represents LEDC_task_gamma_resume_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESUME_CH4_ST": {
                "bit": 24,
                "description": "Represents LEDC_task_gamma_resume_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESUME_CH5_ST": {
                "bit": 25,
                "description": "Represents LEDC_task_gamma_resume_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESUME_CH6_ST": {
                "bit": 26,
                "description": "Represents LEDC_task_gamma_resume_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "LEDC_TASK_GAMMA_RESUME_CH7_ST": {
                "bit": 27,
                "description": "Represents LEDC_task_gamma_resume_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG0_TASK_CNT_START_TIMER0_ST": {
                "bit": 28,
                "description": "Represents TG0_task_cnt_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG0_TASK_ALARM_START_TIMER0_ST": {
                "bit": 29,
                "description": "Represents TG0_task_alarm_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG0_TASK_CNT_STOP_TIMER0_ST": {
                "bit": 30,
                "description": "Represents TG0_task_cnt_stop_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG0_TASK_CNT_RELOAD_TIMER0_ST": {
                "bit": 31,
                "description": "Represents TG0_task_cnt_reload_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "TASK_ST2_CLR": {
              "LEDC_TASK_TIMER0_PAUSE_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear LEDC_task_timer0_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER1_PAUSE_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear LEDC_task_timer1_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER2_PAUSE_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear LEDC_task_timer2_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_TIMER3_PAUSE_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear LEDC_task_timer3_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESTART_CH0_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear LEDC_task_gamma_restart_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESTART_CH1_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear LEDC_task_gamma_restart_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESTART_CH2_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear LEDC_task_gamma_restart_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESTART_CH3_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear LEDC_task_gamma_restart_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESTART_CH4_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear LEDC_task_gamma_restart_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESTART_CH5_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear LEDC_task_gamma_restart_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESTART_CH6_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear LEDC_task_gamma_restart_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESTART_CH7_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear LEDC_task_gamma_restart_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH0_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear LEDC_task_gamma_pause_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH1_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear LEDC_task_gamma_pause_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH2_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear LEDC_task_gamma_pause_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH3_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear LEDC_task_gamma_pause_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH4_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear LEDC_task_gamma_pause_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH5_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear LEDC_task_gamma_pause_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH6_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear LEDC_task_gamma_pause_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_PAUSE_CH7_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear LEDC_task_gamma_pause_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESUME_CH0_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear LEDC_task_gamma_resume_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESUME_CH1_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear LEDC_task_gamma_resume_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESUME_CH2_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear LEDC_task_gamma_resume_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESUME_CH3_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear LEDC_task_gamma_resume_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESUME_CH4_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear LEDC_task_gamma_resume_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESUME_CH5_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear LEDC_task_gamma_resume_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESUME_CH6_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear LEDC_task_gamma_resume_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "LEDC_TASK_GAMMA_RESUME_CH7_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear LEDC_task_gamma_resume_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG0_TASK_CNT_START_TIMER0_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear TG0_task_cnt_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG0_TASK_ALARM_START_TIMER0_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear TG0_task_alarm_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG0_TASK_CNT_STOP_TIMER0_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear TG0_task_cnt_stop_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG0_TASK_CNT_RELOAD_TIMER0_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear TG0_task_cnt_reload_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "TASK_ST3": {
              "TG0_TASK_CNT_CAP_TIMER0_ST": {
                "bit": 0,
                "description": "Represents TG0_task_cnt_cap_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG0_TASK_CNT_START_TIMER1_ST": {
                "bit": 1,
                "description": "Represents TG0_task_cnt_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG0_TASK_ALARM_START_TIMER1_ST": {
                "bit": 2,
                "description": "Represents TG0_task_alarm_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG0_TASK_CNT_STOP_TIMER1_ST": {
                "bit": 3,
                "description": "Represents TG0_task_cnt_stop_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG0_TASK_CNT_RELOAD_TIMER1_ST": {
                "bit": 4,
                "description": "Represents TG0_task_cnt_reload_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG0_TASK_CNT_CAP_TIMER1_ST": {
                "bit": 5,
                "description": "Represents TG0_task_cnt_cap_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_TASK_CNT_START_TIMER0_ST": {
                "bit": 6,
                "description": "Represents TG1_task_cnt_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_TASK_ALARM_START_TIMER0_ST": {
                "bit": 7,
                "description": "Represents TG1_task_alarm_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_TASK_CNT_STOP_TIMER0_ST": {
                "bit": 8,
                "description": "Represents TG1_task_cnt_stop_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_TASK_CNT_RELOAD_TIMER0_ST": {
                "bit": 9,
                "description": "Represents TG1_task_cnt_reload_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_TASK_CNT_CAP_TIMER0_ST": {
                "bit": 10,
                "description": "Represents TG1_task_cnt_cap_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_TASK_CNT_START_TIMER1_ST": {
                "bit": 11,
                "description": "Represents TG1_task_cnt_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_TASK_ALARM_START_TIMER1_ST": {
                "bit": 12,
                "description": "Represents TG1_task_alarm_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_TASK_CNT_STOP_TIMER1_ST": {
                "bit": 13,
                "description": "Represents TG1_task_cnt_stop_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_TASK_CNT_RELOAD_TIMER1_ST": {
                "bit": 14,
                "description": "Represents TG1_task_cnt_reload_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TG1_TASK_CNT_CAP_TIMER1_ST": {
                "bit": 15,
                "description": "Represents TG1_task_cnt_cap_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_CMPR0_A_UP_ST": {
                "bit": 16,
                "description": "Represents MCPWM0_task_cmpr0_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_CMPR1_A_UP_ST": {
                "bit": 17,
                "description": "Represents MCPWM0_task_cmpr1_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_CMPR2_A_UP_ST": {
                "bit": 18,
                "description": "Represents MCPWM0_task_cmpr2_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_CMPR0_B_UP_ST": {
                "bit": 19,
                "description": "Represents MCPWM0_task_cmpr0_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_CMPR1_B_UP_ST": {
                "bit": 20,
                "description": "Represents MCPWM0_task_cmpr1_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_CMPR2_B_UP_ST": {
                "bit": 21,
                "description": "Represents MCPWM0_task_cmpr2_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_GEN_STOP_ST": {
                "bit": 22,
                "description": "Represents MCPWM0_task_gen_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_TIMER0_SYN_ST": {
                "bit": 23,
                "description": "Represents MCPWM0_task_timer0_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_TIMER1_SYN_ST": {
                "bit": 24,
                "description": "Represents MCPWM0_task_timer1_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_TIMER2_SYN_ST": {
                "bit": 25,
                "description": "Represents MCPWM0_task_timer2_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_TIMER0_PERIOD_UP_ST": {
                "bit": 26,
                "description": "Represents MCPWM0_task_timer0_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_TIMER1_PERIOD_UP_ST": {
                "bit": 27,
                "description": "Represents MCPWM0_task_timer1_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_TIMER2_PERIOD_UP_ST": {
                "bit": 28,
                "description": "Represents MCPWM0_task_timer2_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_TZ0_OST_ST": {
                "bit": 29,
                "description": "Represents MCPWM0_task_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_TZ1_OST_ST": {
                "bit": 30,
                "description": "Represents MCPWM0_task_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_TZ2_OST_ST": {
                "bit": 31,
                "description": "Represents MCPWM0_task_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "TASK_ST3_CLR": {
              "TG0_TASK_CNT_CAP_TIMER0_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear TG0_task_cnt_cap_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG0_TASK_CNT_START_TIMER1_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear TG0_task_cnt_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG0_TASK_ALARM_START_TIMER1_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear TG0_task_alarm_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG0_TASK_CNT_STOP_TIMER1_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear TG0_task_cnt_stop_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG0_TASK_CNT_RELOAD_TIMER1_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear TG0_task_cnt_reload_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG0_TASK_CNT_CAP_TIMER1_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear TG0_task_cnt_cap_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_TASK_CNT_START_TIMER0_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear TG1_task_cnt_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_TASK_ALARM_START_TIMER0_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear TG1_task_alarm_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_TASK_CNT_STOP_TIMER0_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear TG1_task_cnt_stop_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_TASK_CNT_RELOAD_TIMER0_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear TG1_task_cnt_reload_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_TASK_CNT_CAP_TIMER0_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear TG1_task_cnt_cap_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_TASK_CNT_START_TIMER1_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear TG1_task_cnt_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_TASK_ALARM_START_TIMER1_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear TG1_task_alarm_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_TASK_CNT_STOP_TIMER1_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear TG1_task_cnt_stop_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_TASK_CNT_RELOAD_TIMER1_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear TG1_task_cnt_reload_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TG1_TASK_CNT_CAP_TIMER1_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear TG1_task_cnt_cap_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_CMPR0_A_UP_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear MCPWM0_task_cmpr0_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_CMPR1_A_UP_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear MCPWM0_task_cmpr1_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_CMPR2_A_UP_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear MCPWM0_task_cmpr2_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_CMPR0_B_UP_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear MCPWM0_task_cmpr0_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_CMPR1_B_UP_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear MCPWM0_task_cmpr1_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_CMPR2_B_UP_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear MCPWM0_task_cmpr2_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_GEN_STOP_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear MCPWM0_task_gen_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_TIMER0_SYN_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear MCPWM0_task_timer0_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_TIMER1_SYN_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear MCPWM0_task_timer1_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_TIMER2_SYN_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear MCPWM0_task_timer2_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_TIMER0_PERIOD_UP_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear MCPWM0_task_timer0_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_TIMER1_PERIOD_UP_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear MCPWM0_task_timer1_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_TIMER2_PERIOD_UP_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear MCPWM0_task_timer2_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_TZ0_OST_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear MCPWM0_task_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_TZ1_OST_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear MCPWM0_task_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_TZ2_OST_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear MCPWM0_task_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "TASK_ST4": {
              "MCPWM0_TASK_CLR0_OST_ST": {
                "bit": 0,
                "description": "Represents MCPWM0_task_clr0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_CLR1_OST_ST": {
                "bit": 1,
                "description": "Represents MCPWM0_task_clr1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_CLR2_OST_ST": {
                "bit": 2,
                "description": "Represents MCPWM0_task_clr2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_CAP0_ST": {
                "bit": 3,
                "description": "Represents MCPWM0_task_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_CAP1_ST": {
                "bit": 4,
                "description": "Represents MCPWM0_task_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM0_TASK_CAP2_ST": {
                "bit": 5,
                "description": "Represents MCPWM0_task_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CMPR0_A_UP_ST": {
                "bit": 6,
                "description": "Represents MCPWM1_task_cmpr0_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CMPR1_A_UP_ST": {
                "bit": 7,
                "description": "Represents MCPWM1_task_cmpr1_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CMPR2_A_UP_ST": {
                "bit": 8,
                "description": "Represents MCPWM1_task_cmpr2_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CMPR0_B_UP_ST": {
                "bit": 9,
                "description": "Represents MCPWM1_task_cmpr0_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CMPR1_B_UP_ST": {
                "bit": 10,
                "description": "Represents MCPWM1_task_cmpr1_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CMPR2_B_UP_ST": {
                "bit": 11,
                "description": "Represents MCPWM1_task_cmpr2_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_GEN_STOP_ST": {
                "bit": 12,
                "description": "Represents MCPWM1_task_gen_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_TIMER0_SYN_ST": {
                "bit": 13,
                "description": "Represents MCPWM1_task_timer0_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_TIMER1_SYN_ST": {
                "bit": 14,
                "description": "Represents MCPWM1_task_timer1_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_TIMER2_SYN_ST": {
                "bit": 15,
                "description": "Represents MCPWM1_task_timer2_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_TIMER0_PERIOD_UP_ST": {
                "bit": 16,
                "description": "Represents MCPWM1_task_timer0_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_TIMER1_PERIOD_UP_ST": {
                "bit": 17,
                "description": "Represents MCPWM1_task_timer1_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_TIMER2_PERIOD_UP_ST": {
                "bit": 18,
                "description": "Represents MCPWM1_task_timer2_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_TZ0_OST_ST": {
                "bit": 19,
                "description": "Represents MCPWM1_task_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_TZ1_OST_ST": {
                "bit": 20,
                "description": "Represents MCPWM1_task_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_TZ2_OST_ST": {
                "bit": 21,
                "description": "Represents MCPWM1_task_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CLR0_OST_ST": {
                "bit": 22,
                "description": "Represents MCPWM1_task_clr0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CLR1_OST_ST": {
                "bit": 23,
                "description": "Represents MCPWM1_task_clr1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CLR2_OST_ST": {
                "bit": 24,
                "description": "Represents MCPWM1_task_clr2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CAP0_ST": {
                "bit": 25,
                "description": "Represents MCPWM1_task_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CAP1_ST": {
                "bit": 26,
                "description": "Represents MCPWM1_task_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "MCPWM1_TASK_CAP2_ST": {
                "bit": 27,
                "description": "Represents MCPWM1_task_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_TASK_SAMPLE0_ST": {
                "bit": 28,
                "description": "Represents ADC_task_sample0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_TASK_SAMPLE1_ST": {
                "bit": 29,
                "description": "Represents ADC_task_sample1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_TASK_START0_ST": {
                "bit": 30,
                "description": "Represents ADC_task_start0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ADC_TASK_STOP0_ST": {
                "bit": 31,
                "description": "Represents ADC_task_stop0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "TASK_ST4_CLR": {
              "MCPWM0_TASK_CLR0_OST_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear MCPWM0_task_clr0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_CLR1_OST_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear MCPWM0_task_clr1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_CLR2_OST_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear MCPWM0_task_clr2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_CAP0_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear MCPWM0_task_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_CAP1_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear MCPWM0_task_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM0_TASK_CAP2_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear MCPWM0_task_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CMPR0_A_UP_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear MCPWM1_task_cmpr0_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CMPR1_A_UP_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear MCPWM1_task_cmpr1_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CMPR2_A_UP_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear MCPWM1_task_cmpr2_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CMPR0_B_UP_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear MCPWM1_task_cmpr0_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CMPR1_B_UP_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear MCPWM1_task_cmpr1_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CMPR2_B_UP_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear MCPWM1_task_cmpr2_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_GEN_STOP_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear MCPWM1_task_gen_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_TIMER0_SYN_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear MCPWM1_task_timer0_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_TIMER1_SYN_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear MCPWM1_task_timer1_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_TIMER2_SYN_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear MCPWM1_task_timer2_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_TIMER0_PERIOD_UP_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear MCPWM1_task_timer0_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_TIMER1_PERIOD_UP_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear MCPWM1_task_timer1_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_TIMER2_PERIOD_UP_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear MCPWM1_task_timer2_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_TZ0_OST_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear MCPWM1_task_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_TZ1_OST_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear MCPWM1_task_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_TZ2_OST_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear MCPWM1_task_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CLR0_OST_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear MCPWM1_task_clr0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CLR1_OST_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear MCPWM1_task_clr1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CLR2_OST_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear MCPWM1_task_clr2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CAP0_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear MCPWM1_task_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CAP1_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear MCPWM1_task_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "MCPWM1_TASK_CAP2_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear MCPWM1_task_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_TASK_SAMPLE0_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear ADC_task_sample0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_TASK_SAMPLE1_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear ADC_task_sample1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_TASK_START0_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear ADC_task_start0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ADC_TASK_STOP0_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear ADC_task_stop0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "TASK_ST5": {
              "REGDMA_TASK_START0_ST": {
                "bit": 0,
                "description": "Represents REGDMA_task_start0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "REGDMA_TASK_START1_ST": {
                "bit": 1,
                "description": "Represents REGDMA_task_start1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "REGDMA_TASK_START2_ST": {
                "bit": 2,
                "description": "Represents REGDMA_task_start2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "REGDMA_TASK_START3_ST": {
                "bit": 3,
                "description": "Represents REGDMA_task_start3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TMPSNSR_TASK_START_SAMPLE_ST": {
                "bit": 4,
                "description": "Represents TMPSNSR_task_start_sample trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "TMPSNSR_TASK_STOP_SAMPLE_ST": {
                "bit": 5,
                "description": "Represents TMPSNSR_task_stop_sample trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S0_TASK_START_RX_ST": {
                "bit": 6,
                "description": "Represents I2S0_task_start_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S0_TASK_START_TX_ST": {
                "bit": 7,
                "description": "Represents I2S0_task_start_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S0_TASK_STOP_RX_ST": {
                "bit": 8,
                "description": "Represents I2S0_task_stop_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S0_TASK_STOP_TX_ST": {
                "bit": 9,
                "description": "Represents I2S0_task_stop_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S1_TASK_START_RX_ST": {
                "bit": 10,
                "description": "Represents I2S1_task_start_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S1_TASK_START_TX_ST": {
                "bit": 11,
                "description": "Represents I2S1_task_start_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S1_TASK_STOP_RX_ST": {
                "bit": 12,
                "description": "Represents I2S1_task_stop_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S1_TASK_STOP_TX_ST": {
                "bit": 13,
                "description": "Represents I2S1_task_stop_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S2_TASK_START_RX_ST": {
                "bit": 14,
                "description": "Represents I2S2_task_start_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S2_TASK_START_TX_ST": {
                "bit": 15,
                "description": "Represents I2S2_task_start_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S2_TASK_STOP_RX_ST": {
                "bit": 16,
                "description": "Represents I2S2_task_stop_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "I2S2_TASK_STOP_TX_ST": {
                "bit": 17,
                "description": "Represents I2S2_task_stop_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ULP_TASK_WAKEUP_CPU_ST": {
                "bit": 18,
                "description": "Represents ULP_task_wakeup_cpu trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "ULP_TASK_INT_CPU_ST": {
                "bit": 19,
                "description": "Represents ULP_task_int_cpu trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "RTC_TASK_START_ST": {
                "bit": 20,
                "description": "Represents RTC_task_start trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "RTC_TASK_STOP_ST": {
                "bit": 21,
                "description": "Represents RTC_task_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "RTC_TASK_CLR_ST": {
                "bit": 22,
                "description": "Represents RTC_task_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "RTC_TASK_TRIGGERFLW_ST": {
                "bit": 23,
                "description": "Represents RTC_task_triggerflw trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_TASK_IN_START_CH0_ST": {
                "bit": 24,
                "description": "Represents PDMA_AHB_task_in_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_TASK_IN_START_CH1_ST": {
                "bit": 25,
                "description": "Represents PDMA_AHB_task_in_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_TASK_IN_START_CH2_ST": {
                "bit": 26,
                "description": "Represents PDMA_AHB_task_in_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_TASK_OUT_START_CH0_ST": {
                "bit": 27,
                "description": "Represents PDMA_AHB_task_out_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_TASK_OUT_START_CH1_ST": {
                "bit": 28,
                "description": "Represents PDMA_AHB_task_out_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AHB_TASK_OUT_START_CH2_ST": {
                "bit": 29,
                "description": "Represents PDMA_AHB_task_out_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_TASK_IN_START_CH0_ST": {
                "bit": 30,
                "description": "Represents PDMA_AXI_task_in_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_TASK_IN_START_CH1_ST": {
                "bit": 31,
                "description": "Represents PDMA_AXI_task_in_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "TASK_ST5_CLR": {
              "REGDMA_TASK_START0_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear REGDMA_task_start0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "REGDMA_TASK_START1_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear REGDMA_task_start1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "REGDMA_TASK_START2_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear REGDMA_task_start2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "REGDMA_TASK_START3_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear REGDMA_task_start3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TMPSNSR_TASK_START_SAMPLE_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear TMPSNSR_task_start_sample trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "TMPSNSR_TASK_STOP_SAMPLE_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear TMPSNSR_task_stop_sample trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S0_TASK_START_RX_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear I2S0_task_start_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S0_TASK_START_TX_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear I2S0_task_start_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S0_TASK_STOP_RX_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear I2S0_task_stop_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S0_TASK_STOP_TX_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear I2S0_task_stop_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S1_TASK_START_RX_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear I2S1_task_start_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S1_TASK_START_TX_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear I2S1_task_start_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S1_TASK_STOP_RX_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear I2S1_task_stop_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S1_TASK_STOP_TX_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear I2S1_task_stop_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S2_TASK_START_RX_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear I2S2_task_start_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S2_TASK_START_TX_ST_CLR": {
                "bit": 15,
                "description": "Configures whether or not to clear I2S2_task_start_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S2_TASK_STOP_RX_ST_CLR": {
                "bit": 16,
                "description": "Configures whether or not to clear I2S2_task_stop_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "I2S2_TASK_STOP_TX_ST_CLR": {
                "bit": 17,
                "description": "Configures whether or not to clear I2S2_task_stop_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ULP_TASK_WAKEUP_CPU_ST_CLR": {
                "bit": 18,
                "description": "Configures whether or not to clear ULP_task_wakeup_cpu trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "ULP_TASK_INT_CPU_ST_CLR": {
                "bit": 19,
                "description": "Configures whether or not to clear ULP_task_int_cpu trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "RTC_TASK_START_ST_CLR": {
                "bit": 20,
                "description": "Configures whether or not to clear RTC_task_start trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "RTC_TASK_STOP_ST_CLR": {
                "bit": 21,
                "description": "Configures whether or not to clear RTC_task_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "RTC_TASK_CLR_ST_CLR": {
                "bit": 22,
                "description": "Configures whether or not to clear RTC_task_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "RTC_TASK_TRIGGERFLW_ST_CLR": {
                "bit": 23,
                "description": "Configures whether or not to clear RTC_task_triggerflw trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_TASK_IN_START_CH0_ST_CLR": {
                "bit": 24,
                "description": "Configures whether or not to clear PDMA_AHB_task_in_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_TASK_IN_START_CH1_ST_CLR": {
                "bit": 25,
                "description": "Configures whether or not to clear PDMA_AHB_task_in_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_TASK_IN_START_CH2_ST_CLR": {
                "bit": 26,
                "description": "Configures whether or not to clear PDMA_AHB_task_in_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_TASK_OUT_START_CH0_ST_CLR": {
                "bit": 27,
                "description": "Configures whether or not to clear PDMA_AHB_task_out_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_TASK_OUT_START_CH1_ST_CLR": {
                "bit": 28,
                "description": "Configures whether or not to clear PDMA_AHB_task_out_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AHB_TASK_OUT_START_CH2_ST_CLR": {
                "bit": 29,
                "description": "Configures whether or not to clear PDMA_AHB_task_out_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_TASK_IN_START_CH0_ST_CLR": {
                "bit": 30,
                "description": "Configures whether or not to clear PDMA_AXI_task_in_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_TASK_IN_START_CH1_ST_CLR": {
                "bit": 31,
                "description": "Configures whether or not to clear PDMA_AXI_task_in_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "TASK_ST6": {
              "PDMA_AXI_TASK_IN_START_CH2_ST": {
                "bit": 0,
                "description": "Represents PDMA_AXI_task_in_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_TASK_OUT_START_CH0_ST": {
                "bit": 1,
                "description": "Represents PDMA_AXI_task_out_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_TASK_OUT_START_CH1_ST": {
                "bit": 2,
                "description": "Represents PDMA_AXI_task_out_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PDMA_AXI_TASK_OUT_START_CH2_ST": {
                "bit": 3,
                "description": "Represents PDMA_AXI_task_out_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "PMU_TASK_SLEEP_REQ_ST": {
                "bit": 4,
                "description": "Represents PMU_task_sleep_req trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_TASK_IN_START_CH0_ST": {
                "bit": 5,
                "description": "Represents DMA2D_task_in_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_TASK_IN_START_CH1_ST": {
                "bit": 6,
                "description": "Represents DMA2D_task_in_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_TASK_IN_DSCR_READY_CH0_ST": {
                "bit": 7,
                "description": "Represents DMA2D_task_in_dscr_ready_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_TASK_IN_DSCR_READY_CH1_ST": {
                "bit": 8,
                "description": "Represents DMA2D_task_in_dscr_ready_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_TASK_OUT_START_CH0_ST": {
                "bit": 9,
                "description": "Represents DMA2D_task_out_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_TASK_OUT_START_CH1_ST": {
                "bit": 10,
                "description": "Represents DMA2D_task_out_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_TASK_OUT_START_CH2_ST": {
                "bit": 11,
                "description": "Represents DMA2D_task_out_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_TASK_OUT_DSCR_READY_CH0_ST": {
                "bit": 12,
                "description": "Represents DMA2D_task_out_dscr_ready_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_TASK_OUT_DSCR_READY_CH1_ST": {
                "bit": 13,
                "description": "Represents DMA2D_task_out_dscr_ready_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              },
              "DMA2D_TASK_OUT_DSCR_READY_CH2_ST": {
                "bit": 14,
                "description": "Represents DMA2D_task_out_dscr_ready_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              }
            },
            "TASK_ST6_CLR": {
              "PDMA_AXI_TASK_IN_START_CH2_ST_CLR": {
                "bit": 0,
                "description": "Configures whether or not to clear PDMA_AXI_task_in_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_TASK_OUT_START_CH0_ST_CLR": {
                "bit": 1,
                "description": "Configures whether or not to clear PDMA_AXI_task_out_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_TASK_OUT_START_CH1_ST_CLR": {
                "bit": 2,
                "description": "Configures whether or not to clear PDMA_AXI_task_out_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PDMA_AXI_TASK_OUT_START_CH2_ST_CLR": {
                "bit": 3,
                "description": "Configures whether or not to clear PDMA_AXI_task_out_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "PMU_TASK_SLEEP_REQ_ST_CLR": {
                "bit": 4,
                "description": "Configures whether or not to clear PMU_task_sleep_req trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_TASK_IN_START_CH0_ST_CLR": {
                "bit": 5,
                "description": "Configures whether or not to clear DMA2D_task_in_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_TASK_IN_START_CH1_ST_CLR": {
                "bit": 6,
                "description": "Configures whether or not to clear DMA2D_task_in_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_TASK_IN_DSCR_READY_CH0_ST_CLR": {
                "bit": 7,
                "description": "Configures whether or not to clear DMA2D_task_in_dscr_ready_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_TASK_IN_DSCR_READY_CH1_ST_CLR": {
                "bit": 8,
                "description": "Configures whether or not to clear DMA2D_task_in_dscr_ready_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_TASK_OUT_START_CH0_ST_CLR": {
                "bit": 9,
                "description": "Configures whether or not to clear DMA2D_task_out_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_TASK_OUT_START_CH1_ST_CLR": {
                "bit": 10,
                "description": "Configures whether or not to clear DMA2D_task_out_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_TASK_OUT_START_CH2_ST_CLR": {
                "bit": 11,
                "description": "Configures whether or not to clear DMA2D_task_out_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_TASK_OUT_DSCR_READY_CH0_ST_CLR": {
                "bit": 12,
                "description": "Configures whether or not to clear DMA2D_task_out_dscr_ready_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_TASK_OUT_DSCR_READY_CH1_ST_CLR": {
                "bit": 13,
                "description": "Configures whether or not to clear DMA2D_task_out_dscr_ready_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              },
              "DMA2D_TASK_OUT_DSCR_READY_CH2_ST_CLR": {
                "bit": 14,
                "description": "Configures whether or not to clear DMA2D_task_out_dscr_ready_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              }
            },
            "CLK_EN": {
              "CLK_EN": {
                "bit": 0,
                "description": "Configures whether or not to open register clock gate.\\\\0: Open the clock gate only when application writes registers\\\\1: Force open the clock gate for register"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Configures the version.",
                "width": 28
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x5008C000"
            },
            {
              "name": "SPI1",
              "base": "0x5008D000"
            },
            {
              "name": "SPI2",
              "base": "0x500D0000",
              "irq": 25
            },
            {
              "name": "SPI3",
              "base": "0x500D1000",
              "irq": 26
            }
          ],
          "registers": {
            "SPI_MEM_CMD": {
              "offset": "0x00",
              "size": 32,
              "description": "SPI0 FSM status register"
            },
            "SPI_MEM_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "SPI0 control register."
            },
            "SPI_MEM_CTRL1": {
              "offset": "0x0C",
              "size": 32,
              "description": "SPI0 control1 register."
            },
            "SPI_MEM_CTRL2": {
              "offset": "0x10",
              "size": 32,
              "description": "SPI0 control2 register."
            },
            "SPI_MEM_CLOCK": {
              "offset": "0x14",
              "size": 32,
              "description": "SPI clock division control register."
            },
            "SPI_MEM_USER": {
              "offset": "0x18",
              "size": 32,
              "description": "SPI0 user register."
            },
            "SPI_MEM_USER1": {
              "offset": "0x1C",
              "size": 32,
              "description": "SPI0 user1 register."
            },
            "SPI_MEM_USER2": {
              "offset": "0x20",
              "size": 32,
              "description": "SPI0 user2 register."
            },
            "SPI_MEM_RD_STATUS": {
              "offset": "0x2C",
              "size": 32,
              "description": "SPI0 read control register."
            },
            "SPI_MEM_MISC": {
              "offset": "0x34",
              "size": 32,
              "description": "SPI0 misc register"
            },
            "SPI_MEM_CACHE_FCTRL": {
              "offset": "0x3C",
              "size": 32,
              "description": "SPI0 bit mode control register."
            },
            "SPI_MEM_CACHE_SCTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "SPI0 external RAM control register"
            },
            "SPI_MEM_SRAM_CMD": {
              "offset": "0x44",
              "size": 32,
              "description": "SPI0 external RAM mode control register"
            },
            "SPI_MEM_SRAM_DRD_CMD": {
              "offset": "0x48",
              "size": 32,
              "description": "SPI0 external RAM DDR read command control register"
            },
            "SPI_MEM_SRAM_DWR_CMD": {
              "offset": "0x4C",
              "size": 32,
              "description": "SPI0 external RAM DDR write command control register"
            },
            "SPI_MEM_SRAM_CLK": {
              "offset": "0x50",
              "size": 32,
              "description": "SPI0 external RAM clock control register"
            },
            "SPI_MEM_FSM": {
              "offset": "0x54",
              "size": 32,
              "description": "SPI0 FSM status register"
            },
            "SPI_MEM_INT_ENA": {
              "offset": "0xC0",
              "size": 32,
              "description": "SPI0 interrupt enable register"
            },
            "SPI_MEM_INT_CLR": {
              "offset": "0xC4",
              "size": 32,
              "description": "SPI0 interrupt clear register"
            },
            "SPI_MEM_INT_RAW": {
              "offset": "0xC8",
              "size": 32,
              "description": "SPI0 interrupt raw register"
            },
            "SPI_MEM_INT_ST": {
              "offset": "0xCC",
              "size": 32,
              "description": "SPI0 interrupt status register"
            },
            "SPI_MEM_DDR": {
              "offset": "0xD4",
              "size": 32,
              "description": "SPI0 flash DDR mode control register"
            },
            "SPI_SMEM_DDR": {
              "offset": "0xD8",
              "size": 32,
              "description": "SPI0 external RAM DDR mode control register"
            },
            "SPI_FMEM_PMS%s_ATTR": {
              "offset": "0x100",
              "size": 32,
              "description": "MSPI flash PMS section %s attribute register"
            },
            "SPI_FMEM_PMS%s_ADDR": {
              "offset": "0x110",
              "size": 32,
              "description": "SPI1 flash PMS section %s start address register"
            },
            "SPI_FMEM_PMS%s_SIZE": {
              "offset": "0x120",
              "size": 32,
              "description": "SPI1 flash PMS section %s start address register"
            },
            "SPI_SMEM_PMS%s_ATTR": {
              "offset": "0x130",
              "size": 32,
              "description": "SPI1 flash PMS section %s start address register"
            },
            "SPI_SMEM_PMS%s_ADDR": {
              "offset": "0x140",
              "size": 32,
              "description": "SPI1 external RAM PMS section %s start address register"
            },
            "SPI_SMEM_PMS%s_SIZE": {
              "offset": "0x150",
              "size": 32,
              "description": "SPI1 external RAM PMS section %s start address register"
            },
            "SPI_MEM_PMS_REJECT": {
              "offset": "0x164",
              "size": 32,
              "description": "SPI1 access reject register"
            },
            "SPI_MEM_ECC_CTRL": {
              "offset": "0x168",
              "size": 32,
              "description": "MSPI ECC control register"
            },
            "SPI_MEM_ECC_ERR_ADDR": {
              "offset": "0x16C",
              "size": 32,
              "description": "MSPI ECC error address register"
            },
            "SPI_MEM_AXI_ERR_ADDR": {
              "offset": "0x170",
              "size": 32,
              "description": "SPI0 AXI request error address."
            },
            "SPI_SMEM_ECC_CTRL": {
              "offset": "0x174",
              "size": 32,
              "description": "MSPI ECC control register"
            },
            "SPI_SMEM_AXI_ADDR_CTRL": {
              "offset": "0x178",
              "size": 32,
              "description": "SPI0 AXI address control register"
            },
            "SPI_MEM_AXI_ERR_RESP_EN": {
              "offset": "0x17C",
              "size": 32,
              "description": "SPI0 AXI error response enable register"
            },
            "SPI_MEM_TIMING_CALI": {
              "offset": "0x180",
              "size": 32,
              "description": "SPI0 flash timing calibration register"
            },
            "SPI_MEM_DIN_MODE": {
              "offset": "0x184",
              "size": 32,
              "description": "MSPI flash input timing delay mode control register"
            },
            "SPI_MEM_DIN_NUM": {
              "offset": "0x188",
              "size": 32,
              "description": "MSPI flash input timing delay number control register"
            },
            "SPI_MEM_DOUT_MODE": {
              "offset": "0x18C",
              "size": 32,
              "description": "MSPI flash output timing adjustment control register"
            },
            "SPI_SMEM_TIMING_CALI": {
              "offset": "0x190",
              "size": 32,
              "description": "MSPI external RAM timing calibration register"
            },
            "SPI_SMEM_DIN_MODE": {
              "offset": "0x194",
              "size": 32,
              "description": "MSPI external RAM input timing delay mode control register"
            },
            "SPI_SMEM_DIN_NUM": {
              "offset": "0x198",
              "size": 32,
              "description": "MSPI external RAM input timing delay number control register"
            },
            "SPI_SMEM_DOUT_MODE": {
              "offset": "0x19C",
              "size": 32,
              "description": "MSPI external RAM output timing adjustment control register"
            },
            "SPI_SMEM_AC": {
              "offset": "0x1A0",
              "size": 32,
              "description": "MSPI external RAM ECC and SPI CS timing control register"
            },
            "SPI_SMEM_DIN_HEX_MODE": {
              "offset": "0x1A4",
              "size": 32,
              "description": "MSPI 16x external RAM input timing delay mode control register"
            },
            "SPI_SMEM_DIN_HEX_NUM": {
              "offset": "0x1A8",
              "size": 32,
              "description": "MSPI 16x external RAM input timing delay number control register"
            },
            "SPI_SMEM_DOUT_HEX_MODE": {
              "offset": "0x1AC",
              "size": 32,
              "description": "MSPI 16x external RAM output timing adjustment control register"
            },
            "SPI_MEM_CLOCK_GATE": {
              "offset": "0x200",
              "size": 32,
              "description": "SPI0 clock gate register"
            },
            "SPI_MEM_XTS_PLAIN_BASE": {
              "offset": "0x300",
              "size": 32,
              "description": "The base address of the memory that stores plaintext in Manual Encryption"
            },
            "SPI_MEM_XTS_LINESIZE": {
              "offset": "0x340",
              "size": 32,
              "description": "Manual Encryption Line-Size register"
            },
            "SPI_MEM_XTS_DESTINATION": {
              "offset": "0x344",
              "size": 32,
              "description": "Manual Encryption destination register"
            },
            "SPI_MEM_XTS_PHYSICAL_ADDRESS": {
              "offset": "0x348",
              "size": 32,
              "description": "Manual Encryption physical address register"
            },
            "SPI_MEM_XTS_TRIGGER": {
              "offset": "0x34C",
              "size": 32,
              "description": "Manual Encryption physical address register"
            },
            "SPI_MEM_XTS_RELEASE": {
              "offset": "0x350",
              "size": 32,
              "description": "Manual Encryption physical address register"
            },
            "SPI_MEM_XTS_DESTROY": {
              "offset": "0x354",
              "size": 32,
              "description": "Manual Encryption physical address register"
            },
            "SPI_MEM_XTS_STATE": {
              "offset": "0x358",
              "size": 32,
              "description": "Manual Encryption physical address register"
            },
            "SPI_MEM_XTS_DATE": {
              "offset": "0x35C",
              "size": 32,
              "description": "Manual Encryption version register"
            },
            "SPI_MEM_MMU_ITEM_CONTENT": {
              "offset": "0x37C",
              "size": 32,
              "description": "MSPI-MMU item content register"
            },
            "SPI_MEM_MMU_ITEM_INDEX": {
              "offset": "0x380",
              "size": 32,
              "description": "MSPI-MMU item index register"
            },
            "SPI_MEM_MMU_POWER_CTRL": {
              "offset": "0x384",
              "size": 32,
              "description": "MSPI MMU power control register"
            },
            "SPI_MEM_DPA_CTRL": {
              "offset": "0x388",
              "size": 32,
              "description": "SPI memory cryption DPA register"
            },
            "SPI_MEM_REGISTERRND_ECO_HIGH": {
              "offset": "0x3F0",
              "size": 32,
              "description": "MSPI ECO high register"
            },
            "SPI_MEM_REGISTERRND_ECO_LOW": {
              "offset": "0x3F4",
              "size": 32,
              "description": "MSPI ECO low register"
            },
            "SPI_MEM_DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "SPI0 version control register"
            }
          },
          "bits": {
            "SPI_MEM_CMD": {
              "SPI_MEM_MST_ST": {
                "bit": 0,
                "description": "The current status of SPI0 master FSM: spi0_mst_st. 0: idle state, 1:SPI0_GRANT , 2: program/erase suspend state, 3: SPI0 read data state, 4: wait cache/EDMA sent data is stored in SPI0 TX FIFO, 5: SPI0 write data state.",
                "width": 4
              },
              "SPI_MEM_SLV_ST": {
                "bit": 4,
                "description": "The current status of SPI0 slave FSM: mspi_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state.",
                "width": 4
              },
              "SPI_MEM_USR": {
                "bit": 18,
                "description": "SPI0 USR_CMD start bit, only used when SPI_MEM_AXI_REQ_EN is cleared.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              }
            },
            "SPI_MEM_CTRL": {
              "SPI_MEM_WDUMMY_DQS_ALWAYS_OUT": {
                "bit": 0,
                "description": "In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_DQS is output by the MSPI controller."
              },
              "SPI_MEM_WDUMMY_ALWAYS_OUT": {
                "bit": 1,
                "description": "In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller."
              },
              "SPI_MEM_FDUMMY_RIN": {
                "bit": 2,
                "description": "In an MSPI read data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the first half part of dummy phase. It is used to mask invalid SPI_DQS in the half part of dummy phase."
              },
              "SPI_MEM_FDUMMY_WOUT": {
                "bit": 3,
                "description": "In an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the second half part of dummy phase. It is used to pre-drive flash."
              },
              "SPI_MEM_FDOUT_OCT": {
                "bit": 4,
                "description": "Apply 8 signals during write-data phase 1:enable 0: disable"
              },
              "SPI_MEM_FDIN_OCT": {
                "bit": 5,
                "description": "Apply 8 signals during read-data phase 1:enable 0: disable"
              },
              "SPI_MEM_FADDR_OCT": {
                "bit": 6,
                "description": "Apply 8 signals during address phase 1:enable 0: disable"
              },
              "SPI_MEM_FCMD_QUAD": {
                "bit": 8,
                "description": "Apply 4 signals during command phase 1:enable 0: disable"
              },
              "SPI_MEM_FCMD_OCT": {
                "bit": 9,
                "description": "Apply 8 signals during command phase 1:enable 0: disable"
              },
              "SPI_MEM_FASTRD_MODE": {
                "bit": 13,
                "description": "This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QOUT and SPI_MEM_FREAD_DOUT. 1: enable 0: disable."
              },
              "SPI_MEM_FREAD_DUAL": {
                "bit": 14,
                "description": "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
              },
              "SPI_MEM_Q_POL": {
                "bit": 18,
                "description": "The bit is used to set MISO line polarity, 1: high 0, low"
              },
              "SPI_MEM_D_POL": {
                "bit": 19,
                "description": "The bit is used to set MOSI line polarity, 1: high 0, low"
              },
              "SPI_MEM_FREAD_QUAD": {
                "bit": 20,
                "description": "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              },
              "SPI_MEM_WP": {
                "bit": 21,
                "description": "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              },
              "SPI_MEM_FREAD_DIO": {
                "bit": 23,
                "description": "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              },
              "SPI_MEM_FREAD_QIO": {
                "bit": 24,
                "description": "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              },
              "SPI_MEM_DQS_IE_ALWAYS_ON": {
                "bit": 30,
                "description": "When accesses to flash, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others."
              },
              "SPI_MEM_DATA_IE_ALWAYS_ON": {
                "bit": 31,
                "description": "When accesses to flash, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others."
              }
            },
            "SPI_MEM_CTRL1": {
              "SPI_MEM_CLK_MODE": {
                "bit": 0,
                "description": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on.",
                "width": 2
              },
              "SPI_AR_SIZE0_1_SUPPORT_EN": {
                "bit": 21,
                "description": "1: MSPI supports ARSIZE 0~3. When ARSIZE =0~2, MSPI read address is 4*n and reply the real AXI read data back. 0: When ARSIZE 0~1, MSPI reply SLV_ERR."
              },
              "SPI_AW_SIZE0_1_SUPPORT_EN": {
                "bit": 22,
                "description": "1: MSPI supports AWSIZE 0~3. 0: When AWSIZE 0~1, MSPI reply SLV_ERR."
              },
              "SPI_AXI_RDATA_BACK_FAST": {
                "bit": 23,
                "description": "1: Reply AXI read data to AXI bus when one AXI read beat data is available. 0: Reply AXI read data to AXI bus when all the read data is available."
              },
              "SPI_MEM_RRESP_ECC_ERR_EN": {
                "bit": 24,
                "description": "1: RRESP is SLV_ERR when there is a ECC error in AXI read data. 0: RRESP is OKAY when there is a ECC error in AXI read data. The ECC error information is recorded in SPI_MEM_ECC_ERR_ADDR_REG."
              },
              "SPI_MEM_AR_SPLICE_EN": {
                "bit": 25,
                "description": "Set this bit to enable AXI Read Splice-transfer."
              },
              "SPI_MEM_AW_SPLICE_EN": {
                "bit": 26,
                "description": "Set this bit to enable AXI Write Splice-transfer."
              },
              "SPI_MEM_RAM0_EN": {
                "bit": 27,
                "description": "When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 1, only EXT_RAM0 will be accessed. When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 0, only EXT_RAM1 will be accessed. When SPI_MEM_DUAL_RAM_EN is 1,  EXT_RAM0 and EXT_RAM1 will be accessed at the same time."
              },
              "SPI_MEM_DUAL_RAM_EN": {
                "bit": 28,
                "description": "Set this bit to enable DUAL-RAM mode, EXT_RAM0 and EXT_RAM1 will be accessed at the same time."
              },
              "SPI_MEM_FAST_WRITE_EN": {
                "bit": 29,
                "description": "Set this bit to write data faster, do not wait write data has been stored in tx_bus_fifo_l2. It will wait 4*T_clk_ctrl to insure the write data has been stored in  tx_bus_fifo_l2."
              },
              "SPI_MEM_RXFIFO_RST": {
                "bit": 30,
                "description": "The synchronous reset signal for SPI0 RX AFIFO and all the AES_MSPI SYNC FIFO to receive signals from AXI.  Set this bit to reset these FIFO."
              },
              "SPI_MEM_TXFIFO_RST": {
                "bit": 31,
                "description": "The synchronous reset signal for SPI0 TX AFIFO and all the AES_MSPI SYNC FIFO to send signals to AXI. Set this bit to reset these FIFO."
              }
            },
            "SPI_MEM_CTRL2": {
              "SPI_MEM_CS_SETUP_TIME": {
                "bit": 0,
                "description": "(cycles-1) of prepare phase by SPI Bus clock, this bits are combined with SPI_MEM_CS_SETUP bit.",
                "width": 5
              },
              "SPI_MEM_CS_HOLD_TIME": {
                "bit": 5,
                "description": "SPI CS signal is delayed to inactive by SPI bus clock, this bits are combined with SPI_MEM_CS_HOLD bit.",
                "width": 5
              },
              "SPI_MEM_ECC_CS_HOLD_TIME": {
                "bit": 10,
                "description": "SPI_MEM_CS_HOLD_TIME + SPI_MEM_ECC_CS_HOLD_TIME is the SPI0 CS hold cycle in ECC mode when accessed flash.",
                "width": 3
              },
              "SPI_MEM_ECC_SKIP_PAGE_CORNER": {
                "bit": 13,
                "description": "1: SPI0 and SPI1 skip page corner when accesses flash. 0: Not skip page corner when accesses flash."
              },
              "SPI_MEM_ECC_16TO18_BYTE_EN": {
                "bit": 14,
                "description": "Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode when accesses flash."
              },
              "SPI_MEM_SPLIT_TRANS_EN": {
                "bit": 24,
                "description": "Set this bit to enable SPI0 split one AXI read flash transfer into two SPI transfers when one transfer will cross flash or EXT_RAM page corner, valid no matter whether there is an ECC region or not."
              },
              "SPI_MEM_CS_HOLD_DELAY": {
                "bit": 25,
                "description": "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles.",
                "width": 6
              },
              "SPI_MEM_SYNC_RESET": {
                "bit": 31,
                "description": "The spi0_mst_st and spi0_slv_st will be reset."
              }
            },
            "SPI_MEM_CLOCK": {
              "SPI_MEM_CLKCNT_L": {
                "bit": 0,
                "description": "In the master mode it must be equal to spi_mem_clkcnt_N.",
                "width": 8
              },
              "SPI_MEM_CLKCNT_H": {
                "bit": 8,
                "description": "In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).",
                "width": 8
              },
              "SPI_MEM_CLKCNT_N": {
                "bit": 16,
                "description": "In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)",
                "width": 8
              },
              "SPI_MEM_CLK_EQU_SYSCLK": {
                "bit": 31,
                "description": "1: 1-division mode, the frequency of SPI bus clock equals to that of MSPI module clock."
              }
            },
            "SPI_MEM_USER": {
              "SPI_MEM_CS_HOLD": {
                "bit": 6,
                "description": "spi cs keep low when spi is in  done  phase. 1: enable 0: disable."
              },
              "SPI_MEM_CS_SETUP": {
                "bit": 7,
                "description": "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable."
              },
              "SPI_MEM_CK_OUT_EDGE": {
                "bit": 9,
                "description": "The bit combined with SPI_MEM_CK_IDLE_EDGE bit to control SPI clock mode 0~3."
              },
              "SPI_MEM_USR_DUMMY_IDLE": {
                "bit": 26,
                "description": "spi clock is disable in dummy phase when the bit is enable."
              },
              "SPI_MEM_USR_DUMMY": {
                "bit": 29,
                "description": "This bit enable the dummy phase of an operation."
              }
            },
            "SPI_MEM_USER1": {
              "SPI_MEM_USR_DUMMY_CYCLELEN": {
                "bit": 0,
                "description": "The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).",
                "width": 6
              },
              "SPI_MEM_USR_DBYTELEN": {
                "bit": 6,
                "description": "SPI0 USR_CMD read or write data byte length -1",
                "width": 3
              },
              "SPI_MEM_USR_ADDR_BITLEN": {
                "bit": 26,
                "description": "The length in bits of address phase. The register value shall be (bit_num-1).",
                "width": 6
              }
            },
            "SPI_MEM_USER2": {
              "SPI_MEM_USR_COMMAND_VALUE": {
                "bit": 0,
                "description": "The value of  command.",
                "width": 16
              },
              "SPI_MEM_USR_COMMAND_BITLEN": {
                "bit": 28,
                "description": "The length in bits of command phase. The register value shall be (bit_num-1)",
                "width": 4
              }
            },
            "SPI_MEM_RD_STATUS": {
              "SPI_MEM_WB_MODE": {
                "bit": 16,
                "description": "Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.",
                "width": 8
              }
            },
            "SPI_MEM_MISC": {
              "SPI_MEM_FSUB_PIN": {
                "bit": 7,
                "description": "For SPI0,  flash is connected to SUBPINs."
              },
              "SPI_MEM_SSUB_PIN": {
                "bit": 8,
                "description": "For SPI0,  sram is connected to SUBPINs."
              },
              "SPI_MEM_CK_IDLE_EDGE": {
                "bit": 9,
                "description": "1: SPI_CLK line is high when idle     0: spi clk line is low when idle"
              },
              "SPI_MEM_CS_KEEP_ACTIVE": {
                "bit": 10,
                "description": "SPI_CS line keep low when the bit is set."
              }
            },
            "SPI_MEM_CACHE_FCTRL": {
              "SPI_MEM_AXI_REQ_EN": {
                "bit": 0,
                "description": "For SPI0, AXI master access enable, 1: enable, 0:disable."
              },
              "SPI_MEM_CACHE_USR_ADDR_4BYTE": {
                "bit": 1,
                "description": "For SPI0,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
              },
              "SPI_MEM_CACHE_FLASH_USR_CMD": {
                "bit": 2,
                "description": "For SPI0,  cache  read flash for user define command, 1: enable, 0:disable."
              },
              "SPI_MEM_FDIN_DUAL": {
                "bit": 3,
                "description": "For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              },
              "SPI_MEM_FDOUT_DUAL": {
                "bit": 4,
                "description": "For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              },
              "SPI_MEM_FADDR_DUAL": {
                "bit": 5,
                "description": "For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
              },
              "SPI_MEM_FDIN_QUAD": {
                "bit": 6,
                "description": "For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              },
              "SPI_MEM_FDOUT_QUAD": {
                "bit": 7,
                "description": "For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              },
              "SPI_MEM_FADDR_QUAD": {
                "bit": 8,
                "description": "For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              },
              "SPI_SAME_AW_AR_ADDR_CHK_EN": {
                "bit": 30,
                "description": "Set this bit to check AXI read/write the same address region."
              },
              "SPI_CLOSE_AXI_INF_EN": {
                "bit": 31,
                "description": "Set this bit to close AXI read/write transfer to MSPI, which means that only SLV_ERR will be replied to BRESP/RRESP."
              }
            },
            "SPI_MEM_CACHE_SCTRL": {
              "SPI_MEM_CACHE_USR_SADDR_4BYTE": {
                "bit": 0,
                "description": "For SPI0, In the external RAM mode, cache read flash with 4 bytes command, 1: enable, 0:disable."
              },
              "SPI_MEM_USR_SRAM_DIO": {
                "bit": 1,
                "description": "For SPI0, In the external RAM mode, spi dual I/O mode enable, 1: enable, 0:disable"
              },
              "SPI_MEM_USR_SRAM_QIO": {
                "bit": 2,
                "description": "For SPI0, In the external RAM mode, spi quad I/O mode enable, 1: enable, 0:disable"
              },
              "SPI_MEM_USR_WR_SRAM_DUMMY": {
                "bit": 3,
                "description": "For SPI0, In the external RAM mode, it is the enable bit of dummy phase for write operations."
              },
              "SPI_MEM_USR_RD_SRAM_DUMMY": {
                "bit": 4,
                "description": "For SPI0, In the external RAM mode, it is the enable bit of dummy phase for read operations."
              },
              "SPI_MEM_CACHE_SRAM_USR_RCMD": {
                "bit": 5,
                "description": "For SPI0, In the external RAM mode cache read external RAM for user define command."
              },
              "SPI_MEM_SRAM_RDUMMY_CYCLELEN": {
                "bit": 6,
                "description": "For SPI0, In the external RAM mode, it is the length in bits of read dummy phase. The register value shall be (bit_num-1).",
                "width": 6
              },
              "SPI_MEM_SRAM_ADDR_BITLEN": {
                "bit": 14,
                "description": "For SPI0, In the external RAM mode, it is the length in bits of address phase. The register value shall be (bit_num-1).",
                "width": 6
              },
              "SPI_MEM_CACHE_SRAM_USR_WCMD": {
                "bit": 20,
                "description": "For SPI0, In the external RAM mode cache write sram for user define command"
              },
              "SPI_MEM_SRAM_OCT": {
                "bit": 21,
                "description": "reserved"
              },
              "SPI_MEM_SRAM_WDUMMY_CYCLELEN": {
                "bit": 22,
                "description": "For SPI0, In the external RAM mode, it is the length in bits of write dummy phase. The register value shall be (bit_num-1).",
                "width": 6
              }
            },
            "SPI_MEM_SRAM_CMD": {
              "SPI_MEM_SCLK_MODE": {
                "bit": 0,
                "description": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is always on.",
                "width": 2
              },
              "SPI_MEM_SWB_MODE": {
                "bit": 2,
                "description": "Mode bits in the external RAM fast read mode  it is combined with spi_mem_fastrd_mode bit.",
                "width": 8
              },
              "SPI_MEM_SDIN_DUAL": {
                "bit": 10,
                "description": "For SPI0 external RAM , din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
              },
              "SPI_MEM_SDOUT_DUAL": {
                "bit": 11,
                "description": "For SPI0 external RAM , dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
              },
              "SPI_MEM_SADDR_DUAL": {
                "bit": 12,
                "description": "For SPI0 external RAM , address phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
              },
              "SPI_MEM_SDIN_QUAD": {
                "bit": 14,
                "description": "For SPI0 external RAM , din phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              },
              "SPI_MEM_SDOUT_QUAD": {
                "bit": 15,
                "description": "For SPI0 external RAM , dout phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              },
              "SPI_MEM_SADDR_QUAD": {
                "bit": 16,
                "description": "For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              },
              "SPI_MEM_SCMD_QUAD": {
                "bit": 17,
                "description": "For SPI0 external RAM , cmd phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              },
              "SPI_MEM_SDIN_OCT": {
                "bit": 18,
                "description": "For SPI0 external RAM , din phase apply 8 signals. 1: enable 0: disable."
              },
              "SPI_MEM_SDOUT_OCT": {
                "bit": 19,
                "description": "For SPI0 external RAM , dout phase apply 8 signals. 1: enable 0: disable."
              },
              "SPI_MEM_SADDR_OCT": {
                "bit": 20,
                "description": "For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable."
              },
              "SPI_MEM_SCMD_OCT": {
                "bit": 21,
                "description": "For SPI0 external RAM , cmd phase apply 8 signals. 1: enable 0: disable."
              },
              "SPI_MEM_SDUMMY_RIN": {
                "bit": 22,
                "description": "In the dummy phase of a MSPI read data transfer when accesses to external RAM, the signal level of SPI bus is output by the MSPI controller."
              },
              "SPI_MEM_SDUMMY_WOUT": {
                "bit": 23,
                "description": "In the dummy phase of a MSPI write data transfer when accesses to external RAM, the signal level of SPI bus is output by the MSPI controller."
              },
              "SPI_SMEM_WDUMMY_DQS_ALWAYS_OUT": {
                "bit": 24,
                "description": "In the dummy phase of an MSPI write data transfer when accesses to external RAM, the level of SPI_DQS is output by the MSPI controller."
              },
              "SPI_SMEM_WDUMMY_ALWAYS_OUT": {
                "bit": 25,
                "description": "In the dummy phase of an MSPI write data transfer when accesses to external RAM, the level of SPI_IO[7:0] is output by the MSPI controller."
              },
              "SPI_MEM_SDIN_HEX": {
                "bit": 26,
                "description": "For SPI0 external RAM , din phase apply 16 signals. 1: enable 0: disable."
              },
              "SPI_MEM_SDOUT_HEX": {
                "bit": 27,
                "description": "For SPI0 external RAM , dout phase apply 16 signals. 1: enable 0: disable."
              },
              "SPI_SMEM_DQS_IE_ALWAYS_ON": {
                "bit": 30,
                "description": "When accesses to external RAM, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others."
              },
              "SPI_SMEM_DATA_IE_ALWAYS_ON": {
                "bit": 31,
                "description": "When accesses to external RAM, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others."
              }
            },
            "SPI_MEM_SRAM_DRD_CMD": {
              "SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE": {
                "bit": 0,
                "description": "For SPI0,When cache mode is enable it is the read command value of command phase for sram.",
                "width": 16
              },
              "SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN": {
                "bit": 28,
                "description": "For SPI0,When cache mode is enable it is the length in bits of command phase for sram. The register value shall be (bit_num-1).",
                "width": 4
              }
            },
            "SPI_MEM_SRAM_DWR_CMD": {
              "SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE": {
                "bit": 0,
                "description": "For SPI0,When cache mode is enable it is the write command value of command phase for sram.",
                "width": 16
              },
              "SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN": {
                "bit": 28,
                "description": "For SPI0,When cache mode is enable it is the in bits of command phase  for sram. The register value shall be (bit_num-1).",
                "width": 4
              }
            },
            "SPI_MEM_SRAM_CLK": {
              "SPI_MEM_SCLKCNT_L": {
                "bit": 0,
                "description": "For SPI0 external RAM  interface, it must be equal to spi_mem_clkcnt_N.",
                "width": 8
              },
              "SPI_MEM_SCLKCNT_H": {
                "bit": 8,
                "description": "For SPI0 external RAM  interface, it must be floor((spi_mem_clkcnt_N+1)/2-1).",
                "width": 8
              },
              "SPI_MEM_SCLKCNT_N": {
                "bit": 16,
                "description": "For SPI0 external RAM  interface, it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)",
                "width": 8
              },
              "SPI_MEM_SCLK_EQU_SYSCLK": {
                "bit": 31,
                "description": "For SPI0 external RAM  interface, 1: spi_mem_clk is eqaul to system 0: spi_mem_clk is divided from system clock."
              }
            },
            "SPI_MEM_FSM": {
              "SPI_MEM_LOCK_DELAY_TIME": {
                "bit": 7,
                "description": "The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER is sent by SPI1.",
                "width": 5
              }
            },
            "SPI_MEM_INT_ENA": {
              "SPI_MEM_SLV_ST_END_INT_ENA": {
                "bit": 3,
                "description": "The enable bit for SPI_MEM_SLV_ST_END_INT interrupt."
              },
              "SPI_MEM_MST_ST_END_INT_ENA": {
                "bit": 4,
                "description": "The enable bit for SPI_MEM_MST_ST_END_INT interrupt."
              },
              "SPI_MEM_ECC_ERR_INT_ENA": {
                "bit": 5,
                "description": "The enable bit for SPI_MEM_ECC_ERR_INT interrupt."
              },
              "SPI_MEM_PMS_REJECT_INT_ENA": {
                "bit": 6,
                "description": "The enable bit for SPI_MEM_PMS_REJECT_INT interrupt."
              },
              "SPI_MEM_AXI_RADDR_ERR_INT_ENA": {
                "bit": 7,
                "description": "The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt."
              },
              "SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA": {
                "bit": 8,
                "description": "The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt."
              },
              "SPI_MEM_AXI_WADDR_ERR_INT__ENA": {
                "bit": 9,
                "description": "The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt."
              },
              "SPI_MEM_DQS0_AFIFO_OVF_INT_ENA": {
                "bit": 28,
                "description": "The enable bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt."
              },
              "SPI_MEM_DQS1_AFIFO_OVF_INT_ENA": {
                "bit": 29,
                "description": "The enable bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt."
              },
              "SPI_MEM_BUS_FIFO1_UDF_INT_ENA": {
                "bit": 30,
                "description": "The enable bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt."
              },
              "SPI_MEM_BUS_FIFO0_UDF_INT_ENA": {
                "bit": 31,
                "description": "The enable bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt."
              }
            },
            "SPI_MEM_INT_CLR": {
              "SPI_MEM_SLV_ST_END_INT_CLR": {
                "bit": 3,
                "description": "The clear bit for SPI_MEM_SLV_ST_END_INT interrupt."
              },
              "SPI_MEM_MST_ST_END_INT_CLR": {
                "bit": 4,
                "description": "The clear bit for SPI_MEM_MST_ST_END_INT interrupt."
              },
              "SPI_MEM_ECC_ERR_INT_CLR": {
                "bit": 5,
                "description": "The clear bit for SPI_MEM_ECC_ERR_INT interrupt."
              },
              "SPI_MEM_PMS_REJECT_INT_CLR": {
                "bit": 6,
                "description": "The clear bit for SPI_MEM_PMS_REJECT_INT interrupt."
              },
              "SPI_MEM_AXI_RADDR_ERR_INT_CLR": {
                "bit": 7,
                "description": "The clear bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt."
              },
              "SPI_MEM_AXI_WR_FLASH_ERR_INT_CLR": {
                "bit": 8,
                "description": "The clear bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt."
              },
              "SPI_MEM_AXI_WADDR_ERR_INT_CLR": {
                "bit": 9,
                "description": "The clear bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt."
              },
              "SPI_MEM_DQS0_AFIFO_OVF_INT_CLR": {
                "bit": 28,
                "description": "The clear bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt."
              },
              "SPI_MEM_DQS1_AFIFO_OVF_INT_CLR": {
                "bit": 29,
                "description": "The clear bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt."
              },
              "SPI_MEM_BUS_FIFO1_UDF_INT_CLR": {
                "bit": 30,
                "description": "The clear bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt."
              },
              "SPI_MEM_BUS_FIFO0_UDF_INT_CLR": {
                "bit": 31,
                "description": "The clear bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt."
              }
            },
            "SPI_MEM_INT_RAW": {
              "SPI_MEM_SLV_ST_END_INT_RAW": {
                "bit": 3,
                "description": "The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi0_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others"
              },
              "SPI_MEM_MST_ST_END_INT_RAW": {
                "bit": 4,
                "description": "The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi0_mst_st is changed from non idle state to idle state. 0: Others."
              },
              "SPI_MEM_ECC_ERR_INT_RAW": {
                "bit": 5,
                "description": "The raw bit for SPI_MEM_ECC_ERR_INT interrupt. When SPI_FMEM_ECC_ERR_INT_EN is set and  SPI_SMEM_ECC_ERR_INT_EN is cleared, this bit is triggered when the error times of SPI0/1 ECC read flash are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN is cleared and  SPI_SMEM_ECC_ERR_INT_EN is set, this bit is triggered when the error times of SPI0/1 ECC read external RAM are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SPI_SMEM_ECC_ERR_INT_EN are set, this bit is triggered when the total error times of SPI0/1 ECC read external RAM and flash are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SPI_SMEM_ECC_ERR_INT_EN are cleared, this bit will not be triggered."
              },
              "SPI_MEM_PMS_REJECT_INT_RAW": {
                "bit": 6,
                "description": "The raw bit for SPI_MEM_PMS_REJECT_INT interrupt. 1: Triggered when SPI1 access is rejected. 0: Others."
              },
              "SPI_MEM_AXI_RADDR_ERR_INT_RAW": {
                "bit": 7,
                "description": "The raw bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt. 1: Triggered when AXI read address is invalid by compared to MMU configuration. 0: Others."
              },
              "SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW": {
                "bit": 8,
                "description": "The raw bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt. 1: Triggered when AXI write flash request is received. 0: Others."
              },
              "SPI_MEM_AXI_WADDR_ERR_INT_RAW": {
                "bit": 9,
                "description": "The raw bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt. 1: Triggered when AXI write address is invalid by compared to MMU configuration. 0: Others."
              },
              "SPI_MEM_DQS0_AFIFO_OVF_INT_RAW": {
                "bit": 28,
                "description": "The raw bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt. 1: Triggered when the AFIFO connected to SPI_DQS1 is overflow."
              },
              "SPI_MEM_DQS1_AFIFO_OVF_INT_RAW": {
                "bit": 29,
                "description": "The raw bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt. 1: Triggered when the AFIFO connected to SPI_DQS is overflow."
              },
              "SPI_MEM_BUS_FIFO1_UDF_INT_RAW": {
                "bit": 30,
                "description": "The raw bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt. 1: Triggered when BUS1 FIFO is underflow."
              },
              "SPI_MEM_BUS_FIFO0_UDF_INT_RAW": {
                "bit": 31,
                "description": "The raw bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt. 1: Triggered when BUS0 FIFO is underflow."
              }
            },
            "SPI_MEM_INT_ST": {
              "SPI_MEM_SLV_ST_END_INT_ST": {
                "bit": 3,
                "description": "The status bit for SPI_MEM_SLV_ST_END_INT interrupt."
              },
              "SPI_MEM_MST_ST_END_INT_ST": {
                "bit": 4,
                "description": "The status bit for SPI_MEM_MST_ST_END_INT interrupt."
              },
              "SPI_MEM_ECC_ERR_INT_ST": {
                "bit": 5,
                "description": "The status bit for SPI_MEM_ECC_ERR_INT interrupt."
              },
              "SPI_MEM_PMS_REJECT_INT_ST": {
                "bit": 6,
                "description": "The status bit for SPI_MEM_PMS_REJECT_INT interrupt."
              },
              "SPI_MEM_AXI_RADDR_ERR_INT_ST": {
                "bit": 7,
                "description": "The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt."
              },
              "SPI_MEM_AXI_WR_FLASH_ERR_INT_ST": {
                "bit": 8,
                "description": "The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt."
              },
              "SPI_MEM_AXI_WADDR_ERR_INT_ST": {
                "bit": 9,
                "description": "The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt."
              },
              "SPI_MEM_DQS0_AFIFO_OVF_INT_ST": {
                "bit": 28,
                "description": "The status bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt."
              },
              "SPI_MEM_DQS1_AFIFO_OVF_INT_ST": {
                "bit": 29,
                "description": "The status bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt."
              },
              "SPI_MEM_BUS_FIFO1_UDF_INT_ST": {
                "bit": 30,
                "description": "The status bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt."
              },
              "SPI_MEM_BUS_FIFO0_UDF_INT_ST": {
                "bit": 31,
                "description": "The status bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt."
              }
            },
            "SPI_MEM_DDR": {
              "SPI_FMEM_DDR_EN": {
                "bit": 0,
                "description": "1: in DDR mode,  0 in SDR mode"
              },
              "SPI_FMEM_VAR_DUMMY": {
                "bit": 1,
                "description": "Set the bit to enable variable dummy cycle in spi DDR mode."
              },
              "SPI_FMEM_DDR_RDAT_SWP": {
                "bit": 2,
                "description": "Set the bit to reorder rx data of the word in spi DDR mode."
              },
              "SPI_FMEM_DDR_WDAT_SWP": {
                "bit": 3,
                "description": "Set the bit to reorder tx data of the word in spi DDR mode."
              },
              "SPI_FMEM_DDR_CMD_DIS": {
                "bit": 4,
                "description": "the bit is used to disable dual edge in command phase when DDR mode."
              },
              "SPI_FMEM_OUTMINBYTELEN": {
                "bit": 5,
                "description": "It is the minimum output data length in the panda device.",
                "width": 7
              },
              "SPI_FMEM_TX_DDR_MSK_EN": {
                "bit": 12,
                "description": "Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when accesses to flash."
              },
              "SPI_FMEM_RX_DDR_MSK_EN": {
                "bit": 13,
                "description": "Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when accesses to flash."
              },
              "SPI_FMEM_USR_DDR_DQS_THD": {
                "bit": 14,
                "description": "The delay number of data strobe which from memory based on SPI clock.",
                "width": 7
              },
              "SPI_FMEM_DDR_DQS_LOOP": {
                "bit": 21,
                "description": "1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS."
              },
              "SPI_FMEM_CLK_DIFF_EN": {
                "bit": 24,
                "description": "Set this bit to enable the differential SPI_CLK#."
              },
              "SPI_FMEM_DQS_CA_IN": {
                "bit": 26,
                "description": "Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR."
              },
              "SPI_FMEM_HYPERBUS_DUMMY_2X": {
                "bit": 27,
                "description": "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
              },
              "SPI_FMEM_CLK_DIFF_INV": {
                "bit": 28,
                "description": "Set this bit to invert SPI_DIFF when accesses to flash. ."
              },
              "SPI_FMEM_OCTA_RAM_ADDR": {
                "bit": 29,
                "description": "Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              },
              "SPI_FMEM_HYPERBUS_CA": {
                "bit": 30,
                "description": "Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              }
            },
            "SPI_SMEM_DDR": {
              "EN": {
                "bit": 0,
                "description": "1: in DDR mode,  0 in SDR mode"
              },
              "SPI_SMEM_VAR_DUMMY": {
                "bit": 1,
                "description": "Set the bit to enable variable dummy cycle in spi DDR mode."
              },
              "RDAT_SWP": {
                "bit": 2,
                "description": "Set the bit to reorder rx data of the word in spi DDR mode."
              },
              "WDAT_SWP": {
                "bit": 3,
                "description": "Set the bit to reorder tx data of the word in spi DDR mode."
              },
              "CMD_DIS": {
                "bit": 4,
                "description": "the bit is used to disable dual edge in command phase when DDR mode."
              },
              "SPI_SMEM_OUTMINBYTELEN": {
                "bit": 5,
                "description": "It is the minimum output data length in the DDR psram.",
                "width": 7
              },
              "SPI_SMEM_TX_DDR_MSK_EN": {
                "bit": 12,
                "description": "Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when accesses to external RAM."
              },
              "SPI_SMEM_RX_DDR_MSK_EN": {
                "bit": 13,
                "description": "Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when accesses to external RAM."
              },
              "SPI_SMEM_USR_DDR_DQS_THD": {
                "bit": 14,
                "description": "The delay number of data strobe which from memory based on SPI clock.",
                "width": 7
              },
              "DQS_LOOP": {
                "bit": 21,
                "description": "1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS."
              },
              "SPI_SMEM_CLK_DIFF_EN": {
                "bit": 24,
                "description": "Set this bit to enable the differential SPI_CLK#."
              },
              "SPI_SMEM_DQS_CA_IN": {
                "bit": 26,
                "description": "Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR."
              },
              "SPI_SMEM_HYPERBUS_DUMMY_2X": {
                "bit": 27,
                "description": "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
              },
              "SPI_SMEM_CLK_DIFF_INV": {
                "bit": 28,
                "description": "Set this bit to invert SPI_DIFF when accesses to external RAM. ."
              },
              "SPI_SMEM_OCTA_RAM_ADDR": {
                "bit": 29,
                "description": "Set this bit to enable octa_ram address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              },
              "SPI_SMEM_HYPERBUS_CA": {
                "bit": 30,
                "description": "Set this bit to enable HyperRAM address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              }
            },
            "SPI_FMEM_PMS%s_ATTR": {
              "SPI_FMEM_PMS_RD_ATTR": {
                "bit": 0,
                "description": "1: SPI1 flash PMS section %s read accessible. 0: Not allowed."
              },
              "SPI_FMEM_PMS_WR_ATTR": {
                "bit": 1,
                "description": "1: SPI1 flash PMS section %s write accessible. 0: Not allowed."
              },
              "SPI_FMEM_PMS_ECC": {
                "bit": 2,
                "description": "SPI1 flash PMS section %s ECC mode, 1: enable ECC mode. 0: Disable it. The flash PMS section %s is configured by registers SPI_FMEM_PMS%s_ADDR_REG and SPI_FMEM_PMS%s_SIZE_REG."
              }
            },
            "SPI_FMEM_PMS%s_ADDR": {
              "S": {
                "bit": 0,
                "description": "SPI1 flash PMS section %s start address value",
                "width": 27
              }
            },
            "SPI_FMEM_PMS%s_SIZE": {
              "SPI_FMEM_PMS_SIZE": {
                "bit": 0,
                "description": "SPI1 flash PMS section %s address region is (SPI_FMEM_PMS%s_ADDR_S, SPI_FMEM_PMS%s_ADDR_S + SPI_FMEM_PMS%s_SIZE)",
                "width": 15
              }
            },
            "SPI_SMEM_PMS%s_ATTR": {
              "SPI_SMEM_PMS_RD_ATTR": {
                "bit": 0,
                "description": "1: SPI1 external RAM PMS section %s read accessible. 0: Not allowed."
              },
              "SPI_SMEM_PMS_WR_ATTR": {
                "bit": 1,
                "description": "1: SPI1 external RAM PMS section %s write accessible. 0: Not allowed."
              },
              "SPI_SMEM_PMS_ECC": {
                "bit": 2,
                "description": "SPI1 external RAM PMS section %s ECC mode, 1: enable ECC mode. 0: Disable it. The external RAM PMS section %s is configured by registers SPI_SMEM_PMS%s_ADDR_REG and SPI_SMEM_PMS%s_SIZE_REG."
              }
            },
            "SPI_SMEM_PMS%s_ADDR": {
              "S": {
                "bit": 0,
                "description": "SPI1 external RAM PMS section %s start address value",
                "width": 27
              }
            },
            "SPI_SMEM_PMS%s_SIZE": {
              "SPI_SMEM_PMS_SIZE": {
                "bit": 0,
                "description": "SPI1 external RAM PMS section %s address region is (SPI_SMEM_PMS%s_ADDR_S, SPI_SMEM_PMS%s_ADDR_S + SPI_SMEM_PMS%s_SIZE)",
                "width": 15
              }
            },
            "SPI_MEM_PMS_REJECT": {
              "SPI_MEM_REJECT_ADDR": {
                "bit": 0,
                "description": "This bits show the first SPI1 access error address. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set.",
                "width": 27
              },
              "SPI_MEM_PM_EN": {
                "bit": 27,
                "description": "Set this bit to enable SPI0/1 transfer permission control function."
              },
              "SPI_MEM_PMS_LD": {
                "bit": 28,
                "description": "1: SPI1 write access error. 0: No write access error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              },
              "SPI_MEM_PMS_ST": {
                "bit": 29,
                "description": "1: SPI1 read access error. 0: No read access error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              },
              "SPI_MEM_PMS_MULTI_HIT": {
                "bit": 30,
                "description": "1: SPI1 access is rejected because of address miss. 0: No address miss error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              },
              "SPI_MEM_PMS_IVD": {
                "bit": 31,
                "description": "1: SPI1 access is rejected because of address multi-hit. 0: No address multi-hit error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              }
            },
            "SPI_MEM_ECC_CTRL": {
              "SPI_MEM_ECC_ERR_CNT": {
                "bit": 5,
                "description": "This bits show the error times of MSPI ECC read. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set.",
                "width": 6
              },
              "SPI_FMEM_ECC_ERR_INT_NUM": {
                "bit": 11,
                "description": "Set the error times of MSPI ECC read to generate MSPI SPI_MEM_ECC_ERR_INT interrupt.",
                "width": 6
              },
              "SPI_FMEM_ECC_ERR_INT_EN": {
                "bit": 17,
                "description": "Set this bit to calculate the error times of MSPI ECC read when accesses to flash."
              },
              "SPI_FMEM_PAGE_SIZE": {
                "bit": 18,
                "description": "Set the page size of the flash accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes.",
                "width": 2
              },
              "SPI_FMEM_ECC_ADDR_EN": {
                "bit": 20,
                "description": "Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to the ECC region or non-ECC region of flash. If there is no ECC region in flash, this bit should be 0. Otherwise, this bit should be 1."
              },
              "SPI_MEM_USR_ECC_ADDR_EN": {
                "bit": 21,
                "description": "Set this bit to enable ECC address convert in SPI0/1 USR_CMD transfer."
              },
              "SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN": {
                "bit": 24,
                "description": "1: The error information in SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADDR is updated when there is an ECC error. 0: SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADDR record the first ECC error information."
              },
              "SPI_MEM_ECC_ERR_BITS": {
                "bit": 25,
                "description": "Records the first ECC error bit number in the 16 bytes(From 0~127, corresponding to byte 0 bit 0 to byte 15 bit 7)",
                "width": 7
              }
            },
            "SPI_MEM_ECC_ERR_ADDR": {
              "SPI_MEM_ECC_ERR_ADDR": {
                "bit": 0,
                "description": "This bits show the first MSPI ECC error address. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set.",
                "width": 27
              }
            },
            "SPI_MEM_AXI_ERR_ADDR": {
              "SPI_MEM_AXI_ERR_ADDR": {
                "bit": 0,
                "description": "This bits show the first AXI write/read invalid error or AXI write flash error address. It is cleared by when SPI_MEM_AXI_WADDR_ERR_INT_CLR, SPI_MEM_AXI_WR_FLASH_ERR_IN_CLR or SPI_MEM_AXI_RADDR_ERR_IN_CLR bit is set.",
                "width": 27
              }
            },
            "SPI_SMEM_ECC_CTRL": {
              "SPI_SMEM_ECC_ERR_INT_EN": {
                "bit": 17,
                "description": "Set this bit to calculate the error times of MSPI ECC read when accesses to external RAM."
              },
              "SPI_SMEM_PAGE_SIZE": {
                "bit": 18,
                "description": "Set the page size of the external RAM accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes.",
                "width": 2
              },
              "SPI_SMEM_ECC_ADDR_EN": {
                "bit": 20,
                "description": "Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to the ECC region or non-ECC region of external RAM. If there is no ECC region in external RAM, this bit should be 0. Otherwise, this bit should be 1."
              }
            },
            "SPI_SMEM_AXI_ADDR_CTRL": {
              "SPI_MEM_ALL_FIFO_EMPTY": {
                "bit": 26,
                "description": "The empty status of all AFIFO and SYNC_FIFO in MSPI module. 1: All AXI transfers and SPI0 transfers are done. 0: Others."
              },
              "SPI_RDATA_AFIFO_REMPTY": {
                "bit": 27,
                "description": "1: RDATA_AFIFO is empty. 0: At least one AXI read transfer is pending."
              },
              "SPI_RADDR_AFIFO_REMPTY": {
                "bit": 28,
                "description": "1: AXI_RADDR_CTL_AFIFO is empty. 0: At least one AXI read transfer is pending."
              },
              "SPI_WDATA_AFIFO_REMPTY": {
                "bit": 29,
                "description": "1: WDATA_AFIFO is empty. 0: At least one AXI write transfer is pending."
              },
              "SPI_WBLEN_AFIFO_REMPTY": {
                "bit": 30,
                "description": "1: WBLEN_AFIFO is empty. 0: At least one AXI write transfer is pending."
              },
              "SPI_ALL_AXI_TRANS_AFIFO_EMPTY": {
                "bit": 31,
                "description": "This bit is set when WADDR_AFIFO, WBLEN_AFIFO, WDATA_AFIFO, AXI_RADDR_CTL_AFIFO and RDATA_AFIFO are empty and spi0_mst_st is IDLE."
              }
            },
            "SPI_MEM_AXI_ERR_RESP_EN": {
              "SPI_MEM_AW_RESP_EN_MMU_VLD": {
                "bit": 0,
                "description": "Set this bit  to enable AXI response function for mmu valid err in axi write trans."
              },
              "SPI_MEM_AW_RESP_EN_MMU_GID": {
                "bit": 1,
                "description": "Set this bit  to enable AXI response function for mmu gid err in axi write trans."
              },
              "SPI_MEM_AW_RESP_EN_AXI_SIZE": {
                "bit": 2,
                "description": "Set this bit  to enable AXI response function for axi size err in axi write trans."
              },
              "SPI_MEM_AW_RESP_EN_AXI_FLASH": {
                "bit": 3,
                "description": "Set this bit  to enable AXI response function for axi flash err in axi write trans."
              },
              "SPI_MEM_AW_RESP_EN_MMU_ECC": {
                "bit": 4,
                "description": "Set this bit  to enable AXI response function for mmu ecc err in axi write trans."
              },
              "SPI_MEM_AW_RESP_EN_MMU_SENS": {
                "bit": 5,
                "description": "Set this bit  to enable AXI response function for mmu sens in err axi write trans."
              },
              "SPI_MEM_AW_RESP_EN_AXI_WSTRB": {
                "bit": 6,
                "description": "Set this bit  to enable AXI response function for axi wstrb err in axi write trans."
              },
              "SPI_MEM_AR_RESP_EN_MMU_VLD": {
                "bit": 7,
                "description": "Set this bit  to enable AXI response function for mmu valid err in axi read trans."
              },
              "SPI_MEM_AR_RESP_EN_MMU_GID": {
                "bit": 8,
                "description": "Set this bit  to enable AXI response function for mmu gid err in axi read trans."
              },
              "SPI_MEM_AR_RESP_EN_MMU_ECC": {
                "bit": 9,
                "description": "Set this bit  to enable AXI response function for mmu ecc err in axi read trans."
              },
              "SPI_MEM_AR_RESP_EN_MMU_SENS": {
                "bit": 10,
                "description": "Set this bit  to enable AXI response function for mmu sensitive err in axi read trans."
              },
              "SPI_MEM_AR_RESP_EN_AXI_SIZE": {
                "bit": 11,
                "description": "Set this bit  to enable AXI response function for axi size err in axi read trans."
              }
            },
            "SPI_MEM_TIMING_CALI": {
              "SPI_MEM_TIMING_CLK_ENA": {
                "bit": 0,
                "description": "The bit is used to enable timing adjust clock for all reading operations."
              },
              "SPI_MEM_TIMING_CALI": {
                "bit": 1,
                "description": "The bit is used to enable timing auto-calibration for all reading operations."
              },
              "SPI_MEM_EXTRA_DUMMY_CYCLELEN": {
                "bit": 2,
                "description": "add extra dummy spi clock cycle length for spi clock calibration.",
                "width": 3
              },
              "SPI_MEM_DLL_TIMING_CALI": {
                "bit": 5,
                "description": "Set this bit to enable DLL for timing calibration in DDR mode when accessed to flash."
              },
              "UPDATE": {
                "bit": 6,
                "description": "Set this bit to update delay mode, delay num and extra dummy in MSPI."
              }
            },
            "SPI_MEM_DIN_MODE": {
              "SPI_MEM_DIN0_MODE": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_MEM_DIN1_MODE": {
                "bit": 3,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_MEM_DIN2_MODE": {
                "bit": 6,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_MEM_DIN3_MODE": {
                "bit": 9,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_MEM_DIN4_MODE": {
                "bit": 12,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk",
                "width": 3
              },
              "SPI_MEM_DIN5_MODE": {
                "bit": 15,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk",
                "width": 3
              },
              "SPI_MEM_DIN6_MODE": {
                "bit": 18,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk",
                "width": 3
              },
              "SPI_MEM_DIN7_MODE": {
                "bit": 21,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk",
                "width": 3
              },
              "SPI_MEM_DINS_MODE": {
                "bit": 24,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk",
                "width": 3
              }
            },
            "SPI_MEM_DIN_NUM": {
              "SPI_MEM_DIN0_NUM": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_MEM_DIN1_NUM": {
                "bit": 2,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_MEM_DIN2_NUM": {
                "bit": 4,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_MEM_DIN3_NUM": {
                "bit": 6,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_MEM_DIN4_NUM": {
                "bit": 8,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_MEM_DIN5_NUM": {
                "bit": 10,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_MEM_DIN6_NUM": {
                "bit": 12,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_MEM_DIN7_NUM": {
                "bit": 14,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_MEM_DINS_NUM": {
                "bit": 16,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              }
            },
            "SPI_MEM_DOUT_MODE": {
              "SPI_MEM_DOUT0_MODE": {
                "bit": 0,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_MEM_DOUT1_MODE": {
                "bit": 1,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_MEM_DOUT2_MODE": {
                "bit": 2,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_MEM_DOUT3_MODE": {
                "bit": 3,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_MEM_DOUT4_MODE": {
                "bit": 4,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              },
              "SPI_MEM_DOUT5_MODE": {
                "bit": 5,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              },
              "SPI_MEM_DOUT6_MODE": {
                "bit": 6,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              },
              "SPI_MEM_DOUT7_MODE": {
                "bit": 7,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              },
              "SPI_MEM_DOUTS_MODE": {
                "bit": 8,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              }
            },
            "SPI_SMEM_TIMING_CALI": {
              "SPI_SMEM_TIMING_CLK_ENA": {
                "bit": 0,
                "description": "For sram, the bit is used to enable timing adjust clock for all reading operations."
              },
              "SPI_SMEM_TIMING_CALI": {
                "bit": 1,
                "description": "For sram, the bit is used to enable timing auto-calibration for all reading operations."
              },
              "SPI_SMEM_EXTRA_DUMMY_CYCLELEN": {
                "bit": 2,
                "description": "For sram, add extra dummy spi clock cycle length for spi clock calibration.",
                "width": 3
              },
              "SPI_SMEM_DLL_TIMING_CALI": {
                "bit": 5,
                "description": "Set this bit to enable DLL for timing calibration in DDR mode when accessed to EXT_RAM."
              }
            },
            "SPI_SMEM_DIN_MODE": {
              "SPI_SMEM_DIN0_MODE": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN1_MODE": {
                "bit": 3,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN2_MODE": {
                "bit": 6,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN3_MODE": {
                "bit": 9,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN4_MODE": {
                "bit": 12,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN5_MODE": {
                "bit": 15,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN6_MODE": {
                "bit": 18,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN7_MODE": {
                "bit": 21,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DINS_MODE": {
                "bit": 24,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              }
            },
            "SPI_SMEM_DIN_NUM": {
              "SPI_SMEM_DIN0_NUM": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN1_NUM": {
                "bit": 2,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN2_NUM": {
                "bit": 4,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN3_NUM": {
                "bit": 6,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN4_NUM": {
                "bit": 8,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN5_NUM": {
                "bit": 10,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN6_NUM": {
                "bit": 12,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN7_NUM": {
                "bit": 14,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DINS_NUM": {
                "bit": 16,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              }
            },
            "SPI_SMEM_DOUT_MODE": {
              "SPI_SMEM_DOUT0_MODE": {
                "bit": 0,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT1_MODE": {
                "bit": 1,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT2_MODE": {
                "bit": 2,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT3_MODE": {
                "bit": 3,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT4_MODE": {
                "bit": 4,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT5_MODE": {
                "bit": 5,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT6_MODE": {
                "bit": 6,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT7_MODE": {
                "bit": 7,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUTS_MODE": {
                "bit": 8,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              }
            },
            "SPI_SMEM_AC": {
              "SPI_SMEM_CS_SETUP": {
                "bit": 0,
                "description": "For SPI0 and SPI1, spi cs is enable when spi is in prepare phase. 1: enable 0: disable."
              },
              "SPI_SMEM_CS_HOLD": {
                "bit": 1,
                "description": "For SPI0 and SPI1, spi cs keep low when spi is in done phase. 1: enable 0: disable."
              },
              "SPI_SMEM_CS_SETUP_TIME": {
                "bit": 2,
                "description": "For spi0, (cycles-1) of prepare phase by spi clock this bits are combined with spi_mem_cs_setup bit.",
                "width": 5
              },
              "SPI_SMEM_CS_HOLD_TIME": {
                "bit": 7,
                "description": "For SPI0 and SPI1, spi cs signal is delayed to inactive by spi clock this bits are combined with spi_mem_cs_hold bit.",
                "width": 5
              },
              "SPI_SMEM_ECC_CS_HOLD_TIME": {
                "bit": 12,
                "description": "SPI_SMEM_CS_HOLD_TIME + SPI_SMEM_ECC_CS_HOLD_TIME is the SPI0 and SPI1 CS hold cycles in ECC mode when accessed external RAM.",
                "width": 3
              },
              "SPI_SMEM_ECC_SKIP_PAGE_CORNER": {
                "bit": 15,
                "description": "1: SPI0 skips page corner when accesses external RAM. 0: Not skip page corner when accesses external RAM."
              },
              "SPI_SMEM_ECC_16TO18_BYTE_EN": {
                "bit": 16,
                "description": "Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode when accesses external RAM."
              },
              "SPI_SMEM_CS_HOLD_DELAY": {
                "bit": 25,
                "description": "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to external RAM. tSHSL is (SPI_SMEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles.",
                "width": 6
              },
              "SPI_SMEM_SPLIT_TRANS_EN": {
                "bit": 31,
                "description": "Set this bit to enable SPI0 split one AXI accesses EXT_RAM transfer into two SPI transfers when one transfer will cross flash/EXT_RAM page corner, valid no matter whether there is an ECC region or not."
              }
            },
            "SPI_SMEM_DIN_HEX_MODE": {
              "SPI_SMEM_DIN08_MODE": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN09_MODE": {
                "bit": 3,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN10_MODE": {
                "bit": 6,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN11_MODE": {
                "bit": 9,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN12_MODE": {
                "bit": 12,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN13_MODE": {
                "bit": 15,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN14_MODE": {
                "bit": 18,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DIN15_MODE": {
                "bit": 21,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              },
              "SPI_SMEM_DINS_HEX_MODE": {
                "bit": 24,
                "description": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge",
                "width": 3
              }
            },
            "SPI_SMEM_DIN_HEX_NUM": {
              "SPI_SMEM_DIN08_NUM": {
                "bit": 0,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN09_NUM": {
                "bit": 2,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN10_NUM": {
                "bit": 4,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN11_NUM": {
                "bit": 6,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN12_NUM": {
                "bit": 8,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN13_NUM": {
                "bit": 10,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN14_NUM": {
                "bit": 12,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DIN15_NUM": {
                "bit": 14,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              },
              "SPI_SMEM_DINS_HEX_NUM": {
                "bit": 16,
                "description": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...",
                "width": 2
              }
            },
            "SPI_SMEM_DOUT_HEX_MODE": {
              "SPI_SMEM_DOUT08_MODE": {
                "bit": 0,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT09_MODE": {
                "bit": 1,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT10_MODE": {
                "bit": 2,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT11_MODE": {
                "bit": 3,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT12_MODE": {
                "bit": 4,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT13_MODE": {
                "bit": 5,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT14_MODE": {
                "bit": 6,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUT15_MODE": {
                "bit": 7,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              },
              "SPI_SMEM_DOUTS_HEX_MODE": {
                "bit": 8,
                "description": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              }
            },
            "SPI_MEM_CLOCK_GATE": {
              "SPI_CLK_EN": {
                "bit": 0,
                "description": "Register clock gate enable signal. 1: Enable. 0: Disable."
              }
            },
            "SPI_MEM_XTS_PLAIN_BASE": {
              "SPI_XTS_PLAIN": {
                "bit": 0,
                "description": "This field is only used to generate include file in c case. This field is useless. Please do not use this field.",
                "width": 32
              }
            },
            "SPI_MEM_XTS_LINESIZE": {
              "SPI_XTS_LINESIZE": {
                "bit": 0,
                "description": "This bits stores the line-size parameter which will be used in manual encryption calculation. It decides how many bytes will be encrypted one time. 0: 16-bytes, 1: 32-bytes, 2: 64-bytes, 3:reserved.",
                "width": 2
              }
            },
            "SPI_MEM_XTS_DESTINATION": {
              "SPI_XTS_DESTINATION": {
                "bit": 0,
                "description": "This bit stores the destination parameter which will be used in manual encryption calculation. 0: flash(default), 1: psram(reserved). Only default value can be used."
              }
            },
            "SPI_MEM_XTS_PHYSICAL_ADDRESS": {
              "SPI_XTS_PHYSICAL_ADDRESS": {
                "bit": 0,
                "description": "This bits stores the physical-address parameter which will be used in manual encryption calculation. This value should aligned with byte number decided by line-size parameter.",
                "width": 26
              }
            },
            "SPI_MEM_XTS_TRIGGER": {
              "SPI_XTS_TRIGGER": {
                "bit": 0,
                "description": "Set this bit to trigger the process of manual encryption calculation. This action should only be asserted when manual encryption status is 0. After this action, manual encryption status becomes 1. After calculation is done, manual encryption status becomes 2."
              }
            },
            "SPI_MEM_XTS_RELEASE": {
              "SPI_XTS_RELEASE": {
                "bit": 0,
                "description": "Set this bit to release encrypted result to mspi. This action should only be asserted when manual encryption status is 2. After this action, manual encryption status will become 3."
              }
            },
            "SPI_MEM_XTS_DESTROY": {
              "SPI_XTS_DESTROY": {
                "bit": 0,
                "description": "Set this bit to destroy encrypted result. This action should be asserted only when manual encryption status is 3. After this action, manual encryption status will become 0."
              }
            },
            "SPI_MEM_XTS_STATE": {
              "SPI_XTS_STATE": {
                "bit": 0,
                "description": "This bits stores the status of manual encryption. 0: idle, 1: busy of encryption calculation, 2: encryption calculation is done but the encrypted result is invisible to mspi, 3: the encrypted result is visible to mspi.",
                "width": 2
              }
            },
            "SPI_MEM_XTS_DATE": {
              "SPI_XTS_DATE": {
                "bit": 0,
                "description": "This bits stores the last modified-time of manual encryption feature.",
                "width": 30
              }
            },
            "SPI_MEM_MMU_ITEM_CONTENT": {
              "SPI_MMU_ITEM_CONTENT": {
                "bit": 0,
                "description": "MSPI-MMU item content",
                "width": 32
              }
            },
            "SPI_MEM_MMU_ITEM_INDEX": {
              "SPI_MMU_ITEM_INDEX": {
                "bit": 0,
                "description": "MSPI-MMU item index",
                "width": 32
              }
            },
            "SPI_MEM_MMU_POWER_CTRL": {
              "SPI_MMU_MEM_FORCE_ON": {
                "bit": 0,
                "description": "Set this bit to enable mmu-memory clock force on"
              },
              "SPI_MMU_MEM_FORCE_PD": {
                "bit": 1,
                "description": "Set this bit to force mmu-memory powerdown"
              },
              "SPI_MMU_MEM_FORCE_PU": {
                "bit": 2,
                "description": "Set this bit to force mmu-memory powerup, in this case, the power should also be controlled by rtc."
              },
              "SPI_MEM_AUX_CTRL": {
                "bit": 16,
                "description": "MMU PSRAM aux control register",
                "width": 14
              },
              "SPI_MEM_RDN_ENA": {
                "bit": 30,
                "description": "ECO register enable bit"
              },
              "SPI_MEM_RDN_RESULT": {
                "bit": 31,
                "description": "MSPI module clock domain and AXI clock domain ECO register result register"
              }
            },
            "SPI_MEM_DPA_CTRL": {
              "SPI_CRYPT_SECURITY_LEVEL": {
                "bit": 0,
                "description": "Set the security level of spi mem cryption. 0: Shut off cryption DPA funtion. 1-7: The bigger the number is, the more secure the cryption is. (Note that the performance of cryption will decrease together with this number increasing)",
                "width": 3
              },
              "SPI_CRYPT_CALC_D_DPA_EN": {
                "bit": 3,
                "description": "Only available when SPI_CRYPT_SECURITY_LEVEL is not 0. 1: Enable DPA in the calculation that using key 1 or key 2. 0: Enable DPA only in the calculation that using key 1."
              },
              "SPI_CRYPT_DPA_SELECT_REGISTER": {
                "bit": 4,
                "description": "1: MSPI XTS DPA clock gate is controlled by SPI_CRYPT_CALC_D_DPA_EN and SPI_CRYPT_SECURITY_LEVEL. 0: Controlled by efuse bits."
              }
            },
            "SPI_MEM_REGISTERRND_ECO_HIGH": {
              "SPI_MEM_REGISTERRND_ECO_HIGH": {
                "bit": 0,
                "description": "ECO high register",
                "width": 32
              }
            },
            "SPI_MEM_REGISTERRND_ECO_LOW": {
              "SPI_MEM_REGISTERRND_ECO_LOW": {
                "bit": 0,
                "description": "ECO low register",
                "width": 32
              }
            },
            "SPI_MEM_DATE": {
              "SPI_MEM_DATE": {
                "bit": 0,
                "description": "SPI0 register version.",
                "width": 28
              }
            }
          }
        },
        "TRACE0": {
          "instances": [
            {
              "name": "TRACE0",
              "base": "0x3FF04000"
            }
          ],
          "registers": {
            "MEM_START_ADDR": {
              "offset": "0x00",
              "size": 32,
              "description": "mem start addr"
            },
            "MEM_END_ADDR": {
              "offset": "0x04",
              "size": 32,
              "description": "mem end addr"
            },
            "MEM_CURRENT_ADDR": {
              "offset": "0x08",
              "size": 32,
              "description": "mem current addr"
            },
            "MEM_ADDR_UPDATE": {
              "offset": "0x0C",
              "size": 32,
              "description": "mem addr update"
            },
            "FIFO_STATUS": {
              "offset": "0x10",
              "size": 32,
              "description": "fifo status register"
            },
            "INTR_ENA": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt enable register"
            },
            "INTR_RAW": {
              "offset": "0x18",
              "size": 32,
              "description": "interrupt status register"
            },
            "INTR_CLR": {
              "offset": "0x1C",
              "size": 32,
              "description": "interrupt clear register"
            },
            "TRIGGER": {
              "offset": "0x20",
              "size": 32,
              "description": "trigger register"
            },
            "CONFIG": {
              "offset": "0x24",
              "size": 32,
              "description": "trace configuration register"
            },
            "FILTER_CONTROL": {
              "offset": "0x28",
              "size": 32,
              "description": "filter control register"
            },
            "FILTER_MATCH_CONTROL": {
              "offset": "0x2C",
              "size": 32,
              "description": "filter match control register"
            },
            "FILTER_COMPARATOR_CONTROL": {
              "offset": "0x30",
              "size": 32,
              "description": "filter comparator match control register"
            },
            "FILTER_P_COMPARATOR_MATCH": {
              "offset": "0x34",
              "size": 32,
              "description": "primary comparator match value"
            },
            "FILTER_S_COMPARATOR_MATCH": {
              "offset": "0x38",
              "size": 32,
              "description": "secondary comparator match value"
            },
            "RESYNC_PROLONGED": {
              "offset": "0x3C",
              "size": 32,
              "description": "resync configuration register"
            },
            "AHB_CONFIG": {
              "offset": "0x40",
              "size": 32,
              "description": "AHB config register"
            },
            "CLOCK_GATE": {
              "offset": "0x44",
              "size": 32,
              "description": "Clock gate control register"
            },
            "DATE": {
              "offset": "0x3FC",
              "size": 32,
              "description": "Version control register"
            }
          },
          "bits": {
            "MEM_START_ADDR": {
              "MEM_START_ADDR": {
                "bit": 0,
                "description": "The start address of trace memory",
                "width": 32
              }
            },
            "MEM_END_ADDR": {
              "MEM_END_ADDR": {
                "bit": 0,
                "description": "The end address of trace memory",
                "width": 32
              }
            },
            "MEM_CURRENT_ADDR": {
              "MEM_CURRENT_ADDR": {
                "bit": 0,
                "description": "current_mem_addr,indicate that next writing addr",
                "width": 32
              }
            },
            "MEM_ADDR_UPDATE": {
              "MEM_CURRENT_ADDR_UPDATE": {
                "bit": 0,
                "description": "when set, the  will \\hyperref[fielddesc:TRACEMEMCURRENTADDR]{TRACE_MEM_CURRENT_ADDR} update to \\hyperref[fielddesc:TRACEMEMSTARTADDR]{TRACE_MEM_START_ADDR}."
              }
            },
            "FIFO_STATUS": {
              "FIFO_EMPTY": {
                "bit": 0,
                "description": "Represent whether the fifo is empty. \\\\1: empty \\\\0: not empty"
              },
              "WORK_STATUS": {
                "bit": 1,
                "description": "Represent trace work status: \\\\0: idle state \\\\1: working state\\\\ 2: wait state due to hart halted or havereset \\\\3: lost state",
                "width": 2
              }
            },
            "INTR_ENA": {
              "FIFO_OVERFLOW_INTR_ENA": {
                "bit": 0,
                "description": "Set 1 enable fifo_overflow interrupt"
              },
              "MEM_FULL_INTR_ENA": {
                "bit": 1,
                "description": "Set 1 enable mem_full interrupt"
              }
            },
            "INTR_RAW": {
              "FIFO_OVERFLOW_INTR_RAW": {
                "bit": 0,
                "description": "fifo_overflow interrupt status"
              },
              "MEM_FULL_INTR_RAW": {
                "bit": 1,
                "description": "mem_full interrupt status"
              }
            },
            "INTR_CLR": {
              "FIFO_OVERFLOW_INTR_CLR": {
                "bit": 0,
                "description": "Set 1 clear fifo overflow interrupt"
              },
              "MEM_FULL_INTR_CLR": {
                "bit": 1,
                "description": "Set 1 clear mem full interrupt"
              }
            },
            "TRIGGER": {
              "ON": {
                "bit": 0,
                "description": "Configure whether or not start trace.\\\\1: start trace \\\\0: invalid\\\\"
              },
              "OFF": {
                "bit": 1,
                "description": "Configure whether or not stop trace.\\\\1: stop trace \\\\0: invalid\\\\"
              },
              "MEM_LOOP": {
                "bit": 2,
                "description": "Configure memory loop mode. \\\\1: trace will loop wrtie trace_mem. \\\\0: when mem_current_addr at mem_end_addr, it will stop at the mem_end_addr\\\\"
              },
              "RESTART_ENA": {
                "bit": 3,
                "description": "Configure whether or not enable auto-restart.\\\\1: enable\\\\0: disable\\\\"
              }
            },
            "CONFIG": {
              "DM_TRIGGER_ENA": {
                "bit": 0,
                "description": "Configure whether or not enable cpu trigger action.\\\\1: enable\\\\0:disable\\\\"
              },
              "RESET_ENA": {
                "bit": 1,
                "description": "Configure whether or not enable trace cpu haverest, when enabeld, if cpu have reset, the encoder will output a packet to report the address of the last instruction, and upon reset deassertion, the encoder start again.\\\\1: enabeld\\\\0: disabled\\\\"
              },
              "HALT_ENA": {
                "bit": 2,
                "description": "Configure whether or not enable trace cpu is halted, when enabeld, if the cpu halted, the encoder will output a packet to report the address of the last instruction, and upon halted deassertion, the encoder start again.When disabled, encoder will not report the last address before halted and first address after halted, cpu halted information will not be tracked. \\\\1: enabeld\\\\0: disabled\\\\"
              },
              "STALL_ENA": {
                "bit": 3,
                "description": "Configure whether or not enable stall cpu. When enabled, when the fifo almost full, the cpu will be stalled until the packets is able to write to fifo.\\\\1: enabled.\\\\0: disabled\\\\"
              },
              "FULL_ADDRESS": {
                "bit": 4,
                "description": "Configure whether or not enable full-address mode.\\\\1: full address mode.\\\\0: delta address mode\\\\"
              },
              "IMPLICIT_EXCEPT": {
                "bit": 5,
                "description": "Configure whether or not enabel implicit exception mode. When enabled,, do not sent exception address, only exception cause in exception packets.\\\\1: enabled\\\\0: disabled\\\\"
              }
            },
            "FILTER_CONTROL": {
              "FILTER_EN": {
                "bit": 0,
                "description": "Configure whether or not enable filter unit. \\\\1: enable filter.\\\\ 0: always match"
              },
              "MATCH_COMP": {
                "bit": 1,
                "description": "when set, the comparator must be high in order for the filter to match"
              },
              "MATCH_PRIVILEGE": {
                "bit": 2,
                "description": "when set, match privilege levels specified by \\hyperref[fielddesc:TRACEMATCHCHOICEPRIVILEGE]{TRACE_MATCH_CHOICE_PRIVILEGE}."
              },
              "MATCH_ECAUSE": {
                "bit": 3,
                "description": "when set, start matching from exception cause codes specified by \\hyperref[fielddesc:TRACEMATCHCHOICEECAUSE]{TRACE_MATCH_CHOICE_ECAUSE}, and stop matching upon return from the 1st matching exception."
              },
              "MATCH_INTERRUPT": {
                "bit": 4,
                "description": "when set, start matching from a trap with the interrupt level codes specified by \\hyperref[fielddesc:TRACEMATCHVALUEINTERRUPT]{TRACE_MATCH_VALUE_INTERRUPT}, and stop matching upon return from the 1st matching trap."
              }
            },
            "FILTER_MATCH_CONTROL": {
              "MATCH_CHOICE_PRIVILEGE": {
                "bit": 0,
                "description": "Select match which privilege level when \\hyperref[fielddesc:TRACEMATCHPRIVILEGE]{TRACE_MATCH_PRIVILEGE} is set. \\\\1: machine mode. \\\\0: user mode"
              },
              "MATCH_VALUE_INTERRUPT": {
                "bit": 1,
                "description": "Select which match which itype when \\hyperref[fielddesc:TRACEMATCHINTERRUPT]{TRACE_MATCH_INTERRUP} is set. \\\\1: match itype of 2. \\\\0: match itype or 1."
              },
              "MATCH_CHOICE_ECAUSE": {
                "bit": 2,
                "description": "specified which ecause matched.",
                "width": 6
              }
            },
            "FILTER_COMPARATOR_CONTROL": {
              "P_INPUT": {
                "bit": 0,
                "description": "Determines which input to compare against the primary comparator, \\\\0: iaddr, \\\\1: tval."
              },
              "P_FUNCTION": {
                "bit": 2,
                "description": "Select the primary comparator function. \\\\0: equal, \\\\1: not equal, \\\\2: less than, \\\\3: less than or equal, \\\\4: greater than, \\\\5: greater than or equal, \\\\other: always match",
                "width": 3
              },
              "P_NOTIFY": {
                "bit": 5,
                "description": "Generate a trace packet explicitly reporting the address that cause the primary match"
              },
              "S_INPUT": {
                "bit": 8,
                "description": "Determines which input to compare against the secondary comparator, \\\\0: iaddr, \\\\1: tval."
              },
              "S_FUNCTION": {
                "bit": 10,
                "description": "Select the secondary comparator function. \\\\0: equal, \\\\1: not equal, \\\\2: less than, \\\\3: less than or equal, \\\\4: greater than, \\\\5: greater than or equal, \\\\other: always match",
                "width": 3
              },
              "S_NOTIFY": {
                "bit": 13,
                "description": "Generate a trace packet explicitly reporting the address that cause the secondary match"
              },
              "MATCH_MODE": {
                "bit": 16,
                "description": "0: only primary matches, \\\\1: primary and secondary comparator both matches(P\\&\\&S),\\\\ 2:either primary or secondary comparator matches !(P\\&\\&S), \\\\3: set when primary matches and continue to match until after secondary comparator matches",
                "width": 2
              }
            },
            "FILTER_P_COMPARATOR_MATCH": {
              "P_MATCH": {
                "bit": 0,
                "description": "primary comparator match value",
                "width": 32
              }
            },
            "FILTER_S_COMPARATOR_MATCH": {
              "S_MATCH": {
                "bit": 0,
                "description": "secondary comparator match value",
                "width": 32
              }
            },
            "RESYNC_PROLONGED": {
              "RESYNC_PROLONGED": {
                "bit": 0,
                "description": "count number, when count to this value, send a sync package",
                "width": 24
              },
              "RESYNC_MODE": {
                "bit": 24,
                "description": "resyc mode sel: \\\\0: off, \\\\2: cycle count  \\\\3: package num count",
                "width": 2
              }
            },
            "AHB_CONFIG": {
              "HBURST": {
                "bit": 0,
                "description": "set hburst",
                "width": 3
              },
              "MAX_INCR": {
                "bit": 3,
                "description": "set max continuous access for incr mode",
                "width": 3
              }
            },
            "CLOCK_GATE": {
              "CLK_EN": {
                "bit": 0,
                "description": "The bit is used to enable clock gate when access all registers in this module."
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "version control register. Note that this default value stored is the latest date when the hardware logic was updated.",
                "width": 28
              }
            }
          }
        },
        "TRACE1": {
          "instances": [
            {
              "name": "TRACE1",
              "base": "0x3FF05000"
            }
          ],
          "registers": {}
        },
        "CAN": {
          "instances": [
            {
              "name": "TWAI0",
              "base": "0x500D7000",
              "irq": 40
            },
            {
              "name": "TWAI1",
              "base": "0x500D8000",
              "irq": 41
            },
            {
              "name": "TWAI2",
              "base": "0x500D9000",
              "irq": 42
            }
          ],
          "registers": {
            "MODE": {
              "offset": "0x00",
              "size": 32,
              "description": "TWAI mode register."
            },
            "CMD": {
              "offset": "0x04",
              "size": 32,
              "description": "TWAI command register."
            },
            "STATUS": {
              "offset": "0x08",
              "size": 32,
              "description": "TWAI status register."
            },
            "INTERRUPT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt signals' register."
            },
            "INTERRUPT_ENABLE": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt enable register."
            },
            "BUS_TIMING_0": {
              "offset": "0x18",
              "size": 32,
              "description": "Bit timing configuration register 0."
            },
            "BUS_TIMING_1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Bit timing configuration register 1."
            },
            "ARB_LOST_CAP": {
              "offset": "0x2C",
              "size": 32,
              "description": "TWAI arbiter lost capture register."
            },
            "ERR_CODE_CAP": {
              "offset": "0x30",
              "size": 32,
              "description": "TWAI error info capture register."
            },
            "ERR_WARNING_LIMIT": {
              "offset": "0x34",
              "size": 32,
              "description": "TWAI error threshold configuration register."
            },
            "RX_ERR_CNT": {
              "offset": "0x38",
              "size": 32,
              "description": "Rx error counter register."
            },
            "TX_ERR_CNT": {
              "offset": "0x3C",
              "size": 32,
              "description": "Tx error counter register."
            },
            "DATA_0": {
              "offset": "0x40",
              "size": 32,
              "description": "Data register 0."
            },
            "DATA_1": {
              "offset": "0x44",
              "size": 32,
              "description": "Data register 1."
            },
            "DATA_2": {
              "offset": "0x48",
              "size": 32,
              "description": "Data register 2."
            },
            "DATA_3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Data register 3."
            },
            "DATA_4": {
              "offset": "0x50",
              "size": 32,
              "description": "Data register 4."
            },
            "DATA_5": {
              "offset": "0x54",
              "size": 32,
              "description": "Data register 5."
            },
            "DATA_6": {
              "offset": "0x58",
              "size": 32,
              "description": "Data register 6."
            },
            "DATA_7": {
              "offset": "0x5C",
              "size": 32,
              "description": "Data register 7."
            },
            "DATA_8": {
              "offset": "0x60",
              "size": 32,
              "description": "Data register 8."
            },
            "DATA_9": {
              "offset": "0x64",
              "size": 32,
              "description": "Data register 9."
            },
            "DATA_10": {
              "offset": "0x68",
              "size": 32,
              "description": "Data register 10."
            },
            "DATA_11": {
              "offset": "0x6C",
              "size": 32,
              "description": "Data register 11."
            },
            "DATA_12": {
              "offset": "0x70",
              "size": 32,
              "description": "Data register 12."
            },
            "RX_MESSAGE_COUNTER": {
              "offset": "0x74",
              "size": 32,
              "description": "Received message counter register."
            },
            "CLOCK_DIVIDER": {
              "offset": "0x7C",
              "size": 32,
              "description": "Clock divider register."
            },
            "SW_STANDBY_CFG": {
              "offset": "0x80",
              "size": 32,
              "description": "Software configure standby pin directly."
            },
            "HW_CFG": {
              "offset": "0x84",
              "size": 32,
              "description": "Hardware configure standby pin."
            },
            "HW_STANDBY_CNT": {
              "offset": "0x88",
              "size": 32,
              "description": "Configure standby counter."
            },
            "IDLE_INTR_CNT": {
              "offset": "0x8C",
              "size": 32,
              "description": "Configure idle interrupt counter."
            },
            "ECO_CFG": {
              "offset": "0x90",
              "size": 32,
              "description": "ECO configuration register."
            },
            "TIMESTAMP_DATA": {
              "offset": "0x94",
              "size": 32,
              "description": "Timestamp data register"
            },
            "TIMESTAMP_PRESCALER": {
              "offset": "0x98",
              "size": 32,
              "description": "Timestamp configuration register"
            },
            "TIMESTAMP_CFG": {
              "offset": "0x9C",
              "size": 32,
              "description": "Timestamp configuration register"
            }
          },
          "bits": {
            "MODE": {
              "RESET_MODE": {
                "bit": 0,
                "description": "1: reset, detection of a set reset mode bit results in aborting the current transmission/reception of a message and entering the reset mode. 0: normal, on the '1-to-0' transition of the reset mode bit, the TWAI controller returns to the operating mode."
              },
              "LISTEN_ONLY_MODE": {
                "bit": 1,
                "description": "1: listen only, in this mode the TWAI controller would give no acknowledge to the TWAI-bus, even if a message is received successfully. The error counters are stopped at the current value. 0: normal."
              },
              "SELF_TEST_MODE": {
                "bit": 2,
                "description": "1: self test, in this mode a full node test is possible without any other active node on the bus using the self reception request command. The TWAI controller will perform a successful transmission, even if there is no acknowledge received. 0: normal, an acknowledge is required for successful transmission."
              },
              "ACCEPTANCE_FILTER_MODE": {
                "bit": 3,
                "description": "1:single, the single acceptance filter option is enabled (one filter with the length of 32 bit is active). 0:dual, the dual acceptance filter option is enabled (two filters, each with the length of 16 bit are active)."
              }
            },
            "CMD": {
              "TX_REQUEST": {
                "bit": 0,
                "description": "1: present, a message shall be transmitted. 0: absent"
              },
              "ABORT_TX": {
                "bit": 1,
                "description": "1: present, if not already in progress, a pending transmission request is cancelled. 0: absent"
              },
              "RELEASE_BUFFER": {
                "bit": 2,
                "description": "1: released, the receive buffer, representing the message memory space in the RXFIFO is released. 0: no action"
              },
              "CLEAR_DATA_OVERRUN": {
                "bit": 3,
                "description": "1: clear, the data overrun status bit is cleared. 0: no action."
              },
              "SELF_RX_REQUEST": {
                "bit": 4,
                "description": "1: present, a message shall be transmitted and received simultaneously. 0: absent."
              }
            },
            "STATUS": {
              "RECEIVE_BUFFER": {
                "bit": 0,
                "description": "1: full, one or more complete messages are available in the RXFIFO. 0: empty, no message is available"
              },
              "OVERRUN": {
                "bit": 1,
                "description": "1: overrun, a message was lost because there was not enough space for that message in the RXFIFO. 0: absent, no data overrun has occurred since the last clear data overrun command was given"
              },
              "TRANSMIT_BUFFER": {
                "bit": 2,
                "description": "1: released, the CPU may write a message into the transmit buffer. 0: locked, the CPU cannot access the transmit buffer, a message is either waiting for transmission or is in the process of being transmitted"
              },
              "TRANSMISSION_COMPLETE": {
                "bit": 3,
                "description": "1: complete, last requested transmission has been successfully completed. 0: incomplete, previously requested transmission is not yet completed"
              },
              "RECEIVE": {
                "bit": 4,
                "description": "1: receive, the TWAI controller is receiving a message. 0: idle"
              },
              "TRANSMIT": {
                "bit": 5,
                "description": "1: transmit, the TWAI controller is transmitting a message. 0: idle"
              },
              "ERR": {
                "bit": 6,
                "description": "1: error, at least one of the error counters has reached or exceeded the CPU warning limit defined by the Error Warning Limit Register (EWLR). 0: ok, both error counters are below the warning limit"
              },
              "NODE_BUS_OFF": {
                "bit": 7,
                "description": "1: bus-off, the TWAI controller is not involved in bus activities. 0: bus-on, the TWAI controller is involved in bus activities"
              },
              "MISS": {
                "bit": 8,
                "description": "1: current message is destroyed because of FIFO overflow."
              }
            },
            "INTERRUPT": {
              "RECEIVE_INT_ST": {
                "bit": 0,
                "description": "1: this bit is set while the receive FIFO is not empty and the RIE bit is set within the interrupt enable register. 0: reset"
              },
              "TRANSMIT_INT_ST": {
                "bit": 1,
                "description": "1: this bit is set whenever the transmit buffer status changes from '0-to-1' (released) and the TIE bit is set within the interrupt enable register. 0: reset"
              },
              "ERR_WARNING_INT_ST": {
                "bit": 2,
                "description": "1: this bit is set on every change (set and clear) of either the error status or bus status bits and the EIE bit is set within the interrupt enable register. 0: reset"
              },
              "DATA_OVERRUN_INT_ST": {
                "bit": 3,
                "description": "1: this bit is set on a '0-to-1' transition of the data overrun status bit and the DOIE bit is set within the interrupt enable register. 0: reset"
              },
              "TS_COUNTER_OVFL_INT_ST": {
                "bit": 4,
                "description": "1: this bit is set then the timestamp counter reaches the maximum value and overflow."
              },
              "ERR_PASSIVE_INT_ST": {
                "bit": 5,
                "description": "1: this bit is set whenever the TWAI controller has reached the error passive status (at least one error counter exceeds the protocol-defined level of 127) or if the TWAI controller is in the error passive status and enters the error active status again and the EPIE bit is set within the interrupt enable register. 0: reset"
              },
              "ARBITRATION_LOST_INT_ST": {
                "bit": 6,
                "description": "1: this bit is set when the TWAI controller lost the arbitration and becomes a receiver and the ALIE bit is set within the interrupt enable register. 0: reset"
              },
              "BUS_ERR_INT_ST": {
                "bit": 7,
                "description": "1: this bit is set when the TWAI controller detects an error on the TWAI-bus and the BEIE bit is set within the interrupt enable register. 0: reset"
              },
              "IDLE_INT_ST": {
                "bit": 8,
                "description": "1: this bit is set when the TWAI controller detects state of TWAI become IDLE and this interrupt enable bit is set within the interrupt enable register. 0: reset"
              }
            },
            "INTERRUPT_ENABLE": {
              "EXT_RECEIVE_INT_ENA": {
                "bit": 0,
                "description": "1: enabled, when the receive buffer status is 'full' the TWAI controller requests the respective interrupt. 0: disable"
              },
              "EXT_TRANSMIT_INT_ENA": {
                "bit": 1,
                "description": "1: enabled, when a message has been successfully transmitted or the transmit buffer is accessible again (e.g. after an abort transmission command), the TWAI controller requests the respective interrupt. 0: disable"
              },
              "EXT_ERR_WARNING_INT_ENA": {
                "bit": 2,
                "description": "1: enabled, if the error or bus status change (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable"
              },
              "EXT_DATA_OVERRUN_INT_ENA": {
                "bit": 3,
                "description": "1: enabled, if the data overrun status bit is set (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable"
              },
              "TS_COUNTER_OVFL_INT_ENA": {
                "bit": 4,
                "description": "enable the timestamp counter overflow interrupt request."
              },
              "ERR_PASSIVE_INT_ENA": {
                "bit": 5,
                "description": "1: enabled, if the error status of the TWAI controller changes from error active to error passive or vice versa, the respective interrupt is requested. 0: disable"
              },
              "ARBITRATION_LOST_INT_ENA": {
                "bit": 6,
                "description": "1: enabled, if the TWAI controller has lost arbitration, the respective interrupt is requested. 0: disable"
              },
              "BUS_ERR_INT_ENA": {
                "bit": 7,
                "description": "1: enabled, if an bus error has been detected, the TWAI controller requests the respective interrupt. 0: disable"
              },
              "IDLE_INT_ENA": {
                "bit": 8,
                "description": "1: enabled, if state of TWAI become IDLE, the TWAI controller requests the respective interrupt. 0: disable"
              }
            },
            "BUS_TIMING_0": {
              "BAUD_PRESC": {
                "bit": 0,
                "description": "The period of the TWAI system clock is programmable and determines the individual bit timing. Software has R/W permission in reset mode and RO permission in operation mode.",
                "width": 14
              },
              "SYNC_JUMP_WIDTH": {
                "bit": 14,
                "description": "The synchronization jump width defines the maximum number of clock cycles a bit period may be shortened or lengthened. Software has R/W permission in reset mode and RO in operation mode.",
                "width": 2
              }
            },
            "BUS_TIMING_1": {
              "TIME_SEGMENT1": {
                "bit": 0,
                "description": "The number of clock cycles in TSEG1 per bit timing. Software has R/W permission in reset mode and RO in operation mode.",
                "width": 4
              },
              "TIME_SEGMENT2": {
                "bit": 4,
                "description": "The number of clock cycles in TSEG2 per bit timing. Software has R/W permission in reset mode and RO in operation mode.",
                "width": 3
              },
              "TIME_SAMPLING": {
                "bit": 7,
                "description": "1: triple, the bus is sampled three times. 0: single, the bus is sampled once. Software has R/W permission in reset mode and RO in operation mode."
              }
            },
            "ARB_LOST_CAP": {
              "ARBITRATION_LOST_CAPTURE": {
                "bit": 0,
                "description": "This register contains information about the bit position of losing arbitration.",
                "width": 5
              }
            },
            "ERR_CODE_CAP": {
              "ERR_CAPTURE_CODE_SEGMENT": {
                "bit": 0,
                "description": "This register contains information about the location of errors on the bus.",
                "width": 5
              },
              "ERR_CAPTURE_CODE_DIRECTION": {
                "bit": 5,
                "description": "1: RX, error occurred during reception. 0: TX, error occurred during transmission."
              },
              "ERR_CAPTURE_CODE_TYPE": {
                "bit": 6,
                "description": "00: bit error. 01: form error. 10:stuff error. 11:other type of error.",
                "width": 2
              }
            },
            "ERR_WARNING_LIMIT": {
              "ERR_WARNING_LIMIT": {
                "bit": 0,
                "description": "The threshold that trigger error warning interrupt when this interrupt is enabled. Software has R/W permission in reset mode and RO in operation mode.",
                "width": 8
              }
            },
            "RX_ERR_CNT": {
              "RX_ERR_CNT": {
                "bit": 0,
                "description": "The RX error counter register reflects the current value of the transmit error counter. Software has R/W permission in reset mode and RO in operation mode.",
                "width": 8
              }
            },
            "TX_ERR_CNT": {
              "TX_ERR_CNT": {
                "bit": 0,
                "description": "The TX error counter register reflects the current value of the transmit error counter. Software has R/W permission in reset mode and RO in operation mode.",
                "width": 8
              }
            },
            "DATA_0": {
              "DATA_0": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 0 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 0 and when software initiate read operation, it is rx data register 0.",
                "width": 8
              }
            },
            "DATA_1": {
              "DATA_1": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 1 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 1 and when software initiate read operation, it is rx data register 1.",
                "width": 8
              }
            },
            "DATA_2": {
              "DATA_2": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 2 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 2 and when software initiate read operation, it is rx data register 2.",
                "width": 8
              }
            },
            "DATA_3": {
              "DATA_3": {
                "bit": 0,
                "description": "In reset mode, it is acceptance code register 3 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 3 and when software initiate read operation, it is rx data register 3.",
                "width": 8
              }
            },
            "DATA_4": {
              "DATA_4": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 0 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 4 and when software initiate read operation, it is rx data register 4.",
                "width": 8
              }
            },
            "DATA_5": {
              "DATA_5": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 1 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 5 and when software initiate read operation, it is rx data register 5.",
                "width": 8
              }
            },
            "DATA_6": {
              "DATA_6": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 2 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 6 and when software initiate read operation, it is rx data register 6.",
                "width": 8
              }
            },
            "DATA_7": {
              "DATA_7": {
                "bit": 0,
                "description": "In reset mode, it is acceptance mask register 3 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 7 and when software initiate read operation, it is rx data register 7.",
                "width": 8
              }
            },
            "DATA_8": {
              "DATA_8": {
                "bit": 0,
                "description": "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 8 and when software initiate read operation, it is rx data register 8.",
                "width": 8
              }
            },
            "DATA_9": {
              "DATA_9": {
                "bit": 0,
                "description": "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 9 and when software initiate read operation, it is rx data register 9.",
                "width": 8
              }
            },
            "DATA_10": {
              "DATA_10": {
                "bit": 0,
                "description": "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 10 and when software initiate read operation, it is rx data register 10.",
                "width": 8
              }
            },
            "DATA_11": {
              "DATA_11": {
                "bit": 0,
                "description": "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 11 and when software initiate read operation, it is rx data register 11.",
                "width": 8
              }
            },
            "DATA_12": {
              "DATA_12": {
                "bit": 0,
                "description": "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 12 and when software initiate read operation, it is rx data register 12.",
                "width": 8
              }
            },
            "RX_MESSAGE_COUNTER": {
              "RX_MESSAGE_COUNTER": {
                "bit": 0,
                "description": "Reflects the number of messages available within the RXFIFO. The value is incremented with each receive event and decremented by the release receive buffer command.",
                "width": 7
              }
            },
            "CLOCK_DIVIDER": {
              "CD": {
                "bit": 0,
                "description": "These bits are used to define the frequency at the external CLKOUT pin.",
                "width": 8
              },
              "CLOCK_OFF": {
                "bit": 8,
                "description": "1: Disable the external CLKOUT pin. 0: Enable the external CLKOUT pin. Software has R/W permission in reset mode and RO in operation mode."
              }
            },
            "SW_STANDBY_CFG": {
              "SW_STANDBY_EN": {
                "bit": 0,
                "description": "Enable standby pin."
              },
              "SW_STANDBY_CLR": {
                "bit": 1,
                "description": "Clear standby pin."
              }
            },
            "HW_CFG": {
              "HW_STANDBY_EN": {
                "bit": 0,
                "description": "Enable function that hardware control standby pin."
              }
            },
            "HW_STANDBY_CNT": {
              "STANDBY_WAIT_CNT": {
                "bit": 0,
                "description": "Configure the number of cycles before standby becomes high when TWAI_HW_STANDBY_EN is enabled.",
                "width": 32
              }
            },
            "IDLE_INTR_CNT": {
              "IDLE_INTR_CNT": {
                "bit": 0,
                "description": "Configure the number of cycles before triggering idle interrupt.",
                "width": 32
              }
            },
            "ECO_CFG": {
              "RDN_ENA": {
                "bit": 0,
                "description": "Enable eco module."
              },
              "RDN_RESULT": {
                "bit": 1,
                "description": "Output of eco module."
              }
            },
            "TIMESTAMP_DATA": {
              "TIMESTAMP_DATA": {
                "bit": 0,
                "description": "Data of timestamp of a CAN frame.",
                "width": 32
              }
            },
            "TIMESTAMP_PRESCALER": {
              "TS_DIV_NUM": {
                "bit": 0,
                "description": "Configures the clock division number of timestamp counter.",
                "width": 16
              }
            },
            "TIMESTAMP_CFG": {
              "TS_ENABLE": {
                "bit": 0,
                "description": "enable the timestamp collection function."
              }
            }
          }
        },
        "UHCI0": {
          "instances": [
            {
              "name": "UHCI0",
              "base": "0x500DF000",
              "irq": 30
            }
          ],
          "registers": {
            "CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "UHCI Configuration Register0"
            },
            "INT_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "UHCI Interrupt Raw Register"
            },
            "INT_ST": {
              "offset": "0x08",
              "size": 32,
              "description": "UHCI Interrupt Status Register"
            },
            "INT_ENA": {
              "offset": "0x0C",
              "size": 32,
              "description": "UHCI Interrupt Enable Register"
            },
            "INT_CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "UHCI Interrupt Clear Register"
            },
            "CONF1": {
              "offset": "0x14",
              "size": 32,
              "description": "UHCI Configuration Register1"
            },
            "STATE0": {
              "offset": "0x18",
              "size": 32,
              "description": "UHCI Receive Status Register"
            },
            "STATE1": {
              "offset": "0x1C",
              "size": 32,
              "description": "UHCI Transmit Status Register"
            },
            "ESCAPE_CONF": {
              "offset": "0x20",
              "size": 32,
              "description": "UHCI Escapes Configuration Register0"
            },
            "HUNG_CONF": {
              "offset": "0x24",
              "size": 32,
              "description": "UHCI Hung Configuration Register0"
            },
            "ACK_NUM": {
              "offset": "0x28",
              "size": 32,
              "description": "UHCI Ack Value Configuration Register0"
            },
            "RX_HEAD": {
              "offset": "0x2C",
              "size": 32,
              "description": "UHCI Head Register"
            },
            "QUICK_SENT": {
              "offset": "0x30",
              "size": 32,
              "description": "UCHI Quick send Register"
            },
            "REG_Q0_WORD0": {
              "offset": "0x34",
              "size": 32,
              "description": "UHCI Q0_WORD0 Quick Send Register"
            },
            "REG_Q0_WORD1": {
              "offset": "0x38",
              "size": 32,
              "description": "UHCI Q0_WORD1 Quick Send Register"
            },
            "REG_Q1_WORD0": {
              "offset": "0x3C",
              "size": 32,
              "description": "UHCI Q1_WORD0 Quick Send Register"
            },
            "REG_Q1_WORD1": {
              "offset": "0x40",
              "size": 32,
              "description": "UHCI Q1_WORD1 Quick Send Register"
            },
            "REG_Q2_WORD0": {
              "offset": "0x44",
              "size": 32,
              "description": "UHCI Q2_WORD0 Quick Send Register"
            },
            "REG_Q2_WORD1": {
              "offset": "0x48",
              "size": 32,
              "description": "UHCI Q2_WORD1 Quick Send Register"
            },
            "REG_Q3_WORD0": {
              "offset": "0x4C",
              "size": 32,
              "description": "UHCI Q3_WORD0 Quick Send Register"
            },
            "REG_Q3_WORD1": {
              "offset": "0x50",
              "size": 32,
              "description": "UHCI Q3_WORD1 Quick Send Register"
            },
            "REG_Q4_WORD0": {
              "offset": "0x54",
              "size": 32,
              "description": "UHCI Q4_WORD0 Quick Send Register"
            },
            "REG_Q4_WORD1": {
              "offset": "0x58",
              "size": 32,
              "description": "UHCI Q4_WORD1 Quick Send Register"
            },
            "REG_Q5_WORD0": {
              "offset": "0x5C",
              "size": 32,
              "description": "UHCI Q5_WORD0 Quick Send Register"
            },
            "REG_Q5_WORD1": {
              "offset": "0x60",
              "size": 32,
              "description": "UHCI Q5_WORD1 Quick Send Register"
            },
            "REG_Q6_WORD0": {
              "offset": "0x64",
              "size": 32,
              "description": "UHCI Q6_WORD0 Quick Send Register"
            },
            "REG_Q6_WORD1": {
              "offset": "0x68",
              "size": 32,
              "description": "UHCI Q6_WORD1 Quick Send Register"
            },
            "ESC_CONF0": {
              "offset": "0x6C",
              "size": 32,
              "description": "UHCI Escapes Sequence Configuration Register0"
            },
            "ESC_CONF1": {
              "offset": "0x70",
              "size": 32,
              "description": "UHCI Escapes Sequence Configuration Register1"
            },
            "ESC_CONF2": {
              "offset": "0x74",
              "size": 32,
              "description": "UHCI Escapes Sequence Configuration Register2"
            },
            "ESC_CONF3": {
              "offset": "0x78",
              "size": 32,
              "description": "UHCI Escapes Sequence Configuration Register3"
            },
            "PKT_THRES": {
              "offset": "0x7C",
              "size": 32,
              "description": "UCHI Packet Length Configuration Register"
            },
            "DATE": {
              "offset": "0x80",
              "size": 32,
              "description": "UHCI Version Register"
            }
          },
          "bits": {
            "CONF0": {
              "TX_RST": {
                "bit": 0,
                "description": "Write 1 then write 0 to this bit to reset decode state machine."
              },
              "RX_RST": {
                "bit": 1,
                "description": "Write 1 then write 0 to this bit to reset encode state machine."
              },
              "UART_SEL": {
                "bit": 2,
                "description": "Select which uart to connect with GDMA.",
                "width": 3
              },
              "SEPER_EN": {
                "bit": 5,
                "description": "Set this bit to separate the data frame using a special char."
              },
              "HEAD_EN": {
                "bit": 6,
                "description": "Set this bit to encode the data packet with a formatting header."
              },
              "CRC_REC_EN": {
                "bit": 7,
                "description": "Set this bit to enable UHCI to receive the 16 bit CRC."
              },
              "UART_IDLE_EOF_EN": {
                "bit": 8,
                "description": "If this bit is set to 1 UHCI will end the payload receiving process when UART has been in idle state."
              },
              "LEN_EOF_EN": {
                "bit": 9,
                "description": "If this bit is set to 1 UHCI decoder receiving payload data is end when the receiving byte count has reached the specified value. The value is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set to 0 UHCI decoder receiving payload data is end when 0xc0 is received."
              },
              "ENCODE_CRC_EN": {
                "bit": 10,
                "description": "Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to end of the payload."
              },
              "CLK_EN": {
                "bit": 11,
                "description": "1'b1: Force clock on for register. 1'b0: Support clock only when application writes registers."
              },
              "UART_RX_BRK_EOF_EN": {
                "bit": 12,
                "description": "If this bit is set to 1 UHCI will end payload receive process when NULL frame is received by UART."
              }
            },
            "INT_RAW": {
              "RX_START_INT_RAW": {
                "bit": 0,
                "description": "Indicates the raw interrupt of UHCI_RX_START_INT. Interrupt will be triggered when delimiter is sent successfully."
              },
              "TX_START_INT_RAW": {
                "bit": 1,
                "description": "Indicates the raw interrupt of UHCI_TX_START_INT. Interrupt will be triggered when DMA detects delimiter."
              },
              "RX_HUNG_INT_RAW": {
                "bit": 2,
                "description": "Indicates the raw interrupt of UHCI_RX_HUNG_INT. Interrupt will be triggered when the required time of DMA receiving data  exceeds the configuration value."
              },
              "TX_HUNG_INT_RAW": {
                "bit": 3,
                "description": "Indicates the raw interrupt of UHCI_TX_HUNG_INT. Interrupt will be triggered when the required time of DMA reading RAM data  exceeds the configuration value."
              },
              "SEND_S_REG_Q_INT_RAW": {
                "bit": 4,
                "description": "Indicates the raw interrupt of UHCI_SEND_S_REG_Q_INT. Interrupt will be triggered when UHCI sends short packet successfully with single_send mode."
              },
              "SEND_A_REG_Q_INT_RAW": {
                "bit": 5,
                "description": "Indicates the raw interrupt of UHCI_SEND_A_REG_Q_INT. Interrupt will be triggered when UHCI sends short packet successfully with always_send mode."
              },
              "OUT_EOF_INT_RAW": {
                "bit": 6,
                "description": "Indicates the raw interrupt of UHCI_OUT_EOF_INT. Interrupt will be triggered when there are errors in EOF."
              },
              "APP_CTRL0_INT_RAW": {
                "bit": 7,
                "description": "Indicates the raw interrupt of UHCI_APP_CTRL0_INT. Interrupt will be triggered when UHCI_APP_CTRL0_IN_SET is set to 1."
              },
              "APP_CTRL1_INT_RAW": {
                "bit": 8,
                "description": "Indicates the raw interrupt of UHCI_APP_CTRL1_INT. Interrupt will be triggered when UHCI_APP_CTRL1_IN_SET is set to 1."
              }
            },
            "INT_ST": {
              "RX_START_INT_ST": {
                "bit": 0,
                "description": "Indicates the interrupt status of UHCI_RX_START_INT."
              },
              "TX_START_INT_ST": {
                "bit": 1,
                "description": "Indicates the interrupt status of UHCI_TX_START_INT."
              },
              "RX_HUNG_INT_ST": {
                "bit": 2,
                "description": "Indicates the interrupt status of UHCI_RX_HUNG_INT."
              },
              "TX_HUNG_INT_ST": {
                "bit": 3,
                "description": "Indicates the interrupt status of UHCI_TX_HUNG_INT."
              },
              "SEND_S_REG_Q_INT_ST": {
                "bit": 4,
                "description": "Indicates the interrupt status of UHCI_SEND_S_REG_Q_INT."
              },
              "SEND_A_REG_Q_INT_ST": {
                "bit": 5,
                "description": "Indicates the interrupt status of UHCI_SEND_A_REG_Q_INT."
              },
              "OUTLINK_EOF_ERR_INT_ST": {
                "bit": 6,
                "description": "Indicates the interrupt status of UHCI_OUT_EOF_INT."
              },
              "APP_CTRL0_INT_ST": {
                "bit": 7,
                "description": "Indicates the interrupt status of UHCI_APP_CTRL0_INT."
              },
              "APP_CTRL1_INT_ST": {
                "bit": 8,
                "description": "Indicates the interrupt status of UHCI_APP_CTRL1_INT."
              }
            },
            "INT_ENA": {
              "RX_START_INT_ENA": {
                "bit": 0,
                "description": "Set this bit to enable the interrupt of UHCI_RX_START_INT."
              },
              "TX_START_INT_ENA": {
                "bit": 1,
                "description": "Set this bit to enable the interrupt of UHCI_TX_START_INT."
              },
              "RX_HUNG_INT_ENA": {
                "bit": 2,
                "description": "Set this bit to enable the interrupt of UHCI_RX_HUNG_INT."
              },
              "TX_HUNG_INT_ENA": {
                "bit": 3,
                "description": "Set this bit to enable the interrupt of UHCI_TX_HUNG_INT."
              },
              "SEND_S_REG_Q_INT_ENA": {
                "bit": 4,
                "description": "Set this bit to enable the interrupt of UHCI_SEND_S_REG_Q_INT."
              },
              "SEND_A_REG_Q_INT_ENA": {
                "bit": 5,
                "description": "Set this bit to enable the interrupt of UHCI_SEND_A_REG_Q_INT."
              },
              "OUTLINK_EOF_ERR_INT_ENA": {
                "bit": 6,
                "description": "Set this bit to enable the interrupt of UHCI_OUT_EOF_INT."
              },
              "APP_CTRL0_INT_ENA": {
                "bit": 7,
                "description": "Set this bit to enable the interrupt of UHCI_APP_CTRL0_INT."
              },
              "APP_CTRL1_INT_ENA": {
                "bit": 8,
                "description": "Set this bit to enable the interrupt of UHCI_APP_CTRL1_INT."
              }
            },
            "INT_CLR": {
              "RX_START_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the raw interrupt of UHCI_RX_START_INT."
              },
              "TX_START_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the raw interrupt of UHCI_TX_START_INT."
              },
              "RX_HUNG_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the raw interrupt of UHCI_RX_HUNG_INT."
              },
              "TX_HUNG_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the raw interrupt of UHCI_TX_HUNG_INT."
              },
              "SEND_S_REG_Q_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the raw interrupt of UHCI_SEND_S_REG_Q_INT."
              },
              "SEND_A_REG_Q_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the raw interrupt of UHCI_SEND_A_REG_Q_INT."
              },
              "OUTLINK_EOF_ERR_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the raw interrupt of UHCI_OUT_EOF_INT."
              },
              "APP_CTRL0_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the raw interrupt of UHCI_APP_CTRL0_INT."
              },
              "APP_CTRL1_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the raw interrupt of UHCI_APP_CTRL1_INT."
              }
            },
            "CONF1": {
              "CHECK_SUM_EN": {
                "bit": 0,
                "description": "Set this bit to enable head checksum check when receiving."
              },
              "CHECK_SEQ_EN": {
                "bit": 1,
                "description": "Set this bit to  enable sequence number check when receiving."
              },
              "CRC_DISABLE": {
                "bit": 2,
                "description": "Set this bit to support CRC calculation, and data integrity check bit should 1."
              },
              "SAVE_HEAD": {
                "bit": 3,
                "description": "Set this bit to save data packet head when UHCI receive data."
              },
              "TX_CHECK_SUM_RE": {
                "bit": 4,
                "description": "Set this bit to encode data packet with checksum."
              },
              "TX_ACK_NUM_RE": {
                "bit": 5,
                "description": "Set this bit to encode data packet with ACK when reliable data packet is ready."
              },
              "WAIT_SW_START": {
                "bit": 7,
                "description": "Set this bit to enable UHCI encoder transfer to ST_SW_WAIT status."
              },
              "SW_START": {
                "bit": 8,
                "description": "Set this bit to transmit data packet if UCHI_ENCODE_STATE is ST_SW_WAIT."
              }
            },
            "STATE0": {
              "RX_ERR_CAUSE": {
                "bit": 0,
                "description": "Indicates the error types when DMA receives the error frame. 3'b001: UHCI packet checksum error. 3'b010: UHCI packet sequence number error. 3'b011: UHCI packet CRC bit error. 3'b100: find 0xC0, but received packet is uncompleted. 3'b101: 0xC0 is not found, but received packet is completed. 3'b110: CRC check error.",
                "width": 3
              },
              "DECODE_STATE": {
                "bit": 3,
                "description": "Indicates UHCI decoder status.",
                "width": 3
              }
            },
            "STATE1": {
              "ENCODE_STATE": {
                "bit": 0,
                "description": "Indicates UHCI encoder status.",
                "width": 3
              }
            },
            "ESCAPE_CONF": {
              "TX_C0_ESC_EN": {
                "bit": 0,
                "description": "Set this bit to enable resolve char 0xC0 when DMA receiving data."
              },
              "TX_DB_ESC_EN": {
                "bit": 1,
                "description": "Set this bit to enable resolve char 0xDB when DMA receiving data."
              },
              "TX_11_ESC_EN": {
                "bit": 2,
                "description": "Set this bit to enable resolve flow control char 0x11 when DMA receiving data."
              },
              "TX_13_ESC_EN": {
                "bit": 3,
                "description": "Set this bit to enable resolve flow control char 0x13 when DMA receiving data."
              },
              "RX_C0_ESC_EN": {
                "bit": 4,
                "description": "Set this bit to enable replacing 0xC0 with special char when DMA receiving data."
              },
              "RX_DB_ESC_EN": {
                "bit": 5,
                "description": "Set this bit to enable replacing 0xDB with special char when DMA receiving data."
              },
              "RX_11_ESC_EN": {
                "bit": 6,
                "description": "Set this bit to enable replacing 0x11 with special char when DMA receiving data."
              },
              "RX_13_ESC_EN": {
                "bit": 7,
                "description": "Set this bit to enable replacing 0x13 with special char when DMA receiving data."
              }
            },
            "HUNG_CONF": {
              "TXFIFO_TIMEOUT": {
                "bit": 0,
                "description": "Stores the timeout value. DMA generates UHCI_TX_HUNG_INT for timeout when receiving data.",
                "width": 8
              },
              "TXFIFO_TIMEOUT_SHIFT": {
                "bit": 8,
                "description": "Configures the maximum counter value.",
                "width": 3
              },
              "TXFIFO_TIMEOUT_ENA": {
                "bit": 11,
                "description": "Set this bit to enable TX FIFO timeout when receiving."
              },
              "RXFIFO_TIMEOUT": {
                "bit": 12,
                "description": "Stores the timeout value. DMA generates UHCI_TX_HUNG_INT for timeout when reading RAM data.",
                "width": 8
              },
              "RXFIFO_TIMEOUT_SHIFT": {
                "bit": 20,
                "description": "Configures the maximum counter value.",
                "width": 3
              },
              "RXFIFO_TIMEOUT_ENA": {
                "bit": 23,
                "description": "Set this bit to enable TX FIFO timeout when DMA sending data."
              }
            },
            "ACK_NUM": {
              "ACK_NUM": {
                "bit": 0,
                "description": "Indicates the ACK number during software flow control.",
                "width": 3
              },
              "LOAD": {
                "bit": 3,
                "description": "Set this bit to load the ACK value of UHCI_ACK_NUM."
              }
            },
            "RX_HEAD": {
              "RX_HEAD": {
                "bit": 0,
                "description": "Stores the head of received packet.",
                "width": 32
              }
            },
            "QUICK_SENT": {
              "SINGLE_SEND_NUM": {
                "bit": 0,
                "description": "Configures single_send mode.",
                "width": 3
              },
              "SINGLE_SEND_EN": {
                "bit": 3,
                "description": "Set this bit to enable sending short packet with single_send mode."
              },
              "ALWAYS_SEND_NUM": {
                "bit": 4,
                "description": "Configures always_send mode.",
                "width": 3
              },
              "ALWAYS_SEND_EN": {
                "bit": 7,
                "description": "Set this bit to enable sending short packet with always_send mode."
              }
            },
            "REG_Q0_WORD0": {
              "SEND_Q0_WORD0": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q0_WORD1": {
              "SEND_Q0_WORD1": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q1_WORD0": {
              "SEND_Q1_WORD0": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q1_WORD1": {
              "SEND_Q1_WORD1": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q2_WORD0": {
              "SEND_Q2_WORD0": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q2_WORD1": {
              "SEND_Q2_WORD1": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q3_WORD0": {
              "SEND_Q3_WORD0": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q3_WORD1": {
              "SEND_Q3_WORD1": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q4_WORD0": {
              "SEND_Q4_WORD0": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q4_WORD1": {
              "SEND_Q4_WORD1": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q5_WORD0": {
              "SEND_Q5_WORD0": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q5_WORD1": {
              "SEND_Q5_WORD1": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q6_WORD0": {
              "SEND_Q6_WORD0": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "REG_Q6_WORD1": {
              "SEND_Q6_WORD1": {
                "bit": 0,
                "description": "Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.",
                "width": 32
              }
            },
            "ESC_CONF0": {
              "SEPER_CHAR": {
                "bit": 0,
                "description": "Configures the delimiter for encoding, default value is 0xC0.",
                "width": 8
              },
              "SEPER_ESC_CHAR0": {
                "bit": 8,
                "description": "Configures the first char of SLIP escape character, default value is 0xDB.",
                "width": 8
              },
              "SEPER_ESC_CHAR1": {
                "bit": 16,
                "description": "Configures the second char of SLIP escape character, default value is 0xDC.",
                "width": 8
              }
            },
            "ESC_CONF1": {
              "ESC_SEQ0": {
                "bit": 0,
                "description": "Configures the char needing encoding, which is 0xDB as flow control char by default.",
                "width": 8
              },
              "ESC_SEQ0_CHAR0": {
                "bit": 8,
                "description": "Configures the first char of SLIP escape character, default value is 0xDB.",
                "width": 8
              },
              "ESC_SEQ0_CHAR1": {
                "bit": 16,
                "description": "Configures the second char of SLIP escape character, default value is 0xDD.",
                "width": 8
              }
            },
            "ESC_CONF2": {
              "ESC_SEQ1": {
                "bit": 0,
                "description": "Configures the char needing encoding, which is 0x11 as flow control char by default.",
                "width": 8
              },
              "ESC_SEQ1_CHAR0": {
                "bit": 8,
                "description": "Configures the first char of SLIP escape character, default value is 0xDB.",
                "width": 8
              },
              "ESC_SEQ1_CHAR1": {
                "bit": 16,
                "description": "Configures the second char of SLIP escape character, default value is 0xDE.",
                "width": 8
              }
            },
            "ESC_CONF3": {
              "ESC_SEQ2": {
                "bit": 0,
                "description": "Configures the char needing encoding, which is 0x13 as flow control char by default.",
                "width": 8
              },
              "ESC_SEQ2_CHAR0": {
                "bit": 8,
                "description": "Configures the first char of SLIP escape character, default value is 0xDB.",
                "width": 8
              },
              "ESC_SEQ2_CHAR1": {
                "bit": 16,
                "description": "Configures the second char of SLIP escape character, default value is 0xDF.",
                "width": 8
              }
            },
            "PKT_THRES": {
              "PKT_THRS": {
                "bit": 0,
                "description": "Configures the data packet's maximum length when UHCI_HEAD_EN is 0.",
                "width": 13
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "Configures version.",
                "width": 32
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB_DEVICE",
              "base": "0x500D2000",
              "irq": 22
            },
            {
              "name": "USB_WRAP",
              "base": "0x50080000"
            }
          ],
          "registers": {
            "EP1": {
              "offset": "0x00",
              "size": 32,
              "description": "FIFO access for the CDC-ACM data IN and OUT endpoints."
            },
            "EP1_CONF": {
              "offset": "0x04",
              "size": 32,
              "description": "Configuration and control registers for the CDC-ACM FIFOs."
            },
            "INT_RAW": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt raw status register."
            },
            "INT_ST": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt status register."
            },
            "INT_ENA": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt enable status register."
            },
            "INT_CLR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt clear status register."
            },
            "CONF0": {
              "offset": "0x18",
              "size": 32,
              "description": "PHY hardware configuration."
            },
            "TEST": {
              "offset": "0x1C",
              "size": 32,
              "description": "Registers used for debugging the PHY."
            },
            "JFIFO_ST": {
              "offset": "0x20",
              "size": 32,
              "description": "JTAG FIFO status and control registers."
            },
            "FRAM_NUM": {
              "offset": "0x24",
              "size": 32,
              "description": "Last received SOF frame index register."
            },
            "IN_EP0_ST": {
              "offset": "0x28",
              "size": 32,
              "description": "Control IN endpoint status information."
            },
            "IN_EP1_ST": {
              "offset": "0x2C",
              "size": 32,
              "description": "CDC-ACM IN endpoint status information."
            },
            "IN_EP2_ST": {
              "offset": "0x30",
              "size": 32,
              "description": "CDC-ACM interrupt IN endpoint status information."
            },
            "IN_EP3_ST": {
              "offset": "0x34",
              "size": 32,
              "description": "JTAG IN endpoint status information."
            },
            "OUT_EP0_ST": {
              "offset": "0x38",
              "size": 32,
              "description": "Control OUT endpoint status information."
            },
            "OUT_EP1_ST": {
              "offset": "0x3C",
              "size": 32,
              "description": "CDC-ACM OUT endpoint status information."
            },
            "OUT_EP2_ST": {
              "offset": "0x40",
              "size": 32,
              "description": "JTAG OUT endpoint status information."
            },
            "MISC_CONF": {
              "offset": "0x44",
              "size": 32,
              "description": "Clock enable control"
            },
            "MEM_CONF": {
              "offset": "0x48",
              "size": 32,
              "description": "Memory power control"
            },
            "CHIP_RST": {
              "offset": "0x4C",
              "size": 32,
              "description": "CDC-ACM chip reset control."
            },
            "SET_LINE_CODE_W0": {
              "offset": "0x50",
              "size": 32,
              "description": "W0 of SET_LINE_CODING command."
            },
            "SET_LINE_CODE_W1": {
              "offset": "0x54",
              "size": 32,
              "description": "W1 of SET_LINE_CODING command."
            },
            "GET_LINE_CODE_W0": {
              "offset": "0x58",
              "size": 32,
              "description": "W0 of GET_LINE_CODING command."
            },
            "GET_LINE_CODE_W1": {
              "offset": "0x5C",
              "size": 32,
              "description": "W1 of GET_LINE_CODING command."
            },
            "CONFIG_UPDATE": {
              "offset": "0x60",
              "size": 32,
              "description": "Configuration registers' value update"
            },
            "SER_AFIFO_CONFIG": {
              "offset": "0x64",
              "size": 32,
              "description": "Serial AFIFO configure register"
            },
            "BUS_RESET_ST": {
              "offset": "0x68",
              "size": 32,
              "description": "USB Bus reset status register"
            },
            "ECO_LOW_48": {
              "offset": "0x6C",
              "size": 32,
              "description": "Reserved."
            },
            "ECO_HIGH_48": {
              "offset": "0x70",
              "size": 32,
              "description": "Reserved."
            },
            "ECO_CELL_CTRL_48": {
              "offset": "0x74",
              "size": 32,
              "description": "Reserved."
            },
            "ECO_LOW_APB": {
              "offset": "0x78",
              "size": 32,
              "description": "Reserved."
            },
            "ECO_HIGH_APB": {
              "offset": "0x7C",
              "size": 32,
              "description": "Reserved."
            },
            "ECO_CELL_CTRL_APB": {
              "offset": "0x80",
              "size": 32,
              "description": "Reserved."
            },
            "SRAM_CTRL": {
              "offset": "0x84",
              "size": 32,
              "description": "PPA SRAM Control Register"
            },
            "DATE": {
              "offset": "0x88",
              "size": 32,
              "description": "Date register"
            }
          },
          "bits": {
            "EP1": {
              "USB_SERIAL_JTAG_RDWR_BYTE": {
                "bit": 0,
                "description": "Write and read byte data to/from UART Tx/Rx FIFO through this field. When USB_DEVICE_SERIAL_IN_EMPTY_INT is set, then user can write data (up to 64 bytes) into UART Tx FIFO. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is set, user can check USB_DEVICE_OUT_EP1_WR_ADDR USB_DEVICE_OUT_EP0_RD_ADDR to know how many data is received, then read data from UART Rx FIFO.",
                "width": 8
              }
            },
            "EP1_CONF": {
              "USB_SERIAL_JTAG_WR_DONE": {
                "bit": 0,
                "description": "Set this bit to indicate writing byte data to UART Tx FIFO is done."
              },
              "USB_SERIAL_JTAG_SERIAL_IN_EP_DATA_FREE": {
                "bit": 1,
                "description": "1'b1: Indicate UART Tx FIFO is not full and can write data into in. After writing USB_DEVICE_WR_DONE, this bit would be 0 until data in UART Tx FIFO is read by USB Host."
              },
              "USB_SERIAL_JTAG_SERIAL_OUT_EP_DATA_AVAIL": {
                "bit": 2,
                "description": "1'b1: Indicate there is data in UART Rx FIFO."
              }
            },
            "INT_RAW": {
              "USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_RAW": {
                "bit": 0,
                "description": "The raw interrupt bit turns to high level when flush cmd is received for IN endpoint 2 of JTAG."
              },
              "USB_SERIAL_JTAG_SOF_INT_RAW": {
                "bit": 1,
                "description": "The raw interrupt bit turns to high level when SOF frame is received."
              },
              "USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_RAW": {
                "bit": 2,
                "description": "The raw interrupt bit turns to high level when Serial Port OUT Endpoint received one packet."
              },
              "USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_RAW": {
                "bit": 3,
                "description": "The raw interrupt bit turns to high level when Serial Port IN Endpoint is empty."
              },
              "USB_SERIAL_JTAG_PID_ERR_INT_RAW": {
                "bit": 4,
                "description": "The raw interrupt bit turns to high level when pid error is detected."
              },
              "USB_SERIAL_JTAG_CRC5_ERR_INT_RAW": {
                "bit": 5,
                "description": "The raw interrupt bit turns to high level when CRC5 error is detected."
              },
              "USB_SERIAL_JTAG_CRC16_ERR_INT_RAW": {
                "bit": 6,
                "description": "The raw interrupt bit turns to high level when CRC16 error is detected."
              },
              "USB_SERIAL_JTAG_STUFF_ERR_INT_RAW": {
                "bit": 7,
                "description": "The raw interrupt bit turns to high level when stuff error is detected."
              },
              "USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_RAW": {
                "bit": 8,
                "description": "The raw interrupt bit turns to high level when IN token for IN endpoint 1 is received."
              },
              "USB_SERIAL_JTAG_USB_BUS_RESET_INT_RAW": {
                "bit": 9,
                "description": "The raw interrupt bit turns to high level when usb bus reset is detected."
              },
              "USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_RAW": {
                "bit": 10,
                "description": "The raw interrupt bit turns to high level when OUT endpoint 1 received packet with zero palyload."
              },
              "USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_RAW": {
                "bit": 11,
                "description": "The raw interrupt bit turns to high level when OUT endpoint 2 received packet with zero palyload."
              },
              "USB_SERIAL_JTAG_RTS_CHG_INT_RAW": {
                "bit": 12,
                "description": "The raw interrupt bit turns to high level when level of RTS from usb serial channel is changed."
              },
              "USB_SERIAL_JTAG_DTR_CHG_INT_RAW": {
                "bit": 13,
                "description": "The raw interrupt bit turns to high level when level of DTR from usb serial channel is changed."
              },
              "USB_SERIAL_JTAG_GET_LINE_CODE_INT_RAW": {
                "bit": 14,
                "description": "The raw interrupt bit turns to high level when level of GET LINE CODING request is received."
              },
              "USB_SERIAL_JTAG_SET_LINE_CODE_INT_RAW": {
                "bit": 15,
                "description": "The raw interrupt bit turns to high level when level of SET LINE CODING request is received."
              }
            },
            "INT_ST": {
              "USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ST": {
                "bit": 0,
                "description": "The raw interrupt status bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt."
              },
              "USB_SERIAL_JTAG_SOF_INT_ST": {
                "bit": 1,
                "description": "The raw interrupt status bit for the USB_DEVICE_SOF_INT interrupt."
              },
              "USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ST": {
                "bit": 2,
                "description": "The raw interrupt status bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt."
              },
              "USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ST": {
                "bit": 3,
                "description": "The raw interrupt status bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt."
              },
              "USB_SERIAL_JTAG_PID_ERR_INT_ST": {
                "bit": 4,
                "description": "The raw interrupt status bit for the USB_DEVICE_PID_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_CRC5_ERR_INT_ST": {
                "bit": 5,
                "description": "The raw interrupt status bit for the USB_DEVICE_CRC5_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_CRC16_ERR_INT_ST": {
                "bit": 6,
                "description": "The raw interrupt status bit for the USB_DEVICE_CRC16_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_STUFF_ERR_INT_ST": {
                "bit": 7,
                "description": "The raw interrupt status bit for the USB_DEVICE_STUFF_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ST": {
                "bit": 8,
                "description": "The raw interrupt status bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt."
              },
              "USB_SERIAL_JTAG_USB_BUS_RESET_INT_ST": {
                "bit": 9,
                "description": "The raw interrupt status bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt."
              },
              "USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ST": {
                "bit": 10,
                "description": "The raw interrupt status bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt."
              },
              "USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ST": {
                "bit": 11,
                "description": "The raw interrupt status bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt."
              },
              "USB_SERIAL_JTAG_RTS_CHG_INT_ST": {
                "bit": 12,
                "description": "The raw interrupt status bit for the USB_DEVICE_RTS_CHG_INT interrupt."
              },
              "USB_SERIAL_JTAG_DTR_CHG_INT_ST": {
                "bit": 13,
                "description": "The raw interrupt status bit for the USB_DEVICE_DTR_CHG_INT interrupt."
              },
              "USB_SERIAL_JTAG_GET_LINE_CODE_INT_ST": {
                "bit": 14,
                "description": "The raw interrupt status bit for the USB_DEVICE_GET_LINE_CODE_INT interrupt."
              },
              "USB_SERIAL_JTAG_SET_LINE_CODE_INT_ST": {
                "bit": 15,
                "description": "The raw interrupt status bit for the USB_DEVICE_SET_LINE_CODE_INT interrupt."
              }
            },
            "INT_ENA": {
              "USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ENA": {
                "bit": 0,
                "description": "The interrupt enable bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt."
              },
              "USB_SERIAL_JTAG_SOF_INT_ENA": {
                "bit": 1,
                "description": "The interrupt enable bit for the USB_DEVICE_SOF_INT interrupt."
              },
              "USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ENA": {
                "bit": 2,
                "description": "The interrupt enable bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt."
              },
              "USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ENA": {
                "bit": 3,
                "description": "The interrupt enable bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt."
              },
              "USB_SERIAL_JTAG_PID_ERR_INT_ENA": {
                "bit": 4,
                "description": "The interrupt enable bit for the USB_DEVICE_PID_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_CRC5_ERR_INT_ENA": {
                "bit": 5,
                "description": "The interrupt enable bit for the USB_DEVICE_CRC5_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_CRC16_ERR_INT_ENA": {
                "bit": 6,
                "description": "The interrupt enable bit for the USB_DEVICE_CRC16_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_STUFF_ERR_INT_ENA": {
                "bit": 7,
                "description": "The interrupt enable bit for the USB_DEVICE_STUFF_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ENA": {
                "bit": 8,
                "description": "The interrupt enable bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt."
              },
              "USB_SERIAL_JTAG_USB_BUS_RESET_INT_ENA": {
                "bit": 9,
                "description": "The interrupt enable bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt."
              },
              "USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ENA": {
                "bit": 10,
                "description": "The interrupt enable bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt."
              },
              "USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ENA": {
                "bit": 11,
                "description": "The interrupt enable bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt."
              },
              "USB_SERIAL_JTAG_RTS_CHG_INT_ENA": {
                "bit": 12,
                "description": "The interrupt enable bit for the USB_DEVICE_RTS_CHG_INT interrupt."
              },
              "USB_SERIAL_JTAG_DTR_CHG_INT_ENA": {
                "bit": 13,
                "description": "The interrupt enable bit for the USB_DEVICE_DTR_CHG_INT interrupt."
              },
              "USB_SERIAL_JTAG_GET_LINE_CODE_INT_ENA": {
                "bit": 14,
                "description": "The interrupt enable bit for the USB_DEVICE_GET_LINE_CODE_INT interrupt."
              },
              "USB_SERIAL_JTAG_SET_LINE_CODE_INT_ENA": {
                "bit": 15,
                "description": "The interrupt enable bit for the USB_DEVICE_SET_LINE_CODE_INT interrupt."
              }
            },
            "INT_CLR": {
              "USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR": {
                "bit": 0,
                "description": "Set this bit to clear the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt."
              },
              "USB_SERIAL_JTAG_SOF_INT_CLR": {
                "bit": 1,
                "description": "Set this bit to clear the USB_DEVICE_JTAG_SOF_INT interrupt."
              },
              "USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR": {
                "bit": 2,
                "description": "Set this bit to clear the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt."
              },
              "USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR": {
                "bit": 3,
                "description": "Set this bit to clear the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt."
              },
              "USB_SERIAL_JTAG_PID_ERR_INT_CLR": {
                "bit": 4,
                "description": "Set this bit to clear the USB_DEVICE_PID_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_CRC5_ERR_INT_CLR": {
                "bit": 5,
                "description": "Set this bit to clear the USB_DEVICE_CRC5_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_CRC16_ERR_INT_CLR": {
                "bit": 6,
                "description": "Set this bit to clear the USB_DEVICE_CRC16_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_STUFF_ERR_INT_CLR": {
                "bit": 7,
                "description": "Set this bit to clear the USB_DEVICE_STUFF_ERR_INT interrupt."
              },
              "USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR": {
                "bit": 8,
                "description": "Set this bit to clear the USB_DEVICE_IN_TOKEN_IN_EP1_INT interrupt."
              },
              "USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR": {
                "bit": 9,
                "description": "Set this bit to clear the USB_DEVICE_USB_BUS_RESET_INT interrupt."
              },
              "USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR": {
                "bit": 10,
                "description": "Set this bit to clear the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt."
              },
              "USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR": {
                "bit": 11,
                "description": "Set this bit to clear the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt."
              },
              "USB_SERIAL_JTAG_RTS_CHG_INT_CLR": {
                "bit": 12,
                "description": "Set this bit to clear the USB_DEVICE_RTS_CHG_INT interrupt."
              },
              "USB_SERIAL_JTAG_DTR_CHG_INT_CLR": {
                "bit": 13,
                "description": "Set this bit to clear the USB_DEVICE_DTR_CHG_INT interrupt."
              },
              "USB_SERIAL_JTAG_GET_LINE_CODE_INT_CLR": {
                "bit": 14,
                "description": "Set this bit to clear the USB_DEVICE_GET_LINE_CODE_INT interrupt."
              },
              "USB_SERIAL_JTAG_SET_LINE_CODE_INT_CLR": {
                "bit": 15,
                "description": "Set this bit to clear the USB_DEVICE_SET_LINE_CODE_INT interrupt."
              }
            },
            "CONF0": {
              "USB_SERIAL_JTAG_PHY_SEL": {
                "bit": 0,
                "description": "Select internal/external PHY"
              },
              "USB_SERIAL_JTAG_EXCHG_PINS_OVERRIDE": {
                "bit": 1,
                "description": "Enable software control USB D+ D- exchange"
              },
              "USB_SERIAL_JTAG_EXCHG_PINS": {
                "bit": 2,
                "description": "USB D+ D- exchange"
              },
              "USB_SERIAL_JTAG_VREFH": {
                "bit": 3,
                "description": "Control single-end input high threshold,1.76V to 2V, step 80mV",
                "width": 2
              },
              "USB_SERIAL_JTAG_VREFL": {
                "bit": 5,
                "description": "Control single-end input low threshold,0.8V to 1.04V, step 80mV",
                "width": 2
              },
              "USB_SERIAL_JTAG_VREF_OVERRIDE": {
                "bit": 7,
                "description": "Enable software control input  threshold"
              },
              "USB_SERIAL_JTAG_PAD_PULL_OVERRIDE": {
                "bit": 8,
                "description": "Enable software control USB D+ D- pullup pulldown"
              },
              "USB_SERIAL_JTAG_DP_PULLUP": {
                "bit": 9,
                "description": "Control USB D+ pull up."
              },
              "USB_SERIAL_JTAG_DP_PULLDOWN": {
                "bit": 10,
                "description": "Control USB D+ pull down."
              },
              "USB_SERIAL_JTAG_DM_PULLUP": {
                "bit": 11,
                "description": "Control USB D- pull up."
              },
              "USB_SERIAL_JTAG_DM_PULLDOWN": {
                "bit": 12,
                "description": "Control USB D- pull down."
              },
              "USB_SERIAL_JTAG_PULLUP_VALUE": {
                "bit": 13,
                "description": "Control pull up value."
              },
              "USB_SERIAL_JTAG_USB_PAD_ENABLE": {
                "bit": 14,
                "description": "Enable USB pad function."
              },
              "USB_SERIAL_JTAG_USB_JTAG_BRIDGE_EN": {
                "bit": 15,
                "description": "Set this bit usb_jtag, the connection between usb_jtag and internal JTAG is disconnected, and MTMS, MTDI, MTCK are output through GPIO Matrix, MTDO is input through GPIO Matrix."
              }
            },
            "TEST": {
              "USB_SERIAL_JTAG_TEST_ENABLE": {
                "bit": 0,
                "description": "Enable test of the USB pad"
              },
              "USB_SERIAL_JTAG_TEST_USB_OE": {
                "bit": 1,
                "description": "USB pad oen in test"
              },
              "USB_SERIAL_JTAG_TEST_TX_DP": {
                "bit": 2,
                "description": "USB D+ tx value in test"
              },
              "USB_SERIAL_JTAG_TEST_TX_DM": {
                "bit": 3,
                "description": "USB D- tx value in test"
              },
              "USB_SERIAL_JTAG_TEST_RX_RCV": {
                "bit": 4,
                "description": "USB RCV value in test"
              },
              "USB_SERIAL_JTAG_TEST_RX_DP": {
                "bit": 5,
                "description": "USB D+ rx value in test"
              },
              "USB_SERIAL_JTAG_TEST_RX_DM": {
                "bit": 6,
                "description": "USB D- rx value in test"
              }
            },
            "JFIFO_ST": {
              "USB_SERIAL_JTAG_IN_FIFO_CNT": {
                "bit": 0,
                "description": "JTAT in fifo counter.",
                "width": 2
              },
              "USB_SERIAL_JTAG_IN_FIFO_EMPTY": {
                "bit": 2,
                "description": "1: JTAG in fifo is empty."
              },
              "USB_SERIAL_JTAG_IN_FIFO_FULL": {
                "bit": 3,
                "description": "1: JTAG in fifo is full."
              },
              "USB_SERIAL_JTAG_OUT_FIFO_CNT": {
                "bit": 4,
                "description": "JTAT out fifo counter.",
                "width": 2
              },
              "USB_SERIAL_JTAG_OUT_FIFO_EMPTY": {
                "bit": 6,
                "description": "1: JTAG out fifo is empty."
              },
              "USB_SERIAL_JTAG_OUT_FIFO_FULL": {
                "bit": 7,
                "description": "1: JTAG out fifo is full."
              },
              "USB_SERIAL_JTAG_IN_FIFO_RESET": {
                "bit": 8,
                "description": "Write 1 to reset JTAG in fifo."
              },
              "USB_SERIAL_JTAG_OUT_FIFO_RESET": {
                "bit": 9,
                "description": "Write 1 to reset JTAG out fifo."
              }
            },
            "FRAM_NUM": {
              "USB_SERIAL_JTAG_SOF_FRAME_INDEX": {
                "bit": 0,
                "description": "Frame index of received SOF frame.",
                "width": 11
              }
            },
            "IN_EP0_ST": {
              "USB_SERIAL_JTAG_IN_EP0_STATE": {
                "bit": 0,
                "description": "State of IN Endpoint 0.",
                "width": 2
              },
              "USB_SERIAL_JTAG_IN_EP0_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of IN endpoint 0.",
                "width": 7
              },
              "USB_SERIAL_JTAG_IN_EP0_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of IN endpoint 0.",
                "width": 7
              }
            },
            "IN_EP1_ST": {
              "USB_SERIAL_JTAG_IN_EP1_STATE": {
                "bit": 0,
                "description": "State of IN Endpoint 1.",
                "width": 2
              },
              "USB_SERIAL_JTAG_IN_EP1_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of IN endpoint 1.",
                "width": 7
              },
              "USB_SERIAL_JTAG_IN_EP1_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of IN endpoint 1.",
                "width": 7
              }
            },
            "IN_EP2_ST": {
              "USB_SERIAL_JTAG_IN_EP2_STATE": {
                "bit": 0,
                "description": "State of IN Endpoint 2.",
                "width": 2
              },
              "USB_SERIAL_JTAG_IN_EP2_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of IN endpoint 2.",
                "width": 7
              },
              "USB_SERIAL_JTAG_IN_EP2_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of IN endpoint 2.",
                "width": 7
              }
            },
            "IN_EP3_ST": {
              "USB_SERIAL_JTAG_IN_EP3_STATE": {
                "bit": 0,
                "description": "State of IN Endpoint 3.",
                "width": 2
              },
              "USB_SERIAL_JTAG_IN_EP3_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of IN endpoint 3.",
                "width": 7
              },
              "USB_SERIAL_JTAG_IN_EP3_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of IN endpoint 3.",
                "width": 7
              }
            },
            "OUT_EP0_ST": {
              "USB_SERIAL_JTAG_OUT_EP0_STATE": {
                "bit": 0,
                "description": "State of OUT Endpoint 0.",
                "width": 2
              },
              "USB_SERIAL_JTAG_OUT_EP0_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of OUT endpoint 0. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP0_WR_ADDR-2 bytes data in OUT EP0.",
                "width": 7
              },
              "USB_SERIAL_JTAG_OUT_EP0_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of OUT endpoint 0.",
                "width": 7
              }
            },
            "OUT_EP1_ST": {
              "USB_SERIAL_JTAG_OUT_EP1_STATE": {
                "bit": 0,
                "description": "State of OUT Endpoint 1.",
                "width": 2
              },
              "USB_SERIAL_JTAG_OUT_EP1_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of OUT endpoint 1. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP1_WR_ADDR-2 bytes data in OUT EP1.",
                "width": 7
              },
              "USB_SERIAL_JTAG_OUT_EP1_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of OUT endpoint 1.",
                "width": 7
              },
              "USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT": {
                "bit": 16,
                "description": "Data count in OUT endpoint 1 when one packet is received.",
                "width": 7
              }
            },
            "OUT_EP2_ST": {
              "USB_SERIAL_JTAG_OUT_EP2_STATE": {
                "bit": 0,
                "description": "State of OUT Endpoint 2.",
                "width": 2
              },
              "USB_SERIAL_JTAG_OUT_EP2_WR_ADDR": {
                "bit": 2,
                "description": "Write data address of OUT endpoint 2. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP2_WR_ADDR-2 bytes data in OUT EP2.",
                "width": 7
              },
              "USB_SERIAL_JTAG_OUT_EP2_RD_ADDR": {
                "bit": 9,
                "description": "Read data address of OUT endpoint 2.",
                "width": 7
              }
            },
            "MISC_CONF": {
              "USB_SERIAL_JTAG_CLK_EN": {
                "bit": 0,
                "description": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              }
            },
            "MEM_CONF": {
              "USB_SERIAL_JTAG_USB_MEM_PD": {
                "bit": 0,
                "description": "1: power down usb memory."
              },
              "USB_SERIAL_JTAG_USB_MEM_CLK_EN": {
                "bit": 1,
                "description": "1: Force clock on for usb memory."
              }
            },
            "CHIP_RST": {
              "USB_SERIAL_JTAG_RTS": {
                "bit": 0,
                "description": "1: Chip reset is detected from usb serial channel. Software write 1 to clear it."
              },
              "USB_SERIAL_JTAG_DTR": {
                "bit": 1,
                "description": "1: Chip reset is detected from usb jtag channel. Software write 1 to clear it."
              },
              "USB_SERIAL_JTAG_USB_UART_CHIP_RST_DIS": {
                "bit": 2,
                "description": "Set this bit to disable chip reset from usb serial channel to reset chip."
              }
            },
            "SET_LINE_CODE_W0": {
              "USB_SERIAL_JTAG_DW_DTE_RATE": {
                "bit": 0,
                "description": "The value of dwDTERate set by host through SET_LINE_CODING command.",
                "width": 32
              }
            },
            "SET_LINE_CODE_W1": {
              "USB_SERIAL_JTAG_BCHAR_FORMAT": {
                "bit": 0,
                "description": "The value of bCharFormat set by host through SET_LINE_CODING command.",
                "width": 8
              },
              "USB_SERIAL_JTAG_BPARITY_TYPE": {
                "bit": 8,
                "description": "The value of bParityTpye set by host through SET_LINE_CODING command.",
                "width": 8
              },
              "USB_SERIAL_JTAG_BDATA_BITS": {
                "bit": 16,
                "description": "The value of bDataBits set by host through SET_LINE_CODING command.",
                "width": 8
              }
            },
            "GET_LINE_CODE_W0": {
              "USB_SERIAL_JTAG_GET_DW_DTE_RATE": {
                "bit": 0,
                "description": "The value of dwDTERate set by software which is requested by GET_LINE_CODING command.",
                "width": 32
              }
            },
            "GET_LINE_CODE_W1": {
              "USB_SERIAL_JTAG_GET_BDATA_BITS": {
                "bit": 0,
                "description": "The value of bCharFormat set by software which is requested by GET_LINE_CODING command.",
                "width": 8
              },
              "USB_SERIAL_JTAG_GET_BPARITY_TYPE": {
                "bit": 8,
                "description": "The value of bParityTpye set by software which is requested by GET_LINE_CODING command.",
                "width": 8
              },
              "USB_SERIAL_JTAG_GET_BCHAR_FORMAT": {
                "bit": 16,
                "description": "The value of bDataBits set by software which is requested by GET_LINE_CODING command.",
                "width": 8
              }
            },
            "CONFIG_UPDATE": {
              "USB_SERIAL_JTAG_CONFIG_UPDATE": {
                "bit": 0,
                "description": "Write 1 to this register would update the value of configure registers from APB clock domain to 48MHz clock domain."
              }
            },
            "SER_AFIFO_CONFIG": {
              "USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_WR": {
                "bit": 0,
                "description": "Write 1 to reset CDC_ACM IN async FIFO write clock domain."
              },
              "USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_RD": {
                "bit": 1,
                "description": "Write 1 to reset CDC_ACM IN async FIFO read clock domain."
              },
              "USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_WR": {
                "bit": 2,
                "description": "Write 1 to reset CDC_ACM OUT async FIFO write clock domain."
              },
              "USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_RD": {
                "bit": 3,
                "description": "Write 1 to reset CDC_ACM OUT async FIFO read clock domain."
              },
              "USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_REMPTY": {
                "bit": 4,
                "description": "CDC_ACM OUTOUT async FIFO empty signal in read clock domain."
              },
              "USB_SERIAL_JTAG_SERIAL_IN_AFIFO_WFULL": {
                "bit": 5,
                "description": "CDC_ACM OUT IN async FIFO empty signal in write clock domain."
              }
            },
            "BUS_RESET_ST": {
              "USB_SERIAL_JTAG_USB_BUS_RESET_ST": {
                "bit": 0,
                "description": "USB bus reset status. 0: USB-Serial-JTAG is in usb bus reset status. 1: USB bus reset is released."
              }
            },
            "ECO_LOW_48": {
              "USB_SERIAL_JTAG_RND_ECO_LOW_48": {
                "bit": 0,
                "description": "Reserved.",
                "width": 32
              }
            },
            "ECO_HIGH_48": {
              "USB_SERIAL_JTAG_RND_ECO_HIGH_48": {
                "bit": 0,
                "description": "Reserved.",
                "width": 32
              }
            },
            "ECO_CELL_CTRL_48": {
              "USB_SERIAL_JTAG_RDN_RESULT_48": {
                "bit": 0,
                "description": "Reserved."
              },
              "USB_SERIAL_JTAG_RDN_ENA_48": {
                "bit": 1,
                "description": "Reserved."
              }
            },
            "ECO_LOW_APB": {
              "USB_SERIAL_JTAG_RND_ECO_LOW_APB": {
                "bit": 0,
                "description": "Reserved.",
                "width": 32
              }
            },
            "ECO_HIGH_APB": {
              "USB_SERIAL_JTAG_RND_ECO_HIGH_APB": {
                "bit": 0,
                "description": "Reserved.",
                "width": 32
              }
            },
            "ECO_CELL_CTRL_APB": {
              "USB_SERIAL_JTAG_RDN_RESULT_APB": {
                "bit": 0,
                "description": "Reserved."
              },
              "USB_SERIAL_JTAG_RDN_ENA_APB": {
                "bit": 1,
                "description": "Reserved."
              }
            },
            "SRAM_CTRL": {
              "USB_SERIAL_JTAG_MEM_AUX_CTRL": {
                "bit": 0,
                "description": "Control signals",
                "width": 14
              }
            },
            "DATE": {
              "USB_SERIAL_JTAG_DATE": {
                "bit": 0,
                "description": "register version.",
                "width": 32
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 144,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 17,
            "name": "LP_WDT_IRQHandler"
          },
          {
            "number": 18,
            "name": "LP_TIMER0_IRQHandler"
          },
          {
            "number": 19,
            "name": "LP_TIMER1_IRQHandler"
          },
          {
            "number": 22,
            "name": "PMU0_IRQHandler"
          },
          {
            "number": 23,
            "name": "PMU1_IRQHandler"
          },
          {
            "number": 24,
            "name": "LP_ANA_IRQHandler"
          },
          {
            "number": 25,
            "name": "LP_ADC_IRQHandler"
          },
          {
            "number": 26,
            "name": "LP_GPIO_IRQHandler"
          },
          {
            "number": 27,
            "name": "LP_I2C0_IRQHandler"
          },
          {
            "number": 28,
            "name": "LP_I2S0_IRQHandler"
          },
          {
            "number": 30,
            "name": "LP_TOUCH_IRQHandler"
          },
          {
            "number": 31,
            "name": "LP_TSENS_IRQHandler"
          },
          {
            "number": 32,
            "name": "LP_UART_IRQHandler"
          },
          {
            "number": 35,
            "name": "LP_SYS_IRQHandler"
          },
          {
            "number": 36,
            "name": "LP_HUK_IRQHandler"
          },
          {
            "number": 38,
            "name": "USB_DEVICE_IRQHandler"
          },
          {
            "number": 40,
            "name": "DMA_IRQHandler"
          },
          {
            "number": 41,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 42,
            "name": "SPI3_IRQHandler"
          },
          {
            "number": 43,
            "name": "I2S0_IRQHandler"
          },
          {
            "number": 44,
            "name": "I2S1_IRQHandler"
          },
          {
            "number": 45,
            "name": "I2S2_IRQHandler"
          },
          {
            "number": 46,
            "name": "UHCI0_IRQHandler"
          },
          {
            "number": 47,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 48,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 49,
            "name": "UART2_IRQHandler"
          },
          {
            "number": 50,
            "name": "UART3_IRQHandler"
          },
          {
            "number": 51,
            "name": "UART4_IRQHandler"
          },
          {
            "number": 54,
            "name": "PWM0_IRQHandler"
          },
          {
            "number": 55,
            "name": "PWM1_IRQHandler"
          },
          {
            "number": 56,
            "name": "TWAI0_IRQHandler"
          },
          {
            "number": 57,
            "name": "TWAI1_IRQHandler"
          },
          {
            "number": 58,
            "name": "TWAI2_IRQHandler"
          },
          {
            "number": 59,
            "name": "RMT_IRQHandler"
          },
          {
            "number": 60,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 61,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 62,
            "name": "TG0_T0_IRQHandler"
          },
          {
            "number": 63,
            "name": "TG0_T1_IRQHandler"
          },
          {
            "number": 64,
            "name": "TG0_WDT_IRQHandler"
          },
          {
            "number": 65,
            "name": "TG1_T0_IRQHandler"
          },
          {
            "number": 66,
            "name": "TG1_T1_IRQHandler"
          },
          {
            "number": 67,
            "name": "TG1_WDT_IRQHandler"
          },
          {
            "number": 68,
            "name": "LEDC_IRQHandler"
          },
          {
            "number": 69,
            "name": "SYSTIMER_TARGET0_IRQHandler"
          },
          {
            "number": 70,
            "name": "SYSTIMER_TARGET1_IRQHandler"
          },
          {
            "number": 71,
            "name": "SYSTIMER_TARGET2_IRQHandler"
          },
          {
            "number": 72,
            "name": "AHB_PDMA_IN_CH0_IRQHandler"
          },
          {
            "number": 73,
            "name": "AHB_PDMA_IN_CH1_IRQHandler"
          },
          {
            "number": 74,
            "name": "AHB_PDMA_IN_CH2_IRQHandler"
          },
          {
            "number": 75,
            "name": "AHB_PDMA_OUT_CH0_IRQHandler"
          },
          {
            "number": 76,
            "name": "AHB_PDMA_OUT_CH1_IRQHandler"
          },
          {
            "number": 77,
            "name": "AHB_PDMA_OUT_CH2_IRQHandler"
          },
          {
            "number": 78,
            "name": "AXI_PDMA_IN_CH0_IRQHandler"
          },
          {
            "number": 79,
            "name": "AXI_PDMA_IN_CH1_IRQHandler"
          },
          {
            "number": 80,
            "name": "AXI_PDMA_IN_CH2_IRQHandler"
          },
          {
            "number": 81,
            "name": "AXI_PDMA_OUT_CH0_IRQHandler"
          },
          {
            "number": 82,
            "name": "AXI_PDMA_OUT_CH1_IRQHandler"
          },
          {
            "number": 83,
            "name": "AXI_PDMA_OUT_CH2_IRQHandler"
          },
          {
            "number": 84,
            "name": "RSA_IRQHandler"
          },
          {
            "number": 85,
            "name": "AES_IRQHandler"
          },
          {
            "number": 86,
            "name": "SHA_IRQHandler"
          },
          {
            "number": 87,
            "name": "ECC_IRQHandler"
          },
          {
            "number": 90,
            "name": "GPIO_INT0_IRQHandler"
          },
          {
            "number": 91,
            "name": "GPIO_INT1_IRQHandler"
          },
          {
            "number": 92,
            "name": "GPIO_INT2_IRQHandler"
          },
          {
            "number": 93,
            "name": "GPIO_INT3_IRQHandler"
          },
          {
            "number": 94,
            "name": "GPIO_PAD_COMP_IRQHandler"
          },
          {
            "number": 99,
            "name": "CACHE_IRQHandler"
          },
          {
            "number": 101,
            "name": "CSI_BRIDGE_IRQHandler"
          },
          {
            "number": 102,
            "name": "DSI_BRIDGE_IRQHandler"
          },
          {
            "number": 103,
            "name": "CSI_IRQHandler"
          },
          {
            "number": 104,
            "name": "DSI_IRQHandler"
          },
          {
            "number": 111,
            "name": "JPEG_IRQHandler"
          },
          {
            "number": 112,
            "name": "PPA_IRQHandler"
          },
          {
            "number": 116,
            "name": "ISP_IRQHandler"
          },
          {
            "number": 117,
            "name": "I3C_IRQHandler"
          },
          {
            "number": 118,
            "name": "I3C_SLV_IRQHandler"
          },
          {
            "number": 126,
            "name": "HP_SYS_IRQHandler"
          },
          {
            "number": 127,
            "name": "PCNT_IRQHandler"
          },
          {
            "number": 128,
            "name": "PAU_IRQHandler"
          },
          {
            "number": 129,
            "name": "PARLIO_RX_IRQHandler"
          },
          {
            "number": 130,
            "name": "PARLIO_TX_IRQHandler"
          },
          {
            "number": 131,
            "name": "H264_DMA2D_OUT_CH0_IRQHandler"
          },
          {
            "number": 132,
            "name": "H264_DMA2D_OUT_CH1_IRQHandler"
          },
          {
            "number": 133,
            "name": "H264_DMA2D_OUT_CH2_IRQHandler"
          },
          {
            "number": 134,
            "name": "H264_DMA2D_OUT_CH3_IRQHandler"
          },
          {
            "number": 135,
            "name": "H264_DMA2D_OUT_CH4_IRQHandler"
          },
          {
            "number": 136,
            "name": "H264_DMA2D_IN_CH0_IRQHandler"
          },
          {
            "number": 137,
            "name": "H264_DMA2D_IN_CH1_IRQHandler"
          },
          {
            "number": 138,
            "name": "H264_DMA2D_IN_CH2_IRQHandler"
          },
          {
            "number": 139,
            "name": "H264_DMA2D_IN_CH3_IRQHandler"
          },
          {
            "number": 140,
            "name": "H264_DMA2D_IN_CH4_IRQHandler"
          },
          {
            "number": 141,
            "name": "H264_DMA2D_IN_CH5_IRQHandler"
          },
          {
            "number": 142,
            "name": "H264_REG_IRQHandler"
          },
          {
            "number": 143,
            "name": "ASSIST_DEBUG_IRQHandler"
          }
        ]
      }
    }
  }
}