<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2008</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/pact2008">PACT 2008:
Toronto, Ontario, Canada</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/IEEEpact/pact2008">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/IEEEpact/pact2008">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/pact2008">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/pact2008">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/IEEEpact/index.html">back to PACT</a></p> 
<ul>
</ul>



<h2>Compilation</h2>
 

<ul>
<li id="NuzmanZ08"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nuzman:Dorit">Dorit Nuzman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zaks:Ayal">Ayal Zaks</a>:<br /><b>Outer-loop vectorization: revisited for short SIMD architectures.</b> 2-11<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454119"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NuzmanZ08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NuzmanZ08.xml">XML</a></small></small></li>
<li id="CooperEK08"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cooper:Keith_D=">Keith D. Cooper</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eckhardt:Jason">Jason Eckhardt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kennedy:Ken">Ken Kennedy</a>:<br /><b>Redundancy elimination revisited.</b> 12-21<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454120"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CooperEK08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CooperEK08.xml">XML</a></small></small></li>
<li id="YangZXRLW08"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Xuejun">Xuejun Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Ying">Ying Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xue:Jingling">Jingling Xue</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rogers:Ian">Ian Rogers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li_0002:Gen">Gen Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Guibin">Guibin Wang</a>:<br /><b>Exploiting loop-dependent stream reuse for stream processors.</b> 22-31<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454121"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/YangZXRLW08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/YangZXRLW08.xml">XML</a></small></small></li>
<li id="CoonsRTMBM08"><a href="http://dblp.dagstuhl.de/pers/hc/c/Coons:Katherine_E=">Katherine E. Coons</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Robatmili:Behnam">Behnam Robatmili</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Taylor:Matthew_E=">Matthew E. Taylor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Maher:Bertrand_A=">Bertrand A. Maher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKinley:Kathryn_S=">Kathryn S. McKinley</a>:<br /><b>Feature selection and policy optimization for distributed instruction placement using reinforcement learning.</b> 32-42<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454122"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CoonsRTMBM08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CoonsRTMBM08.xml">XML</a></small></small></li>
</ul>



<h2>CMP architecture design</h2>
 

<ul>
<li id="RomanescuS08"><a href="http://dblp.dagstuhl.de/pers/hc/r/Romanescu:Bogdan_F=">Bogdan F. Romanescu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>:<br /><b>Core cannibalization architecture: improving lifetime chip performance for multicore processors in the presence of hard faults.</b> 43-51<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454124"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RomanescuS08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RomanescuS08.xml">XML</a></small></small></li>
<li id="WongBSACWCGJW08"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wong:Henry">Henry Wong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bracy:Anne">Anne Bracy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schuchman:Ethan">Ethan Schuchman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aamodt:Tor_M=">Tor M. Aamodt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Collins:Jamison_D=">Jamison D. Collins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Perry_H=">Perry H. Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chinya:Gautham_N=">Gautham N. Chinya</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Groen:Ankur_Khandelwal">Ankur Khandelwal Groen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Hong">Hong Jiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang_0003:Hong">Hong Wang</a>:<br /><b>Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor.</b> 52-61<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454125"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WongBSACWCGJW08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WongBSACWCGJW08.xml">XML</a></small></small></li>
<li id="BellL08"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bell:Gordon_B=">Gordon B. Bell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Skewed redundancy.</b> 62-71<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454126"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BellL08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BellL08.xml">XML</a></small></small></li>
</ul>



<h2>Analyzing applications</h2>
 

<ul>
<li id="BieniaKSL08"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bienia:Christian">Christian Bienia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar:Sanjeev">Sanjeev Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Singh:Jaswinder_Pal">Jaswinder Pal Singh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Kai">Kai Li</a>:<br /><b>The PARSEC benchmark suite: characterization and architectural implications.</b> 72-81<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454128"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BieniaKSL08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BieniaKSL08.xml">XML</a></small></small></li>
<li id="PriceGV08"><a href="http://dblp.dagstuhl.de/pers/hc/p/Price:Graham_D=">Graham D. Price</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Giacomoni:John">John Giacomoni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vachharajani:Manish">Manish Vachharajani</a>:<br /><b>Visualizing potential parallelism in sequential programs.</b> 82-90<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454129"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PriceGV08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PriceGV08.xml">XML</a></small></small></li>
<li id="LiuGSKE08"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Fang">Fang Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Guo:Fei">Fei Guo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Seongbeom">Seongbeom Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eker:Abdulaziz">Abdulaziz Eker</a>:<br /><b>Characterizing and modeling the behavior of context switch misses.</b> 91-101<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454130"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiuGSKE08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiuGSKE08.xml">XML</a></small></small></li>
</ul>



<h2>I/O optimizations</h2>
 

<ul>
<li id="HayashizakiSIH08"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hayashizaki:Hiroshige">Hiroshige Hayashizaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sugawara:Yutaka">Yutaka Sugawara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Inaba:Mary">Mary Inaba</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hiraki:Kei">Kei Hiraki</a>:<br /><b>MCAMP: communication optimization on massively parallel machines with hierarchical scratch-pad memory.</b> 102-111<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454132"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HayashizakiSIH08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HayashizakiSIH08.xml">XML</a></small></small></li>
<li id="SonMOKKK08"><a href="http://dblp.dagstuhl.de/pers/hc/s/Son:Seung_Woo">Seung Woo Son</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muralidhara:Sai_Prashanth">Sai Prashanth Muralidhara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ozturk:Ozcan">Ozcan Ozturk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kolcu:Ibrahim">Ibrahim Kolcu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Karak=ouml=y:Mustafa">Mustafa Karak&#246;y</a>:<br /><b>Profiler and compiler assisted adaptive I/O prefetching for shared storage caches.</b> 112-121<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454133"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SonMOKKK08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SonMOKKK08.xml">XML</a></small></small></li>
<li id="IancuH08"><a href="http://dblp.dagstuhl.de/pers/hc/i/Iancu:Costin">Costin Iancu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hofmeyr:Steven_A=">Steven A. Hofmeyr</a>:<br /><b>Runtime optimization of vector operations on large scale SMP clusters.</b> 122-132<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454134"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/IancuH08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/IancuH08.xml">XML</a></small></small></li>
<li id="Amarasinghe08"><a href="http://dblp.dagstuhl.de/pers/hc/a/Amarasinghe:Saman_P=">Saman P. Amarasinghe</a>:<br /><b>(How) can programmers conquer the multicore menace?</b> 133<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454117"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Amarasinghe08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Amarasinghe08.xml">XML</a></small></small></li>
</ul>



<h2>Multicore memory hierarchy design (part 1)</h2>
 

<ul>
<li id="HerreroGC08"><a href="http://dblp.dagstuhl.de/pers/hc/h/Herrero:Enric">Enric Herrero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Jos=eacute=">Jos&#233; Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Canal:Ramon">Ramon Canal</a>:<br /><b>Distributed cooperative caching.</b> 134-143<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454136"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HerreroGC08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HerreroGC08.xml">XML</a></small></small></li>
<li id="PugsleyAMMB08"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pugsley:Seth_H=">Seth H. Pugsley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Awasthi:Manu">Manu Awasthi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Madan:Niti">Niti Madan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muralimanohar:Naveen">Naveen Muralimanohar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>:<br /><b>Scalable and reliable communication for hardware transactional memory.</b> 144-154<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454137"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PugsleyAMMB08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PugsleyAMMB08.xml">XML</a></small></small></li>
<li id="HossainDH08"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hossain:Hemayet">Hemayet Hossain</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>:<br /><b>Improving support for locality and fine-grain sharing in chip multiprocessors.</b> 155-165<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454138"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HossainDH08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HossainDH08.xml">XML</a></small></small></li>
</ul>



<h2>Reconfigurable architecture optimization</h2>
 

<ul>
<li id="ParkFMOKK08"><a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Hyunchul">Hyunchul Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fan:Kevin">Kevin Fan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Oh:Taewook">Taewook Oh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Heeseok">Heeseok Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hong=seok">Hong-seok Kim</a>:<br /><b>Edge-centric modulo scheduling for coarse-grained reconfigurable architectures.</b> 166-176<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454140"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ParkFMOKK08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ParkFMOKK08.xml">XML</a></small></small></li>
<li id="MengJDS08"><a href="http://dblp.dagstuhl.de/pers/hc/m/Meng:Ke">Ke Meng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Joseph:Russ">Russ Joseph</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dick:Robert_P=">Robert P. Dick</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shang:Li">Li Shang</a>:<br /><b>Multi-optimization power management for chip multiprocessors.</b> 177-186<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454141"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MengJDS08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MengJDS08.xml">XML</a></small></small></li>
<li id="GulatiKSKB08"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gulati:Divya">Divya Gulati</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Changkyu">Changkyu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sethumadhavan:Simha">Simha Sethumadhavan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>:<br /><b>Multitasking workload scheduling on flexible-core chip multiprocessors.</b> 187-196<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454142"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GulatiKSKB08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GulatiKSKB08.xml">XML</a></small></small></li>
</ul>



<h2>Multicore memory hierarchy design (part 2)</h2>
 

<ul>
<li id="EisleyPS08"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eisley:Noel">Noel Eisley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peh:Li=Shiuan">Li-Shiuan Peh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shang:Li">Li Shang</a>:<br /><b>Leveraging on-chip networks for data cache migration in chip multiprocessors.</b> 197-207<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454144"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/EisleyPS08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/EisleyPS08.xml">XML</a></small></small></li>
<li id="JaleelHQSSE08"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jaleel:Aamer">Aamer Jaleel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hasenplaugh:William">William Hasenplaugh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sebot:Julien">Julien Sebot</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Steely_Jr=:Simon_C=">Simon C. Steely Jr.</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>:<br /><b>Adaptive insertion policies for managing shared caches.</b> 208-219<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454145"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JaleelHQSSE08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JaleelHQSSE08.xml">XML</a></small></small></li>
<li id="JiangSCT08"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Yunlian">Yunlian Jiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:Xipeng">Xipeng Shen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen_0010:Jie">Jie Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tripathi:Rahul">Rahul Tripathi</a>:<br /><b>Analysis and approximation of optimal co-scheduling on chip multiprocessors.</b> 220-229<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454146"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JiangSCT08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JiangSCT08.xml">XML</a></small></small></li>
</ul>



<h2>Multithreading improvements</h2>
 

<ul>
<li id="WangKK08"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Huaping">Huaping Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Koren:Israel">Israel Koren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishna:C=_Mani">C. Mani Krishna</a>:<br /><b>An adaptive resource partitioning algorithm for SMT processors.</b> 230-239<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454148"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WangKK08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WangKK08.xml">XML</a></small></small></li>
<li id="CaiGRMCG08"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cai:Qiong">Qiong Cai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Jos=eacute=">Jos&#233; Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rakvic:Ryan">Ryan Rakvic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Magklis:Grigorios">Grigorios Magklis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chaparro:Pedro">Pedro Chaparro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Meeting points: using thread criticality to adapt multicore hardware to parallel regions.</b> 240-249<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454149"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CaiGRMCG08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CaiGRMCG08.xml">XML</a></small></small></li>
</ul>



<h2>Middleware and runtime systems</h2>
 

<ul>
<li id="Curtis-MaurySBNSS08"><a href="http://dblp.dagstuhl.de/pers/hc/c/Curtis=Maury:Matthew">Matthew Curtis-Maury</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shah:Ankur">Ankur Shah</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blagojevic:Filip">Filip Blagojevic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nikolopoulos:Dimitrios_S=">Dimitrios S. Nikolopoulos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Supinski:Bronis_R=_de">Bronis R. de Supinski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schulz:Martin">Martin Schulz</a>:<br /><b>Prediction models for multi-dimensional power-performance optimization on many cores.</b> 250-259<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454151"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Curtis-MaurySBNSS08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Curtis-MaurySBNSS08.xml">XML</a></small></small></li>
<li id="HeFLGW08"><a href="http://dblp.dagstuhl.de/pers/hc/h/He:Bingsheng">Bingsheng He</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fang:Wenbin">Wenbin Fang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Luo:Qiong">Qiong Luo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindaraju:Naga_K=">Naga K. Govindaraju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Tuyong">Tuyong Wang</a>:<br /><b>Mars: a MapReduce framework on graphics processors.</b> 260-269<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454152"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HeFLGW08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HeFLGW08.xml">XML</a></small></small></li>
<li id="HorvathS08"><a href="http://dblp.dagstuhl.de/pers/hc/h/Horvath:Tibor">Tibor Horvath</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Skadron:Kevin">Kevin Skadron</a>:<br /><b>Multi-mode energy management for multi-tier server clusters.</b> 270-279<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454153"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HorvathS08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HorvathS08.xml">XML</a></small></small></li>
</ul>



<h2>Programming the memory hierarchy</h2>
 

<ul>
<li id="RenPHAD08"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ren:Manman">Manman Ren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Ji_Young">Ji Young Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Houston:Mike">Mike Houston</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aiken:Alex">Alex Aiken</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>A tuning framework for software-managed memory hierarchies.</b> 280-291<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454155"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RenPHAD08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RenPHAD08.xml">XML</a></small></small></li>
<li id="GonzalezVMAECSZOO08"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Marc">Marc Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vujic:Nikola">Nikola Vujic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martorell:Xavier">Xavier Martorell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eichenberger:Alexandre_E=">Alexandre E. Eichenberger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Tong">Tong Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sura:Zehra">Zehra Sura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Tao">Tao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Brien:Kevin">Kevin O'Brien</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Brien:Kathryn_M=">Kathryn M. O'Brien</a>:<br /><b>Hybrid access-specific software cache techniques for the cell BE architecture.</b> 292-302<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454156"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GonzalezVMAECSZOO08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GonzalezVMAECSZOO08.xml">XML</a></small></small></li>
<li id="LeeSKKCSKH08"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaejin">Jaejin Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seo:Sangmin">Sangmin Seo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Chihun">Chihun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Junghyun">Junghyun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chun:Posung">Posung Chun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sura:Zehra">Zehra Sura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jungwon">Jungwon Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Han:Sangyong">Sangyong Han</a>:<br /><b>COMIC: a coherent shared memory interface for cell be.</b> 303-314<br /><small><a href="http://doi.acm.org/10.1145/1454115.1454157"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeSKKCSKH08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeSKKCSKH08.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
