Analysis & Synthesis report for DECODIFICADOR
Fri May 03 14:27:57 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri May 03 14:27:57 2013        ;
; Quartus II Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name               ; DECODIFICADOR                                ;
; Top-level Entity Name       ; DECODIFICADOR                                ;
; Family                      ; MAX7000S                                     ;
; Total macrocells            ; 8                                            ;
; Total pins                  ; 11                                           ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+----------------------------------------------------------------------------+---------------+---------------+
; Option                                                                     ; Setting       ; Default Value ;
+----------------------------------------------------------------------------+---------------+---------------+
; Top-level entity name                                                      ; DECODIFICADOR ; DECODIFICADOR ;
; Family name                                                                ; MAX7000S      ; Stratix II    ;
; Type of Retiming Performed During Resynthesis                              ; Full          ;               ;
; Resynthesis Optimization Effort                                            ; Normal        ;               ;
; Physical Synthesis Level for Resynthesis                                   ; Normal        ;               ;
; Use Generated Physical Constraints File                                    ; On            ;               ;
; Use smart compilation                                                      ; Off           ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On            ; On            ;
; Enable compact report table                                                ; Off           ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off           ; Off           ;
; Preserve fewer node names                                                  ; On            ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off           ; Off           ;
; Verilog Version                                                            ; Verilog_2001  ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993     ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto          ; Auto          ;
; Safe State Machine                                                         ; Off           ; Off           ;
; Extract Verilog State Machines                                             ; On            ; On            ;
; Extract VHDL State Machines                                                ; On            ; On            ;
; Ignore Verilog initial constructs                                          ; Off           ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000          ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250           ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On            ; On            ;
; Parallel Synthesis                                                         ; On            ; On            ;
; NOT Gate Push-Back                                                         ; On            ; On            ;
; Power-Up Don't Care                                                        ; On            ; On            ;
; Remove Duplicate Registers                                                 ; On            ; On            ;
; Ignore CARRY Buffers                                                       ; Off           ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off           ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off           ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off           ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto          ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off           ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off           ; Off           ;
; Optimization Technique                                                     ; Speed         ; Speed         ;
; Allow XOR Gate Usage                                                       ; On            ; On            ;
; Auto Logic Cell Insertion                                                  ; On            ; On            ;
; Parallel Expander Chain Length                                             ; 4             ; 4             ;
; Auto Parallel Expanders                                                    ; On            ; On            ;
; Auto Open-Drain Pins                                                       ; On            ; On            ;
; Auto Resource Sharing                                                      ; Off           ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100           ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On            ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off           ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On            ; On            ;
; HDL message level                                                          ; Level2        ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off           ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000          ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100           ; 100           ;
; Block Design Naming                                                        ; Auto          ; Auto          ;
; Synthesis Effort                                                           ; Auto          ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On            ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium        ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto          ; Auto          ;
+----------------------------------------------------------------------------+---------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                   ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------+
; DECODIFICADOR.vhd                ; yes             ; User VHDL File  ; C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/Trabalho_CD2/DECODIFICADOR/DECODIFICADOR.vhd ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 8                    ;
; Total registers      ; 0                    ;
; I/O pins             ; 11                   ;
; Maximum fan-out node ; ~VCC~0               ;
; Maximum fan-out      ; 1                    ;
; Total fan-out        ; 8                    ;
; Average fan-out      ; 0.42                 ;
+----------------------+----------------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                 ;
+----------------------------+------------+------+---------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+------------+------+---------------------+--------------+
; |DECODIFICADOR             ; 8          ; 11   ; |DECODIFICADOR      ; work         ;
+----------------------------+------------+------+---------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 03 14:27:55 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DECODIFICADOR -c DECODIFICADOR
Info: Found 2 design units, including 1 entities, in source file /users/thiago/skydrive/uem/circuitos digitais 2/trabalho_cd2/and_2.vhd
    Info: Found design unit 1: AND_2-TEST_1
    Info: Found entity 1: AND_2
Info: Found 2 design units, including 1 entities, in source file /users/thiago/skydrive/uem/circuitos digitais 2/trabalho_cd2/not_1.vhd
    Info: Found design unit 1: NOT_1-TEST_5
    Info: Found entity 1: NOT_1
Info: Found 3 design units, including 1 entities, in source file decodificador.vhd
    Info: Found design unit 1: DECODIFICADOR_PACKAGE
    Info: Found design unit 2: DECODIFICADOR-TEST_DECODIFICADOR
    Info: Found entity 1: DECODIFICADOR
Info: Elaborating entity "DECODIFICADOR" for the top level hierarchy
Warning (10631): VHDL Process Statement warning at DECODIFICADOR.vhd(27): inferring latch(es) for signal or variable "S_PC5", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DECODIFICADOR.vhd(27): inferring latch(es) for signal or variable "S_PC4", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DECODIFICADOR.vhd(27): inferring latch(es) for signal or variable "S_PC3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DECODIFICADOR.vhd(27): inferring latch(es) for signal or variable "S_PC2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DECODIFICADOR.vhd(27): inferring latch(es) for signal or variable "S_PC1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DECODIFICADOR.vhd(27): inferring latch(es) for signal or variable "S_PC0", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DECODIFICADOR.vhd(27): inferring latch(es) for signal or variable "S_UL0", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DECODIFICADOR.vhd(27): inferring latch(es) for signal or variable "S_UL1", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "S_UL1" at DECODIFICADOR.vhd(27)
Info (10041): Inferred latch for "S_UL0" at DECODIFICADOR.vhd(27)
Info (10041): Inferred latch for "S_PC0" at DECODIFICADOR.vhd(27)
Info (10041): Inferred latch for "S_PC1" at DECODIFICADOR.vhd(27)
Info (10041): Inferred latch for "S_PC2" at DECODIFICADOR.vhd(27)
Info (10041): Inferred latch for "S_PC3" at DECODIFICADOR.vhd(27)
Info (10041): Inferred latch for "S_PC4" at DECODIFICADOR.vhd(27)
Info (10041): Inferred latch for "S_PC5" at DECODIFICADOR.vhd(27)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "S_UL0" is stuck at VCC
    Warning (13410): Pin "S_UL1" is stuck at VCC
    Warning (13410): Pin "S_PC0" is stuck at VCC
    Warning (13410): Pin "S_PC1" is stuck at VCC
    Warning (13410): Pin "S_PC2" is stuck at VCC
    Warning (13410): Pin "S_PC3" is stuck at VCC
    Warning (13410): Pin "S_PC4" is stuck at VCC
    Warning (13410): Pin "S_PC5" is stuck at VCC
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EN_DC[0]"
    Warning (15610): No output dependent on input pin "EN_DC[1]"
    Warning (15610): No output dependent on input pin "EN_DC[2]"
Info: Implemented 19 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 8 output pins
    Info: Implemented 8 macrocells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Fri May 03 14:27:57 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


