$date
	Tue Feb  3 02:04:01 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DFF_sim $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module dff1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#50
0!
1"
#100
0"
1#
#150
1!
1"
#200
0"
0#
#250
0!
1"
#300
0"
