#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov  2 11:37:20 2024
# Process ID: 14360
# Current directory: D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/vivado.log
# Journal file: D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog\vivado.jou
# Running On: HP-PC, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 16942 MB
#-----------------------------------------------------------
start_gui
source open_wave.tcl
open_wave_config D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/matrixa.wcfg
close_sim
