{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716488994178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716488994182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 01:29:53 2024 " "Processing started: Fri May 24 01:29:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716488994182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716488994182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716488994182 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716488994343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716488996271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716488996271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716488996311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716488996311 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1716488997290 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716488997506 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716488997506 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716488997536 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Address_Generator:i_ag\|PCF\[2\] Address_Generator:i_ag\|PCF\[2\] " "create_clock -period 1.000 -name Address_Generator:i_ag\|PCF\[2\] Address_Generator:i_ag\|PCF\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716488997536 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Address_Generator:i_ag\|PCF\[4\] Address_Generator:i_ag\|PCF\[4\] " "create_clock -period 1.000 -name Address_Generator:i_ag\|PCF\[4\] Address_Generator:i_ag\|PCF\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716488997536 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716488997536 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "De\|flag_2com~0\|combout " "Node \"De\|flag_2com~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716488997556 ""} { "Warning" "WSTA_SCC_NODE" "De\|flag_2com~0\|datab " "Node \"De\|flag_2com~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716488997556 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 56 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1716488997556 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "De\|flag_coml~0\|combout " "Node \"De\|flag_coml~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716488997558 ""} { "Warning" "WSTA_SCC_NODE" "De\|flag_coml~0\|datab " "Node \"De\|flag_coml~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716488997558 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1716488997558 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_2com~0  from: datac  to: combout " "Cell: De\|flag_2com~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716488997590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_2com~0  from: datad  to: combout " "Cell: De\|flag_2com~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716488997590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_coml~0  from: datad  to: combout " "Cell: De\|flag_coml~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716488997590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_coml~0  from: dataf  to: combout " "Cell: De\|flag_coml~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716488997590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_com~0  from: dataa  to: combout " "Cell: De\|flag_com~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716488997590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_com~0  from: datad  to: combout " "Cell: De\|flag_com~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716488997590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|register_instruction\[0\]~0  from: datab  to: combout " "Cell: De\|register_instruction\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716488997590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|register_instruction\[0\]~0  from: datac  to: combout " "Cell: De\|register_instruction\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716488997590 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_im\|instructions_Value~7  from: datad  to: combout " "Cell: i_im\|instructions_Value~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716488997590 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716488997590 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716488997629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716488997629 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716488997633 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716488997650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716488998787 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716488998787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.739 " "Worst-case setup slack is -11.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.739            -108.990 Address_Generator:i_ag\|PCF\[4\]  " "  -11.739            -108.990 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.443             -98.096 Address_Generator:i_ag\|PCF\[2\]  " "  -11.443             -98.096 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.006          -59128.869 clk  " "  -11.006          -59128.869 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716488998788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.388 " "Worst-case hold slack is -1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388              -4.061 clk  " "   -1.388              -4.061 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 Address_Generator:i_ag\|PCF\[4\]  " "    1.033               0.000 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082               0.000 Address_Generator:i_ag\|PCF\[2\]  " "    1.082               0.000 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716488998856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716488998858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716488998861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.820 " "Worst-case minimum pulse width slack is -0.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.820             -33.863 Address_Generator:i_ag\|PCF\[4\]  " "   -0.820             -33.863 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596             -19.475 Address_Generator:i_ag\|PCF\[2\]  " "   -0.596             -19.475 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -6907.663 clk  " "   -0.538           -6907.663 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716488998867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716488998867 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716488998995 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716488998995 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716488999000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716488999047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716489004667 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_2com~0  from: datac  to: combout " "Cell: De\|flag_2com~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489005130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_2com~0  from: datad  to: combout " "Cell: De\|flag_2com~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489005130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_coml~0  from: datad  to: combout " "Cell: De\|flag_coml~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489005130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_coml~0  from: dataf  to: combout " "Cell: De\|flag_coml~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489005130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_com~0  from: dataa  to: combout " "Cell: De\|flag_com~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489005130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_com~0  from: datad  to: combout " "Cell: De\|flag_com~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489005130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|register_instruction\[0\]~0  from: datab  to: combout " "Cell: De\|register_instruction\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489005130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|register_instruction\[0\]~0  from: datac  to: combout " "Cell: De\|register_instruction\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489005130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_im\|instructions_Value~7  from: datad  to: combout " "Cell: i_im\|instructions_Value~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489005130 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716489005130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716489005130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716489005303 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716489005303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.611 " "Worst-case setup slack is -11.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.611            -108.977 Address_Generator:i_ag\|PCF\[4\]  " "  -11.611            -108.977 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.361             -98.473 Address_Generator:i_ag\|PCF\[2\]  " "  -11.361             -98.473 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.269          -57408.541 clk  " "  -11.269          -57408.541 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716489005305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.623 " "Worst-case hold slack is -1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623              -5.997 clk  " "   -1.623              -5.997 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 Address_Generator:i_ag\|PCF\[2\]  " "    0.640               0.000 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 Address_Generator:i_ag\|PCF\[4\]  " "    0.949               0.000 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716489005366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716489005368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716489005370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.865 " "Worst-case minimum pulse width slack is -0.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.865             -39.697 Address_Generator:i_ag\|PCF\[4\]  " "   -0.865             -39.697 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685             -23.957 Address_Generator:i_ag\|PCF\[2\]  " "   -0.685             -23.957 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -7141.369 clk  " "   -0.538           -7141.369 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489005375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716489005375 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716489005508 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716489005508 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716489005512 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716489005658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716489012184 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_2com~0  from: datac  to: combout " "Cell: De\|flag_2com~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489012685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_2com~0  from: datad  to: combout " "Cell: De\|flag_2com~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489012685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_coml~0  from: datad  to: combout " "Cell: De\|flag_coml~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489012685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_coml~0  from: dataf  to: combout " "Cell: De\|flag_coml~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489012685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_com~0  from: dataa  to: combout " "Cell: De\|flag_com~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489012685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_com~0  from: datad  to: combout " "Cell: De\|flag_com~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489012685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|register_instruction\[0\]~0  from: datab  to: combout " "Cell: De\|register_instruction\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489012685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|register_instruction\[0\]~0  from: datac  to: combout " "Cell: De\|register_instruction\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489012685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_im\|instructions_Value~7  from: datad  to: combout " "Cell: i_im\|instructions_Value~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489012685 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716489012685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716489012685 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716489012751 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716489012751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.266 " "Worst-case setup slack is -6.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.266             -53.034 Address_Generator:i_ag\|PCF\[4\]  " "   -6.266             -53.034 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.155             -48.572 Address_Generator:i_ag\|PCF\[2\]  " "   -6.155             -48.572 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.804          -27241.292 clk  " "   -4.804          -27241.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716489012753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.581 " "Worst-case hold slack is -0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.581              -0.790 clk  " "   -0.581              -0.790 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 Address_Generator:i_ag\|PCF\[4\]  " "    0.656               0.000 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 Address_Generator:i_ag\|PCF\[2\]  " "    0.678               0.000 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716489012818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716489012821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716489012822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.740 Address_Generator:i_ag\|PCF\[4\]  " "   -0.093              -0.740 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078            -618.502 clk  " "   -0.078            -618.502 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 Address_Generator:i_ag\|PCF\[2\]  " "    0.048               0.000 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489012829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716489012829 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716489012974 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716489012974 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716489012978 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_2com~0  from: datac  to: combout " "Cell: De\|flag_2com~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489013424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_2com~0  from: datad  to: combout " "Cell: De\|flag_2com~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489013424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_coml~0  from: datad  to: combout " "Cell: De\|flag_coml~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489013424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_coml~0  from: dataf  to: combout " "Cell: De\|flag_coml~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489013424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_com~0  from: dataa  to: combout " "Cell: De\|flag_com~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489013424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_com~0  from: datad  to: combout " "Cell: De\|flag_com~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489013424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|register_instruction\[0\]~0  from: datab  to: combout " "Cell: De\|register_instruction\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489013424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|register_instruction\[0\]~0  from: datac  to: combout " "Cell: De\|register_instruction\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489013424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_im\|instructions_Value~7  from: datad  to: combout " "Cell: i_im\|instructions_Value~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716489013424 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716489013424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716489013424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716489013497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716489013497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.658 " "Worst-case setup slack is -5.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.658             -48.673 Address_Generator:i_ag\|PCF\[4\]  " "   -5.658             -48.673 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.559             -44.589 Address_Generator:i_ag\|PCF\[2\]  " "   -5.559             -44.589 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.339          -23342.008 clk  " "   -4.339          -23342.008 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716489013498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.702 " "Worst-case hold slack is -0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702              -1.756 clk  " "   -0.702              -1.756 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 Address_Generator:i_ag\|PCF\[2\]  " "    0.566               0.000 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 Address_Generator:i_ag\|PCF\[4\]  " "    0.583               0.000 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716489013559 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716489013561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716489013563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.080 " "Worst-case minimum pulse width slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080            -635.612 clk  " "   -0.080            -635.612 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.167 Address_Generator:i_ag\|PCF\[4\]  " "   -0.049              -0.167 Address_Generator:i_ag\|PCF\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 Address_Generator:i_ag\|PCF\[2\]  " "    0.068               0.000 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716489013569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716489013569 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716489013704 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716489013704 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716489017698 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716489017782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5455 " "Peak virtual memory: 5455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716489017963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 01:30:17 2024 " "Processing ended: Fri May 24 01:30:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716489017963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716489017963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716489017963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716489017963 ""}
