--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Xilinx63/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml
tri_level_sync_generator tri_level_sync_generator.ncd -o
tri_level_sync_generator.twr tri_level_sync_generator.pcf


Design file:              tri_level_sync_generator.ncd
Physical constraint file: tri_level_sync_generator.pcf
Device,speed:             xc3s200,-4 (PRODUCTION 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_f1485 = PERIOD TIMEGRP "f1485"  6.667 nS   HIGH 50.000000 % ;

 10 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.707ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_f1484 = PERIOD TIMEGRP "f1484"  6.667 nS   HIGH 50.000000 % ;

 1745 items analyzed, 1 timing error detected. (1 setup error, 0 hold errors)
 Minimum period is   7.159ns.
--------------------------------------------------------------------------------
Slack:                  -0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed (FF)
  Destination:          trilevel_syncgenerator4_TLTimer_div_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.579ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         f148g4 rising at 0.000ns
  Destination Clock:    f148g4 falling at 3.333ns
  Clock Uncertainty:    0.000ns

  Data Path: trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed to trilevel_syncgenerator4_TLTimer_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.YQ      Tcko                  0.720   trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed
                                                       trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed
    SLICE_X33Y17.G1      net (fanout=1)        1.343   trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed
    SLICE_X33Y17.Y       Tilo                  0.550   trilevel_syncgenerator4_TLTimer_div<0>
                                                       trilevel_syncgenerator4_tsg_reset41
    SLICE_X32Y16.F1      net (fanout=12)       0.276   trilevel_syncgenerator4_tp<3>
    SLICE_X32Y16.CLK     Tfck                  0.690   trilevel_syncgenerator4_TLTimer_div<1>
                                                       trilevel_syncgenerator4_TLTimer_div_Mmux__n0001_Result<1>1
                                                       trilevel_syncgenerator4_TLTimer_div_1
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.960ns logic, 1.619ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1484
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    6.954|         |    4.118|    4.862|
f1485          |    6.955|         |    4.118|    4.863|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    6.953|         |    4.118|    4.861|
f1485          |    6.954|         |    4.118|    4.862|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 246

Constraints cover 1755 paths, 0 nets, and 799 connections

Design statistics:
   Minimum period:   7.159ns (Maximum frequency: 139.684MHz)


Analysis completed Wed Jun 29 12:32:34 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 55 MB
