*design* DebussyLib (btIdent Verdi3_2012.10)
Command arguments:
    +define+verilog
    -2005
    -sv
    +define+gui+
    -f ../bin/rtl.flist
        +incdir+../../rtl/soc/
        +incdir+../../rtl/core/
        +incdir+../../rtl/debug/
        +incdir+../../rtl/perips/
        +incdir+../../bench/
        ../../bench/top.v
        ../../rtl/soc/tinyriscv_soc_top.v
        ../../rtl/debug/jtag_dm.v
        ../../rtl/debug/jtag_top.v
        ../../rtl/debug/jtag_driver.v
        ../../rtl/perips/gpio.v
        ../../rtl/perips/timer.v
        ../../rtl/perips/uart_tx.v
        ../../rtl/perips/ram.v
        ../../rtl/perips/rom.v
        ../../rtl/core/regs.v
        ../../rtl/core/csr_reg.v
        ../../rtl/core/div.v
        ../../rtl/core/tinyriscv.v
        ../../rtl/core/ctrl.v
        ../../rtl/core/clint.v
        ../../rtl/core/id_ex.v
        ../../rtl/core/ex.v
        ../../rtl/core/rib.v
        ../../rtl/core/pc_reg.v
        ../../rtl/core/if_id.v
        ../../rtl/core/defines.v
        ../../rtl/core/id.v

Highest level modules:
tinyriscv_soc_tb

Total	0 error(s),   0 warning(s)
