##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_CT_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_CT_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (UART_CT_IntClock:R vs. UART_CT_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1           | Frequency: 33.14 MHz  | Target: 1.60 MHz   | 
Clock: CyBUS_CLK         | Frequency: 57.41 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 
Clock: UART_CT_IntClock  | Frequency: 52.57 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1           Clock_1           625000           594827      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         Clock_1           41666.7          31375       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         UART_CT_IntClock  41666.7          24247       N/A              N/A         N/A              N/A         N/A              N/A         
UART_CT_IntClock  UART_CT_IntClock  2.16667e+006     2147643     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase    
----------------  ------------  ------------------  
SCL_M(0)_PAD:out  24038         Clock_1:R           
SDA_M(0)_PAD:out  24659         Clock_1:R           
Tx_CT(0)_PAD      32590         UART_CT_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 33.14 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594827p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24163
-------------------------------------   ----- 
End-of-path arrival time (ps)           24163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q               macrocell39     1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_4          macrocell12     9351  10601  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q               macrocell12     3350  13951  594827  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     4542  18493  594827  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  21843  594827  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   2320  24163  594827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.41 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24247p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13950
-------------------------------------   ----- 
End-of-path arrival time (ps)           13950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  24247  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell7      6300   8309  24247  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell7      3350  11659  24247  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13950  24247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_CT_IntClock
**********************************************
Clock: UART_CT_IntClock
Frequency: 52.57 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147643p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12833
-------------------------------------   ----- 
End-of-path arrival time (ps)           12833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                      macrocell18     1250   1250  2147643  RISE       1
\UART_CT:BUART:counter_load_not\/main_0           macrocell3      4560   5810  2147643  RISE       1
\UART_CT:BUART:counter_load_not\/q                macrocell3      3350   9160  2147643  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3673  12833  2147643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_M(0)/fb
Path End       : \I2C_M:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31375p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6781
-------------------------------------   ---- 
End-of-path arrival time (ps)           6781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_M(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_M(0)/fb                         iocell3       1114   1114  31375  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/main_0  macrocell34   5667   6781  31375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell34         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_CT_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24247p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13950
-------------------------------------   ----- 
End-of-path arrival time (ps)           13950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  24247  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell7      6300   8309  24247  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell7      3350  11659  24247  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13950  24247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594827p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24163
-------------------------------------   ----- 
End-of-path arrival time (ps)           24163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q               macrocell39     1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_4          macrocell12     9351  10601  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q               macrocell12     3350  13951  594827  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     4542  18493  594827  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  21843  594827  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   2320  24163  594827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (UART_CT_IntClock:R vs. UART_CT_IntClock:R)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147643p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12833
-------------------------------------   ----- 
End-of-path arrival time (ps)           12833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                      macrocell18     1250   1250  2147643  RISE       1
\UART_CT:BUART:counter_load_not\/main_0           macrocell3      4560   5810  2147643  RISE       1
\UART_CT:BUART:counter_load_not\/q                macrocell3      3350   9160  2147643  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3673  12833  2147643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24247p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13950
-------------------------------------   ----- 
End-of-path arrival time (ps)           13950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  24247  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell7      6300   8309  24247  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell7      3350  11659  24247  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13950  24247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_last\/main_0
Capture Clock  : \UART_CT:BUART:rx_last\/clock_0
Path slack     : 29210p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                     iocell1       2009   2009  24247  RISE       1
\UART_CT:BUART:rx_last\/main_0  macrocell33   6938   8947  29210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_last\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:pollcount_1\/main_3
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 29847p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  24247  RISE       1
\UART_CT:BUART:pollcount_1\/main_3  macrocell29   6300   8309  29847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:pollcount_0\/main_2
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 29847p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  24247  RISE       1
\UART_CT:BUART:pollcount_0\/main_2  macrocell30   6300   8309  29847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_state_2\/main_8
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 30684p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                        iocell1       2009   2009  24247  RISE       1
\UART_CT:BUART:rx_state_2\/main_8  macrocell26   5464   7473  30684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_status_3\/main_6
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 30684p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  24247  RISE       1
\UART_CT:BUART:rx_status_3\/main_6  macrocell32   5464   7473  30684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_state_0\/main_9
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 30689p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                        iocell1       2009   2009  24247  RISE       1
\UART_CT:BUART:rx_state_0\/main_9  macrocell23   5458   7467  30689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_M(0)/fb
Path End       : \I2C_M:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31375p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6781
-------------------------------------   ---- 
End-of-path arrival time (ps)           6781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_M(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_M(0)/fb                         iocell3       1114   1114  31375  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/main_0  macrocell34   5667   6781  31375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \I2C_M:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_reset\/clock_0
Path slack     : 31654p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                      iocell5       1835   1835  31654  RISE       1
\I2C_M:bI2C_UDB:m_reset\/main_0  macrocell57   4668   6503  31654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_M(0)/fb
Path End       : \I2C_M:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31738p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_M(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_M(0)/fb                         iocell4       1250   1250  31738  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/main_0  macrocell44   5169   6419  31738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_M(0)/fb
Path End       : \I2C_M:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31738p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_M(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_M(0)/fb                         iocell4       1250   1250  31738  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/main_0  macrocell54   5169   6419  31738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_M(0)/fb
Path End       : \I2C_M:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 32089p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_M(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_M(0)/fb                       iocell3       1114   1114  31375  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_6  macrocell42   4953   6067  32089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594827p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24163
-------------------------------------   ----- 
End-of-path arrival time (ps)           24163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q               macrocell39     1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_4          macrocell12     9351  10601  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q               macrocell12     3350  13951  594827  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     4542  18493  594827  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  21843  594827  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   2320  24163  594827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 595492p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23498
-------------------------------------   ----- 
End-of-path arrival time (ps)           23498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q               macrocell39     1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell15    12121  13371  595492  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15     3350  16721  595492  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell4   6777  23498  595492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 596146p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24724
-------------------------------------   ----- 
End-of-path arrival time (ps)           24724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q                 macrocell39     1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_4            macrocell12     9351  10601  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q                 macrocell12     3350  13951  594827  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell13     4542  18493  596146  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell13     3350  21843  596146  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell5   2881  24724  596146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 597895p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23595
-------------------------------------   ----- 
End-of-path arrival time (ps)           23595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q             macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:m_state_4_split\/main_8  macrocell1   12134  13384  597895  RISE       1
\I2C_M:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  16734  597895  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_6        macrocell35   6861  23595  597895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 597975p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23515
-------------------------------------   ----- 
End-of-path arrival time (ps)           23515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q               macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell15  12121  13371  595492  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  16721  595492  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_1           macrocell43   6794  23515  597975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 598509p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22981
-------------------------------------   ----- 
End-of-path arrival time (ps)           22981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q         macrocell49   1250   1250  597295  RISE       1
\I2C_M:bI2C_UDB:m_state_0_split\/main_10  macrocell31  12356  13606  598509  RISE       1
\I2C_M:bI2C_UDB:m_state_0_split\/q        macrocell31   3350  16956  598509  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_8         macrocell39   6024  22981  598509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 600361p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21129
-------------------------------------   ----- 
End-of-path arrival time (ps)           21129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q               macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell15  12121  13371  595492  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  16721  595492  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_1           macrocell40   4407  21129  600361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 600361p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21129
-------------------------------------   ----- 
End-of-path arrival time (ps)           21129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q               macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell15  12121  13371  595492  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  16721  595492  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/main_0       macrocell50   4407  21129  600361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 602161p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19329
-------------------------------------   ----- 
End-of-path arrival time (ps)           19329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q         macrocell49   1250   1250  597295  RISE       1
\I2C_M:bI2C_UDB:m_state_2_split\/main_10  macrocell51  12439  13689  602161  RISE       1
\I2C_M:bI2C_UDB:m_state_2_split\/q        macrocell51   3350  17039  602161  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_5         macrocell37   2290  19329  602161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 602997p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18493
-------------------------------------   ----- 
End-of-path arrival time (ps)           18493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q            macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_4       macrocell12   9351  10601  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q            macrocell12   3350  13951  594827  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell49   4542  18493  602997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:Net_643_3\/main_8
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 603676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17814
-------------------------------------   ----- 
End-of-path arrival time (ps)           17814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_4  macrocell12   9351  10601  594827  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q       macrocell12   3350  13951  594827  RISE       1
\I2C_M:Net_643_3\/main_8           macrocell55   3863  17814  603676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 603720p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17150
-------------------------------------   ----- 
End-of-path arrival time (ps)           17150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q                 macrocell37     1250   1250  595353  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_0\/main_3     macrocell14    10309  11559  603720  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell14     3350  14909  603720  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell5   2241  17150  603720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_M:bI2C_UDB:StsReg\/clock
Path slack     : 605718p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18782
-------------------------------------   ----- 
End-of-path arrival time (ps)           18782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell47         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_last_reg\/q  macrocell47    1250   1250  605718  RISE       1
\I2C_M:bI2C_UDB:status_5\/main_3    macrocell10    6822   8072  605718  RISE       1
\I2C_M:bI2C_UDB:status_5\/q         macrocell10    3350  11422  605718  RISE       1
\I2C_M:bI2C_UDB:StsReg\/status_5    statusicell3   7359  18782  605718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:StsReg\/clock                              statusicell3        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 608100p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13390
-------------------------------------   ----- 
End-of-path arrival time (ps)           13390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q      macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_6  macrocell40  12140  13390  608100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 608119p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13371
-------------------------------------   ----- 
End-of-path arrival time (ps)           13371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_8  macrocell36  12121  13371  608119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 608809p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12681
-------------------------------------   ----- 
End-of-path arrival time (ps)           12681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q      macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_5  macrocell41  11431  12681  608809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 609218p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12272
-------------------------------------   ----- 
End-of-path arrival time (ps)           12272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell49   1250   1250  597295  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_4  macrocell37  11022  12272  609218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609924p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11566
-------------------------------------   ----- 
End-of-path arrival time (ps)           11566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell37   1250   1250  595353  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_3  macrocell38  10316  11566  609924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:Net_643_3\/main_3
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 609931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11559
-------------------------------------   ----- 
End-of-path arrival time (ps)           11559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q  macrocell37   1250   1250  595353  RISE       1
\I2C_M:Net_643_3\/main_3      macrocell55  10309  11559  609931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610084p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11406
-------------------------------------   ----- 
End-of-path arrival time (ps)           11406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell38   1250   1250  597457  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_7  macrocell36  10156  11406  610084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610222p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11268
-------------------------------------   ----- 
End-of-path arrival time (ps)           11268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  597595  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_3             macrocell36     7688  11268  610222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:Net_643_3\/main_6
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 610492p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q  macrocell57   1250   1250  599531  RISE       1
\I2C_M:Net_643_3\/main_6    macrocell55   9748  10998  610492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 610552p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell37   1250   1250  595353  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_3  macrocell41   9688  10938  610552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 610552p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell37   1250   1250  595353  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_4  macrocell43   9688  10938  610552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 610638p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10852
-------------------------------------   ----- 
End-of-path arrival time (ps)           10852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell36   1250   1250  595815  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_2  macrocell38   9602  10852  610638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:Net_643_3\/main_2
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 610645p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q  macrocell36   1250   1250  595815  RISE       1
\I2C_M:Net_643_3\/main_2      macrocell55   9595  10845  610645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 610648p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10842
-------------------------------------   ----- 
End-of-path arrival time (ps)           10842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell36   1250   1250  595815  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_2  macrocell39   9592  10842  610648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 610648p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10842
-------------------------------------   ----- 
End-of-path arrival time (ps)           10842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell36   1250   1250  595815  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_2  macrocell42   9592  10842  610648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 610837p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10653
-------------------------------------   ----- 
End-of-path arrival time (ps)           10653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q       macrocell49   1250   1250  597295  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell52   9403  10653  610837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610857p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q   macrocell49   1250   1250  597295  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_10  macrocell36   9383  10633  610857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610865p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10625
-------------------------------------   ----- 
End-of-path arrival time (ps)           10625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell35   1250   1250  598238  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_4  macrocell36   9375  10625  610865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611197p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_4  macrocell35   9043  10293  611197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:sda_x_wire\/main_7
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 611197p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q  macrocell39   1250   1250  594827  RISE       1
\I2C_M:sda_x_wire\/main_7     macrocell56   9043  10293  611197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611356p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10134
-------------------------------------   ----- 
End-of-path arrival time (ps)           10134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell37   1250   1250  595353  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_3  macrocell39   8884  10134  611356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 611356p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10134
-------------------------------------   ----- 
End-of-path arrival time (ps)           10134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell37   1250   1250  595353  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_3  macrocell42   8884  10134  611356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611591p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9899
-------------------------------------   ---- 
End-of-path arrival time (ps)           9899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  597595  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_0             macrocell38     6319   9899  611591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611601p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  597595  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_0             macrocell39     6309   9889  611601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611677p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9813
-------------------------------------   ---- 
End-of-path arrival time (ps)           9813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell37   1250   1250  595353  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_2  macrocell35   8563   9813  611677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:sda_x_wire\/main_5
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 611677p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9813
-------------------------------------   ---- 
End-of-path arrival time (ps)           9813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q  macrocell37   1250   1250  595353  RISE       1
\I2C_M:sda_x_wire\/main_5     macrocell56   8563   9813  611677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611882p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_6  macrocell38   8358   9608  611882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 611884p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9606
-------------------------------------   ---- 
End-of-path arrival time (ps)           9606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q            macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_5  macrocell53   8356   9606  611884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:sda_x_wire\/main_4
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 611886p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9604
-------------------------------------   ---- 
End-of-path arrival time (ps)           9604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q  macrocell36   1250   1250  595815  RISE       1
\I2C_M:sda_x_wire\/main_4     macrocell56   8354   9604  611886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611901p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_6  macrocell39   8339   9589  611901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 611901p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_7  macrocell42   8339   9589  611901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 611905p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell38   1250   1250  597457  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_5  macrocell40   8335   9585  611905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 611927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9563
-------------------------------------   ---- 
End-of-path arrival time (ps)           9563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell35   1250   1250  598238  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_0  macrocell37   8313   9563  611927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 611927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9563
-------------------------------------   ---- 
End-of-path arrival time (ps)           9563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell35   1250   1250  598238  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_2  macrocell40   8313   9563  611927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 612103p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9387
-------------------------------------   ---- 
End-of-path arrival time (ps)           9387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell36   1250   1250  595815  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_2  macrocell41   8137   9387  612103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 612103p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9387
-------------------------------------   ---- 
End-of-path arrival time (ps)           9387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell36   1250   1250  595815  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_3  macrocell43   8137   9387  612103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612295p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9195
-------------------------------------   ---- 
End-of-path arrival time (ps)           9195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_3  macrocell37   7945   9195  612295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 612295p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9195
-------------------------------------   ---- 
End-of-path arrival time (ps)           9195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_7  macrocell40   7945   9195  612295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 612295p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9195
-------------------------------------   ---- 
End-of-path arrival time (ps)           9195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q            macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/main_1  macrocell50   7945   9195  612295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 612371p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell35   1250   1250  598238  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_1  macrocell41   7869   9119  612371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 612371p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell35   1250   1250  598238  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_2  macrocell43   7869   9119  612371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 612467p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9023
-------------------------------------   ---- 
End-of-path arrival time (ps)           9023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell49   1250   1250  597295  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_7  macrocell38   7773   9023  612467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_M:sda_x_wire\/main_9
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 612519p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8971
-------------------------------------   ---- 
End-of-path arrival time (ps)           8971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:lost_arb_reg\/q  macrocell50   1250   1250  603222  RISE       1
\I2C_M:sda_x_wire\/main_9        macrocell56   7721   8971  612519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612859p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8631
-------------------------------------   ---- 
End-of-path arrival time (ps)           8631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:lost_arb_reg\/q     macrocell50   1250   1250  603222  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_11  macrocell36   7381   8631  612859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 612991p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q              macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell49   7249   8499  612991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613164p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_9  macrocell36   7076   8326  613164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613166p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell35   1250   1250  598238  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_1  macrocell39   7074   8324  613166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 613166p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell35   1250   1250  598238  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_1  macrocell42   7074   8324  613166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 613213p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q              macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell52   7027   8277  613213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 613418p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8072
-------------------------------------   ---- 
End-of-path arrival time (ps)           8072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell47         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_last_reg\/q        macrocell47   1250   1250  605718  RISE       1
\I2C_M:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell48   6822   8072  613418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 613418p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8072
-------------------------------------   ---- 
End-of-path arrival time (ps)           8072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_last_reg\/q    macrocell47   1250   1250  605718  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_3  macrocell53   6822   8072  613418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_M:sda_x_wire\/main_10
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 613535p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7955
-------------------------------------   ---- 
End-of-path arrival time (ps)           7955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/q  macrocell52   1250   1250  613535  RISE       1
\I2C_M:sda_x_wire\/main_10         macrocell56   6705   7955  613535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 613540p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  606926  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_0           macrocell35    6740   7950  613540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_M:sda_x_wire\/main_1
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 613540p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  606926  RISE       1
\I2C_M:sda_x_wire\/main_1                   macrocell56    6740   7950  613540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_M:bI2C_UDB:m_reset\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_reset\/clock_0
Path slack     : 613660p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7830
-------------------------------------   ---- 
End-of-path arrival time (ps)           7830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  613660  RISE       1
\I2C_M:bI2C_UDB:m_reset\/main_1             macrocell57    6620   7830  613660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 613705p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_reg\/q            macrocell34   1250   1250  613705  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/main_0  macrocell47   6535   7785  613705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 613735p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell38   1250   1250  597457  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_4  macrocell41   6505   7755  613735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 613735p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell38   1250   1250  597457  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_5  macrocell43   6505   7755  613735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 614222p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell35   1250   1250  598238  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_1  macrocell38   6018   7268  614222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:Net_643_3\/main_1
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 614234p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q  macrocell35   1250   1250  598238  RISE       1
\I2C_M:Net_643_3\/main_1      macrocell55   6006   7256  614234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 614376p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7114
-------------------------------------   ---- 
End-of-path arrival time (ps)           7114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_5  macrocell35   5864   7114  614376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:sda_x_wire\/main_8
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 614376p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7114
-------------------------------------   ---- 
End-of-path arrival time (ps)           7114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q  macrocell57   1250   1250  599531  RISE       1
\I2C_M:sda_x_wire\/main_8   macrocell56   5864   7114  614376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_M:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 615268p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:lost_arb_reg\/q       macrocell50   1250   1250  603222  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/main_2  macrocell50   4972   6222  615268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615394p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell38   1250   1250  597457  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_3  macrocell35   4846   6096  615394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:sda_x_wire\/main_6
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 615394p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q  macrocell38   1250   1250  597457  RISE       1
\I2C_M:sda_x_wire\/main_6     macrocell56   4846   6096  615394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615507p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_5  macrocell39   4733   5983  615507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 615507p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q      macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_5  macrocell42   4733   5983  615507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615514p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell49   1250   1250  597295  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_7  macrocell39   4726   5976  615514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 615514p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell49   1250   1250  597295  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_8   macrocell42   4726   5976  615514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:Net_643_3\/main_7
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 615517p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell49   1250   1250  597295  RISE       1
\I2C_M:Net_643_3\/main_7           macrocell55   4723   5973  615517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615552p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5938
-------------------------------------   ---- 
End-of-path arrival time (ps)           5938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell37   1250   1250  595353  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_6  macrocell36   4688   5938  615552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615589p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell36   1250   1250  595815  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_1  macrocell37   4651   5901  615589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 615589p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell36   1250   1250  595815  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_3  macrocell40   4651   5901  615589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615649p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell37   1250   1250  595353  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_2  macrocell37   4591   5841  615649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 615649p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell37   1250   1250  595353  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_4  macrocell40   4591   5841  615649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:Net_643_3\/q
Path End       : \I2C_M:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 615652p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:Net_643_3\/q                 macrocell55   1250   1250  599610  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/main_1  macrocell54   4588   5838  615652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 615677p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_last_reg\/q        macrocell45   1250   1250  600504  RISE       1
\I2C_M:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell46   4563   5813  615677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 615677p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_last_reg\/q    macrocell45   1250   1250  600504  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_1  macrocell53   4563   5813  615677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616058p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  605847  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_1           macrocell36    4222   5432  616058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 616108p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_reg\/q            macrocell44   1250   1250  601561  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/main_0  macrocell45   4132   5382  616108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616326p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell35   1250   1250  598238  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_1  macrocell35   3914   5164  616326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:sda_x_wire\/main_3
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 616326p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q  macrocell35   1250   1250  598238  RISE       1
\I2C_M:sda_x_wire\/main_3     macrocell56   3914   5164  616326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 616368p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell5   2290   2290  608198  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell49     2832   5122  616368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:Net_643_3\/main_5
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 616419p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q  macrocell39   1250   1250  594827  RISE       1
\I2C_M:Net_643_3\/main_5      macrocell55   3821   5071  616419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_2\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 616448p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_2\/q       macrocell41   1250   1250  616448  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_0  macrocell41   3792   5042  616448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:sda_x_wire\/q
Path End       : \I2C_M:sda_x_wire\/main_0
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 616478p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:sda_x_wire\/q       macrocell56   1250   1250  616478  RISE       1
\I2C_M:sda_x_wire\/main_0  macrocell56   3762   5012  616478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 616486p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_reg\/q         macrocell34     1250   1250  613705  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/route_si  datapathcell4   3764   5014  616486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell36   1250   1250  595815  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_5  macrocell36   3736   4986  616504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_M:sda_x_wire\/main_2
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 616658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/so_comb  datapathcell4   2520   2520  616658  RISE       1
\I2C_M:sda_x_wire\/main_2            macrocell56     2312   4832  616658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell56         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616867p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_reg\/q         macrocell44   1250   1250  601561  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_0  macrocell53   3373   4623  616867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616952p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell39   1250   1250  594827  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_5  macrocell38   3288   4538  616952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_0\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 616973p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_0\/q       macrocell43   1250   1250  616973  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_0  macrocell43   3267   4517  616973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 617264p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell38   1250   1250  597457  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_4  macrocell39   2976   4226  617264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 617264p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell38   1250   1250  597457  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_4  macrocell42   2976   4226  617264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:Net_643_3\/main_4
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 617270p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q  macrocell38   1250   1250  597457  RISE       1
\I2C_M:Net_643_3\/main_4      macrocell55   2970   4220  617270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617399p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell38   1250   1250  597457  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_4  macrocell38   2841   4091  617399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617488p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4002
-------------------------------------   ---- 
End-of-path arrival time (ps)           4002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  607277  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_2           macrocell36    2792   4002  617488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_3\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 617622p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_3\/q       macrocell40   1250   1250  617622  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_0  macrocell40   2618   3868  617622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617651p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  606472  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_0           macrocell36    2629   3839  617651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 617943p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_6  macrocell41   2297   3547  617943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 617943p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell57   1250   1250  599531  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_6  macrocell43   2297   3547  617943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617995p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_last2_reg\/q   macrocell48   1250   1250  610296  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_4  macrocell53   2245   3495  617995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617997p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:bus_busy_reg\/q       macrocell53   1250   1250  617997  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_6  macrocell53   2243   3493  617997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617998p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_last2_reg\/q   macrocell46   1250   1250  610299  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_2  macrocell53   2242   3492  617998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_1\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 618001p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_1\/q       macrocell42   1250   1250  618001  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_0  macrocell42   2239   3489  618001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147643p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12833
-------------------------------------   ----- 
End-of-path arrival time (ps)           12833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                      macrocell18     1250   1250  2147643  RISE       1
\UART_CT:BUART:counter_load_not\/main_0           macrocell3      4560   5810  2147643  RISE       1
\UART_CT:BUART:counter_load_not\/q                macrocell3      3350   9160  2147643  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3673  12833  2147643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CT:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149256p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12050
-------------------------------------   ----- 
End-of-path arrival time (ps)           12050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q     macrocell22   1250   1250  2149256  RISE       1
\UART_CT:BUART:rx_counter_load\/main_0  macrocell6    5198   6448  2149256  RISE       1
\UART_CT:BUART:rx_counter_load\/q       macrocell6    3350   9798  2149256  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/load   count7cell    2252  12050  2149256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_CT:BUART:sTX:TxSts\/clock
Path slack     : 2151984p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14183
-------------------------------------   ----- 
End-of-path arrival time (ps)           14183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q        macrocell19    1250   1250  2148992  RISE       1
\UART_CT:BUART:tx_status_0\/main_1  macrocell4     7269   8519  2151984  RISE       1
\UART_CT:BUART:tx_status_0\/q       macrocell4     3350  11869  2151984  RISE       1
\UART_CT:BUART:sTX:TxSts\/status_0  statusicell1   2313  14183  2151984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152698p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q                macrocell19     1250   1250  2148992  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6708   7958  2152698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_CT:BUART:sRX:RxSts\/clock
Path slack     : 2153469p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12697
-------------------------------------   ----- 
End-of-path arrival time (ps)           12697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2153469  RISE       1
\UART_CT:BUART:rx_status_4\/main_1                 macrocell8      2894   6474  2153469  RISE       1
\UART_CT:BUART:rx_status_4\/q                      macrocell8      3350   9824  2153469  RISE       1
\UART_CT:BUART:sRX:RxSts\/status_4                 statusicell2    2873  12697  2153469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153873p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  2149256  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5533   6783  2153873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2154637p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell19   1250   1250  2148992  RISE       1
\UART_CT:BUART:tx_state_1\/main_1  macrocell18   7269   8519  2154637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2154637p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell19   1250   1250  2148992  RISE       1
\UART_CT:BUART:tx_state_2\/main_1  macrocell20   7269   8519  2154637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:tx_state_0\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2154663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153261  RISE       1
\UART_CT:BUART:tx_state_0\/main_3                  macrocell19     4913   8493  2154663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_8
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2155496p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q      macrocell29   1250   1250  2152208  RISE       1
\UART_CT:BUART:rx_state_0\/main_8  macrocell23   6411   7661  2155496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_5
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2155503p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7654
-------------------------------------   ---- 
End-of-path arrival time (ps)           7654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q       macrocell29   1250   1250  2152208  RISE       1
\UART_CT:BUART:rx_status_3\/main_5  macrocell32   6404   7654  2155503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:txn\/main_2
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2155627p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q  macrocell19   1250   1250  2148992  RISE       1
\UART_CT:BUART:txn\/main_2    macrocell17   6280   7530  2155627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155648p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q                macrocell23     1250   1250  2150719  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3759   5009  2155648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2156237p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell21   1250   1250  2156237  RISE       1
\UART_CT:BUART:tx_state_1\/main_5  macrocell18   5670   6920  2156237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2156237p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell21   1250   1250  2156237  RISE       1
\UART_CT:BUART:tx_state_2\/main_5  macrocell20   5670   6920  2156237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_CT:BUART:txn\/main_3
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2156468p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156468  RISE       1
\UART_CT:BUART:txn\/main_3                macrocell17     2319   6689  2156468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                macrocell18     1250   1250  2147643  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   2905   4155  2156502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2156708p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2149256  RISE       1
\UART_CT:BUART:rx_state_0\/main_0    macrocell23   5198   6448  2156708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2156708p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2149256  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_0  macrocell24   5198   6448  2156708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2156708p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2149256  RISE       1
\UART_CT:BUART:rx_state_3\/main_0    macrocell25   5198   6448  2156708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2156719p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6437
-------------------------------------   ---- 
End-of-path arrival time (ps)           6437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2149256  RISE       1
\UART_CT:BUART:rx_state_2\/main_0    macrocell26   5187   6437  2156719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156719p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6437
-------------------------------------   ---- 
End-of-path arrival time (ps)           6437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  2149256  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_0  macrocell28   5187   6437  2156719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_0
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2156719p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6437
-------------------------------------   ---- 
End-of-path arrival time (ps)           6437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2149256  RISE       1
\UART_CT:BUART:rx_status_3\/main_0   macrocell32   5187   6437  2156719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:txn\/main_6
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2156793p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q  macrocell21   1250   1250  2156237  RISE       1
\UART_CT:BUART:txn\/main_6   macrocell17   5114   6364  2156793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157082p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  2157082  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2325   3575  2157082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_2\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2157140p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157140  RISE       1
\UART_CT:BUART:rx_state_2\/main_7         macrocell26   4077   6017  2157140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2157347p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell18   1250   1250  2147643  RISE       1
\UART_CT:BUART:tx_state_0\/main_0  macrocell19   4560   5810  2157347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2157347p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q      macrocell18   1250   1250  2147643  RISE       1
\UART_CT:BUART:tx_bitclk\/main_0  macrocell21   4560   5810  2157347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2157618p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell23   1250   1250  2150719  RISE       1
\UART_CT:BUART:rx_state_2\/main_1  macrocell26   4289   5539  2157618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157618p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q               macrocell23   1250   1250  2150719  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_1  macrocell28   4289   5539  2157618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_1
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2157618p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q        macrocell23   1250   1250  2150719  RISE       1
\UART_CT:BUART:rx_status_3\/main_1  macrocell32   4289   5539  2157618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2157638p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell20   1250   1250  2147935  RISE       1
\UART_CT:BUART:tx_state_0\/main_4  macrocell19   4268   5518  2157638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2157638p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q      macrocell20   1250   1250  2147935  RISE       1
\UART_CT:BUART:tx_bitclk\/main_3  macrocell21   4268   5518  2157638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_0\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2157666p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157140  RISE       1
\UART_CT:BUART:rx_state_0\/main_7         macrocell23   3551   5491  2157666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2157666p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157140  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_7       macrocell24   3551   5491  2157666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_3\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2157666p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157140  RISE       1
\UART_CT:BUART:rx_state_3\/main_7         macrocell25   3551   5491  2157666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:pollcount_1\/main_2
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2157808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q       macrocell29   1250   1250  2152208  RISE       1
\UART_CT:BUART:pollcount_1\/main_2  macrocell29   4098   5348  2157808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157867p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2789
-------------------------------------   ---- 
End-of-path arrival time (ps)           2789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148978  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   2599   2789  2157867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2157903p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell26   1250   1250  2150981  RISE       1
\UART_CT:BUART:rx_state_2\/main_4  macrocell26   4004   5254  2157903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157903p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q               macrocell26   1250   1250  2150981  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_3  macrocell28   4004   5254  2157903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_4
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2157903p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q        macrocell26   1250   1250  2150981  RISE       1
\UART_CT:BUART:rx_status_3\/main_4  macrocell32   4004   5254  2157903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_load_fifo\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157904p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_load_fifo\/q            macrocell24     1250   1250  2155640  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4382   5632  2157904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158171p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell23   1250   1250  2150719  RISE       1
\UART_CT:BUART:rx_state_0\/main_1  macrocell23   3735   4985  2158171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158171p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q         macrocell23   1250   1250  2150719  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_1  macrocell24   3735   4985  2158171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158171p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell23   1250   1250  2150719  RISE       1
\UART_CT:BUART:rx_state_3\/main_1  macrocell25   3735   4985  2158171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_last\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_9
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158272p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_last\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_last\/q          macrocell33   1250   1250  2158272  RISE       1
\UART_CT:BUART:rx_state_2\/main_9  macrocell26   3635   4885  2158272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158383p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158383  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_2   macrocell27   2834   4774  2158383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158386  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_1   macrocell27   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:pollcount_1\/main_1
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158386  RISE       1
\UART_CT:BUART:pollcount_1\/main_1        macrocell29   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:pollcount_0\/main_1
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158386  RISE       1
\UART_CT:BUART:pollcount_0\/main_1        macrocell30   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_0   macrocell27   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:pollcount_1\/main_0
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
\UART_CT:BUART:pollcount_1\/main_0        macrocell29   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:pollcount_0\/main_0
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
\UART_CT:BUART:pollcount_0\/main_0        macrocell30   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158433p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell26   1250   1250  2150981  RISE       1
\UART_CT:BUART:rx_state_0\/main_4  macrocell23   3474   4724  2158433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158433p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q         macrocell26   1250   1250  2150981  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_4  macrocell24   3474   4724  2158433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158433p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell26   1250   1250  2150981  RISE       1
\UART_CT:BUART:rx_state_3\/main_4  macrocell25   3474   4724  2158433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_0\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_CT:BUART:rx_state_0\/main_6         macrocell23   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_6       macrocell24   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_3\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_CT:BUART:rx_state_3\/main_6         macrocell25   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_0\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_CT:BUART:rx_state_0\/main_5         macrocell23   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_5       macrocell24   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_3\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_CT:BUART:rx_state_3\/main_5         macrocell25   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_2\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158524p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_CT:BUART:rx_state_2\/main_6         macrocell26   2692   4632  2158524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_2\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158528p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_CT:BUART:rx_state_2\/main_5         macrocell26   2689   4629  2158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158532p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2157082  RISE       1
\UART_CT:BUART:rx_state_0\/main_2   macrocell23   3375   4625  2158532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158532p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  2157082  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_2  macrocell24   3375   4625  2158532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158532p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2157082  RISE       1
\UART_CT:BUART:rx_state_3\/main_2   macrocell25   3375   4625  2158532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158543p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2157082  RISE       1
\UART_CT:BUART:rx_state_2\/main_2   macrocell26   3364   4614  2158543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_2
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158543p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2157082  RISE       1
\UART_CT:BUART:rx_status_3\/main_2  macrocell32   3364   4614  2158543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_10
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158555p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell30   1250   1250  2154017  RISE       1
\UART_CT:BUART:rx_state_0\/main_10  macrocell23   3352   4602  2158555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_7
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158567p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell30   1250   1250  2154017  RISE       1
\UART_CT:BUART:rx_status_3\/main_7  macrocell32   3340   4590  2158567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_0\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2158681p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148978  RISE       1
\UART_CT:BUART:tx_state_0\/main_2               macrocell19     4286   4476  2158681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2158681p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148978  RISE       1
\UART_CT:BUART:tx_bitclk\/main_2                macrocell21     4286   4476  2158681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2158695p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell19   1250   1250  2148992  RISE       1
\UART_CT:BUART:tx_state_0\/main_1  macrocell19   3212   4462  2158695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2158695p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q      macrocell19   1250   1250  2148992  RISE       1
\UART_CT:BUART:tx_bitclk\/main_1  macrocell21   3212   4462  2158695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:txn\/main_5
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2158724p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2158724  RISE       1
\UART_CT:BUART:txn\/main_5                      macrocell17     4242   4432  2158724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:txn\/main_1
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2159006p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q  macrocell18   1250   1250  2147643  RISE       1
\UART_CT:BUART:txn\/main_1    macrocell17   2901   4151  2159006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2159020p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell18   1250   1250  2147643  RISE       1
\UART_CT:BUART:tx_state_1\/main_0  macrocell18   2887   4137  2159020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2159020p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell18   1250   1250  2147643  RISE       1
\UART_CT:BUART:tx_state_2\/main_0  macrocell20   2887   4137  2159020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2159195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell25   1250   1250  2151751  RISE       1
\UART_CT:BUART:rx_state_2\/main_3  macrocell26   2711   3961  2159195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q               macrocell25   1250   1250  2151751  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_2  macrocell28   2711   3961  2159195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_3
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2159195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q        macrocell25   1250   1250  2151751  RISE       1
\UART_CT:BUART:rx_status_3\/main_3  macrocell32   2711   3961  2159195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2159203p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell25   1250   1250  2151751  RISE       1
\UART_CT:BUART:rx_state_0\/main_3  macrocell23   2704   3954  2159203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2159203p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q         macrocell25   1250   1250  2151751  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_3  macrocell24   2704   3954  2159203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2159203p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell25   1250   1250  2151751  RISE       1
\UART_CT:BUART:rx_state_3\/main_3  macrocell25   2704   3954  2159203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2159274p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell21   1250   1250  2156237  RISE       1
\UART_CT:BUART:tx_state_0\/main_5  macrocell19   2633   3883  2159274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:tx_state_1\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2159284p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2158724  RISE       1
\UART_CT:BUART:tx_state_1\/main_4               macrocell18     3683   3873  2159284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:tx_state_2\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2159284p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2158724  RISE       1
\UART_CT:BUART:tx_state_2\/main_4               macrocell20     3683   3873  2159284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:txn\/main_4
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2159305p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q  macrocell20   1250   1250  2147935  RISE       1
\UART_CT:BUART:txn\/main_4    macrocell17   2601   3851  2159305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell20   1250   1250  2147935  RISE       1
\UART_CT:BUART:tx_state_1\/main_3  macrocell18   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell20   1250   1250  2147935  RISE       1
\UART_CT:BUART:tx_state_2\/main_3  macrocell20   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:txn\/q
Path End       : \UART_CT:BUART:txn\/main_0
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2159329p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:txn\/q       macrocell17   1250   1250  2159329  RISE       1
\UART_CT:BUART:txn\/main_0  macrocell17   2578   3828  2159329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell17         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:pollcount_1\/main_4
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2159618p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell30   1250   1250  2154017  RISE       1
\UART_CT:BUART:pollcount_1\/main_4  macrocell29   2289   3539  2159618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:pollcount_0\/main_3
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2159618p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell30   1250   1250  2154017  RISE       1
\UART_CT:BUART:pollcount_0\/main_3  macrocell30   2289   3539  2159618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_1\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2160351p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2805
-------------------------------------   ---- 
End-of-path arrival time (ps)           2805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148978  RISE       1
\UART_CT:BUART:tx_state_1\/main_2               macrocell18     2615   2805  2160351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_2\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2160351p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2805
-------------------------------------   ---- 
End-of-path arrival time (ps)           2805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148978  RISE       1
\UART_CT:BUART:tx_state_2\/main_2               macrocell20     2615   2805  2160351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_status_3\/q
Path End       : \UART_CT:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_CT:BUART:sRX:RxSts\/clock
Path slack     : 2162045p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_status_3\/q       macrocell32    1250   1250  2162045  RISE       1
\UART_CT:BUART:sRX:RxSts\/status_3  statusicell2   2871   4121  2162045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

