Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/user/Desktop/ES_LAB4/example/small_ckt_tb_isim_beh.exe -prj C:/Users/user/Desktop/ES_LAB4/example/small_ckt_tb_beh.prj work.small_ckt_tb 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/user/Desktop/ES_LAB4/example/../or_1.vhd" into library work
Parsing VHDL file "C:/Users/user/Desktop/ES_LAB4/example/../and_2.vhd" into library work
Parsing VHDL file "C:/Users/user/Desktop/ES_LAB4/example/../and_1.vhd" into library work
Parsing VHDL file "C:/Users/user/Desktop/ES_LAB4/example/../small_ckt.vhd" into library work
Parsing VHDL file "C:/Users/user/Desktop/ES_LAB4/example/../small_ckt_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture dataflow of entity and_1 [and_1_default]
Compiling architecture dataflow of entity and_2 [and_2_default]
Compiling architecture dataflow of entity or_1 [or_1_default]
Compiling architecture structural of entity small_ckt [small_ckt_default]
Compiling architecture behavioral of entity small_ckt_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/user/Desktop/ES_LAB4/example/small_ckt_tb_isim_beh.exe
Fuse Memory Usage: 34588 KB
Fuse CPU Usage: 874 ms
