(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "uart_onBoard")
  (DATE "Tue Feb 26 14:15:50 2019")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "P.20131013")
  (DIVIDER /)
  (VOLTAGE 0.95)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_baud_generator_count_counter_3_uart_inst_baud_generator_count_counter_3_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:175:175)(62:175:175))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst_baud_generator_count_counter_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (25:76:76)(25:76:76))
          (PORT SRST (292:357:760)(292:357:760))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_counter_3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (170:170:507)(170:170:507))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_5_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst_baud_generator_count_counter_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (25:76:76)(25:76:76))
          (PORT SRST (292:357:760)(292:357:760))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_inst_baud_generator_Mcount_count_counter_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (3:27:27)(3:27:27))
          (PORT DI[1] (4:27:27)(4:27:27))
          (PORT DI[2] (6:29:29)(6:29:29))
          (PORT DI[3] (4:26:26)(4:26:26))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (9:22:22)(9:22:22))
          (PORT S[2] (9:22:22)(9:22:22))
          (PORT S[3] (9:21:21)(9:21:21))
          (IOPATH CYINIT CO[0] (165:536:536)(165:536:536))
          (IOPATH CYINIT CO[1] (144:494:494)(144:494:494))
          (IOPATH CYINIT CO[2] (169:592:592)(169:592:592))
          (IOPATH CYINIT CO[3] (173:580:580)(173:580:580))
          (IOPATH CYINIT O[0] (147:482:482)(147:482:482))
          (IOPATH CYINIT O[1] (175:598:598)(175:598:598))
          (IOPATH CYINIT O[2] (167:581:581)(167:581:581))
          (IOPATH CYINIT O[3] (189:640:640)(189:640:640))
          (IOPATH DI[0] CO[0] (85:329:329)(85:329:329))
          (IOPATH DI[0] CO[1] (103:396:396)(103:396:396))
          (IOPATH DI[0] CO[2] (129:474:474)(129:474:474))
          (IOPATH DI[0] CO[3] (129:456:456)(129:456:456))
          (IOPATH DI[0] O[1] (94:337:337)(94:337:337))
          (IOPATH DI[0] O[2] (122:486:486)(122:486:486))
          (IOPATH DI[0] O[3] (143:545:545)(143:545:545))
          (IOPATH DI[1] CO[1] (92:376:376)(92:376:376))
          (IOPATH DI[1] CO[2] (118:459:459)(118:459:459))
          (IOPATH DI[1] CO[3] (115:443:443)(115:443:443))
          (IOPATH DI[1] O[2] (110:471:471)(110:471:471))
          (IOPATH DI[1] O[3] (131:532:532)(131:532:532))
          (IOPATH DI[2] CO[2] (71:289:289)(71:289:289))
          (IOPATH DI[2] CO[3] (88:324:324)(88:324:324))
          (IOPATH DI[2] O[3] (98:372:372)(98:372:372))
          (IOPATH DI[3] CO[3] (88:327:327)(88:327:327))
          (IOPATH S[0] CO[0] (89:340:340)(89:340:340))
          (IOPATH S[0] CO[1] (118:433:433)(118:433:433))
          (IOPATH S[0] CO[2] (144:512:512)(144:512:512))
          (IOPATH S[0] CO[3] (142:508:508)(142:508:508))
          (IOPATH S[0] O[0] (60:223:223)(60:223:223))
          (IOPATH S[0] O[1] (96:400:400)(96:400:400))
          (IOPATH S[0] O[2] (136:523:523)(136:523:523))
          (IOPATH S[0] O[3] (156:582:582)(156:582:582))
          (IOPATH S[1] CO[1] (126:469:469)(126:469:469))
          (IOPATH S[1] CO[2] (153:548:548)(153:548:548))
          (IOPATH S[1] CO[3] (146:528:528)(146:528:528))
          (IOPATH S[1] O[1] (56:205:205)(56:205:205))
          (IOPATH S[1] O[2] (143:558:558)(143:558:558))
          (IOPATH S[1] O[3] (163:618:618)(163:618:618))
          (IOPATH S[2] CO[2] (72:292:292)(72:292:292))
          (IOPATH S[2] CO[3] (106:376:376)(106:376:376))
          (IOPATH S[2] O[2] (57:226:226)(57:226:226))
          (IOPATH S[2] O[3] (90:330:330)(90:330:330))
          (IOPATH S[3] CO[3] (106:380:380)(106:380:380))
          (IOPATH S[3] O[3] (54:227:227)(54:227:227))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_counter_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (232:232:668)(232:232:668))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_4_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst_baud_generator_count_counter_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (25:76:76)(25:76:76))
          (PORT SRST (292:357:760)(292:357:760))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_counter_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (157:157:468)(157:157:468))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_3_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_Mcount_count_counter_lut_0_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (215:215:562)(215:215:562))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cathodes_7_OBUF_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst_baud_generator_count_counter_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (25:76:76)(25:76:76))
          (PORT SRST (238:303:619)(238:303:619))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_counter_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (170:170:507)(170:170:507))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_9_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst_baud_generator_count_counter_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (25:76:76)(25:76:76))
          (PORT SRST (238:303:619)(238:303:619))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_inst_baud_generator_Mcount_count_counter_cy_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (3:27:27)(3:27:27))
          (PORT DI[1] (4:27:27)(4:27:27))
          (PORT DI[2] (6:29:29)(6:29:29))
          (PORT DI[3] (4:26:26)(4:26:26))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (9:22:22)(9:22:22))
          (PORT S[2] (9:22:22)(9:22:22))
          (PORT S[3] (9:21:21)(9:21:21))
          (IOPATH CI CO[0] (76:271:271)(76:271:271))
          (IOPATH CI CO[1] (45:157:157)(45:157:157))
          (IOPATH CI CO[2] (65:228:228)(65:228:228))
          (IOPATH CI CO[3] (39:114:114)(39:114:114))
          (IOPATH CI O[0] (55:223:223)(55:223:223))
          (IOPATH CI O[1] (90:334:334)(90:334:334))
          (IOPATH CI O[2] (65:239:239)(65:239:239))
          (IOPATH CI O[3] (90:311:311)(90:311:311))
          (IOPATH DI[0] CO[0] (85:329:329)(85:329:329))
          (IOPATH DI[0] CO[1] (103:396:396)(103:396:396))
          (IOPATH DI[0] CO[2] (129:474:474)(129:474:474))
          (IOPATH DI[0] CO[3] (129:456:456)(129:456:456))
          (IOPATH DI[0] O[1] (94:337:337)(94:337:337))
          (IOPATH DI[0] O[2] (122:486:486)(122:486:486))
          (IOPATH DI[0] O[3] (143:545:545)(143:545:545))
          (IOPATH DI[1] CO[1] (92:376:376)(92:376:376))
          (IOPATH DI[1] CO[2] (118:459:459)(118:459:459))
          (IOPATH DI[1] CO[3] (115:443:443)(115:443:443))
          (IOPATH DI[1] O[2] (110:471:471)(110:471:471))
          (IOPATH DI[1] O[3] (131:532:532)(131:532:532))
          (IOPATH DI[2] CO[2] (71:289:289)(71:289:289))
          (IOPATH DI[2] CO[3] (88:324:324)(88:324:324))
          (IOPATH DI[2] O[3] (98:372:372)(98:372:372))
          (IOPATH DI[3] CO[3] (88:327:327)(88:327:327))
          (IOPATH S[0] CO[0] (89:340:340)(89:340:340))
          (IOPATH S[0] CO[1] (118:433:433)(118:433:433))
          (IOPATH S[0] CO[2] (144:512:512)(144:512:512))
          (IOPATH S[0] CO[3] (142:508:508)(142:508:508))
          (IOPATH S[0] O[0] (60:223:223)(60:223:223))
          (IOPATH S[0] O[1] (96:400:400)(96:400:400))
          (IOPATH S[0] O[2] (136:523:523)(136:523:523))
          (IOPATH S[0] O[3] (156:582:582)(156:582:582))
          (IOPATH S[1] CO[1] (126:469:469)(126:469:469))
          (IOPATH S[1] CO[2] (153:548:548)(153:548:548))
          (IOPATH S[1] CO[3] (146:528:528)(146:528:528))
          (IOPATH S[1] O[1] (56:205:205)(56:205:205))
          (IOPATH S[1] O[2] (143:558:558)(143:558:558))
          (IOPATH S[1] O[3] (163:618:618)(163:618:618))
          (IOPATH S[2] CO[2] (72:292:292)(72:292:292))
          (IOPATH S[2] CO[3] (106:376:376)(106:376:376))
          (IOPATH S[2] O[2] (57:226:226)(57:226:226))
          (IOPATH S[2] O[3] (90:330:330)(90:330:330))
          (IOPATH S[3] CO[3] (106:380:380)(106:380:380))
          (IOPATH S[3] O[3] (54:227:227)(54:227:227))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_counter_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (232:232:668)(232:232:668))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_8_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst_baud_generator_count_counter_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (25:76:76)(25:76:76))
          (PORT SRST (238:303:619)(238:303:619))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_counter_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (231:231:667)(231:231:667))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_7_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst_baud_generator_count_counter_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (25:76:76)(25:76:76))
          (PORT SRST (238:303:619)(238:303:619))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_counter_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (168:168:505)(168:168:505))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_6_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_inst_baud_generator_Mcount_count_counter_xor_9_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (3:27:27)(3:27:27))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (9:22:22)(9:22:22))
          (IOPATH CI CO[0] (76:271:271)(76:271:271))
          (IOPATH CI CO[1] (45:157:157)(45:157:157))
          (IOPATH CI CO[2] (65:228:228)(65:228:228))
          (IOPATH CI CO[3] (39:114:114)(39:114:114))
          (IOPATH CI O[0] (55:223:223)(55:223:223))
          (IOPATH CI O[1] (90:334:334)(90:334:334))
          (IOPATH CI O[2] (65:239:239)(65:239:239))
          (IOPATH CI O[3] (90:313:313)(90:313:313))
          (IOPATH DI[0] CO[0] (85:329:329)(85:329:329))
          (IOPATH DI[0] CO[1] (103:396:396)(103:396:396))
          (IOPATH DI[0] CO[2] (129:474:474)(129:474:474))
          (IOPATH DI[0] CO[3] (129:456:456)(129:456:456))
          (IOPATH DI[0] O[1] (94:337:337)(94:337:337))
          (IOPATH DI[0] O[2] (122:486:486)(122:486:486))
          (IOPATH DI[0] O[3] (143:545:545)(143:545:545))
          (IOPATH S[0] CO[0] (89:340:340)(89:340:340))
          (IOPATH S[0] CO[1] (118:433:433)(118:433:433))
          (IOPATH S[0] CO[2] (144:512:512)(144:512:512))
          (IOPATH S[0] CO[3] (142:508:508)(142:508:508))
          (IOPATH S[0] O[0] (60:223:223)(60:223:223))
          (IOPATH S[0] O[1] (96:400:400)(96:400:400))
          (IOPATH S[0] O[2] (136:523:523)(136:523:523))
          (IOPATH S[0] O[3] (156:582:582)(156:582:582))
          (IOPATH S[1] CO[1] (126:469:469)(126:469:469))
          (IOPATH S[1] CO[2] (153:548:548)(153:548:548))
          (IOPATH S[1] CO[3] (146:528:528)(146:528:528))
          (IOPATH S[1] O[1] (56:205:205)(56:205:205))
          (IOPATH S[1] O[2] (143:558:558)(143:558:558))
          (IOPATH S[1] O[3] (163:618:618)(163:618:618))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst_baud_generator_count_counter_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (25:76:76)(25:76:76))
          (PORT SRST (222:287:606)(222:287:606))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_counter_9_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (231:231:667)(231:231:667))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_inst_baud_generator_count_counter_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (25:76:76)(25:76:76))
          (PORT SRST (222:287:606)(222:287:606))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_counter_8_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (168:168:505)(168:168:505))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_10_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_3_display_clock_divisor_instance_Mcount_clock_division_counter_cy_3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (65:182:182)(65:182:182))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_3_display_clock_divisor_instance_Mcount_clock_division_counter_cy_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (63:178:178)(63:178:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_3_display_clock_divisor_instance_Mcount_clock_division_counter_cy_3_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:179:179)(62:179:179))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_3_display_clock_divisor_instance_Mcount_clock_division_counter_cy_3_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:175:175)(62:175:175))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (149:149:445)(149:149:445))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_15_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (3:27:27)(3:27:27))
          (PORT DI[1] (4:27:27)(4:27:27))
          (PORT DI[2] (6:29:29)(6:29:29))
          (PORT DI[3] (4:26:26)(4:26:26))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (9:22:22)(9:22:22))
          (PORT S[2] (9:22:22)(9:22:22))
          (PORT S[3] (9:21:21)(9:21:21))
          (IOPATH CYINIT CO[0] (165:536:536)(165:536:536))
          (IOPATH CYINIT CO[1] (144:494:494)(144:494:494))
          (IOPATH CYINIT CO[2] (169:592:592)(169:592:592))
          (IOPATH CYINIT CO[3] (173:580:580)(173:580:580))
          (IOPATH CYINIT O[0] (147:482:482)(147:482:482))
          (IOPATH CYINIT O[1] (176:598:598)(176:598:598))
          (IOPATH CYINIT O[2] (167:584:584)(167:584:584))
          (IOPATH CYINIT O[3] (190:642:642)(190:642:642))
          (IOPATH DI[0] CO[0] (85:329:329)(85:329:329))
          (IOPATH DI[0] CO[1] (103:396:396)(103:396:396))
          (IOPATH DI[0] CO[2] (129:474:474)(129:474:474))
          (IOPATH DI[0] CO[3] (129:456:456)(129:456:456))
          (IOPATH DI[0] O[1] (94:337:337)(94:337:337))
          (IOPATH DI[0] O[2] (122:486:486)(122:486:486))
          (IOPATH DI[0] O[3] (143:545:545)(143:545:545))
          (IOPATH DI[1] CO[1] (92:376:376)(92:376:376))
          (IOPATH DI[1] CO[2] (118:459:459)(118:459:459))
          (IOPATH DI[1] CO[3] (115:443:443)(115:443:443))
          (IOPATH DI[1] O[2] (110:471:471)(110:471:471))
          (IOPATH DI[1] O[3] (131:532:532)(131:532:532))
          (IOPATH DI[2] CO[2] (71:289:289)(71:289:289))
          (IOPATH DI[2] CO[3] (88:324:324)(88:324:324))
          (IOPATH DI[2] O[3] (98:372:372)(98:372:372))
          (IOPATH DI[3] CO[3] (88:327:327)(88:327:327))
          (IOPATH S[0] CO[0] (89:340:340)(89:340:340))
          (IOPATH S[0] CO[1] (118:433:433)(118:433:433))
          (IOPATH S[0] CO[2] (144:512:512)(144:512:512))
          (IOPATH S[0] CO[3] (142:508:508)(142:508:508))
          (IOPATH S[0] O[0] (60:223:223)(60:223:223))
          (IOPATH S[0] O[1] (96:400:400)(96:400:400))
          (IOPATH S[0] O[2] (136:523:523)(136:523:523))
          (IOPATH S[0] O[3] (156:582:582)(156:582:582))
          (IOPATH S[1] CO[1] (126:469:469)(126:469:469))
          (IOPATH S[1] CO[2] (153:548:548)(153:548:548))
          (IOPATH S[1] CO[3] (146:528:528)(146:528:528))
          (IOPATH S[1] O[1] (56:205:205)(56:205:205))
          (IOPATH S[1] O[2] (143:558:558)(143:558:558))
          (IOPATH S[1] O[3] (163:618:618)(163:618:618))
          (IOPATH S[2] CO[2] (72:292:292)(72:292:292))
          (IOPATH S[2] CO[3] (106:376:376)(106:376:376))
          (IOPATH S[2] O[2] (57:226:226)(57:226:226))
          (IOPATH S[2] O[3] (90:330:330)(90:330:330))
          (IOPATH S[3] CO[3] (106:380:380)(106:380:380))
          (IOPATH S[3] O[3] (54:227:227)(54:227:227))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (171:171:481)(171:171:481))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_14_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (110:110:292)(110:110:292))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_13_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_lut_0_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (169:169:435)(169:169:435))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE cathodes_7_OBUF_1_2_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_7_display_clock_divisor_instance_Mcount_clock_division_counter_cy_7_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (65:182:182)(65:182:182))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_7_display_clock_divisor_instance_Mcount_clock_division_counter_cy_7_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (63:178:178)(63:178:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_7_display_clock_divisor_instance_Mcount_clock_division_counter_cy_7_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:179:179)(62:179:179))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_7_display_clock_divisor_instance_Mcount_clock_division_counter_cy_7_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:175:175)(62:175:175))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (164:164:437)(164:164:437))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_19_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (3:27:27)(3:27:27))
          (PORT DI[1] (4:27:27)(4:27:27))
          (PORT DI[2] (6:29:29)(6:29:29))
          (PORT DI[3] (4:26:26)(4:26:26))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (9:22:22)(9:22:22))
          (PORT S[2] (9:22:22)(9:22:22))
          (PORT S[3] (9:21:21)(9:21:21))
          (IOPATH CI CO[0] (76:271:271)(76:271:271))
          (IOPATH CI CO[1] (45:157:157)(45:157:157))
          (IOPATH CI CO[2] (65:228:228)(65:228:228))
          (IOPATH CI CO[3] (39:114:114)(39:114:114))
          (IOPATH CI O[0] (54:222:222)(54:222:222))
          (IOPATH CI O[1] (91:334:334)(91:334:334))
          (IOPATH CI O[2] (65:239:239)(65:239:239))
          (IOPATH CI O[3] (90:313:313)(90:313:313))
          (IOPATH DI[0] CO[0] (85:329:329)(85:329:329))
          (IOPATH DI[0] CO[1] (103:396:396)(103:396:396))
          (IOPATH DI[0] CO[2] (129:474:474)(129:474:474))
          (IOPATH DI[0] CO[3] (129:456:456)(129:456:456))
          (IOPATH DI[0] O[1] (94:337:337)(94:337:337))
          (IOPATH DI[0] O[2] (122:486:486)(122:486:486))
          (IOPATH DI[0] O[3] (143:545:545)(143:545:545))
          (IOPATH DI[1] CO[1] (92:376:376)(92:376:376))
          (IOPATH DI[1] CO[2] (118:459:459)(118:459:459))
          (IOPATH DI[1] CO[3] (115:443:443)(115:443:443))
          (IOPATH DI[1] O[2] (110:471:471)(110:471:471))
          (IOPATH DI[1] O[3] (131:532:532)(131:532:532))
          (IOPATH DI[2] CO[2] (71:289:289)(71:289:289))
          (IOPATH DI[2] CO[3] (88:324:324)(88:324:324))
          (IOPATH DI[2] O[3] (98:372:372)(98:372:372))
          (IOPATH DI[3] CO[3] (88:327:327)(88:327:327))
          (IOPATH S[0] CO[0] (89:340:340)(89:340:340))
          (IOPATH S[0] CO[1] (118:433:433)(118:433:433))
          (IOPATH S[0] CO[2] (144:512:512)(144:512:512))
          (IOPATH S[0] CO[3] (142:508:508)(142:508:508))
          (IOPATH S[0] O[0] (60:223:223)(60:223:223))
          (IOPATH S[0] O[1] (96:400:400)(96:400:400))
          (IOPATH S[0] O[2] (136:523:523)(136:523:523))
          (IOPATH S[0] O[3] (156:582:582)(156:582:582))
          (IOPATH S[1] CO[1] (126:469:469)(126:469:469))
          (IOPATH S[1] CO[2] (153:548:548)(153:548:548))
          (IOPATH S[1] CO[3] (146:528:528)(146:528:528))
          (IOPATH S[1] O[1] (56:205:205)(56:205:205))
          (IOPATH S[1] O[2] (143:558:558)(143:558:558))
          (IOPATH S[1] O[3] (163:618:618)(163:618:618))
          (IOPATH S[2] CO[2] (72:292:292)(72:292:292))
          (IOPATH S[2] CO[3] (106:376:376)(106:376:376))
          (IOPATH S[2] O[2] (57:226:226)(57:226:226))
          (IOPATH S[2] O[3] (90:330:330)(90:330:330))
          (IOPATH S[3] CO[3] (106:380:380)(106:380:380))
          (IOPATH S[3] O[3] (54:227:227)(54:227:227))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (171:171:481)(171:171:481))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_18_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (164:164:433)(164:164:433))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_17_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (214:214:599)(214:214:599))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_16_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_11_display_clock_divisor_instance_Mcount_clock_division_counter_cy_11_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (65:182:182)(65:182:182))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_11_display_clock_divisor_instance_Mcount_clock_division_counter_cy_11_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (63:178:178)(63:178:178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_11_display_clock_divisor_instance_Mcount_clock_division_counter_cy_11_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:179:179)(62:179:179))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_11_display_clock_divisor_instance_Mcount_clock_division_counter_cy_11_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:175:175)(62:175:175))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_11_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (198:198:471)(198:198:471))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_23_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_cy_11_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (3:27:27)(3:27:27))
          (PORT DI[1] (4:27:27)(4:27:27))
          (PORT DI[2] (6:29:29)(6:29:29))
          (PORT DI[3] (4:26:26)(4:26:26))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (9:22:22)(9:22:22))
          (PORT S[2] (9:22:22)(9:22:22))
          (PORT S[3] (9:21:21)(9:21:21))
          (IOPATH CI CO[0] (76:271:271)(76:271:271))
          (IOPATH CI CO[1] (45:157:157)(45:157:157))
          (IOPATH CI CO[2] (65:228:228)(65:228:228))
          (IOPATH CI CO[3] (39:114:114)(39:114:114))
          (IOPATH CI O[0] (54:222:222)(54:222:222))
          (IOPATH CI O[1] (91:334:334)(91:334:334))
          (IOPATH CI O[2] (65:239:239)(65:239:239))
          (IOPATH CI O[3] (90:313:313)(90:313:313))
          (IOPATH DI[0] CO[0] (85:329:329)(85:329:329))
          (IOPATH DI[0] CO[1] (103:396:396)(103:396:396))
          (IOPATH DI[0] CO[2] (129:474:474)(129:474:474))
          (IOPATH DI[0] CO[3] (129:456:456)(129:456:456))
          (IOPATH DI[0] O[1] (94:337:337)(94:337:337))
          (IOPATH DI[0] O[2] (122:486:486)(122:486:486))
          (IOPATH DI[0] O[3] (143:545:545)(143:545:545))
          (IOPATH DI[1] CO[1] (92:376:376)(92:376:376))
          (IOPATH DI[1] CO[2] (118:459:459)(118:459:459))
          (IOPATH DI[1] CO[3] (115:443:443)(115:443:443))
          (IOPATH DI[1] O[2] (110:471:471)(110:471:471))
          (IOPATH DI[1] O[3] (131:532:532)(131:532:532))
          (IOPATH DI[2] CO[2] (71:289:289)(71:289:289))
          (IOPATH DI[2] CO[3] (88:324:324)(88:324:324))
          (IOPATH DI[2] O[3] (98:372:372)(98:372:372))
          (IOPATH DI[3] CO[3] (88:327:327)(88:327:327))
          (IOPATH S[0] CO[0] (89:340:340)(89:340:340))
          (IOPATH S[0] CO[1] (118:433:433)(118:433:433))
          (IOPATH S[0] CO[2] (144:512:512)(144:512:512))
          (IOPATH S[0] CO[3] (142:508:508)(142:508:508))
          (IOPATH S[0] O[0] (60:223:223)(60:223:223))
          (IOPATH S[0] O[1] (96:400:400)(96:400:400))
          (IOPATH S[0] O[2] (136:523:523)(136:523:523))
          (IOPATH S[0] O[3] (156:582:582)(156:582:582))
          (IOPATH S[1] CO[1] (126:469:469)(126:469:469))
          (IOPATH S[1] CO[2] (153:548:548)(153:548:548))
          (IOPATH S[1] CO[3] (146:528:528)(146:528:528))
          (IOPATH S[1] O[1] (56:205:205)(56:205:205))
          (IOPATH S[1] O[2] (143:558:558)(143:558:558))
          (IOPATH S[1] O[3] (163:618:618)(163:618:618))
          (IOPATH S[2] CO[2] (72:292:292)(72:292:292))
          (IOPATH S[2] CO[3] (106:376:376)(106:376:376))
          (IOPATH S[2] O[2] (57:226:226)(57:226:226))
          (IOPATH S[2] O[3] (90:330:330)(90:330:330))
          (IOPATH S[3] CO[3] (106:380:380)(106:380:380))
          (IOPATH S[3] O[3] (54:227:227)(54:227:227))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_10_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (171:171:481)(171:171:481))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_22_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_9_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (164:164:433)(164:164:433))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_21_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_8_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (220:220:615)(220:220:615))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_20_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE rx_empty_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1268:3568:3568)(1268:3568:3568))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1276:3576:3576)(1276:3576:3576))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1235:3535:3535)(1235:3535:3535))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1255:3554:3554)(1255:3554:3554))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1235:3535:3535)(1235:3535:3535))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1193:3492:3492)(1193:3492:3492))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1274:3573:3573)(1274:3573:3573))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1250:3549:3549)(1250:3549:3549))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1252:3551:3551)(1252:3551:3551))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1233:3533:3533)(1233:3533:3533))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1250:3549:3549)(1250:3549:3549))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1260:3560:3560)(1260:3560:3560))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1251:3551:3551)(1251:3551:3551))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE rx_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (257:1490:1490)(257:1490:1490))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1237:3536:3536)(1237:3536:3536))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1218:3517:3517)(1218:3517:3517))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE cathodes_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1239:3538:3538)(1239:3538:3538))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE anodes_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1253:3552:3552)(1253:3552:3552))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE tx_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1255:3554:3554)(1255:3554:3554))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE tx_full_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1270:3569:3569)(1270:3569:3569))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_BUFGP_IBUFG)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (250:1482:1482)(250:1482:1482))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE rx_empty_OBUF_rx_empty_OBUF_OQ_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (100:1156:1156)(100:1156:1156))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE uart_inst_rx_empty1_INV_0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clock_BUFGP_BUFG)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (26:96:96)(26:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:106:106)(38:106:106))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_41)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (268:268:617)(268:268:617))
          (PORT ADR1 (407:407:1014)(407:407:1014))
          (PORT ADR2 (275:275:741)(275:275:741))
          (PORT ADR3 (248:248:637)(248:248:637))
          (PORT ADR5 (169:169:450)(169:169:450))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (268:268:618)(268:268:618))
          (PORT ADR1 (407:407:1012)(407:407:1012))
          (PORT ADR2 (276:276:746)(276:276:746))
          (PORT ADR3 (247:247:634)(247:247:634))
          (PORT ADR5 (172:172:494)(172:172:494))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (334:334:809)(334:334:809))
          (PORT ADR0 (416:416:1032)(416:416:1032))
          (PORT ADR2 (327:327:882)(327:327:882))
          (PORT ADR3 (225:225:608)(225:225:608))
          (PORT ADR5 (108:108:296)(108:108:296))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_14)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (347:347:848)(347:347:848))
          (PORT ADR5 (238:238:510)(238:238:510))
          (PORT ADR1 (328:328:851)(328:328:851))
          (PORT ADR0 (332:332:869)(332:332:869))
          (PORT ADR4 (349:349:720)(349:349:720))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_clock_out_temp_display_clock_divisor_instance_clock_out_temp_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (53:173:173)(53:173:173))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_out_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_PWR_17_o_clock_division_counter_13_equal_1_o_13_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (252:252:628)(252:252:628))
          (PORT ADR1 (404:404:1051)(404:404:1051))
          (PORT ADR0 (267:267:711)(267:267:711))
          (PORT ADR2 (268:268:695)(268:268:695))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (175:175:549)(175:175:549))
          (PORT ADR3 (252:252:628)(252:252:628))
          (PORT ADR1 (404:404:1051)(404:404:1051))
          (PORT ADR0 (267:267:711)(267:267:711))
          (PORT ADR2 (268:268:695)(268:268:695))
          (IOPATH ADR4 O (51:120:120)(51:120:120))
          (IOPATH ADR3 O (45:153:153)(45:153:153))
          (IOPATH ADR1 O (43:154:154)(43:154:154))
          (IOPATH ADR0 O (44:154:154)(44:154:154))
          (IOPATH ADR2 O (42:153:153)(42:153:153))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (22:64:64)(22:64:64))
          (IOPATH CLK O (99:303:303)(99:303:303))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_PWR_17_o_clock_division_counter_13_equal_1_o_13_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (117:117:303)(117:117:303))
          (PORT ADR3 (202:202:584)(202:202:584))
          (PORT ADR4 (156:156:422)(156:156:422))
          (PORT ADR0 (283:283:817)(283:283:817))
          (PORT ADR2 (286:286:795)(286:286:795))
          (PORT ADR1 (290:290:810)(290:290:810))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_PWR_17_o_clock_division_counter_13_equal_1_o_13_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (421:421:915)(421:421:915))
          (PORT ADR1 (287:287:810)(287:287:810))
          (PORT ADR0 (289:289:826)(289:289:826))
          (PORT ADR5 (117:117:307)(117:117:307))
          (PORT ADR2 (223:223:646)(223:223:646))
          (PORT ADR4 (101:101:280)(101:101:280))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:106:106)(38:106:106))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_81)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (288:288:635)(288:288:635))
          (PORT ADR1 (358:358:883)(358:358:883))
          (PORT ADR2 (290:290:709)(290:290:709))
          (PORT ADR3 (513:513:1087)(513:513:1087))
          (PORT ADR5 (116:116:347)(116:116:347))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_71)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (288:288:636)(288:288:636))
          (PORT ADR1 (358:358:881)(358:358:881))
          (PORT ADR3 (522:522:1113)(522:522:1113))
          (PORT ADR2 (535:535:1154)(535:535:1154))
          (PORT ADR5 (111:111:297)(111:111:297))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_61)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (426:426:1040)(426:426:1040))
          (PORT ADR5 (188:188:376)(188:188:376))
          (PORT ADR2 (491:491:1041)(491:491:1041))
          (PORT ADR3 (316:316:827)(316:316:827))
          (PORT ADR4 (143:143:411)(143:143:411))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (427:427:1038)(427:427:1038))
          (PORT ADR5 (189:189:379)(189:189:379))
          (PORT ADR2 (489:489:1036)(489:489:1036))
          (PORT ADR3 (316:316:829)(316:316:829))
          (PORT ADR4 (150:150:458)(150:150:458))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:106:106)(38:106:106))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_121)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (224:224:533)(224:224:533))
          (PORT ADR3 (340:340:805)(340:340:805))
          (PORT ADR0 (528:528:1168)(528:528:1168))
          (PORT ADR2 (344:344:849)(344:344:849))
          (PORT ADR5 (116:116:347)(116:116:347))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (527:527:1163)(527:527:1163))
          (PORT ADR3 (339:339:802)(339:339:802))
          (PORT ADR4 (224:224:534)(224:224:534))
          (PORT ADR2 (345:345:854)(345:345:854))
          (PORT ADR5 (111:111:297)(111:111:297))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_101)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (169:169:399)(169:169:399))
          (PORT ADR0 (362:362:938)(362:362:938))
          (PORT ADR2 (290:290:712)(290:290:712))
          (PORT ADR3 (259:259:637)(259:259:637))
          (PORT ADR4 (143:143:411)(143:143:411))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_91)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (170:170:402)(170:170:402))
          (PORT ADR0 (363:363:936)(363:363:936))
          (PORT ADR2 (288:288:707)(288:288:707))
          (PORT ADR3 (259:259:639)(259:259:639))
          (PORT ADR4 (150:150:458)(150:150:458))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE anodes_2_OBUF_anodes_2_OBUF_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (67:208:208)(67:208:208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE anodes_2_OBUF_anodes_2_OBUF_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:202:202)(62:202:202))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_anodes_instance_anodes_2_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (450:450:1098)(450:450:1098))
          (PORT ADR3 (423:423:1018)(423:423:1018))
          (PORT ADR2 (391:391:936)(391:391:936))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display_anodes_instance_anodes_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (450:450:1098)(450:450:1098))
          (PORT ADR3 (423:423:1018)(423:423:1018))
          (PORT ADR2 (391:391:936)(391:391:936))
          (IOPATH ADR1 O (43:150:150)(43:150:150))
          (IOPATH ADR3 O (44:149:149)(44:149:149))
          (IOPATH ADR2 O (42:149:149)(42:149:149))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_anodes_instance_anodes_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (370:370:843)(370:370:843))
          (PORT ADR0 (507:507:1250)(507:507:1250))
          (PORT ADR1 (449:449:1096)(449:449:1096))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display_anodes_instance_anodes_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (370:370:843)(370:370:843))
          (PORT ADR0 (507:507:1250)(507:507:1250))
          (PORT ADR1 (449:449:1096)(449:449:1096))
          (IOPATH ADR4 O (48:118:118)(48:118:118))
          (IOPATH ADR0 O (44:152:152)(44:152:152))
          (IOPATH ADR1 O (44:152:152)(44:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE anodes_0_OBUF_anodes_0_OBUF_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (67:208:208)(67:208:208))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_anodes_instance_anodes_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (586:586:1433)(586:586:1433))
          (PORT ADR2 (536:536:1271)(536:536:1271))
          (PORT ADR4 (450:450:1035)(450:450:1035))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display_anodes_instance_anodes_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (586:586:1433)(586:586:1433))
          (PORT ADR2 (536:536:1271)(536:536:1271))
          (PORT ADR4 (450:450:1035)(450:450:1035))
          (IOPATH ADR0 O (44:149:149)(44:149:149))
          (IOPATH ADR2 O (42:149:149)(42:149:149))
          (IOPATH ADR4 O (49:117:117)(49:117:117))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_13_display_clock_divisor_instance_clock_division_counter_13_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:179:179)(62:179:179))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_13_display_clock_divisor_instance_clock_division_counter_13_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:175:175)(62:175:175))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:106:106)(38:106:106))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_eqn_131)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (339:339:906)(339:339:906))
          (PORT ADR3 (184:184:480)(184:184:480))
          (PORT ADR2 (361:361:867)(361:361:867))
          (PORT ADR5 (244:244:557)(244:244:557))
          (PORT ADR4 (103:103:283)(103:103:283))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE display_clock_divisor_instance_Mcount_clock_division_counter_xor_13_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (3:27:27)(3:27:27))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (9:22:22)(9:22:22))
          (IOPATH CI CO[0] (76:271:271)(76:271:271))
          (IOPATH CI CO[1] (45:157:157)(45:157:157))
          (IOPATH CI CO[2] (65:228:228)(65:228:228))
          (IOPATH CI CO[3] (39:114:114)(39:114:114))
          (IOPATH CI O[0] (54:222:222)(54:222:222))
          (IOPATH CI O[1] (91:334:334)(91:334:334))
          (IOPATH CI O[2] (65:239:239)(65:239:239))
          (IOPATH CI O[3] (90:313:313)(90:313:313))
          (IOPATH DI[0] CO[0] (85:329:329)(85:329:329))
          (IOPATH DI[0] CO[1] (103:396:396)(103:396:396))
          (IOPATH DI[0] CO[2] (129:474:474)(129:474:474))
          (IOPATH DI[0] CO[3] (129:456:456)(129:456:456))
          (IOPATH DI[0] O[1] (94:337:337)(94:337:337))
          (IOPATH DI[0] O[2] (122:486:486)(122:486:486))
          (IOPATH DI[0] O[3] (143:545:545)(143:545:545))
          (IOPATH S[0] CO[0] (89:340:340)(89:340:340))
          (IOPATH S[0] CO[1] (118:433:433)(118:433:433))
          (IOPATH S[0] CO[2] (144:512:512)(144:512:512))
          (IOPATH S[0] CO[3] (142:508:508)(142:508:508))
          (IOPATH S[0] O[0] (60:223:223)(60:223:223))
          (IOPATH S[0] O[1] (96:400:400)(96:400:400))
          (IOPATH S[0] O[2] (136:523:523)(136:523:523))
          (IOPATH S[0] O[3] (156:582:582)(156:582:582))
          (IOPATH S[1] CO[1] (126:469:469)(126:469:469))
          (IOPATH S[1] CO[2] (153:548:548)(153:548:548))
          (IOPATH S[1] CO[3] (146:528:528)(146:528:528))
          (IOPATH S[1] O[1] (56:205:205)(56:205:205))
          (IOPATH S[1] O[2] (143:558:558)(143:558:558))
          (IOPATH S[1] O[3] (163:618:618)(163:618:618))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_13_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (294:294:816)(294:294:816))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_clock_divisor_instance_clock_division_counter_12_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (266:266:710)(266:266:710))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_inv1_24_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE display_counter_mod4_COUNTS_temp_2_display_counter_mod4_COUNTS_temp_2_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (65:203:203)(65:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE display_counter_mod4_COUNTS_temp_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (26:90:90)(26:90:90))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_cathodes_instance_Mmux_nibble_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (274:274:699)(274:274:699))
          (PORT ADR4 (234:234:543)(234:234:543))
          (PORT ADR0 (880:880:2126)(880:880:2126))
          (PORT ADR2 (235:235:572)(235:235:572))
          (PORT ADR1 (724:724:1874)(724:724:1874))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display_counter_mod4_Mcount_count_counter_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (274:274:699)(274:274:699))
          (PORT ADR4 (234:234:543)(234:234:543))
          (PORT ADR2 (235:235:572)(235:235:572))
          (IOPATH ADR3 O (44:149:149)(44:149:149))
          (IOPATH ADR4 O (49:117:117)(49:117:117))
          (IOPATH ADR2 O (42:149:149)(42:149:149))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_cathodes_instance_Mram_cathodes_for_digit51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (236:236:681)(236:236:681))
          (PORT ADR1 (304:304:869)(304:304:869))
          (PORT ADR0 (299:299:847)(299:299:847))
          (PORT ADR4 (105:105:286)(105:105:286))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display_cathodes_instance_Mram_cathodes_for_digit21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (236:236:681)(236:236:681))
          (PORT ADR1 (304:304:869)(304:304:869))
          (PORT ADR0 (299:299:847)(299:299:847))
          (PORT ADR4 (105:105:286)(105:105:286))
          (IOPATH ADR2 O (42:153:153)(42:153:153))
          (IOPATH ADR1 O (43:154:154)(43:154:154))
          (IOPATH ADR0 O (44:154:154)(44:154:154))
          (IOPATH ADR4 O (51:120:120)(51:120:120))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE display_counter_mod4_COUNTS_temp_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (26:91:91)(26:91:91))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_cathodes_instance_Mmux_nibble_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (267:267:649)(267:267:649))
          (PORT ADR4 (228:228:497)(228:228:497))
          (PORT ADR2 (760:760:1871)(760:760:1871))
          (PORT ADR1 (295:295:731)(295:295:731))
          (PORT ADR0 (823:823:2000)(823:823:2000))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display_counter_mod4_Mcount_count_counter_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (228:228:497)(228:228:497))
          (PORT ADR1 (295:295:731)(295:295:731))
          (IOPATH ADR4 O (49:119:119)(49:119:119))
          (IOPATH ADR1 O (43:152:152)(43:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE display_counter_mod4_COUNTS_temp_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:428:428)(-25:-60:-60))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_counter_mod4_Mcount_count_counter1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (196:196:386)(196:196:386))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE cathodes_0_OBUF_cathodes_0_OBUF_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (67:208:208)(67:208:208))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_cathodes_instance_Mram_cathodes_for_digit11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (300:300:852)(300:300:852))
          (PORT ADR3 (221:221:646)(221:221:646))
          (PORT ADR2 (181:181:518)(181:181:518))
          (PORT ADR4 (172:172:456)(172:172:456))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display_cathodes_instance_Mram_cathodes_for_digit31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (300:300:852)(300:300:852))
          (PORT ADR3 (221:221:646)(221:221:646))
          (PORT ADR2 (181:181:518)(181:181:518))
          (PORT ADR4 (172:172:456)(172:172:456))
          (IOPATH ADR0 O (44:149:149)(44:149:149))
          (IOPATH ADR3 O (44:149:149)(44:149:149))
          (IOPATH ADR2 O (42:149:149)(42:149:149))
          (IOPATH ADR4 O (49:117:117)(49:117:117))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_cathodes_instance_Mram_cathodes_for_digit111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (353:353:991)(353:353:991))
          (PORT ADR3 (219:219:615)(219:219:615))
          (PORT ADR1 (338:338:958)(338:338:958))
          (PORT ADR4 (116:116:311)(116:116:311))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_cathodes_instance_Mmux_nibble_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (283:283:730)(283:283:730))
          (PORT ADR5 (177:177:374)(177:177:374))
          (PORT ADR0 (365:365:904)(365:365:904))
          (PORT ADR4 (647:647:1459)(647:647:1459))
          (PORT ADR1 (770:770:1861)(770:770:1861))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE cathodes_6_OBUF_cathodes_6_OBUF_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (73:224:224)(73:224:224))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_cathodes_instance_Mram_cathodes_for_digit61)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (285:285:818)(285:285:818))
          (PORT ADR0 (300:300:851)(300:300:851))
          (PORT ADR2 (243:243:685)(243:243:685))
          (PORT ADR4 (116:116:311)(116:116:311))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display_cathodes_instance_Mram_cathodes_for_digit41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (285:285:818)(285:285:818))
          (PORT ADR0 (300:300:851)(300:300:851))
          (PORT ADR2 (243:243:685)(243:243:685))
          (PORT ADR4 (116:116:311)(116:116:311))
          (IOPATH ADR1 O (44:152:152)(44:152:152))
          (IOPATH ADR0 O (45:152:152)(45:152:152))
          (IOPATH ADR2 O (43:150:150)(43:150:150))
          (IOPATH ADR4 O (48:117:117)(48:117:117))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_cathodes_instance_Mmux_nibble_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (263:263:626)(263:263:626))
          (PORT ADR1 (345:345:871)(345:345:871))
          (PORT ADR5 (193:193:390)(193:193:390))
          (PORT ADR2 (757:757:1805)(757:757:1805))
          (PORT ADR0 (781:781:1871)(781:781:1871))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE anodes_6_OBUF_anodes_6_OBUF_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:202:202)(62:202:202))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE display_anodes_instance_anodes_6_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (398:398:1024)(398:398:1024))
          (PORT ADR2 (563:563:1104)(563:563:1104))
          (PORT ADR0 (401:401:1031)(401:401:1031))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE display_anodes_instance_anodes_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (398:398:1024)(398:398:1024))
          (PORT ADR2 (563:563:1104)(563:563:1104))
          (PORT ADR0 (401:401:1031)(401:401:1031))
          (IOPATH ADR1 O (44:152:152)(44:152:152))
          (IOPATH ADR2 O (42:150:150)(42:150:150))
          (IOPATH ADR0 O (44:152:152)(44:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_input_buffer_buf_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (563:708:1450)(563:708:1450))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (96:214:214)(96:214:214))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_input_buffer_buf_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (563:708:1450)(563:708:1450))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (96:214:214)(96:214:214))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_input_buffer_buf_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (563:708:1450)(563:708:1450))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (107:231:231)(107:231:231))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_input_buffer_buf_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (563:708:1450)(563:708:1450))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (100:217:217)(100:217:217))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_input_buffer_buf_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (513:658:1357)(513:658:1357))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (96:214:214)(96:214:214))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_input_buffer_buf_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (513:658:1357)(513:658:1357))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (96:214:214)(96:214:214))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_input_buffer_buf_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (513:658:1357)(513:658:1357))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (107:231:231)(107:231:231))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_input_buffer_buf_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (513:658:1357)(513:658:1357))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (100:217:217)(100:217:217))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_output_buffer_buf_reg_3_uart_inst_output_buffer_buf_reg_3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (53:174:174)(53:174:174))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_output_buffer_buf_reg_3_uart_inst_output_buffer_buf_reg_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (53:172:172)(53:172:172))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_output_buffer_buf_reg_3_uart_inst_output_buffer_buf_reg_3_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:177:177)(54:177:177))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_output_buffer_buf_reg_3_uart_inst_output_buffer_buf_reg_3_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (53:171:171)(53:171:171))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_output_buffer_buf_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (314:459:886)(314:459:886))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (96:214:214)(96:214:214))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (310:310:823)(310:310:823))
          (IOPATH ADR4 O (49:119:119)(49:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_output_buffer_buf_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (314:459:886)(314:459:886))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (23:68:68)(23:68:68))
          (IOPATH CLK O (102:322:322)(102:322:322))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-37:-60:-60)(97:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-37:-60:-60)(97:241:241))
        (RECREM(negedge RST) (posedge CLK) (139:389:389)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_output_buffer_buf_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (314:459:886)(314:459:886))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (96:214:214)(96:214:214))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (412:412:1167)(412:412:1167))
          (IOPATH ADR0 O (44:153:153)(44:153:153))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_output_buffer_buf_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (314:459:886)(314:459:886))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (23:68:68)(23:68:68))
          (IOPATH CLK O (102:322:322)(102:322:322))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-37:-60:-60)(97:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-37:-60:-60)(97:241:241))
        (RECREM(negedge RST) (posedge CLK) (139:389:389)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_output_buffer_buf_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (314:459:886)(314:459:886))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (107:231:231)(107:231:231))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (347:347:828)(347:347:828))
          (IOPATH ADR4 O (48:117:117)(48:117:117))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_output_buffer_buf_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (314:459:886)(314:459:886))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (23:68:68)(23:68:68))
          (IOPATH CLK O (102:322:322)(102:322:322))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-37:-60:-60)(97:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-37:-60:-60)(97:241:241))
        (RECREM(negedge RST) (posedge CLK) (139:389:389)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_output_buffer_buf_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (314:459:886)(314:459:886))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (100:217:217)(100:217:217))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (243:243:642)(243:243:642))
          (IOPATH ADR4 O (48:116:116)(48:116:116))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_output_buffer_buf_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (314:459:886)(314:459:886))
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (23:68:68)(23:68:68))
          (IOPATH CLK O (102:322:322)(102:322:322))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(posedge I) (posedge CLK) (-37:-60:-60)(97:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-37:-60:-60)(97:241:241))
        (RECREM(negedge RST) (posedge CLK) (139:389:389)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_current_state_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_current_state_FSM_FFd2_In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (307:307:782)(307:307:782))
          (PORT ADR2 (336:336:911)(336:336:911))
          (PORT ADR4 (288:288:694)(288:288:694))
          (PORT ADR1 (270:270:704)(270:270:704))
          (PORT ADR3 (369:369:956)(369:369:956))
          (PORT ADR0 (1685:1685:4088)(1685:1685:4088))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_rx_inst_current_state_FSM_FFd1_uart_inst_uart_rx_inst_current_state_FSM_FFd1_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (66:204:204)(66:204:204))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_current_state_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (46:156:156)(46:156:156))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (118:362:362)(118:362:362))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(negedge I) (posedge CLK) (-36:-60:-60)(102:262:262))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-5:-5))
        (RECREM(negedge RST) (posedge CLK) (113:347:347)(-93:-232:-232))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_current_state_FSM_FFd1_In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (385:385:992)(385:385:992))
          (PORT ADR4 (309:309:760)(309:309:760))
          (PORT ADR2 (232:232:590)(232:232:590))
          (PORT ADR3 (392:392:967)(392:392:967))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_n0131_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (385:385:992)(385:385:992))
          (PORT ADR4 (309:309:760)(309:309:760))
          (PORT ADR2 (232:232:590)(232:232:590))
          (PORT ADR3 (392:392:967)(392:392:967))
          (IOPATH ADR1 O (44:146:146)(44:146:146))
          (IOPATH ADR4 O (48:116:116)(48:116:116))
          (IOPATH ADR2 O (43:148:148)(43:148:148))
          (IOPATH ADR3 O (46:150:150)(46:150:150))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_input_buffer_flag_reg)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:106:106)(38:106:106))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_input_buffer_flag_reg_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (809:809:1733)(809:809:1733))
          (PORT ADR5 (396:396:781)(396:396:781))
          (PORT ADR3 (502:502:1100)(502:502:1100))
          (PORT ADR0 (333:333:867)(333:333:867))
          (PORT ADR1 (586:586:1281)(586:586:1281))
          (PORT ADR2 (754:754:1850)(754:754:1850))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_output_buffer_flag_reg)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:106:106)(38:106:106))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_output_buffer_flag_reg_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (601:601:1486)(601:601:1486))
          (PORT ADR2 (414:414:1028)(414:414:1028))
          (PORT ADR1 (322:322:847)(322:322:847))
          (PORT ADR0 (294:294:828)(294:294:828))
          (PORT ADR3 (388:388:984)(388:388:984))
          (PORT ADR5 (274:274:640)(274:274:640))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_6_uart_inst_uart_rx_inst_received_bits_6_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (53:175:175)(53:175:175))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_6_uart_inst_uart_rx_inst_received_bits_6_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (53:173:173)(53:173:173))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_6_uart_inst_uart_rx_inst_received_bits_6_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (53:172:172)(53:172:172))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_6_uart_inst_uart_rx_inst_received_bits_6_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:175:175)(54:175:175))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (162:308:571)(162:308:571))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:106:106)(38:106:106))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_received_bits_next71)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (292:292:740)(292:292:740))
          (PORT ADR4 (164:164:473)(164:164:473))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_received_bits_next81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1868:1868:4499)(1868:1868:4499))
          (PORT ADR0 (292:292:740)(292:292:740))
          (IOPATH ADR2 O (42:149:149)(42:149:149))
          (IOPATH ADR0 O (44:149:149)(44:149:149))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (162:308:571)(162:308:571))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (22:64:64)(22:64:64))
          (IOPATH CLK O (99:303:303)(99:303:303))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (162:308:571)(162:308:571))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_received_bits_next51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (291:291:735)(291:291:735))
          (PORT ADR4 (158:158:426)(158:158:426))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_received_bits_next61)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (173:173:514)(173:173:514))
          (PORT ADR0 (291:291:735)(291:291:735))
          (IOPATH ADR2 O (42:153:153)(42:153:153))
          (IOPATH ADR0 O (44:154:154)(44:154:154))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (162:308:571)(162:308:571))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (22:64:64)(22:64:64))
          (IOPATH CLK O (99:303:303)(99:303:303))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (162:308:571)(162:308:571))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_received_bits_next31)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (152:152:334)(152:152:334))
          (PORT ADR0 (242:242:689)(242:242:689))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_received_bits_next41)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (230:230:663)(230:230:663))
          (PORT ADR4 (152:152:334)(152:152:334))
          (IOPATH ADR2 O (43:152:152)(43:152:152))
          (IOPATH ADR4 O (49:119:119)(49:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (162:308:571)(162:308:571))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (22:64:64)(22:64:64))
          (IOPATH CLK O (99:303:303)(99:303:303))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (162:308:571)(162:308:571))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_received_bits_next11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (151:151:330)(151:151:330))
          (PORT ADR2 (265:265:792)(265:265:792))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_received_bits_next21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (231:231:668)(231:231:668))
          (PORT ADR4 (151:151:330)(151:151:330))
          (IOPATH ADR1 O (44:152:152)(44:152:152))
          (IOPATH ADR4 O (48:118:118)(48:118:118))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_received_bits_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (162:308:571)(162:308:571))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (22:64:64)(22:64:64))
          (IOPATH CLK O (99:303:303)(99:303:303))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_tick_count_next4_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (169:169:467)(169:169:467))
          (PORT ADR1 (304:304:827)(304:304:827))
          (PORT ADR4 (186:186:451)(186:186:451))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_tx_inst_n0122_inv_uart_inst_uart_tx_inst_n0122_inv_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:202:202)(62:202:202))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_n0122_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (335:335:858)(335:335:858))
          (PORT ADR0 (531:531:1340)(531:531:1340))
          (PORT ADR2 (454:454:980)(454:454:980))
          (PORT ADR3 (613:613:1474)(613:613:1474))
          (PORT ADR4 (220:220:485)(220:220:485))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_tick_count_next2111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (335:335:858)(335:335:858))
          (PORT ADR0 (531:531:1340)(531:531:1340))
          (IOPATH ADR1 O (44:152:152)(44:152:152))
          (IOPATH ADR0 O (44:152:152)(44:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_6_uart_inst_uart_tx_inst_send_bits_6_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (53:175:175)(53:175:175))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_6_uart_inst_uart_tx_inst_send_bits_6_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (53:173:173)(53:173:173))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_6_uart_inst_uart_tx_inst_send_bits_6_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (53:172:172)(53:172:172))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_6_uart_inst_uart_tx_inst_send_bits_6_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:175:175)(54:175:175))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (219:365:710)(219:365:710))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:106:106)(38:106:106))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_send_bits_next71)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (334:334:798)(334:334:798))
          (PORT ADR2 (527:527:1259)(527:527:1259))
          (PORT ADR1 (286:286:853)(286:286:853))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_send_bits_next81)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (408:408:914)(408:408:914))
          (PORT ADR3 (334:334:798)(334:334:798))
          (IOPATH ADR4 O (49:117:117)(49:117:117))
          (IOPATH ADR3 O (44:149:149)(44:149:149))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (219:365:710)(219:365:710))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (22:64:64)(22:64:64))
          (IOPATH CLK O (99:303:303)(99:303:303))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (219:365:710)(219:365:710))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_send_bits_next51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (425:425:1029)(425:425:1029))
          (PORT ADR3 (581:581:1337)(581:581:1337))
          (PORT ADR0 (229:229:673)(229:229:673))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_send_bits_next61)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (411:411:905)(411:411:905))
          (PORT ADR2 (164:164:505)(164:164:505))
          (PORT ADR1 (425:425:1029)(425:425:1029))
          (IOPATH ADR4 O (51:120:120)(51:120:120))
          (IOPATH ADR2 O (42:153:153)(42:153:153))
          (IOPATH ADR1 O (43:154:154)(43:154:154))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (219:365:710)(219:365:710))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (22:64:64)(22:64:64))
          (IOPATH CLK O (99:303:303)(99:303:303))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (219:365:710)(219:365:710))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_send_bits_next31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (418:418:1023)(418:418:1023))
          (PORT ADR3 (528:528:1247)(528:528:1247))
          (PORT ADR2 (222:222:648)(222:222:648))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_send_bits_next41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (572:572:1337)(572:572:1337))
          (PORT ADR4 (158:158:433)(158:158:433))
          (PORT ADR1 (418:418:1023)(418:418:1023))
          (IOPATH ADR0 O (45:152:152)(45:152:152))
          (IOPATH ADR4 O (49:119:119)(49:119:119))
          (IOPATH ADR1 O (43:152:152)(43:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (219:365:710)(219:365:710))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (22:64:64)(22:64:64))
          (IOPATH CLK O (99:303:303)(99:303:303))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (219:365:710)(219:365:710))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_send_bits_next11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (414:414:1020)(414:414:1020))
          (PORT ADR4 (447:447:945)(447:447:945))
          (PORT ADR2 (287:287:840)(287:287:840))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_send_bits_next21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (510:510:1224)(510:510:1224))
          (PORT ADR0 (286:286:816)(286:286:816))
          (PORT ADR1 (414:414:1020)(414:414:1020))
          (IOPATH ADR3 O (46:150:150)(46:150:150))
          (IOPATH ADR0 O (44:152:152)(44:152:152))
          (IOPATH ADR1 O (44:152:152)(44:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_send_bits_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (219:365:710)(219:365:710))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (22:64:64)(22:64:64))
          (IOPATH CLK O (99:303:303)(99:303:303))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_n0110_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (168:168:355)(168:168:355))
          (PORT ADR3 (310:310:801)(310:310:801))
          (PORT ADR1 (537:537:1393)(537:537:1393))
          (PORT ADR4 (171:171:454)(171:171:454))
          (PORT ADR2 (250:250:671)(250:250:671))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_tick_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (26:91:91)(26:91:91))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_rx_done11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (421:421:1082)(421:421:1082))
          (PORT ADR2 (350:350:900)(350:350:900))
          (PORT ADR1 (273:273:709)(273:273:709))
          (PORT ADR4 (120:120:302)(120:120:302))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_tick_count_next41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1747:1747:4266)(1747:1747:4266))
          (PORT ADR3 (421:421:1082)(421:421:1082))
          (PORT ADR2 (350:350:900)(350:350:900))
          (PORT ADR1 (273:273:709)(273:273:709))
          (PORT ADR4 (120:120:302)(120:120:302))
          (IOPATH ADR0 O (45:152:152)(45:152:152))
          (IOPATH ADR3 O (45:150:150)(45:150:150))
          (IOPATH ADR2 O (43:152:152)(43:152:152))
          (IOPATH ADR1 O (43:152:152)(43:152:152))
          (IOPATH ADR4 O (49:119:119)(49:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_tick_count_next411)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (246:246:669)(246:246:669))
          (PORT ADR3 (252:252:639)(252:252:639))
          (PORT ADR4 (192:192:461)(192:192:461))
          (PORT ADR5 (349:349:825)(349:349:825))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_current_state_FSM_FFd2_In_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (647:647:1428)(647:647:1428))
          (PORT ADR4 (268:268:626)(268:268:626))
          (PORT ADR3 (266:266:740)(266:266:740))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_current_state_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_current_state_FSM_FFd2_In)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (395:395:966)(395:395:966))
          (PORT ADR0 (431:431:1140)(431:431:1140))
          (PORT ADR4 (264:264:617)(264:264:617))
          (PORT ADR1 (258:258:694)(258:258:694))
          (PORT ADR5 (50:50:151)(50:50:151))
          (PORT ADR2 (569:569:1162)(569:569:1162))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_tick_count_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_tick_count_next21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (773:773:1859)(773:773:1859))
          (PORT ADR0 (308:308:842)(308:308:842))
          (PORT ADR4 (200:200:464)(200:200:464))
          (PORT ADR1 (231:231:667)(231:231:667))
          (PORT ADR3 (335:335:824)(335:335:824))
          (PORT ADR5 (143:143:373)(143:143:373))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_tick_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_tick_count_next11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (600:600:1356)(600:600:1356))
          (PORT ADR1 (419:419:1049)(419:419:1049))
          (PORT ADR3 (252:252:632)(252:252:632))
          (PORT ADR0 (309:309:840)(309:309:840))
          (PORT ADR2 (441:441:971)(441:441:971))
          (PORT ADR4 (203:203:469)(203:203:469))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_tx_inst_current_state_FSM_FFd1_uart_inst_uart_tx_inst_current_state_FSM_FFd1_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (65:203:203)(65:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_current_state_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_current_state_FSM_FFd1_In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (605:605:1442)(605:605:1442))
          (PORT ADR3 (257:257:638)(257:257:638))
          (PORT ADR1 (283:283:719)(283:283:719))
          (PORT ADR0 (396:396:1008)(396:396:1008))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_tick_count_next212)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (451:451:961)(451:451:961))
          (PORT ADR4 (605:605:1442)(605:605:1442))
          (PORT ADR3 (257:257:638)(257:257:638))
          (PORT ADR1 (283:283:719)(283:283:719))
          (PORT ADR0 (396:396:1008)(396:396:1008))
          (IOPATH ADR2 O (42:153:153)(42:153:153))
          (IOPATH ADR4 O (51:120:120)(51:120:120))
          (IOPATH ADR3 O (45:153:153)(45:153:153))
          (IOPATH ADR1 O (43:154:154)(43:154:154))
          (IOPATH ADR0 O (44:154:154)(44:154:154))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_tick_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_tick_count_next31)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (220:220:602)(220:220:602))
          (PORT ADR0 (365:365:1023)(365:365:1023))
          (PORT ADR1 (702:702:1698)(702:702:1698))
          (PORT ADR2 (322:322:942)(322:322:942))
          (PORT ADR5 (122:122:310)(122:122:310))
          (PORT ADR4 (116:116:298)(116:116:298))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_tick_count_3_PWR_13_o_equal_30_o_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (228:228:647)(228:228:647))
          (PORT ADR5 (135:135:367)(135:135:367))
          (PORT ADR3 (220:220:604)(220:220:604))
          (PORT ADR4 (172:172:437)(172:172:437))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_tick_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:106:106)(38:106:106))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_Mmux_tick_count_next4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (285:285:704)(285:285:704))
          (PORT ADR1 (239:239:677)(239:239:677))
          (PORT ADR3 (597:597:1462)(597:597:1462))
          (PORT ADR0 (291:291:825)(291:291:825))
          (PORT ADR4 (255:255:713)(255:255:713))
          (PORT ADR5 (202:202:494)(202:202:494))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_baud_generator_count_hit_temp)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_hit_temp_PWR_7_o_MUX_11_o_9_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (346:346:998)(346:346:998))
          (PORT ADR4 (204:204:558)(204:204:558))
          (PORT ADR2 (290:290:842)(290:290:842))
          (PORT ADR0 (352:352:965)(352:352:965))
          (PORT ADR3 (266:266:726)(266:266:726))
          (PORT ADR5 (171:171:460)(171:171:460))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_baud_generator_count_counter_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_counter_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (175:175:444)(175:175:444))
          (PORT ADR3 (159:159:457)(159:159:457))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_tick_count_next34)
      (DELAY
        (ABSOLUTE
          (PORT IA (9:21:21)(9:21:21))
          (PORT IB (9:22:22)(9:22:22))
          (PORT SEL (80:80:214)(80:80:214))
          (IOPATH IA O (62:217:217)(62:217:217))
          (IOPATH IB O (65:223:223)(65:223:223))
          (IOPATH SEL O (93:296:296)(93:296:296))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_tick_count_next34_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (320:320:786)(320:320:786))
          (PORT ADR0 (328:328:880)(328:328:880))
          (PORT ADR5 (222:222:500)(222:222:500))
          (PORT ADR3 (264:264:644)(264:264:644))
          (PORT ADR2 (414:414:1031)(414:414:1031))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_tick_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (25:74:74)(25:74:74))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_tick_count_next34_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (338:338:799)(338:338:799))
          (PORT ADR3 (263:263:641)(263:263:641))
          (PORT ADR5 (49:49:149)(49:49:149))
          (PORT ADR2 (323:323:880)(323:323:880))
          (PORT ADR0 (1683:1683:4068)(1683:1683:4068))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_tick_count_next31)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (305:305:777)(305:305:777))
          (PORT ADR5 (288:288:675)(288:288:675))
          (PORT ADR4 (188:188:474)(188:188:474))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_baud_generator_count_hit_temp_PWR_7_o_MUX_11_o_9_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (292:292:816)(292:292:816))
          (PORT ADR2 (227:227:665)(227:227:665))
          (PORT ADR5 (120:120:311)(120:120:311))
          (PORT ADR3 (268:268:798)(268:268:798))
          (PORT ADR4 (150:150:418)(150:150:418))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_rx_inst_n_received_bits_2_uart_inst_uart_rx_inst_n_received_bits_2_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (67:208:208)(67:208:208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_rx_inst_n_received_bits_2_uart_inst_uart_rx_inst_n_received_bits_2_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:175:175)(54:175:175))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_n_received_bits_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (159:305:527)(159:305:527))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mcount_n_received_bits_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (405:405:989)(405:405:989))
          (PORT ADR3 (270:270:824)(270:270:824))
          (PORT ADR1 (219:219:655)(219:219:655))
          (PORT ADR2 (169:169:509)(169:169:509))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_n0110_inv111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (270:270:824)(270:270:824))
          (PORT ADR1 (219:219:655)(219:219:655))
          (PORT ADR2 (169:169:509)(169:169:509))
          (IOPATH ADR3 O (45:150:150)(45:150:150))
          (IOPATH ADR1 O (43:152:152)(43:152:152))
          (IOPATH ADR2 O (43:152:152)(43:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_n_received_bits_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (159:305:527)(159:305:527))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mcount_n_received_bits_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (404:404:985)(404:404:985))
          (PORT ADR2 (167:167:504)(167:167:504))
          (PORT ADR1 (294:294:860)(294:294:860))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_rx_inst_Mcount_n_received_bits_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (404:404:985)(404:404:985))
          (PORT ADR1 (294:294:860)(294:294:860))
          (IOPATH ADR4 O (48:118:118)(48:118:118))
          (IOPATH ADR1 O (44:152:152)(44:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_n_received_bits_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (159:305:527)(159:305:527))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (22:64:64)(22:64:64))
          (IOPATH CLK O (99:303:303)(99:303:303))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_tick_count_next23)
      (DELAY
        (ABSOLUTE
          (PORT IA (9:21:21)(9:21:21))
          (PORT IB (9:22:22)(9:22:22))
          (PORT SEL (316:316:731)(316:316:731))
          (IOPATH IA O (62:217:217)(62:217:217))
          (IOPATH IB O (65:223:223)(65:223:223))
          (IOPATH SEL O (93:296:296)(93:296:296))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_tick_count_next23_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (359:359:841)(359:359:841))
          (PORT ADR1 (268:268:706)(268:268:706))
          (PORT ADR4 (181:181:448)(181:181:448))
          (PORT ADR2 (455:455:1178)(455:455:1178))
          (PORT ADR0 (1614:1614:3932)(1614:1614:3932))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_tick_count_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (25:74:74)(25:74:74))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_tick_count_next23_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (293:293:693)(293:293:693))
          (PORT ADR4 (181:181:449)(181:181:449))
          (PORT ADR0 (529:529:1353)(529:529:1353))
          (PORT ADR1 (268:268:704)(268:268:704))
          (PORT ADR3 (256:256:636)(256:256:636))
          (PORT ADR2 (309:309:821)(309:309:821))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_tick_count_next1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (340:340:873)(340:340:873))
          (PORT ADR2 (253:253:679)(253:253:679))
          (PORT ADR3 (299:299:817)(299:299:817))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_rx_inst_tick_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_rx_inst_Mmux_tick_count_next1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (463:463:1200)(463:463:1200))
          (PORT ADR5 (311:311:695)(311:311:695))
          (PORT ADR3 (442:442:1120)(442:442:1120))
          (PORT ADR2 (193:193:530)(193:193:530))
          (PORT ADR0 (298:298:877)(298:298:877))
          (PORT ADR4 (1473:1473:3522)(1473:1473:3522))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_tx_inst_n_sended_bits_2_uart_inst_uart_tx_inst_n_sended_bits_2_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (53:172:172)(53:172:172))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_n_sended_bits_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (193:339:560)(193:339:560))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (38:107:107)(38:107:107))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_Mcount_n_sended_bits_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (557:557:1363)(557:557:1363))
          (PORT ADR4 (215:215:481)(215:215:481))
          (PORT ADR1 (237:237:673)(237:237:673))
          (PORT ADR2 (254:254:680)(254:254:680))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_tx_inst_Mcount_n_sended_bits_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (557:557:1363)(557:557:1363))
          (PORT ADR4 (215:215:481)(215:215:481))
          (PORT ADR2 (254:254:680)(254:254:680))
          (IOPATH ADR0 O (45:152:152)(45:152:152))
          (IOPATH ADR4 O (49:119:119)(49:119:119))
          (IOPATH ADR2 O (43:152:152)(43:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_n_sended_bits_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (193:339:560)(193:339:560))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (22:64:64)(22:64:64))
          (IOPATH CLK O (99:303:303)(99:303:303))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (SETUPHOLD(negedge I) (posedge CLK) (-34:-46:-46)(93:225:225))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_inst_uart_tx_inst_n_sended_bits_0_uart_inst_uart_tx_inst_n_sended_bits_0_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (62:202:202)(62:202:202))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_n_sended_bits_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (168:314:533)(168:314:533))
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_Mcount_n_sended_bits_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (197:197:534)(197:197:534))
          (PORT ADR4 (353:353:804)(353:353:804))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_inst_uart_tx_inst_n0104_inv_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (197:197:534)(197:197:534))
          (PORT ADR4 (353:353:804)(353:353:804))
          (IOPATH ADR2 O (42:150:150)(42:150:150))
          (IOPATH ADR4 O (48:118:118)(48:118:118))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_n0104_inv)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (401:401:1042)(401:401:1042))
          (PORT ADR1 (342:342:865)(342:342:865))
          (PORT ADR2 (364:364:968)(364:364:968))
          (PORT ADR3 (853:853:2085)(853:853:2085))
          (PORT ADR5 (166:166:445)(166:166:445))
          (PORT ADR4 (305:305:766)(305:305:766))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR2 O (45:124:124)(45:124:124))
          (IOPATH ADR3 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
          (IOPATH ADR4 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_inst_uart_tx_inst_tx_current)
      (DELAY
        (ABSOLUTE
          (PORT CLK (29:116:116)(29:116:116))
          (PORT I (39:109:109)(39:109:109))
          (IOPATH CLK O (112:340:340)(112:340:340))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1000))
        (PERIOD (posedge CLK) (1000))
        (SETUPHOLD(posedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(negedge I) (posedge CLK) (-32:-45:-45)(94:241:241))
        (SETUPHOLD(posedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (SETUPHOLD(negedge CE) (posedge CLK) (34:109:109)(-32:-9:-9))
        (RECREM(negedge RST) (posedge CLK) (146:404:404)(-99:-248:-248))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_inst_uart_tx_inst_tx_next1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (460:460:1192)(460:460:1192))
          (PORT ADR1 (344:344:958)(344:344:958))
          (PORT ADR5 (249:249:569)(249:249:569))
          (IOPATH ADR0 O (45:124:124)(45:124:124))
          (IOPATH ADR1 O (45:124:124)(45:124:124))
          (IOPATH ADR5 O (45:124:124)(45:124:124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_baud_generator_count_counter_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1627)(567:567:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_baud_generator_count_counter_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1627)(567:567:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_baud_generator_count_counter_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1627)(567:567:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_baud_generator_count_counter_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1627)(567:567:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_baud_generator_count_counter_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1627)(567:567:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_baud_generator_count_counter_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1627)(567:567:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_baud_generator_count_counter_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1627)(567:567:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_baud_generator_count_counter_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1627)(567:567:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_baud_generator_count_counter_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1627)(567:567:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_0_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (906:906:2968)(906:906:2968))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_0_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (329:329:1663)(329:329:1663))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_1_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1015:1015:3277)(1015:1015:3277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_1_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (355:355:1690)(355:355:1690))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_2_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (487:487:2062)(487:487:2062))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_2_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (851:851:2849)(851:851:2849))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_3_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (693:693:2500)(693:693:2500))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_3_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (696:696:2503)(696:696:2503))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_4_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (690:690:2471)(690:690:2471))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_4_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (282:282:1529)(282:282:1529))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_5_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (694:694:2582)(694:694:2582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_5_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (529:529:2094)(529:529:2094))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_cathodes_6_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (373:373:1846)(373:373:1846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_6_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1240:1240:3708)(1240:1240:3708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_anodes_7_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (837:837:2941)(837:837:2941))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_tx_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1378:1378:4164)(1378:1378:4164))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_tx_full_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (817:817:2712)(817:817:2712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clock_BUFGP_BUFG_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (644:644:2024)(644:644:2024))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (596:596:1713)(596:596:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (596:596:1713)(596:596:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (596:596:1713)(596:596:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (596:596:1713)(596:596:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_out_temp_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (595:595:1712)(595:595:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (595:595:1712)(595:595:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (594:594:1711)(594:594:1711))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (594:594:1711)(594:594:1711))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (594:594:1711)(594:594:1711))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (594:594:1711)(594:594:1711))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (594:594:1708)(594:594:1708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (594:594:1708)(594:594:1708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (594:594:1708)(594:594:1708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (594:594:1708)(594:594:1708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_clock_divisor_instance_clock_division_counter_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (594:594:1708)(594:594:1708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_counter_mod4_COUNTS_temp_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (531:531:1259)(531:531:1259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_counter_mod4_COUNTS_temp_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (531:531:1259)(531:531:1259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_display_counter_mod4_COUNTS_temp_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (587:587:1401)(587:587:1401))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (573:573:1644)(573:573:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_7_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (392:392:976)(392:392:976))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (573:573:1644)(573:573:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_6_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (446:446:1185)(446:446:1185))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (573:573:1644)(573:573:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_5_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (443:443:1104)(443:443:1104))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (573:573:1644)(573:573:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_4_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (483:483:1256)(483:483:1256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (574:574:1644)(574:574:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (483:483:1134)(483:483:1134))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (574:574:1644)(574:574:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_2_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (483:483:1134)(483:483:1134))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (574:574:1644)(574:574:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (481:481:1139)(481:481:1139))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (574:574:1644)(574:574:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_buf_reg_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (420:420:1044)(420:420:1044))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (568:568:1629)(568:568:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (312:312:727)(312:312:727))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (568:568:1629)(568:568:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (568:568:1629)(568:568:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_2_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (298:298:780)(298:298:780))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (568:568:1629)(568:568:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (568:568:1629)(568:568:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (249:249:712)(249:249:712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (568:568:1629)(568:568:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (568:568:1629)(568:568:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (284:284:760)(284:284:760))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_buf_reg_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (568:568:1629)(568:568:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_current_state_FSM_FFd2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1627)(567:567:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_current_state_FSM_FFd1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1625)(565:565:1625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_input_buffer_flag_reg_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1629)(565:565:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_output_buffer_flag_reg_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1628)(567:567:1628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_received_bits_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1625)(565:565:1625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_received_bits_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1625)(565:565:1625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_received_bits_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1625)(565:565:1625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_received_bits_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1625)(565:565:1625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_received_bits_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1625)(565:565:1625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_received_bits_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1625)(565:565:1625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_received_bits_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1625)(565:565:1625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_received_bits_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1625)(565:565:1625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_send_bits_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1631)(565:565:1631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_send_bits_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1631)(565:565:1631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_send_bits_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1631)(565:565:1631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_send_bits_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1631)(565:565:1631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_send_bits_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1631)(565:565:1631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_send_bits_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1631)(565:565:1631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_send_bits_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1631)(565:565:1631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_send_bits_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (565:565:1631)(565:565:1631))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_tick_count_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (563:563:1622)(563:563:1622))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_current_state_FSM_FFd2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (559:559:1622)(559:559:1622))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_tick_count_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (562:562:1625)(562:562:1625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_tick_count_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (562:562:1625)(562:562:1625))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_current_state_FSM_FFd1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (562:562:1628)(562:562:1628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_tick_count_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (562:562:1628)(562:562:1628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_tick_count_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (563:563:1629)(563:563:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_baud_generator_count_hit_temp_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (566:566:1626)(566:566:1626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_baud_generator_count_counter_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (566:566:1626)(566:566:1626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_tick_count_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (564:564:1623)(564:564:1623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_n_received_bits_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (563:563:1623)(563:563:1623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_n_received_bits_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (563:563:1623)(563:563:1623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_n_received_bits_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (563:563:1623)(563:563:1623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_tick_count_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (562:562:1621)(562:562:1621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_rx_inst_tick_count_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (562:562:1621)(562:562:1621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_n_sended_bits_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (558:558:1621)(558:558:1621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_n_sended_bits_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (558:558:1621)(558:558:1621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_n_sended_bits_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (559:559:1623)(559:559:1623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_inst_uart_tx_inst_tx_current_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (563:563:1629)(563:563:1629))
        )
      )
  )
)
