{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 06 17:08:09 2013 " "Info: Processing started: Sun Jan 06 17:08:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mips -c mips --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mips -c mips --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 5 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register datapath:dp\|regfile:rf\|mem~908 register datapath:dp\|regfile:rf\|mem~450 85.81 MHz 11.654 ns Internal " "Info: Clock \"clk\" has Internal fmax of 85.81 MHz between source register \"datapath:dp\|regfile:rf\|mem~908\" and destination register \"datapath:dp\|regfile:rf\|mem~450\" (period= 11.654 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.445 ns + Longest register register " "Info: + Longest register to register delay is 11.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns datapath:dp\|regfile:rf\|mem~908 1 REG LCFF_X27_Y14_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y14_N19; Fanout = 2; REG Node = 'datapath:dp\|regfile:rf\|mem~908'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { datapath:dp|regfile:rf|mem~908 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.272 ns) 0.612 ns datapath:dp\|regfile:rf\|mem~2834 2 COMB LCCOMB_X26_Y14_N24 1 " "Info: 2: + IC(0.340 ns) + CELL(0.272 ns) = 0.612 ns; Loc. = LCCOMB_X26_Y14_N24; Fanout = 1; COMB Node = 'datapath:dp\|regfile:rf\|mem~2834'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { datapath:dp|regfile:rf|mem~908 datapath:dp|regfile:rf|mem~2834 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 0.964 ns datapath:dp\|regfile:rf\|mem~2838 3 COMB LCCOMB_X26_Y14_N28 1 " "Info: 3: + IC(0.299 ns) + CELL(0.053 ns) = 0.964 ns; Loc. = LCCOMB_X26_Y14_N28; Fanout = 1; COMB Node = 'datapath:dp\|regfile:rf\|mem~2838'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { datapath:dp|regfile:rf|mem~2834 datapath:dp|regfile:rf|mem~2838 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.357 ns) 2.591 ns datapath:dp\|regfile:rf\|mem~2842 4 COMB LCCOMB_X13_Y12_N4 2 " "Info: 4: + IC(1.270 ns) + CELL(0.357 ns) = 2.591 ns; Loc. = LCCOMB_X13_Y12_N4; Fanout = 2; COMB Node = 'datapath:dp\|regfile:rf\|mem~2842'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { datapath:dp|regfile:rf|mem~2838 datapath:dp|regfile:rf|mem~2842 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.053 ns) 3.435 ns datapath:dp\|mux4:srcbmux\|y\[6\]~122 5 COMB LCCOMB_X18_Y14_N14 8 " "Info: 5: + IC(0.791 ns) + CELL(0.053 ns) = 3.435 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 8; COMB Node = 'datapath:dp\|mux4:srcbmux\|y\[6\]~122'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { datapath:dp|regfile:rf|mem~2842 datapath:dp|mux4:srcbmux|y[6]~122 } "NODE_NAME" } } { "mux4.vhd" "" { Text "E:/EDAclass/test/mux4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.053 ns) 4.503 ns datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~9 6 COMB LCCOMB_X10_Y12_N4 5 " "Info: 6: + IC(1.015 ns) + CELL(0.053 ns) = 4.503 ns; Loc. = LCCOMB_X10_Y12_N4; Fanout = 5; COMB Node = 'datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { datapath:dp|mux4:srcbmux|y[6]~122 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~9 } "NODE_NAME" } } { "lshift.vhd" "" { Text "E:/EDAclass/test/lshift.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.154 ns) 5.437 ns datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~16 7 COMB LCCOMB_X14_Y13_N8 1 " "Info: 7: + IC(0.780 ns) + CELL(0.154 ns) = 5.437 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 1; COMB Node = 'datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~9 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~16 } "NODE_NAME" } } { "lshift.vhd" "" { Text "E:/EDAclass/test/lshift.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 6.091 ns datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~28 8 COMB LCCOMB_X14_Y17_N0 2 " "Info: 8: + IC(0.601 ns) + CELL(0.053 ns) = 6.091 ns; Loc. = LCCOMB_X14_Y17_N0; Fanout = 2; COMB Node = 'datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~16 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~28 } "NODE_NAME" } } { "lshift.vhd" "" { Text "E:/EDAclass/test/lshift.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.053 ns) 7.267 ns datapath:dp\|ALU:mainalu\|result\[28\]~143 9 COMB LCCOMB_X17_Y11_N20 1 " "Info: 9: + IC(1.123 ns) + CELL(0.053 ns) = 7.267 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 1; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[28\]~143'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~28 datapath:dp|ALU:mainalu|result[28]~143 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.053 ns) 8.141 ns datapath:dp\|ALU:mainalu\|result\[28\]~144 10 COMB LCCOMB_X14_Y14_N2 1 " "Info: 10: + IC(0.821 ns) + CELL(0.053 ns) = 8.141 ns; Loc. = LCCOMB_X14_Y14_N2; Fanout = 1; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[28\]~144'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { datapath:dp|ALU:mainalu|result[28]~143 datapath:dp|ALU:mainalu|result[28]~144 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.053 ns) 8.833 ns datapath:dp\|ALU:mainalu\|result\[28\]~145 11 COMB LCCOMB_X13_Y11_N30 4 " "Info: 11: + IC(0.639 ns) + CELL(0.053 ns) = 8.833 ns; Loc. = LCCOMB_X13_Y11_N30; Fanout = 4; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[28\]~145'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { datapath:dp|ALU:mainalu|result[28]~144 datapath:dp|ALU:mainalu|result[28]~145 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.053 ns) 9.864 ns datapath:dp\|mux2:resmux\|y\[28\]~36 12 COMB LCCOMB_X21_Y10_N2 32 " "Info: 12: + IC(0.978 ns) + CELL(0.053 ns) = 9.864 ns; Loc. = LCCOMB_X21_Y10_N2; Fanout = 32; COMB Node = 'datapath:dp\|mux2:resmux\|y\[28\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { datapath:dp|ALU:mainalu|result[28]~145 datapath:dp|mux2:resmux|y[28]~36 } "NODE_NAME" } } { "mux2.vhd" "" { Text "E:/EDAclass/test/mux2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.309 ns) 11.445 ns datapath:dp\|regfile:rf\|mem~450 13 REG LCFF_X13_Y11_N7 2 " "Info: 13: + IC(1.272 ns) + CELL(0.309 ns) = 11.445 ns; Loc. = LCFF_X13_Y11_N7; Fanout = 2; REG Node = 'datapath:dp\|regfile:rf\|mem~450'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { datapath:dp|mux2:resmux|y[28]~36 datapath:dp|regfile:rf|mem~450 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 13.25 % ) " "Info: Total cell delay = 1.516 ns ( 13.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.929 ns ( 86.75 % ) " "Info: Total interconnect delay = 9.929 ns ( 86.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.445 ns" { datapath:dp|regfile:rf|mem~908 datapath:dp|regfile:rf|mem~2834 datapath:dp|regfile:rf|mem~2838 datapath:dp|regfile:rf|mem~2842 datapath:dp|mux4:srcbmux|y[6]~122 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~9 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~16 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~28 datapath:dp|ALU:mainalu|result[28]~143 datapath:dp|ALU:mainalu|result[28]~144 datapath:dp|ALU:mainalu|result[28]~145 datapath:dp|mux2:resmux|y[28]~36 datapath:dp|regfile:rf|mem~450 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.445 ns" { datapath:dp|regfile:rf|mem~908 {} datapath:dp|regfile:rf|mem~2834 {} datapath:dp|regfile:rf|mem~2838 {} datapath:dp|regfile:rf|mem~2842 {} datapath:dp|mux4:srcbmux|y[6]~122 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~9 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~16 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~28 {} datapath:dp|ALU:mainalu|result[28]~143 {} datapath:dp|ALU:mainalu|result[28]~144 {} datapath:dp|ALU:mainalu|result[28]~145 {} datapath:dp|mux2:resmux|y[28]~36 {} datapath:dp|regfile:rf|mem~450 {} } { 0.000ns 0.340ns 0.299ns 1.270ns 0.791ns 1.015ns 0.780ns 0.601ns 1.123ns 0.821ns 0.639ns 0.978ns 1.272ns } { 0.000ns 0.272ns 0.053ns 0.357ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.463 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns datapath:dp\|regfile:rf\|mem~450 3 REG LCFF_X13_Y11_N7 2 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X13_Y11_N7; Fanout = 2; REG Node = 'datapath:dp\|regfile:rf\|mem~450'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl datapath:dp|regfile:rf|mem~450 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~450 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~450 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.488 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns datapath:dp\|regfile:rf\|mem~908 3 REG LCFF_X27_Y14_N19 2 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X27_Y14_N19; Fanout = 2; REG Node = 'datapath:dp\|regfile:rf\|mem~908'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl datapath:dp|regfile:rf|mem~908 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~908 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~908 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~450 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~450 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~908 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~908 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.445 ns" { datapath:dp|regfile:rf|mem~908 datapath:dp|regfile:rf|mem~2834 datapath:dp|regfile:rf|mem~2838 datapath:dp|regfile:rf|mem~2842 datapath:dp|mux4:srcbmux|y[6]~122 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~9 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~16 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~28 datapath:dp|ALU:mainalu|result[28]~143 datapath:dp|ALU:mainalu|result[28]~144 datapath:dp|ALU:mainalu|result[28]~145 datapath:dp|mux2:resmux|y[28]~36 datapath:dp|regfile:rf|mem~450 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.445 ns" { datapath:dp|regfile:rf|mem~908 {} datapath:dp|regfile:rf|mem~2834 {} datapath:dp|regfile:rf|mem~2838 {} datapath:dp|regfile:rf|mem~2842 {} datapath:dp|mux4:srcbmux|y[6]~122 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~9 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~16 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~28 {} datapath:dp|ALU:mainalu|result[28]~143 {} datapath:dp|ALU:mainalu|result[28]~144 {} datapath:dp|ALU:mainalu|result[28]~145 {} datapath:dp|mux2:resmux|y[28]~36 {} datapath:dp|regfile:rf|mem~450 {} } { 0.000ns 0.340ns 0.299ns 1.270ns 0.791ns 1.015ns 0.780ns 0.601ns 1.123ns 0.821ns 0.639ns 0.978ns 1.272ns } { 0.000ns 0.272ns 0.053ns 0.357ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~450 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~450 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~908 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~908 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "datapath:dp\|regfile:rf\|mem~106 instr\[31\] clk 16.095 ns register " "Info: tsu for register \"datapath:dp\|regfile:rf\|mem~106\" (data pin = \"instr\[31\]\", clock pin = \"clk\") is 16.095 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.481 ns + Longest pin register " "Info: + Longest pin to register delay is 18.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns instr\[31\] 1 PIN PIN_C9 41 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 41; PIN Node = 'instr\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[31] } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.993 ns) + CELL(0.346 ns) 7.148 ns controller:cont\|maindec:md\|Mux8~8 2 COMB LCCOMB_X17_Y10_N4 7 " "Info: 2: + IC(5.993 ns) + CELL(0.346 ns) = 7.148 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 7; COMB Node = 'controller:cont\|maindec:md\|Mux8~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { instr[31] controller:cont|maindec:md|Mux8~8 } "NODE_NAME" } } { "maindec.vhd" "" { Text "E:/EDAclass/test/maindec.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.228 ns) 7.738 ns controller:cont\|aludec:ad\|Mux2~0 3 COMB LCCOMB_X17_Y10_N8 16 " "Info: 3: + IC(0.362 ns) + CELL(0.228 ns) = 7.738 ns; Loc. = LCCOMB_X17_Y10_N8; Fanout = 16; COMB Node = 'controller:cont\|aludec:ad\|Mux2~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { controller:cont|maindec:md|Mux8~8 controller:cont|aludec:ad|Mux2~0 } "NODE_NAME" } } { "aludec.vhd" "" { Text "E:/EDAclass/test/aludec.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.366 ns) 9.252 ns datapath:dp\|ALU:mainalu\|result\[7\]~8 4 COMB LCCOMB_X14_Y11_N2 25 " "Info: 4: + IC(1.148 ns) + CELL(0.366 ns) = 9.252 ns; Loc. = LCCOMB_X14_Y11_N2; Fanout = 25; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[7\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { controller:cont|aludec:ad|Mux2~0 datapath:dp|ALU:mainalu|result[7]~8 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.346 ns) 11.041 ns datapath:dp\|ALU:mainalu\|result\[4\]~18 5 COMB LCCOMB_X13_Y10_N10 13 " "Info: 5: + IC(1.443 ns) + CELL(0.346 ns) = 11.041 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 13; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[4\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { datapath:dp|ALU:mainalu|result[7]~8 datapath:dp|ALU:mainalu|result[4]~18 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.378 ns) 13.515 ns datapath:dp\|ALU:mainalu\|result\[4\]~33 6 COMB LCCOMB_X18_Y17_N4 1 " "Info: 6: + IC(2.096 ns) + CELL(0.378 ns) = 13.515 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 1; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[4\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { datapath:dp|ALU:mainalu|result[4]~18 datapath:dp|ALU:mainalu|result[4]~33 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.272 ns) 14.021 ns datapath:dp\|ALU:mainalu\|result\[4\]~35 7 COMB LCCOMB_X18_Y17_N12 1 " "Info: 7: + IC(0.234 ns) + CELL(0.272 ns) = 14.021 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 1; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[4\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { datapath:dp|ALU:mainalu|result[4]~33 datapath:dp|ALU:mainalu|result[4]~35 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.272 ns) 14.805 ns datapath:dp\|ALU:mainalu\|result\[4\]~38 8 COMB LCCOMB_X14_Y17_N12 3 " "Info: 8: + IC(0.512 ns) + CELL(0.272 ns) = 14.805 ns; Loc. = LCCOMB_X14_Y17_N12; Fanout = 3; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[4\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { datapath:dp|ALU:mainalu|result[4]~35 datapath:dp|ALU:mainalu|result[4]~38 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.154 ns) 16.447 ns datapath:dp\|mux2:resmux\|y\[4\]~60 9 COMB LCCOMB_X30_Y16_N24 32 " "Info: 9: + IC(1.488 ns) + CELL(0.154 ns) = 16.447 ns; Loc. = LCCOMB_X30_Y16_N24; Fanout = 32; COMB Node = 'datapath:dp\|mux2:resmux\|y\[4\]~60'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { datapath:dp|ALU:mainalu|result[4]~38 datapath:dp|mux2:resmux|y[4]~60 } "NODE_NAME" } } { "mux2.vhd" "" { Text "E:/EDAclass/test/mux2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.309 ns) 18.481 ns datapath:dp\|regfile:rf\|mem~106 10 REG LCFF_X22_Y9_N17 2 " "Info: 10: + IC(1.725 ns) + CELL(0.309 ns) = 18.481 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 2; REG Node = 'datapath:dp\|regfile:rf\|mem~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { datapath:dp|mux2:resmux|y[4]~60 datapath:dp|regfile:rf|mem~106 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.480 ns ( 18.83 % ) " "Info: Total cell delay = 3.480 ns ( 18.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.001 ns ( 81.17 % ) " "Info: Total interconnect delay = 15.001 ns ( 81.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.481 ns" { instr[31] controller:cont|maindec:md|Mux8~8 controller:cont|aludec:ad|Mux2~0 datapath:dp|ALU:mainalu|result[7]~8 datapath:dp|ALU:mainalu|result[4]~18 datapath:dp|ALU:mainalu|result[4]~33 datapath:dp|ALU:mainalu|result[4]~35 datapath:dp|ALU:mainalu|result[4]~38 datapath:dp|mux2:resmux|y[4]~60 datapath:dp|regfile:rf|mem~106 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.481 ns" { instr[31] {} instr[31]~combout {} controller:cont|maindec:md|Mux8~8 {} controller:cont|aludec:ad|Mux2~0 {} datapath:dp|ALU:mainalu|result[7]~8 {} datapath:dp|ALU:mainalu|result[4]~18 {} datapath:dp|ALU:mainalu|result[4]~33 {} datapath:dp|ALU:mainalu|result[4]~35 {} datapath:dp|ALU:mainalu|result[4]~38 {} datapath:dp|mux2:resmux|y[4]~60 {} datapath:dp|regfile:rf|mem~106 {} } { 0.000ns 0.000ns 5.993ns 0.362ns 1.148ns 1.443ns 2.096ns 0.234ns 0.512ns 1.488ns 1.725ns } { 0.000ns 0.809ns 0.346ns 0.228ns 0.366ns 0.346ns 0.378ns 0.272ns 0.272ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns datapath:dp\|regfile:rf\|mem~106 3 REG LCFF_X22_Y9_N17 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 2; REG Node = 'datapath:dp\|regfile:rf\|mem~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl datapath:dp|regfile:rf|mem~106 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~106 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~106 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.481 ns" { instr[31] controller:cont|maindec:md|Mux8~8 controller:cont|aludec:ad|Mux2~0 datapath:dp|ALU:mainalu|result[7]~8 datapath:dp|ALU:mainalu|result[4]~18 datapath:dp|ALU:mainalu|result[4]~33 datapath:dp|ALU:mainalu|result[4]~35 datapath:dp|ALU:mainalu|result[4]~38 datapath:dp|mux2:resmux|y[4]~60 datapath:dp|regfile:rf|mem~106 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.481 ns" { instr[31] {} instr[31]~combout {} controller:cont|maindec:md|Mux8~8 {} controller:cont|aludec:ad|Mux2~0 {} datapath:dp|ALU:mainalu|result[7]~8 {} datapath:dp|ALU:mainalu|result[4]~18 {} datapath:dp|ALU:mainalu|result[4]~33 {} datapath:dp|ALU:mainalu|result[4]~35 {} datapath:dp|ALU:mainalu|result[4]~38 {} datapath:dp|mux2:resmux|y[4]~60 {} datapath:dp|regfile:rf|mem~106 {} } { 0.000ns 0.000ns 5.993ns 0.362ns 1.148ns 1.443ns 2.096ns 0.234ns 0.512ns 1.488ns 1.725ns } { 0.000ns 0.809ns 0.346ns 0.228ns 0.366ns 0.346ns 0.378ns 0.272ns 0.272ns 0.154ns 0.309ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~106 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~106 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk aluout\[26\] datapath:dp\|regfile:rf\|mem~327 15.221 ns register " "Info: tco from clock \"clk\" to destination pin \"aluout\[26\]\" through register \"datapath:dp\|regfile:rf\|mem~327\" is 15.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns datapath:dp\|regfile:rf\|mem~327 3 REG LCFF_X26_Y9_N13 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X26_Y9_N13; Fanout = 2; REG Node = 'datapath:dp\|regfile:rf\|mem~327'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl datapath:dp|regfile:rf|mem~327 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~327 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~327 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.645 ns + Longest register pin " "Info: + Longest register to pin delay is 12.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns datapath:dp\|regfile:rf\|mem~327 1 REG LCFF_X26_Y9_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N13; Fanout = 2; REG Node = 'datapath:dp\|regfile:rf\|mem~327'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { datapath:dp|regfile:rf|mem~327 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.272 ns) 1.399 ns datapath:dp\|regfile:rf\|mem~3148 2 COMB LCCOMB_X13_Y9_N24 1 " "Info: 2: + IC(1.127 ns) + CELL(0.272 ns) = 1.399 ns; Loc. = LCCOMB_X13_Y9_N24; Fanout = 1; COMB Node = 'datapath:dp\|regfile:rf\|mem~3148'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { datapath:dp|regfile:rf|mem~327 datapath:dp|regfile:rf|mem~3148 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 1.904 ns datapath:dp\|regfile:rf\|mem~3152 3 COMB LCCOMB_X13_Y9_N28 1 " "Info: 3: + IC(0.233 ns) + CELL(0.272 ns) = 1.904 ns; Loc. = LCCOMB_X13_Y9_N28; Fanout = 1; COMB Node = 'datapath:dp\|regfile:rf\|mem~3152'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { datapath:dp|regfile:rf|mem~3148 datapath:dp|regfile:rf|mem~3152 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.272 ns) 3.298 ns datapath:dp\|regfile:rf\|mem~3172 4 COMB LCCOMB_X15_Y14_N10 3 " "Info: 4: + IC(1.122 ns) + CELL(0.272 ns) = 3.298 ns; Loc. = LCCOMB_X15_Y14_N10; Fanout = 3; COMB Node = 'datapath:dp\|regfile:rf\|mem~3172'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { datapath:dp|regfile:rf|mem~3152 datapath:dp|regfile:rf|mem~3172 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.154 ns) 4.573 ns datapath:dp\|mux4:srcbmux\|y\[1\]~128 5 COMB LCCOMB_X17_Y8_N26 4 " "Info: 5: + IC(1.121 ns) + CELL(0.154 ns) = 4.573 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 4; COMB Node = 'datapath:dp\|mux4:srcbmux\|y\[1\]~128'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { datapath:dp|regfile:rf|mem~3172 datapath:dp|mux4:srcbmux|y[1]~128 } "NODE_NAME" } } { "mux4.vhd" "" { Text "E:/EDAclass/test/mux4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.228 ns) 5.649 ns datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~2 6 COMB LCCOMB_X15_Y10_N30 6 " "Info: 6: + IC(0.848 ns) + CELL(0.228 ns) = 5.649 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 6; COMB Node = 'datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { datapath:dp|mux4:srcbmux|y[1]~128 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~2 } "NODE_NAME" } } { "lshift.vhd" "" { Text "E:/EDAclass/test/lshift.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.053 ns) 6.323 ns datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~23 7 COMB LCCOMB_X15_Y13_N12 1 " "Info: 7: + IC(0.621 ns) + CELL(0.053 ns) = 6.323 ns; Loc. = LCCOMB_X15_Y13_N12; Fanout = 1; COMB Node = 'datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~2 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~23 } "NODE_NAME" } } { "lshift.vhd" "" { Text "E:/EDAclass/test/lshift.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.228 ns) 7.160 ns datapath:dp\|ALU:mainalu\|result\[26\]~131 8 COMB LCCOMB_X14_Y12_N10 1 " "Info: 8: + IC(0.609 ns) + CELL(0.228 ns) = 7.160 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 1; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[26\]~131'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~23 datapath:dp|ALU:mainalu|result[26]~131 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 7.420 ns datapath:dp\|ALU:mainalu\|result\[26\]~132 9 COMB LCCOMB_X14_Y12_N24 1 " "Info: 9: + IC(0.207 ns) + CELL(0.053 ns) = 7.420 ns; Loc. = LCCOMB_X14_Y12_N24; Fanout = 1; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[26\]~132'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { datapath:dp|ALU:mainalu|result[26]~131 datapath:dp|ALU:mainalu|result[26]~132 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.154 ns) 8.167 ns datapath:dp\|ALU:mainalu\|result\[26\]~133 10 COMB LCCOMB_X13_Y14_N22 3 " "Info: 10: + IC(0.593 ns) + CELL(0.154 ns) = 8.167 ns; Loc. = LCCOMB_X13_Y14_N22; Fanout = 3; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[26\]~133'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { datapath:dp|ALU:mainalu|result[26]~132 datapath:dp|ALU:mainalu|result[26]~133 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.344 ns) + CELL(2.134 ns) 12.645 ns aluout\[26\] 11 PIN PIN_R4 0 " "Info: 11: + IC(2.344 ns) + CELL(2.134 ns) = 12.645 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'aluout\[26\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.478 ns" { datapath:dp|ALU:mainalu|result[26]~133 aluout[26] } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.820 ns ( 30.21 % ) " "Info: Total cell delay = 3.820 ns ( 30.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.825 ns ( 69.79 % ) " "Info: Total interconnect delay = 8.825 ns ( 69.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.645 ns" { datapath:dp|regfile:rf|mem~327 datapath:dp|regfile:rf|mem~3148 datapath:dp|regfile:rf|mem~3152 datapath:dp|regfile:rf|mem~3172 datapath:dp|mux4:srcbmux|y[1]~128 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~2 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~23 datapath:dp|ALU:mainalu|result[26]~131 datapath:dp|ALU:mainalu|result[26]~132 datapath:dp|ALU:mainalu|result[26]~133 aluout[26] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.645 ns" { datapath:dp|regfile:rf|mem~327 {} datapath:dp|regfile:rf|mem~3148 {} datapath:dp|regfile:rf|mem~3152 {} datapath:dp|regfile:rf|mem~3172 {} datapath:dp|mux4:srcbmux|y[1]~128 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~2 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~23 {} datapath:dp|ALU:mainalu|result[26]~131 {} datapath:dp|ALU:mainalu|result[26]~132 {} datapath:dp|ALU:mainalu|result[26]~133 {} aluout[26] {} } { 0.000ns 1.127ns 0.233ns 1.122ns 1.121ns 0.848ns 0.621ns 0.609ns 0.207ns 0.593ns 2.344ns } { 0.000ns 0.272ns 0.272ns 0.272ns 0.154ns 0.228ns 0.053ns 0.228ns 0.053ns 0.154ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~327 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~327 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.645 ns" { datapath:dp|regfile:rf|mem~327 datapath:dp|regfile:rf|mem~3148 datapath:dp|regfile:rf|mem~3152 datapath:dp|regfile:rf|mem~3172 datapath:dp|mux4:srcbmux|y[1]~128 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~2 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~23 datapath:dp|ALU:mainalu|result[26]~131 datapath:dp|ALU:mainalu|result[26]~132 datapath:dp|ALU:mainalu|result[26]~133 aluout[26] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.645 ns" { datapath:dp|regfile:rf|mem~327 {} datapath:dp|regfile:rf|mem~3148 {} datapath:dp|regfile:rf|mem~3152 {} datapath:dp|regfile:rf|mem~3172 {} datapath:dp|mux4:srcbmux|y[1]~128 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~2 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~23 {} datapath:dp|ALU:mainalu|result[26]~131 {} datapath:dp|ALU:mainalu|result[26]~132 {} datapath:dp|ALU:mainalu|result[26]~133 {} aluout[26] {} } { 0.000ns 1.127ns 0.233ns 1.122ns 1.121ns 0.848ns 0.621ns 0.609ns 0.207ns 0.593ns 2.344ns } { 0.000ns 0.272ns 0.272ns 0.272ns 0.154ns 0.228ns 0.053ns 0.228ns 0.053ns 0.154ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "instr\[29\] aluout\[24\] 19.142 ns Longest " "Info: Longest tpd from source pin \"instr\[29\]\" to destination pin \"aluout\[24\]\" is 19.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns instr\[29\] 1 PIN PIN_N8 109 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 109; PIN Node = 'instr\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[29] } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.898 ns) + CELL(0.228 ns) 6.916 ns controller:cont\|maindec:md\|Mux7~2 2 COMB LCCOMB_X15_Y17_N28 36 " "Info: 2: + IC(5.898 ns) + CELL(0.228 ns) = 6.916 ns; Loc. = LCCOMB_X15_Y17_N28; Fanout = 36; COMB Node = 'controller:cont\|maindec:md\|Mux7~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.126 ns" { instr[29] controller:cont|maindec:md|Mux7~2 } "NODE_NAME" } } { "maindec.vhd" "" { Text "E:/EDAclass/test/maindec.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.378 ns) 9.286 ns datapath:dp\|mux4:srcbmux\|y\[17\]~111 3 COMB LCCOMB_X17_Y8_N28 5 " "Info: 3: + IC(1.992 ns) + CELL(0.378 ns) = 9.286 ns; Loc. = LCCOMB_X17_Y8_N28; Fanout = 5; COMB Node = 'datapath:dp\|mux4:srcbmux\|y\[17\]~111'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { controller:cont|maindec:md|Mux7~2 datapath:dp|mux4:srcbmux|y[17]~111 } "NODE_NAME" } } { "mux4.vhd" "" { Text "E:/EDAclass/test/mux4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.228 ns) 10.497 ns datapath:dp\|mux4:srcbmux\|y\[17\]~132 4 COMB LCCOMB_X18_Y15_N10 4 " "Info: 4: + IC(0.983 ns) + CELL(0.228 ns) = 10.497 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 4; COMB Node = 'datapath:dp\|mux4:srcbmux\|y\[17\]~132'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { datapath:dp|mux4:srcbmux|y[17]~111 datapath:dp|mux4:srcbmux|y[17]~132 } "NODE_NAME" } } { "mux4.vhd" "" { Text "E:/EDAclass/test/mux4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 10.755 ns datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~46 5 COMB LCCOMB_X18_Y15_N12 3 " "Info: 5: + IC(0.205 ns) + CELL(0.053 ns) = 10.755 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 3; COMB Node = 'datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { datapath:dp|mux4:srcbmux|y[17]~132 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~46 } "NODE_NAME" } } { "lshift.vhd" "" { Text "E:/EDAclass/test/lshift.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.228 ns) 11.808 ns datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~48 6 COMB LCCOMB_X14_Y14_N22 2 " "Info: 6: + IC(0.825 ns) + CELL(0.228 ns) = 11.808 ns; Loc. = LCCOMB_X14_Y14_N22; Fanout = 2; COMB Node = 'datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~46 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~48 } "NODE_NAME" } } { "lshift.vhd" "" { Text "E:/EDAclass/test/lshift.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.225 ns) 12.671 ns datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~49 7 COMB LCCOMB_X14_Y17_N6 2 " "Info: 7: + IC(0.638 ns) + CELL(0.225 ns) = 12.671 ns; Loc. = LCCOMB_X14_Y17_N6; Fanout = 2; COMB Node = 'datapath:dp\|ALU:mainalu\|lshift:U1\|ShiftLeft0~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~48 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~49 } "NODE_NAME" } } { "lshift.vhd" "" { Text "E:/EDAclass/test/lshift.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.053 ns) 13.378 ns datapath:dp\|ALU:mainalu\|result\[24\]~125 8 COMB LCCOMB_X14_Y13_N24 1 " "Info: 8: + IC(0.654 ns) + CELL(0.053 ns) = 13.378 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 1; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[24\]~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~49 datapath:dp|ALU:mainalu|result[24]~125 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.053 ns) 14.308 ns datapath:dp\|ALU:mainalu\|result\[24\]~126 9 COMB LCCOMB_X22_Y13_N24 1 " "Info: 9: + IC(0.877 ns) + CELL(0.053 ns) = 14.308 ns; Loc. = LCCOMB_X22_Y13_N24; Fanout = 1; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[24\]~126'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { datapath:dp|ALU:mainalu|result[24]~125 datapath:dp|ALU:mainalu|result[24]~126 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.053 ns) 14.668 ns datapath:dp\|ALU:mainalu\|result\[24\]~127 10 COMB LCCOMB_X22_Y13_N10 3 " "Info: 10: + IC(0.307 ns) + CELL(0.053 ns) = 14.668 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 3; COMB Node = 'datapath:dp\|ALU:mainalu\|result\[24\]~127'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { datapath:dp|ALU:mainalu|result[24]~126 datapath:dp|ALU:mainalu|result[24]~127 } "NODE_NAME" } } { "alu.vhd" "" { Text "E:/EDAclass/test/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.350 ns) + CELL(2.124 ns) 19.142 ns aluout\[24\] 11 PIN PIN_K18 0 " "Info: 11: + IC(2.350 ns) + CELL(2.124 ns) = 19.142 ns; Loc. = PIN_K18; Fanout = 0; PIN Node = 'aluout\[24\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { datapath:dp|ALU:mainalu|result[24]~127 aluout[24] } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.413 ns ( 23.05 % ) " "Info: Total cell delay = 4.413 ns ( 23.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.729 ns ( 76.95 % ) " "Info: Total interconnect delay = 14.729 ns ( 76.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.142 ns" { instr[29] controller:cont|maindec:md|Mux7~2 datapath:dp|mux4:srcbmux|y[17]~111 datapath:dp|mux4:srcbmux|y[17]~132 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~46 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~48 datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~49 datapath:dp|ALU:mainalu|result[24]~125 datapath:dp|ALU:mainalu|result[24]~126 datapath:dp|ALU:mainalu|result[24]~127 aluout[24] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.142 ns" { instr[29] {} instr[29]~combout {} controller:cont|maindec:md|Mux7~2 {} datapath:dp|mux4:srcbmux|y[17]~111 {} datapath:dp|mux4:srcbmux|y[17]~132 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~46 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~48 {} datapath:dp|ALU:mainalu|lshift:U1|ShiftLeft0~49 {} datapath:dp|ALU:mainalu|result[24]~125 {} datapath:dp|ALU:mainalu|result[24]~126 {} datapath:dp|ALU:mainalu|result[24]~127 {} aluout[24] {} } { 0.000ns 0.000ns 5.898ns 1.992ns 0.983ns 0.205ns 0.825ns 0.638ns 0.654ns 0.877ns 0.307ns 2.350ns } { 0.000ns 0.790ns 0.228ns 0.378ns 0.228ns 0.053ns 0.228ns 0.225ns 0.053ns 0.053ns 0.053ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "datapath:dp\|regfile:rf\|mem~469 readdata\[15\] clk -0.670 ns register " "Info: th for register \"datapath:dp\|regfile:rf\|mem~469\" (data pin = \"readdata\[15\]\", clock pin = \"clk\") is -0.670 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.464 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns datapath:dp\|regfile:rf\|mem~469 3 REG LCFF_X14_Y11_N31 2 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X14_Y11_N31; Fanout = 2; REG Node = 'datapath:dp\|regfile:rf\|mem~469'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clk~clkctrl datapath:dp|regfile:rf|mem~469 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~469 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~469 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.283 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns readdata\[15\] 1 PIN PIN_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 1; PIN Node = 'readdata\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { readdata[15] } "NODE_NAME" } } { "mips.vhd" "" { Text "E:/EDAclass/test/mips.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(0.272 ns) 2.738 ns datapath:dp\|mux2:resmux\|y\[15\]~49 2 COMB LCCOMB_X14_Y11_N28 32 " "Info: 2: + IC(1.612 ns) + CELL(0.272 ns) = 2.738 ns; Loc. = LCCOMB_X14_Y11_N28; Fanout = 32; COMB Node = 'datapath:dp\|mux2:resmux\|y\[15\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { readdata[15] datapath:dp|mux2:resmux|y[15]~49 } "NODE_NAME" } } { "mux2.vhd" "" { Text "E:/EDAclass/test/mux2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.309 ns) 3.283 ns datapath:dp\|regfile:rf\|mem~469 3 REG LCFF_X14_Y11_N31 2 " "Info: 3: + IC(0.236 ns) + CELL(0.309 ns) = 3.283 ns; Loc. = LCFF_X14_Y11_N31; Fanout = 2; REG Node = 'datapath:dp\|regfile:rf\|mem~469'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { datapath:dp|mux2:resmux|y[15]~49 datapath:dp|regfile:rf|mem~469 } "NODE_NAME" } } { "regfile.vhd" "" { Text "E:/EDAclass/test/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 43.71 % ) " "Info: Total cell delay = 1.435 ns ( 43.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.848 ns ( 56.29 % ) " "Info: Total interconnect delay = 1.848 ns ( 56.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.283 ns" { readdata[15] datapath:dp|mux2:resmux|y[15]~49 datapath:dp|regfile:rf|mem~469 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.283 ns" { readdata[15] {} readdata[15]~combout {} datapath:dp|mux2:resmux|y[15]~49 {} datapath:dp|regfile:rf|mem~469 {} } { 0.000ns 0.000ns 1.612ns 0.236ns } { 0.000ns 0.854ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk clk~clkctrl datapath:dp|regfile:rf|mem~469 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clk {} clk~combout {} clk~clkctrl {} datapath:dp|regfile:rf|mem~469 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.283 ns" { readdata[15] datapath:dp|mux2:resmux|y[15]~49 datapath:dp|regfile:rf|mem~469 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.283 ns" { readdata[15] {} readdata[15]~combout {} datapath:dp|mux2:resmux|y[15]~49 {} datapath:dp|regfile:rf|mem~469 {} } { 0.000ns 0.000ns 1.612ns 0.236ns } { 0.000ns 0.854ns 0.272ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 17:08:21 2013 " "Info: Processing ended: Sun Jan 06 17:08:21 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
