Checking out Encounter license ...
SOC_Encounter_GXL 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p044.
sourcing /usr/cds/SoC81/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-s273_1 (32bit) 06/16/2009 02:26 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-s155 NR090610-1622/USR60-UB (database version 2.30, 78.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.12-s254_1 (32bit) 06/11/2009 13:55:16 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-s204_1 (32bit) Jun 10 2009 13:59:08 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.12-s010
--- Starting "First Encounter v08.10-s273_1" on Sat Oct 27 13:28:49 2018 (mem=62.1M) ---
--- Running on localhost.localdomain (i686 w/Linux 2.6.9-5.EL) ---
This version was compiled on Tue Jun 16 02:26:11 PDT 2009.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Default Total Res Scale Factor to 1.00
Set Detail Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
sourcing /root/.enc
Sourcing tcl/tk file "/root/.enc" ...
sourcing /root/.enc.color.tcl
Sourcing tcl/tk file "/root/.enc.color.tcl" ...
<CMD> loadConfig ./Default.conf
Reading config file - ./Default.conf

Loading Lef file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/header8m2t_V55.lef...

Loading Lef file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/fsc0h_d_generic_core.lef...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/fsc0h_d_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 400.
Initializing default via types and wire widths ...

Loading Lef file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/foc0h_a33_t33_generic_io.7m1t.lef...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically illegal.
Refer the LEF/DEF 5.5 and earlier Language Referece manual on how to define this statement. See file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/foc0h_a33_t33_generic_io.7m1t.lef at line 3642.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically illegal.
Refer the LEF/DEF 5.5 and earlier Language Referece manual on how to define this statement. See file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/foc0h_a33_t33_generic_io.7m1t.lef at line 3642.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Sat Oct 27 13:29:10 2018
viaInitial ends at Sat Oct 27 13:29:10 2018
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/output/hight.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.144.6.3 (Current mem = 192.594M, initial mem = 62.125M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=192.6M) ***
Top level cell is hight.
Reading max timing library '/Back_End_Flow/SoC_Encounter_UMC130_files/Maximum_Timing_Library/fsc0h_d_generic_core_ss1p08v125c.lib' ...
No function defined for cell 'ANTHD'. The cell will only be used for analysis.
 read 407 cells in library 'fsc0h_d_generic_core_ss1p08v125c' 
Reading max timing library '/Back_End_Flow/SoC_Encounter_UMC130_files/Maximum_Timing_Library/foc0h_a33_t33_generic_io_ss1p08v125c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA28SHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA28SHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA4GSHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA4GSHB' is not defined in the library
 read 10 cells in library 'foc0h_a33_t33_generic_io_ss1p08v125c' 
Reading min timing library '/Back_End_Flow/SoC_Encounter_UMC130_files/Minimum_Timing_Libraries/fsc0h_d_generic_core_ff1p32vm40c.lib' ...
No function defined for cell 'ANTHD'. The cell will only be used for analysis.
 read 407 cells in library 'fsc0h_d_generic_core_ff1p32vm40c' 
Reading min timing library '/Back_End_Flow/SoC_Encounter_UMC130_files/Minimum_Timing_Libraries/foc0h_a33_t33_generic_io_ff1p32vm40c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA28SHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA28SHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA4GSHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA4GSHB' is not defined in the library
 read 10 cells in library 'foc0h_a33_t33_generic_io_ff1p32vm40c' 
Reading max timing library '/Back_End_Flow/Documentation/SoC_Encounter/Typical_Timing_Libraries/fsc0h_d_generic_core_tt1p2v25c.lib' ...
No function defined for cell 'ANTHD'. The cell will only be used for analysis.
 read 407 cells in library 'fsc0h_d_generic_core_tt1p2v25c' 
Reading max timing library '/Back_End_Flow/Documentation/SoC_Encounter/Typical_Timing_Libraries/foc0h_a33_t33_generic_io_tt1p2v25c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHB' is not defined in the library
 read 10 cells in library 'foc0h_a33_t33_generic_io_tt1p2v25c' 
Reading min timing library '/Back_End_Flow/Documentation/SoC_Encounter/Typical_Timing_Libraries/fsc0h_d_generic_core_tt1p2v25c.lib' ...
No function defined for cell 'ANTHD'. The cell will only be used for analysis.
 read 407 cells in library 'fsc0h_d_generic_core_tt1p2v25c' 
Reading min timing library '/Back_End_Flow/Documentation/SoC_Encounter/Typical_Timing_Libraries/foc0h_a33_t33_generic_io_tt1p2v25c.lib' ...
 read 10 cells in library 'foc0h_a33_t33_generic_io_tt1p2v25c' 
*** End library_loading (cpu=0.51min, mem=111.9M, fe_cpu=0.55min, fe_mem=304.5M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell hight ...
*** Netlist is unique.
** info: there are 1737 modules.
** info: there are 1556 stdCell insts.

*** Memory Usage v0.144.6.3 (Current mem = 305.266M, initial mem = 62.125M) ***
CTE reading timing constraint file '../syn/output/hight.sdc' ...
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../syn/output/hight.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=310.9M) ***
*info - Done with setDoAssign with 32 assigns removed and 0 assigns could not be removed.
Total number of combinational cells: 276
Total number of sequential cells: 118
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFCKEHD BUFCHD BUFCKHHD BUFCKGHD BUFCKIHD BUFCKJHD BUFCKLHD BUFCKKHD BUFCKMHD BUFCKNHD BUFCKQHD BUFEHD BUFDHD BUFHHD BUFGHD BUFIHD BUFJHD BUFKHD BUFLHD BUFMHD BUFNHD BUFQHD
Total number of usable buffers: 22
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVCKDHD INVCHD INVCKGHD INVCKHHD INVCKIHD INVCKJHD INVCKKHD INVCKLHD INVCKMHD INVCKNHD INVCKQHD INVDHD INVGHD INVHHD INVJHD INVIHD INVKHD INVLHD INVMHD INVNHD INVQHD
Total number of usable inverters: 21
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELAKHD DELBKHD DELCKHD DELDKHD
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Reading IO assignment file "./hight.io" ...
**WARN: (SOCFP-3108):	Not enough space to accomodate the ios for side 'S' between io 'MK[0]' and 'io ed'
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: (SOCDC-1159):	Invalid input transition time. The default 0.1ps input transition time will be used.
Set Input Pin Transition Delay as 0.1 ps.
<CMD> fit
<CMD> commitConfig
**WARN: (SOCSYT-3034):	commitConfig can only be run once per session.
 This command is skipped since it's already run by user or by loadConfig command implicitly.
<CMD> floorPlan -d 265 265 0 0 0 0
Reading IO assignment file "./hight.io" ...
<CMD> loadIoFile hight.io
Reading IO assignment file "hight.io" ...
<CMD> fit
<CMD> addStripe -nets {vdd gnd} -layer metal5 -width 4 -direction Horizontal -set_to_set_distance 27 -spacing 2 -start_y 5 -stop_y 260
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.

The power planner created 20 wires.

<CMD> addStripe -nets {vdd gnd} -layer metal4 -width 4 -direction Vertical -set_to_set_distance 27 -spacing 2 -start_x 5 -stop_x 260
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.

The power planner created 20 wires.

<CMD> addIoFiller -prefix fill_io -cell EMPTY1HA
<CMD> sroute -allowLayerChange 1 -blockPinTarget nearestTarget -crossoverViaBottomLayer M1 -crossoverViaTopLayer M4 -layerChangeRange {M1 M4} -nets {vdd gnd}
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Sat Oct 27 13:31:54 2018 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /root/Desktop/hight/apr
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 2.6.9-5.EL i686 2.90Ghz)

Begin option processing ...
(from .sroute_4221.conf) srouteConnectPowerBump set to false
(from .sroute_4221.conf) routeSelectNet set to "vdd gnd"
(from .sroute_4221.conf) routeSpecial set to true
**WARN: 'M1' is not an integer!
**WARN: 'M1' is not an integer!
**WARN: 'M4' is not an integer!
(from .sroute_4221.conf) srouteFollowCorePinEnd set to 3
(from .sroute_4221.conf) srouteFollowPadPin set to true
(from .sroute_4221.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_4221.conf) sroutePadPinAllPorts set to true
(from .sroute_4221.conf) sroutePreserveExistingRoutes set to true
**WARN: 'M4' is not an integer!
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 491.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 8 routing layers, 1 overlap layer
Read in 460 macros, 67 used
Read in 54 components
  54 core components: 54 unplaced, 0 placed, 0 fixed
Read in 259 physical pins
  259 physical pins: 0 unplaced, 0 placed, 259 fixed
Read in 259 nets
Read in 2 special nets, 2 routed
Read in 259 terminals
2 nets selected.

Begin power routing ...
**WARN: (SOCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 83
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 83
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 498.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 259 io pins ...
 Updating DB with 118 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Oct 27 13:31:54 2018
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Sat Oct 27 13:31:54 2018

sroute post-processing starts at Sat Oct 27 13:31:54 2018
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Sat Oct 27 13:31:54 2018


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 3.27 megs
sroute: Total Peak Memory used = 316.88 megs
<CMD> addEndCap -precap FILLER4EHD -postcap FILLER4EHD -prefix EndCap
Minimum row-size in sites for endcap insertion = 9.
Minimum number of sites for row blockage       = 1.
Inserted 82 pre-endcap <FILLER4EHD> cells (prefix EndCap).
Inserted 82 post-endcap <FILLER4EHD> cells (prefix EndCap).
<CMD> saveDesign ./saving/hight.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight.enc.dat exists, rename it to ./saving/hight.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... 83 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=316.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=316.9M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> timeDesign -prePlace -idealClock -drvReports -outDir ./reports/preplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Set Using Default Delay Limit as 101.
**WARN: (SOCDC-1629):	The variable rdaUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command setUseDefaultDelayLimit.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  5.227  |  6.249  |  5.227  |  7.419  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Reported timing to dir ./reports/preplace_timing
Total CPU time: 0.75 sec
Total Real time: 1.0 sec
Total Memory Usage: 323.621094 Mbytes
<CMD> timeDesign -prePlace -idealClock -hold -outDir ./reports/preplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Set Using Default Delay Limit as 101.
**WARN: (SOCDC-1629):	The variable rdaUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command setUseDefaultDelayLimit.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.240  | -0.240  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -44.060 | -44.060 |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   282   |   282   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Reported timing to dir ./reports/preplace_timing
Total CPU time: 0.6 sec
Total Real time: 1.0 sec
Total Memory Usage: 323.738281 Mbytes
<CMD> setPlaceMode -clkGateAware true -congEffort medium -ignoreScan -timingDriven true
**WARN: (SOCTCM-70):	Option "-ignoreScan" for command setPlaceMode is obsolete and has been replaced by "-ignoreScan true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-ignoreScan true".
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 332.3M)
Number of Loop : 0
Start delay calculation (mem=332.258M)...
*** Calculating scaling factor for max libraries using the default operating condition of each library.
Delay calculation completed.
(cpu=0:00:00.1 real=0:00:00.0 mem=332.445M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 332.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 99 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
*** Starting "NanoPlace(TM) placement v0.845.4.11 (mem=332.4M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:06.2 mem=409.4M) ***
**WARN: (SOCTS-141):	Cell (BHD1HD) is marked as dont_touch, but is not marked as dont_use.
**WARN: (SOCTS-141):	Cell (CKLDHD) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.2 mem=427.2M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=1621 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1831 #term=6355 #term/net=3.47, #fixedIo=259, #floatIo=0, #fixedPin=259, #floatPin=0
stdCell: 1621 single + 0 double + 0 multi
Total standard cell length = 7.5244 (mm), area = 0.0241 (mm^2)
Average module density = 0.339.
Density for the design = 0.339.
       = stdcell_area 18155 (23238 um^2) / alloc_area 53628 (68644 um^2).
Pin Density = 0.338.
            = total # of pins 6355 / total Instance area 18811.
Identified 2 spare or floating instances, with no clusters.
No clock gating cells found.  Disabling -clkGateAware placement.
Iteration  1: Total net bbox = 7.042e+04 (3.47e+04 3.57e+04)
              Est.  stn bbox = 7.042e+04 (3.47e+04 3.57e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 429.5M
Iteration  2: Total net bbox = 7.042e+04 (3.47e+04 3.57e+04)
              Est.  stn bbox = 7.042e+04 (3.47e+04 3.57e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 429.5M
Iteration  3: Total net bbox = 7.042e+04 (3.47e+04 3.57e+04)
              Est.  stn bbox = 7.042e+04 (3.47e+04 3.57e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 429.5M
Iteration  4: Total net bbox = 5.658e+04 (2.79e+04 2.87e+04)
              Est.  stn bbox = 5.658e+04 (2.79e+04 2.87e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 429.6M
Iteration  5: Total net bbox = 5.700e+04 (2.81e+04 2.89e+04)
              Est.  stn bbox = 5.700e+04 (2.81e+04 2.89e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 429.6M
Iteration  6: Total net bbox = 6.066e+04 (2.90e+04 3.17e+04)
              Est.  stn bbox = 6.066e+04 (2.90e+04 3.17e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 429.6M
Iteration  7: Total net bbox = 6.132e+04 (2.94e+04 3.20e+04)
              Est.  stn bbox = 7.225e+04 (3.48e+04 3.74e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 428.5M
Iteration  8: Total net bbox = 6.132e+04 (2.94e+04 3.20e+04)
              Est.  stn bbox = 7.225e+04 (3.48e+04 3.74e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 428.5M
Iteration  9: Total net bbox = 6.568e+04 (3.14e+04 3.43e+04)
              Est.  stn bbox = 6.568e+04 (3.14e+04 3.43e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 429.8M
Iteration 10: Total net bbox = 6.634e+04 (3.18e+04 3.45e+04)
              Est.  stn bbox = 6.634e+04 (3.18e+04 3.45e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 429.8M
Iteration 11: Total net bbox = 6.640e+04 (3.20e+04 3.44e+04)
              Est.  stn bbox = 7.769e+04 (3.77e+04 4.00e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 428.8M
Iteration 12: Total net bbox = 6.640e+04 (3.20e+04 3.44e+04)
              Est.  stn bbox = 7.769e+04 (3.77e+04 4.00e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 428.8M
Iteration 13: Total net bbox = 6.882e+04 (3.41e+04 3.47e+04)
              Est.  stn bbox = 8.008e+04 (3.98e+04 4.02e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 428.8M
*** cost = 6.882e+04 (3.41e+04 3.47e+04) (cpu for global=0:00:03.0) real=0:00:03.0***
Core Placement runtime cpu: 0:00:02.2 real: 0:00:02.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 6.878e+04 = 3.408e+04 H + 3.471e+04 V
wire length = 6.529e+04 = 3.068e+04 H + 3.462e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        25.60 um
  inst (roundfunction/U5) with max move: (149.6, 156.8) -> (165.6, 147.2)
  mean    (X+Y) =         6.19 um
Total instances flipped : 13
Total instances moved : 627
*** cpu=0:00:00.0   mem=428.8M  mem(used)=0.0M***
Total net length = 6.523e+04 (3.069e+04 3.454e+04) (ext = 2.154e+04)
*** End of Placement (cpu=0:00:10.5, real=0:00:13.0, mem=428.8M) ***
default core: bins with density >  0.75 = 6.17 % ( 5 / 81 )
*** Free Virtual Timing Model ...(mem=420.3M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:11, real = 0: 0:14, mem = 420.0M **
<CMD> timeDesign -preCTS -idealClock -drvReports -outDir ./reports/place_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (-800 -800) (265800 265800)
coreBox:    (0 0) (265000 265000)
Number of multi-gpin terms=298, multi-gpins=598, moved blk term=0/0

Phase 1a route (0:00:00.0 420.0M):
Est net length = 7.655e+04um = 3.673e+04H + 3.982e+04V
Usage: (11.3%H 11.5%V) = (4.162e+04um 5.675e+04um) = (20755 17734)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 42 = 0 (0.00% H) + 42 (0.38% V)

Phase 1b route (0:00:00.0 420.0M):
Usage: (11.3%H 11.5%V) = (4.149e+04um 5.675e+04um) = (20690 17734)
Overflow: 31 = 0 (0.00% H) + 31 (0.28% V)

Phase 1c route (0:00:00.0 420.0M):
Usage: (11.3%H 11.5%V) = (4.138e+04um 5.680e+04um) = (20636 17750)
Overflow: 29 = 0 (0.00% H) + 29 (0.26% V)

Phase 1d route (0:00:00.0 420.0M):
Usage: (11.3%H 11.5%V) = (4.139e+04um 5.683e+04um) = (20641 17758)
Overflow: 10 = 0 (0.00% H) + 10 (0.09% V)

Phase 1e route (0:00:00.0 420.0M):
Usage: (11.3%H 11.5%V) = (4.141e+04um 5.683e+04um) = (20648 17760)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 420.0M):
Usage: (11.3%H 11.5%V) = (4.141e+04um 5.683e+04um) = (20648 17760)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	14	 0.13%
  1:	1	 0.01%	40	 0.37%
  2:	4	 0.04%	78	 0.71%
  3:	11	 0.10%	119	 1.09%
  4:	27	 0.25%	320	 2.92%
  5:	37	 0.34%	366	 3.34%
  6:	99	 0.90%	351	 3.20%
  7:	204	 1.86%	945	 8.63%
  8:	332	 3.03%	695	 6.34%
  9:	379	 3.46%	402	 3.67%
 10:	435	 3.97%	524	 4.78%
 11:	656	 5.99%	489	 4.46%
 12:	934	 8.53%	596	 5.44%
 13:	820	 7.48%	577	 5.27%
 14:	989	 9.03%	689	 6.29%
 15:	1118	10.20%	712	 6.50%
 16:	832	 7.59%	760	 6.94%
 17:	687	 6.27%	1856	16.94%
 18:	577	 5.27%	1423	12.99%
 19:	1464	13.36%	0	 0.00%
 20:	1350	12.32%	0	 0.00%


Global route (cpu=0.1s real=0.0s 420.0M)

*** Memory Usage v0.144.6.3 (Current mem = 420.012M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.0 420.0M):


*** After '-updateRemainTrks' operation: 

Usage: (12.3%H 12.8%V) = (4.523e+04um 6.329e+04um) = (22526 19776)
Overflow: 75 = 0 (0.00% H) + 75 (0.68% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	1	 0.01%
 -4:	0	 0.00%	2	 0.02%
 -3:	0	 0.00%	3	 0.03%
 -2:	0	 0.00%	20	 0.18%
 -1:	0	 0.00%	32	 0.29%
--------------------------------------
  0:	2	 0.02%	54	 0.49%
  1:	6	 0.05%	71	 0.65%
  2:	3	 0.03%	130	 1.19%
  3:	23	 0.21%	190	 1.73%
  4:	43	 0.39%	266	 2.43%
  5:	60	 0.55%	288	 2.63%
  6:	128	 1.17%	330	 3.01%
  7:	245	 2.24%	984	 8.98%
  8:	332	 3.03%	679	 6.20%
  9:	400	 3.65%	367	 3.35%
 10:	454	 4.14%	517	 4.72%
 11:	646	 5.90%	494	 4.51%
 12:	954	 8.71%	586	 5.35%
 13:	823	 7.51%	567	 5.18%
 14:	1012	 9.24%	693	 6.33%
 15:	1060	 9.68%	688	 6.28%
 16:	780	 7.12%	757	 6.91%
 17:	663	 6.05%	1825	16.66%
 18:	560	 5.11%	1411	12.88%
 19:	1435	13.10%	0	 0.00%
 20:	1327	12.11%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.0M) ***


Total length: 7.977e+04um, number of vias: 16119
M1(H) length: 6.550e-01um, number of vias: 6096
M2(V) length: 1.897e+04um, number of vias: 5836
M3(H) length: 3.038e+04um, number of vias: 2129
M4(V) length: 1.212e+04um, number of vias: 1065
M5(H) length: 6.330e+03um, number of vias: 878
M6(V) length: 1.056e+04um, number of vias: 86
M7(H) length: 7.782e+02um, number of vias: 29
M8(V) length: 6.312e+02um
*** Completed Phase 2 route (0:00:00.1 420.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=420.0M) ***
Peak Memory Usage was 420.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=420.0M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.827  |  4.968  |  3.827  |  7.381  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    7 (7)     |   -0.101   |    7 (7)     |
|   max_tran     |   7 (291)    |   -1.442   |   7 (291)    |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.854%
Routing Overflow: 0.00% H and 0.68% V
------------------------------------------------------------
Reported timing to dir ./reports/place_timing
Total CPU time: 0.73 sec
Total Real time: 1.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> timeDesign -preCTS -idealClock -hold -outDir ./reports/place_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (-800 -800) (265800 265800)
coreBox:    (0 0) (265000 265000)
Number of multi-gpin terms=298, multi-gpins=598, moved blk term=0/0

Phase 1a route (0:00:00.0 420.0M):
Est net length = 7.655e+04um = 3.673e+04H + 3.982e+04V
Usage: (11.3%H 11.5%V) = (4.162e+04um 5.675e+04um) = (20755 17734)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 42 = 0 (0.00% H) + 42 (0.38% V)

Phase 1b route (0:00:00.0 420.0M):
Usage: (11.3%H 11.5%V) = (4.149e+04um 5.675e+04um) = (20690 17734)
Overflow: 31 = 0 (0.00% H) + 31 (0.28% V)

Phase 1c route (0:00:00.0 420.0M):
Usage: (11.3%H 11.5%V) = (4.138e+04um 5.680e+04um) = (20636 17750)
Overflow: 29 = 0 (0.00% H) + 29 (0.26% V)

Phase 1d route (0:00:00.0 420.0M):
Usage: (11.3%H 11.5%V) = (4.139e+04um 5.683e+04um) = (20641 17758)
Overflow: 10 = 0 (0.00% H) + 10 (0.09% V)

Phase 1e route (0:00:00.0 420.0M):
Usage: (11.3%H 11.5%V) = (4.141e+04um 5.683e+04um) = (20648 17760)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 420.0M):
Usage: (11.3%H 11.5%V) = (4.141e+04um 5.683e+04um) = (20648 17760)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	14	 0.13%
  1:	1	 0.01%	40	 0.37%
  2:	4	 0.04%	78	 0.71%
  3:	11	 0.10%	119	 1.09%
  4:	27	 0.25%	320	 2.92%
  5:	37	 0.34%	366	 3.34%
  6:	99	 0.90%	351	 3.20%
  7:	204	 1.86%	945	 8.63%
  8:	332	 3.03%	695	 6.34%
  9:	379	 3.46%	402	 3.67%
 10:	435	 3.97%	524	 4.78%
 11:	656	 5.99%	489	 4.46%
 12:	934	 8.53%	596	 5.44%
 13:	820	 7.48%	577	 5.27%
 14:	989	 9.03%	689	 6.29%
 15:	1118	10.20%	712	 6.50%
 16:	832	 7.59%	760	 6.94%
 17:	687	 6.27%	1856	16.94%
 18:	577	 5.27%	1423	12.99%
 19:	1464	13.36%	0	 0.00%
 20:	1350	12.32%	0	 0.00%


Global route (cpu=0.0s real=0.0s 420.0M)

*** Memory Usage v0.144.6.3 (Current mem = 420.012M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 420.0M):


*** After '-updateRemainTrks' operation: 

Usage: (12.3%H 12.8%V) = (4.523e+04um 6.329e+04um) = (22526 19776)
Overflow: 75 = 0 (0.00% H) + 75 (0.68% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	1	 0.01%
 -4:	0	 0.00%	2	 0.02%
 -3:	0	 0.00%	3	 0.03%
 -2:	0	 0.00%	20	 0.18%
 -1:	0	 0.00%	32	 0.29%
--------------------------------------
  0:	2	 0.02%	54	 0.49%
  1:	6	 0.05%	71	 0.65%
  2:	3	 0.03%	130	 1.19%
  3:	23	 0.21%	190	 1.73%
  4:	43	 0.39%	266	 2.43%
  5:	60	 0.55%	288	 2.63%
  6:	128	 1.17%	330	 3.01%
  7:	245	 2.24%	984	 8.98%
  8:	332	 3.03%	679	 6.20%
  9:	400	 3.65%	367	 3.35%
 10:	454	 4.14%	517	 4.72%
 11:	646	 5.90%	494	 4.51%
 12:	954	 8.71%	586	 5.35%
 13:	823	 7.51%	567	 5.18%
 14:	1012	 9.24%	693	 6.33%
 15:	1060	 9.68%	688	 6.28%
 16:	780	 7.12%	757	 6.91%
 17:	663	 6.05%	1825	16.66%
 18:	560	 5.11%	1411	12.88%
 19:	1435	13.10%	0	 0.00%
 20:	1327	12.11%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.0M) ***


Total length: 7.977e+04um, number of vias: 16119
M1(H) length: 6.550e-01um, number of vias: 6096
M2(V) length: 1.897e+04um, number of vias: 5836
M3(H) length: 3.038e+04um, number of vias: 2129
M4(V) length: 1.212e+04um, number of vias: 1065
M5(H) length: 6.330e+03um, number of vias: 878
M6(V) length: 1.056e+04um, number of vias: 86
M7(H) length: 7.782e+02um, number of vias: 29
M8(V) length: 6.312e+02um
*** Completed Phase 2 route (0:00:00.1 420.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=420.0M) ***
Peak Memory Usage was 420.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=420.0M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.207  | -0.207  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -36.710 | -36.710 |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   226   |   226   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 33.854%
Routing Overflow: 0.00% H and 0.68% V
------------------------------------------------------------
Reported timing to dir ./reports/place_timing
Total CPU time: 0.88 sec
Total Real time: 1.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> optDesign -preCTS
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 420.0M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=420.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.827  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    7 (7)     |   -0.101   |    7 (7)     |
|   max_tran     |   7 (291)    |   -1.442   |   7 (291)    |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.854%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 420.0M **
*info: Start fixing DRV (Mem = 420.01M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (420.0M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 74 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=420.0M) ***
*info: There are 42 candidate Buffer cells
*info: There are 41 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.338536
Start fixing design rules ... (0:00:00.0 420.0M)
Done fixing design rule (0:00:00.4 420.0M)

Summary:
0 buffer added on 0 net (with 10 drivers resized)

Density after buffering = 0.339002
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=420.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:00.5 420.0M)

Re-routed 10 nets
Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.012M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 420.0M)
Number of Loop : 0
Start delay calculation (mem=420.012M)...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:01.0 mem=420.012M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 420.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    7
*info:   Prev Max tran violations:   291
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 420.01M).

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=420.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.279  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.900%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 420.0M **
*** Starting optFanout (420.0M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 74 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=420.0M) ***
Start fixing timing ... (0:00:00.0 420.0M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 420.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.339002
*** Completed optFanout (0:00:00.1 420.0M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=420.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.279  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.900%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 420.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 33.900% **

*** starting 1-st reclaim pass: 1187 instances 
*** starting 2-nd reclaim pass: 211 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 2 Downsize = 3 **
** Density Change = 0.024% **
** Density after area reclaim = 33.876% **
*** Finished Area Reclaim (0:00:00.5) ***
density before resizing = 33.876%
* summary of transition time violation fixes:
*summary:      2 instances changed cell type
density after resizing = 33.883%
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=420.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (265800 265800)
coreBox:    (0 0) (265000 265000)
Number of multi-gpin terms=294, multi-gpins=588, moved blk term=0/0

Phase 1a route (0:00:00.0 420.0M):
Est net length = 7.620e+04um = 3.647e+04H + 3.973e+04V
Usage: (11.2%H 11.5%V) = (4.135e+04um 5.663e+04um) = (20621 17695)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 41 = 0 (0.00% H) + 41 (0.38% V)

Phase 1b route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.123e+04um 5.662e+04um) = (20557 17695)
Overflow: 30 = 0 (0.00% H) + 30 (0.27% V)

Phase 1c route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.112e+04um 5.668e+04um) = (20504 17712)
Overflow: 28 = 0 (0.00% H) + 28 (0.25% V)

Phase 1d route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.113e+04um 5.670e+04um) = (20509 17720)
Overflow: 9 = 0 (0.00% H) + 9 (0.08% V)

Phase 1e route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.114e+04um 5.671e+04um) = (20516 17722)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.114e+04um 5.671e+04um) = (20516 17722)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	10	 0.09%
  1:	1	 0.01%	49	 0.45%
  2:	4	 0.04%	73	 0.67%
  3:	9	 0.08%	127	 1.16%
  4:	25	 0.23%	323	 2.95%
  5:	37	 0.34%	352	 3.21%
  6:	102	 0.93%	344	 3.14%
  7:	208	 1.90%	952	 8.69%
  8:	319	 2.91%	691	 6.31%
  9:	375	 3.42%	406	 3.71%
 10:	435	 3.97%	531	 4.85%
 11:	666	 6.08%	475	 4.34%
 12:	920	 8.40%	604	 5.51%
 13:	809	 7.38%	573	 5.23%
 14:	1003	 9.15%	688	 6.28%
 15:	1127	10.29%	712	 6.50%
 16:	835	 7.62%	762	 6.96%
 17:	680	 6.21%	1862	17.00%
 18:	586	 5.35%	1422	12.98%
 19:	1465	13.37%	0	 0.00%
 20:	1350	12.32%	0	 0.00%


Global route (cpu=0.1s real=0.0s 420.0M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 420.012M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 420.0M):


*** After '-updateRemainTrks' operation: 

Usage: (12.2%H 12.8%V) = (4.494e+04um 6.316e+04um) = (22378 19735)
Overflow: 70 = 0 (0.00% H) + 70 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	1	 0.01%
 -4:	0	 0.00%	1	 0.01%
 -3:	0	 0.00%	6	 0.05%
 -2:	0	 0.00%	18	 0.16%
 -1:	0	 0.00%	27	 0.25%
--------------------------------------
  0:	2	 0.02%	58	 0.53%
  1:	3	 0.03%	78	 0.71%
  2:	6	 0.05%	129	 1.18%
  3:	22	 0.20%	202	 1.84%
  4:	38	 0.35%	253	 2.31%
  5:	58	 0.53%	278	 2.54%
  6:	135	 1.23%	335	 3.06%
  7:	241	 2.20%	971	 8.86%
  8:	327	 2.98%	684	 6.24%
  9:	398	 3.63%	379	 3.46%
 10:	440	 4.02%	516	 4.71%
 11:	672	 6.13%	479	 4.37%
 12:	939	 8.57%	594	 5.42%
 13:	819	 7.48%	565	 5.16%
 14:	1013	 9.25%	692	 6.32%
 15:	1069	 9.76%	689	 6.29%
 16:	780	 7.12%	760	 6.94%
 17:	665	 6.07%	1830	16.70%
 18:	567	 5.18%	1410	12.87%
 19:	1436	13.11%	0	 0.00%
 20:	1326	12.10%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.0M) ***


Total length: 7.942e+04um, number of vias: 16081
M1(H) length: 6.550e-01um, number of vias: 6092
M2(V) length: 1.896e+04um, number of vias: 5825
M3(H) length: 3.033e+04um, number of vias: 2106
M4(V) length: 1.194e+04um, number of vias: 1057
M5(H) length: 6.168e+03um, number of vias: 881
M6(V) length: 1.052e+04um, number of vias: 86
M7(H) length: 7.468e+02um, number of vias: 34
M8(V) length: 7.440e+02um
*** Completed Phase 2 route (0:00:00.1 420.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=420.0M) ***
Peak Memory Usage was 420.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=420.0M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.012M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 420.0M)
Number of Loop : 0
Start delay calculation (mem=420.012M)...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:01.0 mem=420.012M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 420.0M) ***

------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=420.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.271  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.883%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 420.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 420.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.271  |  5.393  |  4.271  |  7.381  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.883%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 420.0M **
*** Finished optDesign ***
<CMD> saveDesign ./saving/hight_place.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight_place.enc.dat exists, rename it to ./saving/hight_place.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight_place.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight_place.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight_place.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... 83 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=420.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=420.0M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> timeDesign -preCTS -idealClock -drvReports -outDir ./reports/postplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (265800 265800)
coreBox:    (0 0) (265000 265000)
Number of multi-gpin terms=294, multi-gpins=588, moved blk term=0/0

Phase 1a route (0:00:00.0 420.0M):
Est net length = 7.620e+04um = 3.647e+04H + 3.973e+04V
Usage: (11.2%H 11.5%V) = (4.135e+04um 5.663e+04um) = (20621 17695)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 41 = 0 (0.00% H) + 41 (0.38% V)

Phase 1b route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.123e+04um 5.662e+04um) = (20557 17695)
Overflow: 30 = 0 (0.00% H) + 30 (0.27% V)

Phase 1c route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.112e+04um 5.668e+04um) = (20504 17712)
Overflow: 28 = 0 (0.00% H) + 28 (0.25% V)

Phase 1d route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.113e+04um 5.670e+04um) = (20509 17720)
Overflow: 9 = 0 (0.00% H) + 9 (0.08% V)

Phase 1e route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.114e+04um 5.671e+04um) = (20516 17722)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.114e+04um 5.671e+04um) = (20516 17722)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	10	 0.09%
  1:	1	 0.01%	49	 0.45%
  2:	4	 0.04%	73	 0.67%
  3:	9	 0.08%	127	 1.16%
  4:	25	 0.23%	323	 2.95%
  5:	37	 0.34%	352	 3.21%
  6:	102	 0.93%	344	 3.14%
  7:	208	 1.90%	952	 8.69%
  8:	319	 2.91%	691	 6.31%
  9:	375	 3.42%	406	 3.71%
 10:	435	 3.97%	531	 4.85%
 11:	666	 6.08%	475	 4.34%
 12:	920	 8.40%	604	 5.51%
 13:	809	 7.38%	573	 5.23%
 14:	1003	 9.15%	688	 6.28%
 15:	1127	10.29%	712	 6.50%
 16:	835	 7.62%	762	 6.96%
 17:	680	 6.21%	1862	17.00%
 18:	586	 5.35%	1422	12.98%
 19:	1465	13.37%	0	 0.00%
 20:	1350	12.32%	0	 0.00%


Global route (cpu=0.1s real=0.0s 420.0M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 420.012M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 420.0M):


*** After '-updateRemainTrks' operation: 

Usage: (12.2%H 12.8%V) = (4.494e+04um 6.316e+04um) = (22378 19735)
Overflow: 70 = 0 (0.00% H) + 70 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	1	 0.01%
 -4:	0	 0.00%	1	 0.01%
 -3:	0	 0.00%	6	 0.05%
 -2:	0	 0.00%	18	 0.16%
 -1:	0	 0.00%	27	 0.25%
--------------------------------------
  0:	2	 0.02%	58	 0.53%
  1:	3	 0.03%	78	 0.71%
  2:	6	 0.05%	129	 1.18%
  3:	22	 0.20%	202	 1.84%
  4:	38	 0.35%	253	 2.31%
  5:	58	 0.53%	278	 2.54%
  6:	135	 1.23%	335	 3.06%
  7:	241	 2.20%	971	 8.86%
  8:	327	 2.98%	684	 6.24%
  9:	398	 3.63%	379	 3.46%
 10:	440	 4.02%	516	 4.71%
 11:	672	 6.13%	479	 4.37%
 12:	939	 8.57%	594	 5.42%
 13:	819	 7.48%	565	 5.16%
 14:	1013	 9.25%	692	 6.32%
 15:	1069	 9.76%	689	 6.29%
 16:	780	 7.12%	760	 6.94%
 17:	665	 6.07%	1830	16.70%
 18:	567	 5.18%	1410	12.87%
 19:	1436	13.11%	0	 0.00%
 20:	1326	12.10%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.0M) ***


Total length: 7.942e+04um, number of vias: 16081
M1(H) length: 6.550e-01um, number of vias: 6092
M2(V) length: 1.896e+04um, number of vias: 5825
M3(H) length: 3.033e+04um, number of vias: 2106
M4(V) length: 1.194e+04um, number of vias: 1057
M5(H) length: 6.168e+03um, number of vias: 881
M6(V) length: 1.052e+04um, number of vias: 86
M7(H) length: 7.468e+02um, number of vias: 34
M8(V) length: 7.440e+02um
*** Completed Phase 2 route (0:00:00.1 420.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=420.0M) ***
Peak Memory Usage was 420.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=420.0M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.271  |  5.393  |  4.271  |  7.381  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.883%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
Reported timing to dir ./reports/postplace_timing
Total CPU time: 0.74 sec
Total Real time: 1.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> timeDesign -preCTS -idealClock -hold -outDir ./reports/postplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (265800 265800)
coreBox:    (0 0) (265000 265000)
Number of multi-gpin terms=294, multi-gpins=588, moved blk term=0/0

Phase 1a route (0:00:00.0 420.0M):
Est net length = 7.620e+04um = 3.647e+04H + 3.973e+04V
Usage: (11.2%H 11.5%V) = (4.135e+04um 5.663e+04um) = (20621 17695)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 41 = 0 (0.00% H) + 41 (0.38% V)

Phase 1b route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.123e+04um 5.662e+04um) = (20557 17695)
Overflow: 30 = 0 (0.00% H) + 30 (0.27% V)

Phase 1c route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.112e+04um 5.668e+04um) = (20504 17712)
Overflow: 28 = 0 (0.00% H) + 28 (0.25% V)

Phase 1d route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.113e+04um 5.670e+04um) = (20509 17720)
Overflow: 9 = 0 (0.00% H) + 9 (0.08% V)

Phase 1e route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.114e+04um 5.671e+04um) = (20516 17722)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.114e+04um 5.671e+04um) = (20516 17722)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	10	 0.09%
  1:	1	 0.01%	49	 0.45%
  2:	4	 0.04%	73	 0.67%
  3:	9	 0.08%	127	 1.16%
  4:	25	 0.23%	323	 2.95%
  5:	37	 0.34%	352	 3.21%
  6:	102	 0.93%	344	 3.14%
  7:	208	 1.90%	952	 8.69%
  8:	319	 2.91%	691	 6.31%
  9:	375	 3.42%	406	 3.71%
 10:	435	 3.97%	531	 4.85%
 11:	666	 6.08%	475	 4.34%
 12:	920	 8.40%	604	 5.51%
 13:	809	 7.38%	573	 5.23%
 14:	1003	 9.15%	688	 6.28%
 15:	1127	10.29%	712	 6.50%
 16:	835	 7.62%	762	 6.96%
 17:	680	 6.21%	1862	17.00%
 18:	586	 5.35%	1422	12.98%
 19:	1465	13.37%	0	 0.00%
 20:	1350	12.32%	0	 0.00%


Global route (cpu=0.1s real=0.0s 420.0M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 420.012M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 420.0M):


*** After '-updateRemainTrks' operation: 

Usage: (12.2%H 12.8%V) = (4.494e+04um 6.316e+04um) = (22378 19735)
Overflow: 70 = 0 (0.00% H) + 70 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	1	 0.01%
 -4:	0	 0.00%	1	 0.01%
 -3:	0	 0.00%	6	 0.05%
 -2:	0	 0.00%	18	 0.16%
 -1:	0	 0.00%	27	 0.25%
--------------------------------------
  0:	2	 0.02%	58	 0.53%
  1:	3	 0.03%	78	 0.71%
  2:	6	 0.05%	129	 1.18%
  3:	22	 0.20%	202	 1.84%
  4:	38	 0.35%	253	 2.31%
  5:	58	 0.53%	278	 2.54%
  6:	135	 1.23%	335	 3.06%
  7:	241	 2.20%	971	 8.86%
  8:	327	 2.98%	684	 6.24%
  9:	398	 3.63%	379	 3.46%
 10:	440	 4.02%	516	 4.71%
 11:	672	 6.13%	479	 4.37%
 12:	939	 8.57%	594	 5.42%
 13:	819	 7.48%	565	 5.16%
 14:	1013	 9.25%	692	 6.32%
 15:	1069	 9.76%	689	 6.29%
 16:	780	 7.12%	760	 6.94%
 17:	665	 6.07%	1830	16.70%
 18:	567	 5.18%	1410	12.87%
 19:	1436	13.11%	0	 0.00%
 20:	1326	12.10%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.0M) ***


Total length: 7.942e+04um, number of vias: 16081
M1(H) length: 6.550e-01um, number of vias: 6092
M2(V) length: 1.896e+04um, number of vias: 5825
M3(H) length: 3.033e+04um, number of vias: 2106
M4(V) length: 1.194e+04um, number of vias: 1057
M5(H) length: 6.168e+03um, number of vias: 881
M6(V) length: 1.052e+04um, number of vias: 86
M7(H) length: 7.468e+02um, number of vias: 34
M8(V) length: 7.440e+02um
*** Completed Phase 2 route (0:00:00.1 420.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=420.0M) ***
Peak Memory Usage was 420.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=420.0M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.207  | -0.207  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -36.649 | -36.649 |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   226   |   226   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 33.883%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
Reported timing to dir ./reports/postplace_timing
Total CPU time: 0.92 sec
Total Real time: 1.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> setCTSMode -moveGate true -opt true -optArea true -optLatency true -routeClkNet true -routeBottomPreferredLayer 1 -routeTopPreferredLayer 4
<CMD> clockDesign -specFile /root/hight/apr/Clock.ctstch
setCTSMode -moveGate true -opt true -optArea true -optLatency true -routeBottomPreferredLayer 1 -routeClkNet true -routeTopPreferredLayer 4
**ERROR: (SOCCK-2002):	Cannot open /root/hight/apr/Clock.ctstch: couldn't open "/root/hight/apr/Clock.ctstch": no such file or directory
  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
  
<CMD> timeDesign -postCTS -drvReports -outDir ./reports/cts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (265800 265800)
coreBox:    (0 0) (265000 265000)
Number of multi-gpin terms=294, multi-gpins=588, moved blk term=0/0

Phase 1a route (0:00:00.0 420.0M):
Est net length = 7.620e+04um = 3.647e+04H + 3.973e+04V
Usage: (11.2%H 11.5%V) = (4.135e+04um 5.663e+04um) = (20621 17695)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 41 = 0 (0.00% H) + 41 (0.38% V)

Phase 1b route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.123e+04um 5.662e+04um) = (20557 17695)
Overflow: 30 = 0 (0.00% H) + 30 (0.27% V)

Phase 1c route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.112e+04um 5.668e+04um) = (20504 17712)
Overflow: 28 = 0 (0.00% H) + 28 (0.25% V)

Phase 1d route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.113e+04um 5.670e+04um) = (20509 17720)
Overflow: 9 = 0 (0.00% H) + 9 (0.08% V)

Phase 1e route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.114e+04um 5.671e+04um) = (20516 17722)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.114e+04um 5.671e+04um) = (20516 17722)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	10	 0.09%
  1:	1	 0.01%	49	 0.45%
  2:	4	 0.04%	73	 0.67%
  3:	9	 0.08%	127	 1.16%
  4:	25	 0.23%	323	 2.95%
  5:	37	 0.34%	352	 3.21%
  6:	102	 0.93%	344	 3.14%
  7:	208	 1.90%	952	 8.69%
  8:	319	 2.91%	691	 6.31%
  9:	375	 3.42%	406	 3.71%
 10:	435	 3.97%	531	 4.85%
 11:	666	 6.08%	475	 4.34%
 12:	920	 8.40%	604	 5.51%
 13:	809	 7.38%	573	 5.23%
 14:	1003	 9.15%	688	 6.28%
 15:	1127	10.29%	712	 6.50%
 16:	835	 7.62%	762	 6.96%
 17:	680	 6.21%	1862	17.00%
 18:	586	 5.35%	1422	12.98%
 19:	1465	13.37%	0	 0.00%
 20:	1350	12.32%	0	 0.00%


Global route (cpu=0.1s real=1.0s 420.0M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 420.012M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 420.0M):


*** After '-updateRemainTrks' operation: 

Usage: (12.2%H 12.8%V) = (4.494e+04um 6.316e+04um) = (22378 19735)
Overflow: 70 = 0 (0.00% H) + 70 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	1	 0.01%
 -4:	0	 0.00%	1	 0.01%
 -3:	0	 0.00%	6	 0.05%
 -2:	0	 0.00%	18	 0.16%
 -1:	0	 0.00%	27	 0.25%
--------------------------------------
  0:	2	 0.02%	58	 0.53%
  1:	3	 0.03%	78	 0.71%
  2:	6	 0.05%	129	 1.18%
  3:	22	 0.20%	202	 1.84%
  4:	38	 0.35%	253	 2.31%
  5:	58	 0.53%	278	 2.54%
  6:	135	 1.23%	335	 3.06%
  7:	241	 2.20%	971	 8.86%
  8:	327	 2.98%	684	 6.24%
  9:	398	 3.63%	379	 3.46%
 10:	440	 4.02%	516	 4.71%
 11:	672	 6.13%	479	 4.37%
 12:	939	 8.57%	594	 5.42%
 13:	819	 7.48%	565	 5.16%
 14:	1013	 9.25%	692	 6.32%
 15:	1069	 9.76%	689	 6.29%
 16:	780	 7.12%	760	 6.94%
 17:	665	 6.07%	1830	16.70%
 18:	567	 5.18%	1410	12.87%
 19:	1436	13.11%	0	 0.00%
 20:	1326	12.10%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.0M) ***


Total length: 7.942e+04um, number of vias: 16081
M1(H) length: 6.550e-01um, number of vias: 6092
M2(V) length: 1.896e+04um, number of vias: 5825
M3(H) length: 3.033e+04um, number of vias: 2106
M4(V) length: 1.194e+04um, number of vias: 1057
M5(H) length: 6.168e+03um, number of vias: 881
M6(V) length: 1.052e+04um, number of vias: 86
M7(H) length: 7.468e+02um, number of vias: 34
M8(V) length: 7.440e+02um
*** Completed Phase 2 route (0:00:00.1 420.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=420.0M) ***
Peak Memory Usage was 420.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=420.0M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.271  |  5.393  |  4.271  |  7.381  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.883%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
Reported timing to dir ./reports/cts_timing
Total CPU time: 0.87 sec
Total Real time: 1.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> timeDesign -postCTS -hold -outDir ./reports/cts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (265800 265800)
coreBox:    (0 0) (265000 265000)
Number of multi-gpin terms=294, multi-gpins=588, moved blk term=0/0

Phase 1a route (0:00:00.0 420.0M):
Est net length = 7.620e+04um = 3.647e+04H + 3.973e+04V
Usage: (11.2%H 11.5%V) = (4.135e+04um 5.663e+04um) = (20621 17695)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 41 = 0 (0.00% H) + 41 (0.38% V)

Phase 1b route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.123e+04um 5.662e+04um) = (20557 17695)
Overflow: 30 = 0 (0.00% H) + 30 (0.27% V)

Phase 1c route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.112e+04um 5.668e+04um) = (20504 17712)
Overflow: 28 = 0 (0.00% H) + 28 (0.25% V)

Phase 1d route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.113e+04um 5.670e+04um) = (20509 17720)
Overflow: 9 = 0 (0.00% H) + 9 (0.08% V)

Phase 1e route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.114e+04um 5.671e+04um) = (20516 17722)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.114e+04um 5.671e+04um) = (20516 17722)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	10	 0.09%
  1:	1	 0.01%	49	 0.45%
  2:	4	 0.04%	73	 0.67%
  3:	9	 0.08%	127	 1.16%
  4:	25	 0.23%	323	 2.95%
  5:	37	 0.34%	352	 3.21%
  6:	102	 0.93%	344	 3.14%
  7:	208	 1.90%	952	 8.69%
  8:	319	 2.91%	691	 6.31%
  9:	375	 3.42%	406	 3.71%
 10:	435	 3.97%	531	 4.85%
 11:	666	 6.08%	475	 4.34%
 12:	920	 8.40%	604	 5.51%
 13:	809	 7.38%	573	 5.23%
 14:	1003	 9.15%	688	 6.28%
 15:	1127	10.29%	712	 6.50%
 16:	835	 7.62%	762	 6.96%
 17:	680	 6.21%	1862	17.00%
 18:	586	 5.35%	1422	12.98%
 19:	1465	13.37%	0	 0.00%
 20:	1350	12.32%	0	 0.00%


Global route (cpu=0.1s real=0.0s 420.0M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 420.012M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 420.0M):


*** After '-updateRemainTrks' operation: 

Usage: (12.2%H 12.8%V) = (4.494e+04um 6.316e+04um) = (22378 19735)
Overflow: 70 = 0 (0.00% H) + 70 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	1	 0.01%
 -4:	0	 0.00%	1	 0.01%
 -3:	0	 0.00%	6	 0.05%
 -2:	0	 0.00%	18	 0.16%
 -1:	0	 0.00%	27	 0.25%
--------------------------------------
  0:	2	 0.02%	58	 0.53%
  1:	3	 0.03%	78	 0.71%
  2:	6	 0.05%	129	 1.18%
  3:	22	 0.20%	202	 1.84%
  4:	38	 0.35%	253	 2.31%
  5:	58	 0.53%	278	 2.54%
  6:	135	 1.23%	335	 3.06%
  7:	241	 2.20%	971	 8.86%
  8:	327	 2.98%	684	 6.24%
  9:	398	 3.63%	379	 3.46%
 10:	440	 4.02%	516	 4.71%
 11:	672	 6.13%	479	 4.37%
 12:	939	 8.57%	594	 5.42%
 13:	819	 7.48%	565	 5.16%
 14:	1013	 9.25%	692	 6.32%
 15:	1069	 9.76%	689	 6.29%
 16:	780	 7.12%	760	 6.94%
 17:	665	 6.07%	1830	16.70%
 18:	567	 5.18%	1410	12.87%
 19:	1436	13.11%	0	 0.00%
 20:	1326	12.10%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.0M) ***


Total length: 7.942e+04um, number of vias: 16081
M1(H) length: 6.550e-01um, number of vias: 6092
M2(V) length: 1.896e+04um, number of vias: 5825
M3(H) length: 3.033e+04um, number of vias: 2106
M4(V) length: 1.194e+04um, number of vias: 1057
M5(H) length: 6.168e+03um, number of vias: 881
M6(V) length: 1.052e+04um, number of vias: 86
M7(H) length: 7.468e+02um, number of vias: 34
M8(V) length: 7.440e+02um
*** Completed Phase 2 route (0:00:00.1 420.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=420.0M) ***
Peak Memory Usage was 420.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=420.0M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.207  | -0.207  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -36.649 | -36.649 |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   226   |   226   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 33.883%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
Reported timing to dir ./reports/cts_timing
Total CPU time: 0.94 sec
Total Real time: 2.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> optDesign -postCTS
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 420.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=420.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.271  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.883%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 420.0M **
*** Starting optimizing excluded clock nets MEM= 420.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 420.0M) ***
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 33.883% **

*** starting 1-st reclaim pass: 1185 instances 
*** starting 2-nd reclaim pass: 72 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 2 **
** Density Change = 0.007% **
** Density after area reclaim = 33.876% **
*** Finished Area Reclaim (0:00:00.3) ***
density before resizing = 33.876%
* summary of transition time violation fixes:
*summary:      3 instances changed cell type
density after resizing = 33.889%
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=420.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (265800 265800)
coreBox:    (0 0) (265000 265000)
Number of multi-gpin terms=294, multi-gpins=588, moved blk term=0/0

Phase 1a route (0:00:00.0 420.0M):
Est net length = 7.620e+04um = 3.647e+04H + 3.973e+04V
Usage: (11.2%H 11.5%V) = (4.135e+04um 5.663e+04um) = (20621 17696)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 41 = 0 (0.00% H) + 41 (0.38% V)

Phase 1b route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.123e+04um 5.663e+04um) = (20558 17696)
Overflow: 30 = 0 (0.00% H) + 30 (0.27% V)

Phase 1c route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.112e+04um 5.668e+04um) = (20505 17714)
Overflow: 28 = 0 (0.00% H) + 28 (0.25% V)

Phase 1d route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.113e+04um 5.671e+04um) = (20510 17722)
Overflow: 9 = 0 (0.00% H) + 9 (0.08% V)

Phase 1e route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.115e+04um 5.672e+04um) = (20517 17724)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.115e+04um 5.672e+04um) = (20517 17724)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	10	 0.09%
  1:	1	 0.01%	49	 0.45%
  2:	4	 0.04%	71	 0.65%
  3:	9	 0.08%	127	 1.16%
  4:	25	 0.23%	322	 2.94%
  5:	37	 0.34%	353	 3.22%
  6:	105	 0.96%	346	 3.16%
  7:	203	 1.85%	952	 8.69%
  8:	322	 2.94%	691	 6.31%
  9:	376	 3.43%	405	 3.70%
 10:	433	 3.95%	531	 4.85%
 11:	666	 6.08%	479	 4.37%
 12:	922	 8.42%	601	 5.49%
 13:	807	 7.37%	571	 5.21%
 14:	1000	 9.13%	693	 6.33%
 15:	1133	10.34%	713	 6.51%
 16:	835	 7.62%	759	 6.93%
 17:	669	 6.11%	1865	17.02%
 18:	594	 5.42%	1418	12.94%
 19:	1465	13.37%	0	 0.00%
 20:	1350	12.32%	0	 0.00%


Global route (cpu=0.0s real=0.0s 420.0M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 420.012M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 420.0M):


*** After '-updateRemainTrks' operation: 

Usage: (12.2%H 12.8%V) = (4.493e+04um 6.315e+04um) = (22374 19731)
Overflow: 70 = 0 (0.00% H) + 70 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	1	 0.01%
 -4:	0	 0.00%	1	 0.01%
 -3:	0	 0.00%	6	 0.05%
 -2:	0	 0.00%	18	 0.16%
 -1:	0	 0.00%	27	 0.25%
--------------------------------------
  0:	2	 0.02%	57	 0.52%
  1:	3	 0.03%	77	 0.70%
  2:	6	 0.05%	125	 1.14%
  3:	21	 0.19%	208	 1.90%
  4:	39	 0.36%	251	 2.29%
  5:	57	 0.52%	278	 2.54%
  6:	137	 1.25%	336	 3.07%
  7:	239	 2.18%	971	 8.86%
  8:	330	 3.01%	684	 6.24%
  9:	398	 3.63%	379	 3.46%
 10:	438	 4.00%	517	 4.72%
 11:	672	 6.13%	481	 4.39%
 12:	940	 8.58%	592	 5.40%
 13:	815	 7.44%	563	 5.14%
 14:	1014	 9.26%	697	 6.36%
 15:	1073	 9.79%	691	 6.31%
 16:	780	 7.12%	756	 6.90%
 17:	657	 6.00%	1833	16.73%
 18:	573	 5.23%	1406	12.83%
 19:	1436	13.11%	0	 0.00%
 20:	1326	12.10%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.0M) ***


Total length: 7.941e+04um, number of vias: 16073
M1(H) length: 6.550e-01um, number of vias: 6092
M2(V) length: 1.898e+04um, number of vias: 5827
M3(H) length: 3.034e+04um, number of vias: 2109
M4(V) length: 1.197e+04um, number of vias: 1052
M5(H) length: 6.154e+03um, number of vias: 873
M6(V) length: 1.048e+04um, number of vias: 86
M7(H) length: 7.408e+02um, number of vias: 34
M8(V) length: 7.440e+02um
*** Completed Phase 2 route (0:00:00.1 420.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=420.0M) ***
Peak Memory Usage was 420.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=420.0M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.012M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 420.0M)
Number of Loop : 0
Start delay calculation (mem=420.012M)...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:01.0 mem=420.012M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 420.0M) ***

------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=420.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.272  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.889%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 420.0M **

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=420.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.272  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.889%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 420.0M **
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 420.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.272  |  5.395  |  4.272  |  7.381  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.889%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 420.0M **
*** Finished optDesign ***
<CMD> saveDesign ./saving/hight_cts.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight_cts.enc.dat exists, rename it to ./saving/hight_cts.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight_cts.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight_cts.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight_cts.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... 83 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=420.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=420.0M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> timeDesign -postCTS -drvReports -outDir ./reports/postcts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (265800 265800)
coreBox:    (0 0) (265000 265000)
Number of multi-gpin terms=294, multi-gpins=588, moved blk term=0/0

Phase 1a route (0:00:00.0 420.0M):
Est net length = 7.620e+04um = 3.647e+04H + 3.973e+04V
Usage: (11.2%H 11.5%V) = (4.135e+04um 5.663e+04um) = (20621 17696)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 41 = 0 (0.00% H) + 41 (0.38% V)

Phase 1b route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.123e+04um 5.663e+04um) = (20558 17696)
Overflow: 30 = 0 (0.00% H) + 30 (0.27% V)

Phase 1c route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.112e+04um 5.668e+04um) = (20505 17714)
Overflow: 28 = 0 (0.00% H) + 28 (0.25% V)

Phase 1d route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.113e+04um 5.671e+04um) = (20510 17722)
Overflow: 9 = 0 (0.00% H) + 9 (0.08% V)

Phase 1e route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.115e+04um 5.672e+04um) = (20517 17724)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.115e+04um 5.672e+04um) = (20517 17724)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	10	 0.09%
  1:	1	 0.01%	49	 0.45%
  2:	4	 0.04%	71	 0.65%
  3:	9	 0.08%	127	 1.16%
  4:	25	 0.23%	322	 2.94%
  5:	37	 0.34%	353	 3.22%
  6:	105	 0.96%	346	 3.16%
  7:	203	 1.85%	952	 8.69%
  8:	322	 2.94%	691	 6.31%
  9:	376	 3.43%	405	 3.70%
 10:	433	 3.95%	531	 4.85%
 11:	666	 6.08%	479	 4.37%
 12:	922	 8.42%	601	 5.49%
 13:	807	 7.37%	571	 5.21%
 14:	1000	 9.13%	693	 6.33%
 15:	1133	10.34%	713	 6.51%
 16:	835	 7.62%	759	 6.93%
 17:	669	 6.11%	1865	17.02%
 18:	594	 5.42%	1418	12.94%
 19:	1465	13.37%	0	 0.00%
 20:	1350	12.32%	0	 0.00%


Global route (cpu=0.1s real=0.0s 420.0M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 420.012M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 420.0M):


*** After '-updateRemainTrks' operation: 

Usage: (12.2%H 12.8%V) = (4.493e+04um 6.315e+04um) = (22374 19731)
Overflow: 70 = 0 (0.00% H) + 70 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	1	 0.01%
 -4:	0	 0.00%	1	 0.01%
 -3:	0	 0.00%	6	 0.05%
 -2:	0	 0.00%	18	 0.16%
 -1:	0	 0.00%	27	 0.25%
--------------------------------------
  0:	2	 0.02%	57	 0.52%
  1:	3	 0.03%	77	 0.70%
  2:	6	 0.05%	125	 1.14%
  3:	21	 0.19%	208	 1.90%
  4:	39	 0.36%	251	 2.29%
  5:	57	 0.52%	278	 2.54%
  6:	137	 1.25%	336	 3.07%
  7:	239	 2.18%	971	 8.86%
  8:	330	 3.01%	684	 6.24%
  9:	398	 3.63%	379	 3.46%
 10:	438	 4.00%	517	 4.72%
 11:	672	 6.13%	481	 4.39%
 12:	940	 8.58%	592	 5.40%
 13:	815	 7.44%	563	 5.14%
 14:	1014	 9.26%	697	 6.36%
 15:	1073	 9.79%	691	 6.31%
 16:	780	 7.12%	756	 6.90%
 17:	657	 6.00%	1833	16.73%
 18:	573	 5.23%	1406	12.83%
 19:	1436	13.11%	0	 0.00%
 20:	1326	12.10%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.0M) ***


Total length: 7.941e+04um, number of vias: 16073
M1(H) length: 6.550e-01um, number of vias: 6092
M2(V) length: 1.898e+04um, number of vias: 5827
M3(H) length: 3.034e+04um, number of vias: 2109
M4(V) length: 1.197e+04um, number of vias: 1052
M5(H) length: 6.154e+03um, number of vias: 873
M6(V) length: 1.048e+04um, number of vias: 86
M7(H) length: 7.408e+02um, number of vias: 34
M8(V) length: 7.440e+02um
*** Completed Phase 2 route (0:00:00.1 420.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=420.0M) ***
Peak Memory Usage was 420.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=420.0M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.272  |  5.395  |  4.272  |  7.381  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.889%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
Reported timing to dir ./reports/postcts_timing
Total CPU time: 0.78 sec
Total Real time: 1.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> timeDesign -postCTS -hold -outDir ./reports/postcts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=420.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (265800 265800)
coreBox:    (0 0) (265000 265000)
Number of multi-gpin terms=294, multi-gpins=588, moved blk term=0/0

Phase 1a route (0:00:00.0 420.0M):
Est net length = 7.620e+04um = 3.647e+04H + 3.973e+04V
Usage: (11.2%H 11.5%V) = (4.135e+04um 5.663e+04um) = (20621 17696)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 41 = 0 (0.00% H) + 41 (0.38% V)

Phase 1b route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.123e+04um 5.663e+04um) = (20558 17696)
Overflow: 30 = 0 (0.00% H) + 30 (0.27% V)

Phase 1c route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.112e+04um 5.668e+04um) = (20505 17714)
Overflow: 28 = 0 (0.00% H) + 28 (0.25% V)

Phase 1d route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.113e+04um 5.671e+04um) = (20510 17722)
Overflow: 9 = 0 (0.00% H) + 9 (0.08% V)

Phase 1e route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.115e+04um 5.672e+04um) = (20517 17724)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 420.0M):
Usage: (11.2%H 11.5%V) = (4.115e+04um 5.672e+04um) = (20517 17724)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	10	 0.09%
  1:	1	 0.01%	49	 0.45%
  2:	4	 0.04%	71	 0.65%
  3:	9	 0.08%	127	 1.16%
  4:	25	 0.23%	322	 2.94%
  5:	37	 0.34%	353	 3.22%
  6:	105	 0.96%	346	 3.16%
  7:	203	 1.85%	952	 8.69%
  8:	322	 2.94%	691	 6.31%
  9:	376	 3.43%	405	 3.70%
 10:	433	 3.95%	531	 4.85%
 11:	666	 6.08%	479	 4.37%
 12:	922	 8.42%	601	 5.49%
 13:	807	 7.37%	571	 5.21%
 14:	1000	 9.13%	693	 6.33%
 15:	1133	10.34%	713	 6.51%
 16:	835	 7.62%	759	 6.93%
 17:	669	 6.11%	1865	17.02%
 18:	594	 5.42%	1418	12.94%
 19:	1465	13.37%	0	 0.00%
 20:	1350	12.32%	0	 0.00%


Global route (cpu=0.1s real=1.0s 420.0M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 420.012M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 420.0M):


*** After '-updateRemainTrks' operation: 

Usage: (12.2%H 12.8%V) = (4.493e+04um 6.315e+04um) = (22374 19731)
Overflow: 70 = 0 (0.00% H) + 70 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.01%
 -6:	0	 0.00%	1	 0.01%
 -4:	0	 0.00%	1	 0.01%
 -3:	0	 0.00%	6	 0.05%
 -2:	0	 0.00%	18	 0.16%
 -1:	0	 0.00%	27	 0.25%
--------------------------------------
  0:	2	 0.02%	57	 0.52%
  1:	3	 0.03%	77	 0.70%
  2:	6	 0.05%	125	 1.14%
  3:	21	 0.19%	208	 1.90%
  4:	39	 0.36%	251	 2.29%
  5:	57	 0.52%	278	 2.54%
  6:	137	 1.25%	336	 3.07%
  7:	239	 2.18%	971	 8.86%
  8:	330	 3.01%	684	 6.24%
  9:	398	 3.63%	379	 3.46%
 10:	438	 4.00%	517	 4.72%
 11:	672	 6.13%	481	 4.39%
 12:	940	 8.58%	592	 5.40%
 13:	815	 7.44%	563	 5.14%
 14:	1014	 9.26%	697	 6.36%
 15:	1073	 9.79%	691	 6.31%
 16:	780	 7.12%	756	 6.90%
 17:	657	 6.00%	1833	16.73%
 18:	573	 5.23%	1406	12.83%
 19:	1436	13.11%	0	 0.00%
 20:	1326	12.10%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.0M) ***


Total length: 7.941e+04um, number of vias: 16073
M1(H) length: 6.550e-01um, number of vias: 6092
M2(V) length: 1.898e+04um, number of vias: 5827
M3(H) length: 3.034e+04um, number of vias: 2109
M4(V) length: 1.197e+04um, number of vias: 1052
M5(H) length: 6.154e+03um, number of vias: 873
M6(V) length: 1.048e+04um, number of vias: 86
M7(H) length: 7.408e+02um, number of vias: 34
M8(V) length: 7.440e+02um
*** Completed Phase 2 route (0:00:00.1 420.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=420.0M) ***
Peak Memory Usage was 420.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=420.0M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.207  | -0.207  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -36.647 | -36.647 |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   226   |   226   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 33.889%
Routing Overflow: 0.00% H and 0.64% V
------------------------------------------------------------
Reported timing to dir ./reports/postcts_timing
Total CPU time: 0.95 sec
Total Real time: 2.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
Begin checking placement ...
*info: Placed = 1455
*info: Unplaced = 0
Placement Density:33.89%(23263/68644)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=420.0M) ***

globalDetailRoute

#Start globalDetailRoute on Sat Oct 27 13:32:29 2018
#
#Generating timing graph information, please wait...
#1831 total nets, 0 already routed, 0 will ignore in trialRoute
#Dump tif for version 2.1
#Write timing file took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 420.00 (Mb)
#Done generating timing graph information.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 4.272  
#
#No hold time constraints read in
#Read in timing information for 259 ports, 1455 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.400.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#Analyzing routing resource...
#Routing resource analysis is done.
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1936      41.37%
#  Metal 2        V        1936       1.03%
#  Metal 3        H        1936       0.62%
#  Metal 4        V        1936       0.00%
#  Metal 5        H        1936       0.00%
#  Metal 6        V        1936       0.00%
#  Metal 7        H        1936       0.00%
#  Metal 8        V        1936       0.00%
#  ------------------------------------------
#  Total                  15488       5.38%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 2...
#
#set timing constraints ...
# slack (+4.272 : +6.823 : +9.093) std_dev(2.699)
# +4.322 (23), +4.372 (0), +4.422 (1), +4.472 (0), +4.522 (0)
# +4.572 (4), +4.672 (28), +4.772 (0), +4.872 (0), +5.072 (0)
# +5.272 (44), +5.772 (37), +6.272 (363), +7.272 (950), +7.272^ (356)
### 
### set expansion ratio ...
### select range (+4.272 : +2.000)
### total_net(1905) select(0) bad(0) tieup(0) special(0) dont_route(77)
### hi_fanout(3) already_constr(0) short_net(0) pos_slack(1825)
### 
### set extra spacing ...
### select range (+4.272 : +4.272)
### total_net(1905) select(0) bad(0) tieup(0) special(0) dont_route(77)
### hi_fanout(3) already_constr(0) short_net(310) no_timing(0) pos_slack(1515)
### 
### 
### set layer assignment ...
### layer[ 1] res 0.070000 ohm, cap 0.228884 ff, 1000um-delay 0.100137 ns
### layer[ 2] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 3] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 4] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 5] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 6] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 7] res 0.027000 ohm, cap 0.193829 ff, 1000um-delay 0.013083 ns
### layer[ 8] res 0.027000 ohm, cap 0.295381 ff, 1000um-delay 0.019938 ns
### prefer layers (7 - 8)
### select range (+4.272 : +0.000)
### total_net(1905) select(0) bad(0) tieup(0) special(0) dont_route(77)
### hi_fanout(3) already_constr(0) short_net(1609) pos_slack(216)
### 
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 6...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    201(10.4%)     77(3.98%)     17(0.88%)      2(0.10%)   (15.3%)
#   Metal 3     17(0.88%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.88%)
#   Metal 4      2(0.10%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.10%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    220(1.46%)     77(0.51%)     17(0.11%)      2(0.01%)   (2.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
#
#Complete Global Routing.
#Total wire length = 89696 um.
#Total half perimeter of net bounding box = 68892 um.
#Total wire length on LAYER metal1 = 570 um.
#Total wire length on LAYER metal2 = 20297 um.
#Total wire length on LAYER metal3 = 32503 um.
#Total wire length on LAYER metal4 = 17514 um.
#Total wire length on LAYER metal5 = 7950 um.
#Total wire length on LAYER metal6 = 7759 um.
#Total wire length on LAYER metal7 = 1830 um.
#Total wire length on LAYER metal8 = 1272 um.
#Total number of vias = 12626
#Up-Via Summary (total 12626):
#           
#-----------------------
#  Metal 1         5369
#  Metal 2         4689
#  Metal 3         1582
#  Metal 4          555
#  Metal 5          309
#  Metal 6           91
#  Metal 7           31
#-----------------------
#                 12626 
#
#Max overcon = 12 tracks.
#Total overcon = 2.09%.
#Worst layer Gcell overcon rate = 15.34%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 420.00 (Mb)
#Worst slack with path group effect 4.272199
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 37
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 420.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#Complete Detail Routing.
#Total wire length = 86445 um.
#Total half perimeter of net bounding box = 68892 um.
#Total wire length on LAYER metal1 = 1429 um.
#Total wire length on LAYER metal2 = 18221 um.
#Total wire length on LAYER metal3 = 26143 um.
#Total wire length on LAYER metal4 = 16783 um.
#Total wire length on LAYER metal5 = 11142 um.
#Total wire length on LAYER metal6 = 9409 um.
#Total wire length on LAYER metal7 = 2137 um.
#Total wire length on LAYER metal8 = 1181 um.
#Total number of vias = 18786
#Up-Via Summary (total 18786):
#           
#-----------------------
#  Metal 1         6373
#  Metal 2         7280
#  Metal 3         2997
#  Metal 4         1290
#  Metal 5          679
#  Metal 6          132
#  Metal 7           35
#-----------------------
#                 18786 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 420.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 420.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Oct 27 13:32:40 2018
#

detailRoute

#Start detailRoute on Sat Oct 27 13:32:40 2018
#
Using detail cap. scale factor for clock nets.
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 4.272  
#
#No hold time constraints read in
#Read in timing information for 259 ports, 1455 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Worst slack with path group effect 4.272199
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing.
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#Complete Detail Routing.
#Total wire length = 86445 um.
#Total half perimeter of net bounding box = 68892 um.
#Total wire length on LAYER metal1 = 1429 um.
#Total wire length on LAYER metal2 = 18221 um.
#Total wire length on LAYER metal3 = 26143 um.
#Total wire length on LAYER metal4 = 16783 um.
#Total wire length on LAYER metal5 = 11142 um.
#Total wire length on LAYER metal6 = 9409 um.
#Total wire length on LAYER metal7 = 2137 um.
#Total wire length on LAYER metal8 = 1181 um.
#Total number of vias = 18786
#Up-Via Summary (total 18786):
#           
#-----------------------
#  Metal 1         6373
#  Metal 2         7280
#  Metal 3         2997
#  Metal 4         1290
#  Metal 5          679
#  Metal 6          132
#  Metal 7           35
#-----------------------
#                 18786 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#
#start routing for via minimization ...
#Total wire length = 85373 um.
#Total half perimeter of net bounding box = 68892 um.
#Total wire length on LAYER metal1 = 2159 um.
#Total wire length on LAYER metal2 = 25195 um.
#Total wire length on LAYER metal3 = 25613 um.
#Total wire length on LAYER metal4 = 14325 um.
#Total wire length on LAYER metal5 = 7778 um.
#Total wire length on LAYER metal6 = 7157 um.
#Total wire length on LAYER metal7 = 1880 um.
#Total wire length on LAYER metal8 = 1266 um.
#Total number of vias = 13954
#Up-Via Summary (total 13954):
#           
#-----------------------
#  Metal 1         6239
#  Metal 2         4964
#  Metal 3         1680
#  Metal 4          622
#  Metal 5          335
#  Metal 6           83
#  Metal 7           31
#-----------------------
#                 13954 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Complete routing via minimization.
#
#detailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 423.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sat Oct 27 13:32:47 2018
#

detailRoute

#Start detailRoute on Sat Oct 27 13:32:47 2018
#
Using detail cap. scale factor for clock nets.
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 4.272  
#
#No hold time constraints read in
#Read in timing information for 259 ports, 1455 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#Merging special wires...
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Worst slack with path group effect 4.272199
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 420.00 (Mb)
#Total wire length = 85373 um.
#Total half perimeter of net bounding box = 68892 um.
#Total wire length on LAYER metal1 = 2159 um.
#Total wire length on LAYER metal2 = 25195 um.
#Total wire length on LAYER metal3 = 25613 um.
#Total wire length on LAYER metal4 = 14325 um.
#Total wire length on LAYER metal5 = 7778 um.
#Total wire length on LAYER metal6 = 7157 um.
#Total wire length on LAYER metal7 = 1880 um.
#Total wire length on LAYER metal8 = 1266 um.
#Total number of vias = 13954
#Total number of multi-cut vias = 10927 ( 78.3%)
#Total number of single cut vias = 3027 ( 21.7%)
#Up-Via Summary (total 13954):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1900 ( 30.5%)      4339 ( 69.5%)       6239
#  Metal 2         847 ( 17.1%)      4117 ( 82.9%)       4964
#  Metal 3         230 ( 13.7%)      1450 ( 86.3%)       1680
#  Metal 4          42 (  6.8%)       580 ( 93.2%)        622
#  Metal 5           5 (  1.5%)       330 ( 98.5%)        335
#  Metal 6           2 (  2.4%)        81 ( 97.6%)         83
#  Metal 7           1 (  3.2%)        30 ( 96.8%)         31
#-----------------------------------------------------------
#                 3027 ( 21.7%)     10927 ( 78.3%)      13954 
#
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 420.00 (Mb)
#CELL_VIEW hight,init has no DRC violation.
#Post Route via swapping is done.
#
#detailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 423.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sat Oct 27 13:32:50 2018
#

detailRoute

#Start detailRoute on Sat Oct 27 13:32:50 2018
#
Using detail cap. scale factor for clock nets.
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 4.272  
#
#No hold time constraints read in
#Read in timing information for 259 ports, 1455 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Worst slack with path group effect 4.272199
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing.
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#Complete Detail Routing.
#Total wire length = 85373 um.
#Total half perimeter of net bounding box = 68892 um.
#Total wire length on LAYER metal1 = 2159 um.
#Total wire length on LAYER metal2 = 25195 um.
#Total wire length on LAYER metal3 = 25613 um.
#Total wire length on LAYER metal4 = 14325 um.
#Total wire length on LAYER metal5 = 7778 um.
#Total wire length on LAYER metal6 = 7157 um.
#Total wire length on LAYER metal7 = 1880 um.
#Total wire length on LAYER metal8 = 1266 um.
#Total number of vias = 13954
#Total number of multi-cut vias = 10927 ( 78.3%)
#Total number of single cut vias = 3027 ( 21.7%)
#Up-Via Summary (total 13954):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1900 ( 30.5%)      4339 ( 69.5%)       6239
#  Metal 2         847 ( 17.1%)      4117 ( 82.9%)       4964
#  Metal 3         230 ( 13.7%)      1450 ( 86.3%)       1680
#  Metal 4          42 (  6.8%)       580 ( 93.2%)        622
#  Metal 5           5 (  1.5%)       330 ( 98.5%)        335
#  Metal 6           2 (  2.4%)        81 ( 97.6%)         83
#  Metal 7           1 (  3.2%)        30 ( 96.8%)         31
#-----------------------------------------------------------
#                 3027 ( 21.7%)     10927 ( 78.3%)      13954 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 423.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sat Oct 27 13:32:51 2018
#
<CMD> timeDesign -postRoute -drvReports -outDir ./reports/route_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_QEBg5Q_4221.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Creating parasitic data file './hight_QEBg5Q_4221.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0074% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 20.0091% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 30.0108% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 40.0068% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 50.0086% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 60.0103% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 70.0063% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 80.008% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 90.0097% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 420.0M)
Nr. Extracted Resistors     : 31481
Nr. Extracted Ground Cap.   : 33294
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.784  |  4.805  |  3.784  |  7.363  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    1 (1)     |   -0.000   |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.889%
------------------------------------------------------------
Reported timing to dir ./reports/route_timing
Total CPU time: 0.72 sec
Total Real time: 1.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> timeDesign -postRoute -hold -outDir ./reports/route_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_QEBg5Q_4221.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Creating parasitic data file './hight_QEBg5Q_4221.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0074% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 20.0091% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 30.0108% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 40.0068% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 50.0086% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 60.0103% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 70.0063% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 80.008% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 90.0097% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 420.0M)
Nr. Extracted Resistors     : 31481
Nr. Extracted Ground Cap.   : 33294
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.203  | -0.203  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -34.931 | -34.931 |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   226   |   226   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 33.889%
------------------------------------------------------------
Reported timing to dir ./reports/route_timing
Total CPU time: 0.8 sec
Total Real time: 1.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> optDesign -postRoute
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 420.0M **
#Created 461 library cell signatures
#Created 1905 NETS and 0 SPECIALNETS signatures
#Created 1620 instance signatures
Begin checking placement ...
*info: Placed = 1455
*info: Unplaced = 0
Placement Density:33.89%(23263/68644)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_QEBg5Q_4221.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Creating parasitic data file './hight_QEBg5Q_4221.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0074% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 20.0091% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 30.0108% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 40.0068% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 50.0086% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 60.0103% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 70.0063% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 80.008% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 90.0097% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 420.0M)
Nr. Extracted Resistors     : 31481
Nr. Extracted Ground Cap.   : 33294
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 420.012M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 420.0M)
Number of Loop : 0
Start delay calculation (mem=420.012M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Closing parasitic data file './hight_QEBg5Q_4221.rcdb.d'. 1831 times net's RC data read were performed.
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=420.012M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 420.0M) ***
-holdSdfFile {}                            # string, default=""

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.784  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    1 (1)     |   -0.000   |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.889%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 420.0M **
*info: Start fixing DRV (Mem = 420.01M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -sensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (420.0M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 74 no-driver nets excluded.
*info: There are 43 candidate Buffer cells
*info: There are 42 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.338890
Start fixing design rules ... (0:00:00.0 420.0M)
Done fixing design rule (0:00:01.4 420.0M)

Summary:
0 buffer added on 0 net (with 1 driver resized)

Density after buffering = 0.338890
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=420.0M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:01.4 420.0M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (420.0M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 74 no-driver nets excluded.
Start fixing design rules ... (0:00:00.0 420.0M)
Done fixing design rule (0:00:00.0 420.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.338965
*** Completed dpFixDRCViolation (0:00:00.0 420.0M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 420.01M).

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=420.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.784  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.896%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 420.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Sat Oct 27 13:32:57 2018
#
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances resized = 1
#  Total number of placement changes (moved instances are counted twice) = 1
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#5 routed nets are extracted.
#    1 (0.05%) extracted nets are partially routed.
#1824 routed nets are imported.
#76 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1905.
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done.
#
#Analyzing routing resource...
#Routing resource analysis is done.
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1936      41.43%
#  Metal 2        V        1936       1.03%
#  Metal 3        H        1936       0.62%
#  Metal 4        V        1936       0.00%
#  Metal 5        H        1936       0.00%
#  Metal 6        V        1936       0.00%
#  Metal 7        H        1936       0.00%
#  Metal 8        V        1936       0.00%
#  ------------------------------------------
#  Total                  15488       5.38%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     14(0.72%)      2(0.10%)   (0.83%)
#   Metal 3      6(0.31%)      2(0.10%)   (0.41%)
#   Metal 4      4(0.21%)      0(0.00%)   (0.21%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     24(0.16%)      4(0.03%)   (0.19%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total wire length = 85378 um.
#Total half perimeter of net bounding box = 68895 um.
#Total wire length on LAYER metal1 = 2152 um.
#Total wire length on LAYER metal2 = 25195 um.
#Total wire length on LAYER metal3 = 25625 um.
#Total wire length on LAYER metal4 = 14325 um.
#Total wire length on LAYER metal5 = 7778 um.
#Total wire length on LAYER metal6 = 7157 um.
#Total wire length on LAYER metal7 = 1880 um.
#Total wire length on LAYER metal8 = 1266 um.
#Total number of vias = 13955
#Total number of multi-cut vias = 10926 ( 78.3%)
#Total number of single cut vias = 3029 ( 21.7%)
#Up-Via Summary (total 13955):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1901 ( 30.5%)      4338 ( 69.5%)       6239
#  Metal 2         848 ( 17.1%)      4117 ( 82.9%)       4965
#  Metal 3         230 ( 13.7%)      1450 ( 86.3%)       1680
#  Metal 4          42 (  6.8%)       580 ( 93.2%)        622
#  Metal 5           5 (  1.5%)       330 ( 98.5%)        335
#  Metal 6           2 (  2.4%)        81 ( 97.6%)         83
#  Metal 7           1 (  3.2%)        30 ( 96.8%)         31
#-----------------------------------------------------------
#                 3029 ( 21.7%)     10926 ( 78.3%)      13955 
#
#Max overcon = 2 tracks.
#Total overcon = 0.19%.
#Worst layer Gcell overcon rate = 0.83%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 423.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 4.1% required routing.
#0.2% of the total area is being checked for drcs
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#Complete Detail Routing.
#Total wire length = 85374 um.
#Total half perimeter of net bounding box = 68895 um.
#Total wire length on LAYER metal1 = 2150 um.
#Total wire length on LAYER metal2 = 25175 um.
#Total wire length on LAYER metal3 = 25632 um.
#Total wire length on LAYER metal4 = 14337 um.
#Total wire length on LAYER metal5 = 7766 um.
#Total wire length on LAYER metal6 = 7170 um.
#Total wire length on LAYER metal7 = 1880 um.
#Total wire length on LAYER metal8 = 1266 um.
#Total number of vias = 13972
#Total number of multi-cut vias = 10909 ( 78.1%)
#Total number of single cut vias = 3063 ( 21.9%)
#Up-Via Summary (total 13972):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1916 ( 30.7%)      4325 ( 69.3%)       6241
#  Metal 2         856 ( 17.2%)      4116 ( 82.8%)       4972
#  Metal 3         239 ( 14.2%)      1447 ( 85.8%)       1686
#  Metal 4          44 (  7.1%)       580 ( 92.9%)        624
#  Metal 5           5 (  1.5%)       330 ( 98.5%)        335
#  Metal 6           2 (  2.4%)        81 ( 97.6%)         83
#  Metal 7           1 (  3.2%)        30 ( 96.8%)         31
#-----------------------------------------------------------
#                 3063 ( 21.9%)     10909 ( 78.1%)      13972 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 423.00 (Mb)
#Updating routing design signature
#Created 461 library cell signatures
#Created 1905 NETS and 0 SPECIALNETS signatures
#Created 1620 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 423.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 19
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Oct 27 13:32:58 2018
#
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 420.0M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_QEBg5Q_4221.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Creating parasitic data file './hight_QEBg5Q_4221.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.008% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 20.0103% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 30.0069% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 40.0091% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 50.0114% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 60.008% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 70.0103% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 80.0069% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 90.0091% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 420.0M)
Nr. Extracted Resistors     : 31478
Nr. Extracted Ground Cap.   : 33291
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 420.012M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 420.0M)
Number of Loop : 0
Start delay calculation (mem=420.012M)...
delayCal using detail RC...
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Closing parasitic data file './hight_QEBg5Q_4221.rcdb.d'. 1831 times net's RC data read were performed.
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=420.012M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 420.0M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 420.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.784  |  4.805  |  3.784  |  7.363  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.896%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 420.0M **
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 420.0M **
#Created 461 library cell signatures
#Created 1905 NETS and 0 SPECIALNETS signatures
#Created 1620 instance signatures
Begin checking placement ...
*info: Placed = 1455
*info: Unplaced = 0
Placement Density:33.90%(23268/68644)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           DELDKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELBKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELCKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELAKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELDKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELBKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELCKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELAKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFCHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFDHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKEHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFEHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFGHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKGHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKHHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFHHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKIHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFIHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKJHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFJHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKLHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFLHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKMHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFMHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKNHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFNHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKQHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFQHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFCHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFDHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKEHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFEHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFGHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKGHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKHHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFHHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKIHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFIHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKJHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFJHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKLHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFLHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKMHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFMHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKNHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFNHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKQHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFQHD         -   fsc0h_d_generic_core_ff1p32vm40c
-holdSdfFile {}                            # string, default=""
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_QEBg5Q_4221.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Creating parasitic data file './hight_QEBg5Q_4221.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.008% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 20.0103% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 30.0069% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 40.0091% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 50.0114% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 60.008% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 70.0103% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 80.0069% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 90.0091% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 420.0M)
Nr. Extracted Resistors     : 31478
Nr. Extracted Ground Cap.   : 33291
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 420.012M)
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, totSessionCpu=0:01:26, mem=420.0M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 420.0M)
Number of Loop : 0
Start delay calculation (mem=420.012M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Closing parasitic data file './hight_QEBg5Q_4221.rcdb.d'. 1831 times net's RC data read were performed.
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=420.012M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 420.0M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.204 ns 
 TNS         : -34.930 ns 
 Viol paths  : 226 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (CPU=0:00:00.5, totSessionCpu=0:01:27, mem=420.0M)
Setting analysis mode to setup ...
Info: 1 clock net  excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    3.784 ns      4.805 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 4.805 ns 
 reg2reg WS  : 4.805 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 3.784 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:01.3, totSessionCpu=0:01:28, mem=420.0M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.784  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.203  |
|           TNS (ns):| -34.930 |
|    Violating Paths:|   226   |
|          All Paths:|   314   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 33.896%
------------------------------------------------------------
Info: 1 clock net  excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:01.3, totSessionCpu=0:01:28, mem=420.0M)
Density before buffering = 0.339 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DELDKHD    23.0   1.541/1.511 (0.352/0.352, 0.042)   0.634/0.615 (0.145/0.162, 0.042)
*Info:   DELBKHD    23.0   0.640/0.648 (0.352/0.352, 0.042)   0.259/0.249 (0.145/0.162, 0.042)
*Info:   DELCKHD    23.0   0.940/0.934 (0.352/0.352, 0.042)   0.381/0.376 (0.145/0.162, 0.042)
*Info:   DELAKHD    23.0   0.435/0.408 (0.352/0.352, 0.042)   0.174/0.158 (0.145/0.162, 0.042)
*Info: 
*Info:   BUFCHD    4.0   0.227/0.213 (0.353/0.352, 0.016)   0.091/0.078 (0.145/0.162, 0.016)
*Info:   BUFDHD    4.0   0.244/0.222 (0.352/0.352, 0.023)   0.099/0.084 (0.145/0.162, 0.023)
*Info:   BUFCKEHD    4.0   0.220/0.217 (0.352/0.352, 0.023)   0.091/0.084 (0.145/0.162, 0.023)
*Info:   BUFEHD    4.0   0.241/0.203 (0.352/0.352, 0.023)   0.097/0.076 (0.145/0.162, 0.023)
*Info:   BUFGHD    5.0   0.212/0.183 (0.352/0.352, 0.028)   0.087/0.067 (0.145/0.162, 0.028)
*Info:   BUFCKGHD    7.0   0.191/0.197 (0.352/0.352, 0.028)   0.077/0.076 (0.145/0.162, 0.028)
*Info:   BUFCKHHD    7.0   0.180/0.190 (0.352/0.352, 0.032)   0.073/0.074 (0.145/0.162, 0.032)
*Info:   BUFHHD    5.0   0.203/0.179 (0.352/0.352, 0.032)   0.084/0.066 (0.145/0.162, 0.032)
*Info:   BUFCKIHD    8.0   0.167/0.180 (0.352/0.352, 0.032)   0.069/0.069 (0.145/0.162, 0.032)
*Info:   BUFIHD    7.0   0.188/0.160 (0.352/0.352, 0.032)   0.078/0.057 (0.145/0.162, 0.032)
*Info:   BUFCKJHD    9.0   0.164/0.178 (0.353/0.352, 0.036)   0.067/0.068 (0.145/0.162, 0.036)
*Info:   BUFJHD    8.0   0.179/0.154 (0.353/0.352, 0.036)   0.075/0.055 (0.145/0.162, 0.036)
*Info:   BUFCKKHD    13.0   0.152/0.165 (0.352/0.352, 0.042)   0.062/0.062 (0.145/0.162, 0.042)
*Info:   BUFKHD    9.0   0.173/0.142 (0.352/0.352, 0.042)   0.072/0.050 (0.145/0.162, 0.042)
*Info:   BUFCKLHD    13.0   0.146/0.158 (0.353/0.352, 0.045)   0.059/0.060 (0.145/0.162, 0.045)
*Info:   BUFLHD    11.0   0.170/0.137 (0.353/0.352, 0.045)   0.071/0.047 (0.145/0.162, 0.045)
*Info:   BUFCKMHD    16.0   0.157/0.170 (0.353/0.352, 0.072)   0.065/0.065 (0.145/0.162, 0.072)
*Info:   BUFMHD    13.0   0.174/0.148 (0.353/0.352, 0.072)   0.074/0.053 (0.145/0.162, 0.072)
*Info:   BUFCKNHD    22.0   0.149/0.163 (0.353/0.352, 0.085)   0.061/0.062 (0.145/0.162, 0.085)
*Info:   BUFNHD    16.0   0.174/0.144 (0.353/0.352, 0.085)   0.073/0.051 (0.145/0.162, 0.085)
*Info:   BUFCKQHD    39.0   0.159/0.175 (0.353/0.352, 0.170)   0.065/0.067 (0.145/0.162, 0.170)
*Info:   BUFQHD    38.0   0.171/0.146 (0.353/0.352, 0.223)   0.072/0.052 (0.145/0.162, 0.223)
Worst hold path end point: roundfunction/U232/C1 net C[0]
Iter 0: Hold WNS: -0.204 Hold TNS: -34.930 #Viol Endpoints: 226 CPU: 0:00:31.1
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 242 Moves Failed: 0
*info: Active Nodes: 1961 Moves Generated: 248 Moves Failed: 0 Moves Commited: 248
Worst hold path end point: roundfunction/C2_reg[3]/D net roundfunction/n327
Iter 1: Hold WNS: -0.143 Hold TNS: -2.472 #Viol Endpoints: 34 CPU: 0:00:38.3
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 186 Moves Generated: 33 Moves Failed: 0 Moves Commited: 33
Worst hold path end point: roundfunction/U270/C2 net roundfunction/X2x[3]
Iter 2: Hold WNS: -0.090 Hold TNS: -0.708 #Viol Endpoints: 15 CPU: 0:00:38.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 111 Moves Generated: 13 Moves Failed: 0 Moves Commited: 13
Worst hold path end point: roundfunction/U270/C2 net roundfunction/X2x[3]
Iter 3: Hold WNS: -0.061 Hold TNS: -0.333 #Viol Endpoints: 11 CPU: 0:00:38.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 98 Moves Generated: 11 Moves Failed: 0 Moves Commited: 11
Worst hold path end point: roundfunction/U270/C2 net roundfunction/X2x[3]
Iter 4: Hold WNS: -0.031 Hold TNS: -0.083 #Viol Endpoints: 5 CPU: 0:00:38.8
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 50 Moves Generated: 5 Moves Failed: 0 Moves Commited: 5
Worst hold path end point: roundfunction/U270/C2 net roundfunction/X2x[3]
Iter 5: Hold WNS: -0.001 Hold TNS: -0.001 #Viol Endpoints: 1 CPU: 0:00:38.8
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 12 Moves Generated: 1 Moves Failed: 0 Moves Commited: 1
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: roundfunction/C2_reg[5]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 2.221 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:roundfunction/X1x_reg[5]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: roundfunction/C2_reg[5]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 2.221 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:roundfunction/X1x_reg[5]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: roundfunction/C2_reg[5]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 2.221 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:roundfunction/X1x_reg[5]/D 
--------------------------------------------------- 
Density after buffering = 0.436 (fixHold)
*info:
*info: Evaluation Summary
*info: A total of 311 net(s) have been evaluated for adding cells
*info:
*info:
*info: Commit Summary: 
*info: Selected 311 nets for commit
*info: Added a total of 305 cells to fix/reduce hold violation
*info:
*info:           64 cells of type 'DELDKHD' used
*info:          105 cells of type 'DELCKHD' used
*info:           33 cells of type 'DELBKHD' used
*info:            8 cells of type 'DELAKHD' used
*info:            3 cells of type 'BUFEHD' used
*info:            1 cell  of type 'BUFCKGHD' used
*info:           71 cells of type 'BUFCKEHD' used
*info:           20 cells of type 'BUFCHD' used
*info:
*** Finished hold time fix (CPU=0:00:09.1, totSessionCpu=0:01:36, mem=420.0M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=420.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 9.929e+04 (4.694e+04 5.235e+04) (ext = 2.297e+04)
default core: bins with density >  0.75 =   16 % ( 13 / 81 )
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 420.0M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Sat Oct 27 13:33:10 2018
#
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#Loading the last recorded routing design signature
#Created 305 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 305
#  Number of instances with pin swaps = 507
#  Total number of placement changes (moved instances are counted twice) = 305
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#323 routed nets are extracted.
#    323 (14.62%) extracted nets are partially routed.
#1572 routed nets are imported.
#239 (10.81%) nets are without wires.
#76 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2210.
#Number of eco nets is 323
#
#Start data preparation...
#
#Data preparation is done.
#
#Analyzing routing resource...
#Routing resource analysis is done.
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1936      51.60%
#  Metal 2        V        1936       1.03%
#  Metal 3        H        1936       0.62%
#  Metal 4        V        1936       0.00%
#  Metal 5        H        1936       0.00%
#  Metal 6        V        1936       0.00%
#  Metal 7        H        1936       0.00%
#  Metal 8        V        1936       0.00%
#  ------------------------------------------
#  Total                  15488       6.66%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     32(2.32%)      0(0.00%)      0(0.00%)      0(0.00%)   (2.32%)
#   Metal 2    262(13.5%)     79(4.08%)      9(0.46%)      3(0.15%)   (18.2%)
#   Metal 3     46(2.38%)      4(0.21%)      0(0.00%)      0(0.00%)   (2.58%)
#   Metal 4      8(0.41%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.41%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    348(2.33%)     83(0.56%)      9(0.06%)      3(0.02%)   (2.97%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
#
#Complete Global Routing.
#Total wire length = 115647 um.
#Total half perimeter of net bounding box = 99352 um.
#Total wire length on LAYER metal1 = 2063 um.
#Total wire length on LAYER metal2 = 26327 um.
#Total wire length on LAYER metal3 = 30248 um.
#Total wire length on LAYER metal4 = 20030 um.
#Total wire length on LAYER metal5 = 16332 um.
#Total wire length on LAYER metal6 = 15233 um.
#Total wire length on LAYER metal7 = 3380 um.
#Total wire length on LAYER metal8 = 2034 um.
#Total number of vias = 16524
#Total number of multi-cut vias = 10663 ( 64.5%)
#Total number of single cut vias = 5861 ( 35.5%)
#Up-Via Summary (total 16524):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2636 ( 38.8%)      4163 ( 61.2%)       6799
#  Metal 2        1598 ( 28.3%)      4052 ( 71.7%)       5650
#  Metal 3         823 ( 36.4%)      1435 ( 63.6%)       2258
#  Metal 4         476 ( 45.2%)       576 ( 54.8%)       1052
#  Metal 5         241 ( 42.5%)       326 ( 57.5%)        567
#  Metal 6          68 ( 45.6%)        81 ( 54.4%)        149
#  Metal 7          19 ( 38.8%)        30 ( 61.2%)         49
#-----------------------------------------------------------
#                 5861 ( 35.5%)     10663 ( 64.5%)      16524 
#
#Max overcon = 9 tracks.
#Total overcon = 2.97%.
#Worst layer Gcell overcon rate = 18.23%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 452.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 77.6% required routing.
#50.5% of the total area is being checked for drcs
#    number of violations = 859
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 420.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 420.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#Complete Detail Routing.
#Total wire length = 115363 um.
#Total half perimeter of net bounding box = 99352 um.
#Total wire length on LAYER metal1 = 1609 um.
#Total wire length on LAYER metal2 = 24914 um.
#Total wire length on LAYER metal3 = 31326 um.
#Total wire length on LAYER metal4 = 20182 um.
#Total wire length on LAYER metal5 = 16563 um.
#Total wire length on LAYER metal6 = 15050 um.
#Total wire length on LAYER metal7 = 3678 um.
#Total wire length on LAYER metal8 = 2042 um.
#Total number of vias = 18509
#Total number of multi-cut vias = 9665 ( 52.2%)
#Total number of single cut vias = 8844 ( 47.8%)
#Up-Via Summary (total 18509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3308 ( 48.1%)      3563 ( 51.9%)       6871
#  Metal 2        2845 ( 42.8%)      3804 ( 57.2%)       6649
#  Metal 3        1368 ( 50.6%)      1334 ( 49.4%)       2702
#  Metal 4         785 ( 59.1%)       543 ( 40.9%)       1328
#  Metal 5         400 ( 56.3%)       311 ( 43.7%)        711
#  Metal 6         103 ( 55.7%)        82 ( 44.3%)        185
#  Metal 7          35 ( 55.6%)        28 ( 44.4%)         63
#-----------------------------------------------------------
#                 8844 ( 47.8%)      9665 ( 52.2%)      18509 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 452.00 (Mb)
#Updating routing design signature
#Created 461 library cell signatures
#Created 2210 NETS and 0 SPECIALNETS signatures
#Created 1925 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 0.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 452.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Oct 27 13:33:20 2018
#
**optDesign ... cpu = 0:00:19, real = 0:00:21, mem = 420.0M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_QEBg5Q_4221.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Creating parasitic data file './hight_QEBg5Q_4221.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0071% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 20.0092% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 30.0061% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 40.0081% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 50.0102% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 60.0071% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 80.0061% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 90.0081% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 420.0M)
Nr. Extracted Resistors     : 38175
Nr. Extracted Ground Cap.   : 40298
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 420.012M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 420.0M)
Number of Loop : 0
Start delay calculation (mem=420.012M)...
delayCal using detail RC...
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Closing parasitic data file './hight_QEBg5Q_4221.rcdb.d'. 2136 times net's RC data read were performed.
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=420.012M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 420.0M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:22, mem = 420.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.257  |  3.012  |  2.257  |  7.360  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.013  | -0.013  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.013  | -0.013  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    1    |    1    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 43.617%
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:23, mem = 420.0M **
*** Finished optDesign ***
<CMD> saveDesign ./saving/hight_route.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight_route.enc.dat exists, rename it to ./saving/hight_route.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight_route.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight_route.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight_route.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=420.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=420.0M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> timeDesign -postRoute -drvReports -outDir ./reports/postroute_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_QEBg5Q_4221.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Creating parasitic data file './hight_QEBg5Q_4221.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0071% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 20.0092% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 30.0061% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 40.0081% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 50.0102% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 60.0071% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 70.0092% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 80.0061% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 90.0081% (CPU Time= 0:00:00.1  MEM= 420.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 420.0M)
Nr. Extracted Resistors     : 38175
Nr. Extracted Ground Cap.   : 40298
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.257  |  3.012  |  2.257  |  7.360  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 43.617%
------------------------------------------------------------
Reported timing to dir ./reports/postroute_timing
Total CPU time: 0.68 sec
Total Real time: 1.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> timeDesign -postRoute -hold -outDir ./reports/postroute_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_QEBg5Q_4221.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 420.0M)
Creating parasitic data file './hight_QEBg5Q_4221.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0071% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 20.0092% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 30.0061% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 40.0081% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 50.0102% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 60.0071% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 70.0092% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 80.0061% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 90.0081% (CPU Time= 0:00:00.0  MEM= 420.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 420.0M)
Nr. Extracted Resistors     : 38175
Nr. Extracted Ground Cap.   : 40298
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 420.012M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.013  | -0.013  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.013  | -0.013  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    1    |    1    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 43.617%
------------------------------------------------------------
Reported timing to dir ./reports/postroute_timing
Total CPU time: 0.88 sec
Total Real time: 1.0 sec
Total Memory Usage: 420.011719 Mbytes
<CMD> addFiller -cell {FILLER1HD FILLER2HD FILLER3HD FILLER4EHD FILLER8EHD FILLER16EHD FILLER32EHD FILLER64EHD}
**WARN: (SOCSP-5140):	Global net connect rules have not been created. This could result in filler instances with DRC violations.
*INFO:   Added 295 filler insts (cell FILLER64EHD / prefix FILLER).
*INFO:   Added 42 filler insts (cell FILLER32EHD / prefix FILLER).
*INFO:   Added 98 filler insts (cell FILLER16EHD / prefix FILLER).
*INFO:   Added 475 filler insts (cell FILLER8EHD / prefix FILLER).
*INFO:   Added 630 filler insts (cell FILLER4EHD / prefix FILLER).
*INFO:   Added 372 filler insts (cell FILLER3HD / prefix FILLER).
*INFO:   Added 288 filler insts (cell FILLER2HD / prefix FILLER).
*INFO:   Added 433 filler insts (cell FILLER1HD / prefix FILLER).
*INFO: Total 2633 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
**WARN: (SOCVFG-47):	Pin of Cell FILLER_132 at (1.600, 31.720), (14.400, 32.280) on Layer M1 is not connected to any net. Use globalNetConnect or GUI FloorPlan->Connect Global Nets to specify global net connection rules properly.

*INFO: Iteration 0-#1, Found 181 DRC violations (real: 0:00:01.0).
*INFO: Iteration 0-#2, Found 118 DRC violations (real: 0:00:01.0).
*INFO: Iteration 0-#3, Found 29 DRC violations (real: 0:00:00.0).
*INFO: Iteration 0-#4, Found 0 DRC violation  (real: 0:00:01.0).
*INFO:   Added 0 filler inst  (cell FILLER1HD / prefix FILLER).
*INFO: End DRC Checks. (real: 0:00:03.0 ).
*INFO: Replaced 229 fillers which had DRC vio's, with 552 new fillers.
<CMD> extractRC -outfile ./hight_rc
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_QEBg5Q_4221.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 421.5M)
Creating parasitic data file './hight_QEBg5Q_4221.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0071% (CPU Time= 0:00:00.0  MEM= 421.5M)
Extracted 20.0092% (CPU Time= 0:00:00.0  MEM= 421.5M)
Extracted 30.0061% (CPU Time= 0:00:00.0  MEM= 421.5M)
Extracted 40.0081% (CPU Time= 0:00:00.0  MEM= 421.5M)
Extracted 50.0102% (CPU Time= 0:00:00.0  MEM= 421.5M)
Extracted 60.0071% (CPU Time= 0:00:00.0  MEM= 421.5M)
Extracted 70.0092% (CPU Time= 0:00:00.0  MEM= 421.5M)
Extracted 80.0061% (CPU Time= 0:00:00.0  MEM= 421.5M)
Extracted 90.0081% (CPU Time= 0:00:00.1  MEM= 421.5M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 421.5M)
Nr. Extracted Resistors     : 38175
Nr. Extracted Ground Cap.   : 40298
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 421.520M)
<CMD> write_sdf hight.sdf
Topological Sorting (CPU = 0:00:00.0, MEM = 421.5M)
Number of Loop : 0
Start delay calculation (mem=421.520M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './hight_QEBg5Q_4221.rcdb.d' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 421.5M)
Closing parasitic data file './hight_QEBg5Q_4221.rcdb.d'. 2136 times net's RC data read were performed.
Delay calculation completed.
(cpu=0:00:00.3 real=0:00:01.0 mem=421.520M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 421.5M)
Number of Loop : 0
Start delay calculation (mem=421.520M)...
delayCal using detail RC...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=421.520M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 421.5M) ***
<CMD> saveNetlist ./hight.v -includePowerGround
Writing Netlist "./hight.v" ...
**WARN: (SOCVL-516):	No Power/Ground connections in top module (hight).
0 Pwr names and 0 Gnd names.
<CMD> report_power -dynamic -outfile hight.pwr

WARNING (POWER-2017):   Report Generation : Unknown option -dynamic to the report_power command.



Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 421.5M)
Number of Loop : 0
Start delay calculation (mem=421.520M)...
delayCal using detail RC...
Delay calculation completed.
(cpu=0:00:00.3 real=0:00:00.0 mem=421.520M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 421.5M) ***
Start force assigning power rail voltages for view default_view_setup
Finished assigning power rail voltages

CPE found ground net: gnd
CPE found power net: vdd  voltage: 0V

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


INFO (POWER-1606): Found clock 'clk' with frequency 100MHz from SDC file.


Propagating signal activity...


Starting Levelizing
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT)
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 5%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 10%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 15%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 20%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 25%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 30%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 35%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 40%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 45%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 50%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 55%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 60%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 65%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 70%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 75%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 80%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 85%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 90%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 95%

Finished Levelizing
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT)

Starting Activity Propagation
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 5%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 10%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 15%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 20%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 25%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 30%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 35%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 40%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 45%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 50%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 55%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 60%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 65%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 70%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 75%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 80%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 85%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 90%

Finished Activity Propagation
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT)
WARNING (POWER-1500): 2 cell(s) in the design have timing library models but
do not have internal power data.  Internal power will not be calculated for these cells:

  TIE1DHD
  TIE0DHD

Starting Calculating power
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT)

Calculating power dissipation...

 ... Calculating switching power
  instance roundfunction/FE_PHC304_n388 is not connected to any rail
  instance roundfunction/FE_PHC303_X0x_0_ is not connected to any rail
  instance roundfunction/FE_PHC302_X0x_1_ is not connected to any rail
  instance roundfunction/FE_PHC301_X0x_2_ is not connected to any rail
  instance roundfunction/FE_PHC300_X0x_4_ is not connected to any rail
  only first five unconnected instances are listed...
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 5%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 10%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 15%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 20%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 25%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 30%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 35%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 40%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 45%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 50%
 ... Calculating internal and leakage power
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 55%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 60%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 65%
2018-Oct-27 13:33:31 (2018-Oct-27 11:33:31 GMT): 70%
2018-Oct-27 13:33:32 (2018-Oct-27 11:33:32 GMT): 75%
2018-Oct-27 13:33:32 (2018-Oct-27 11:33:32 GMT): 80%
2018-Oct-27 13:33:32 (2018-Oct-27 11:33:32 GMT): 85%
2018-Oct-27 13:33:32 (2018-Oct-27 11:33:32 GMT): 90%
2018-Oct-27 13:33:32 (2018-Oct-27 11:33:32 GMT): 95%

Finished Calculating power
2018-Oct-27 13:33:33 (2018-Oct-27 11:33:33 GMT)


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       1.452      57.13%
Total Switching Power:       1.067      41.99%
Total Leakage Power:     0.02241     0.8815%
Total Power:       2.542
-----------------------------------------------------------------------------------------
report_power consumed time 00:00:03 : increased peak memory (608M) by 0
Output file is hight.pwr.
<CMD> saveDesign ./saving/hight.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight.enc.dat exists, rename it to ./saving/hight.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=421.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=421.5M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...

*** Memory Usage v0.144.6.3 (Current mem = 421.520M, initial mem = 62.125M) ***
--- Ending "First Encounter" (totcpu=0:01:55, real=0:06:11, mem=421.5M) ---
