<?xml version="1.0" encoding="utf-8"?>
<xliff xmlns="urn:oasis:names:tc:xliff:document:1.2" version="1.2">
  <file source-language="en" target-language="ko" datatype="htmlbody" original="https://pypi.org/project/opcodes/">
    <body>
      <group id="opcodes">
        <trans-unit id="5d81c204a749334e4b04717dced040097c5af80f" translate="yes" xml:space="preserve">
          <source>&lt;a href=&quot;https://github.com/Maratyszcza/PeachPy&quot;&gt;PeachPy&lt;/a&gt; &amp;ndash; x86-64 assembler embedded in Python that targets High-Performance Computing use-cases.</source>
          <target state="translated">&lt;a href=&quot;https://github.com/Maratyszcza/PeachPy&quot;&gt;PeachPy&lt;/a&gt; &amp;ndash; x86-64 assembler embedded in Python that targets High-Performance Computing use-cases.</target>
        </trans-unit>
        <trans-unit id="43ec777b675e26387c506df457f518867cbdcdb6" translate="yes" xml:space="preserve">
          <source>&lt;a href=&quot;https://github.com/mattbierner/Template-Assembly&quot;&gt;Template-Assembly&lt;/a&gt; &amp;ndash; Embedding x86 assembly code in C++ with metaprogramming using a domain specific language.</source>
          <target state="translated">&lt;a href=&quot;https://github.com/mattbierner/Template-Assembly&quot;&gt;Template-Assembly&lt;/a&gt; &amp;ndash; Embedding x86 assembly code in C++ with metaprogramming using a domain specific language.</target>
        </trans-unit>
        <trans-unit id="6769b10367ddcdc4919aee93efc0a203ae243115" translate="yes" xml:space="preserve">
          <source>A Python module that reads the XML file and represents it as a set of Python objects</source>
          <target state="translated">A Python module that reads the XML file and represents it as a set of Python objects</target>
        </trans-unit>
        <trans-unit id="b0ebcfe59f276beb7f6238d812ac61ce48d3d9c0" translate="yes" xml:space="preserve">
          <source>Acknowledgements</source>
          <target state="translated">감사의 말</target>
        </trans-unit>
        <trans-unit id="86bb3ac816f9ccff4073603ae15d5cd37c8bd805" translate="yes" xml:space="preserve">
          <source>All priveledged instructions and user-mode system instructions (e.g. XSAVE, SLDT)</source>
          <target state="translated">All priveledged instructions and user-mode system instructions (e.g. XSAVE, SLDT)</target>
        </trans-unit>
        <trans-unit id="af0549de02720a094df873d2c71d1d4a0f90735d" translate="yes" xml:space="preserve">
          <source>An XML file that describes instructions</source>
          <target state="translated">An XML file that describes instructions</target>
        </trans-unit>
        <trans-unit id="f6b7bc2b528487ccfa5b9e27d181aedc4739c1ac" translate="yes" xml:space="preserve">
          <source>An XSD file that describes the structure of the XML file</source>
          <target state="translated">An XSD file that describes the structure of the XML file</target>
        </trans-unit>
        <trans-unit id="24c8ab4490df5e53efa349509643dfadeb0a67f8" translate="yes" xml:space="preserve">
          <source>Any opinions, conclusions or recommendations expressed in this software and documentation are those of the authors and not necessarily reflect those of NSF or DARPA.</source>
          <target state="translated">Any opinions, conclusions or recommendations expressed in this software and documentation are those of the authors and not necessarily reflect those of NSF or DARPA.</target>
        </trans-unit>
        <trans-unit id="3aa1d93d613d40c76fc8990ce8985119496b917e" translate="yes" xml:space="preserve">
          <source>Current status</source>
          <target state="translated">현재 상태</target>
        </trans-unit>
        <trans-unit id="1118c0b6c9c3d20b5c6f317121a11ea7436f30c2" translate="yes" xml:space="preserve">
          <source>Database of Processor Instructions/Opcodes</source>
          <target state="translated">Database of Processor Instructions/Opcodes</target>
        </trans-unit>
        <trans-unit id="5bcb7946b04ee6e932f51a21addb1474eaca1f55" translate="yes" xml:space="preserve">
          <source>For each instruction the following information is provided:</source>
          <target state="translated">For each instruction the following information is provided:</target>
        </trans-unit>
        <trans-unit id="980dc91b09023fdeaede4d7fb68e6b7a617bc72f" translate="yes" xml:space="preserve">
          <source>ISA where this instruction was introduced</source>
          <target state="translated">ISA where this instruction was introduced</target>
        </trans-unit>
        <trans-unit id="5b02b0b1dd216ad15ad1008f4c8908954de14785" translate="yes" xml:space="preserve">
          <source>Implicit input and output registers</source>
          <target state="translated">Implicit input and output registers</target>
        </trans-unit>
        <trans-unit id="c81b79df3c6448eae7c4f80428b54cd5692a17d7" translate="yes" xml:space="preserve">
          <source>Installation</source>
          <target state="translated">설치</target>
        </trans-unit>
        <trans-unit id="2e18c20d9b32917db79e2a2e7955518c64cc263e" translate="yes" xml:space="preserve">
          <source>Instruction names in Intel assembly (&lt;a href=&quot;https://github.com/Maratyszcza/PeachPy&quot;&gt;PeachPy&lt;/a&gt;, &lt;a href=&quot;http://nasm.us&quot;&gt;NASM&lt;/a&gt;, &lt;a href=&quot;http://yasm.tortall.net&quot;&gt;YASM&lt;/a&gt; and MASM assemblers), AT&amp;amp;T assembly (GNU assembler) and Plan 9 assembly (&lt;a href=&quot;https://golang.org&quot;&gt;Go&lt;/a&gt; assembler)</source>
          <target state="translated">Instruction names in Intel assembly (&lt;a href=&quot;https://github.com/Maratyszcza/PeachPy&quot;&gt;PeachPy&lt;/a&gt;, &lt;a href=&quot;http://nasm.us&quot;&gt;NASM&lt;/a&gt;, &lt;a href=&quot;http://yasm.tortall.net&quot;&gt;YASM&lt;/a&gt; and MASM assemblers), AT&amp;amp;T assembly (GNU assembler) and Plan 9 assembly (&lt;a href=&quot;https://golang.org&quot;&gt;Go&lt;/a&gt; assembler)</target>
        </trans-unit>
        <trans-unit id="c54e0467227a48d77540060ac6a402489a0dc510" translate="yes" xml:space="preserve">
          <source>Intel HTM instructions</source>
          <target state="translated">Intel HTM instructions</target>
        </trans-unit>
        <trans-unit id="54ee0c2da05757f20a33bff3b212227fcaec97f4" translate="yes" xml:space="preserve">
          <source>LOCK and REP/REPZ/REPNZ prefixes</source>
          <target state="translated">LOCK and REP/REPZ/REPNZ prefixes</target>
        </trans-unit>
        <trans-unit id="acb614af10bbcffbedca0877dc20206cb468c836" translate="yes" xml:space="preserve">
          <source>Legacy string/streaming instructions (MOVS/SCAS/CMPS/STOS/LODS)</source>
          <target state="translated">Legacy string/streaming instructions (MOVS/SCAS/CMPS/STOS/LODS)</target>
        </trans-unit>
        <trans-unit id="1cba8e4fd20a357c2facd56896d6cbffe4284944" translate="yes" xml:space="preserve">
          <source>Marat Dukhan &amp;ldquo;PeachPy meets Opcodes: Direct Machine Code Generation from Python&amp;rdquo;, Python for High-Performance Computing (PyHPC) 2015 (&lt;a href=&quot;http://www.peachpy.io/slides/pyhpc2015&quot;&gt;slides&lt;/a&gt;, &lt;a href=&quot;https://dl.acm.org/citation.cfm?id=2835860&quot;&gt;paper on ACM Digital Library&lt;/a&gt;).</source>
          <target state="translated">Marat Dukhan &amp;ldquo;PeachPy meets Opcodes: Direct Machine Code Generation from Python&amp;rdquo;, Python for High-Performance Computing (PyHPC) 2015 (&lt;a href=&quot;http://www.peachpy.io/slides/pyhpc2015&quot;&gt;slides&lt;/a&gt;, &lt;a href=&quot;https://dl.acm.org/citation.cfm?id=2835860&quot;&gt;paper on ACM Digital Library&lt;/a&gt;).</target>
        </trans-unit>
        <trans-unit id="a09c1252c3028eebca76ff27141759b48cb4059e" translate="yes" xml:space="preserve">
          <source>Opcodes Project</source>
          <target state="translated">Opcodes Project</target>
        </trans-unit>
        <trans-unit id="801df58b3404be8542327ff5f9ffd94b8e6e8c29" translate="yes" xml:space="preserve">
          <source>Operand types and characteristics (whether the operand is input or output)</source>
          <target state="translated">Operand types and characteristics (whether the operand is input or output)</target>
        </trans-unit>
        <trans-unit id="c366f1367f47488a3196ef54557cb6898f44de27" translate="yes" xml:space="preserve">
          <source>Peer-Reviewed Publications</source>
          <target state="translated">Peer-Reviewed Publications</target>
        </trans-unit>
        <trans-unit id="d45a28233d2f298791e227329ebff874e145582e" translate="yes" xml:space="preserve">
          <source>Summary description</source>
          <target state="translated">Summary description</target>
        </trans-unit>
        <trans-unit id="a1c2bb1154b4a7a4bf6be31d708b02a58c11555d" translate="yes" xml:space="preserve">
          <source>The goal of this project is to document instruction sets in a format convenient for tools development. An instruction set is represented by three files:</source>
          <target state="translated">The goal of this project is to document instruction sets in a format convenient for tools development. An instruction set is represented by three files:</target>
        </trans-unit>
        <trans-unit id="98efea190e2e2691fc66a5023fa1ea43bc0ac93a" translate="yes" xml:space="preserve">
          <source>The project provides descriptions for most user-mode x86, x86-64, and k1om instructions up to AVX-512 and SHA (including 3dnow!+, XOP, FMA3, FMA4, TBM and BMI2). The following instructions are currently &lt;strong&gt;NOT&lt;/strong&gt; supported:</source>
          <target state="translated">The project provides descriptions for most user-mode x86, x86-64, and k1om instructions up to AVX-512 and SHA (including 3dnow!+, XOP, FMA3, FMA4, TBM and BMI2). The following instructions are currently &lt;strong&gt;NOT&lt;/strong&gt; supported:</target>
        </trans-unit>
        <trans-unit id="c9dc8449736dbf7a7f0a0e57c6fd094089a0f085" translate="yes" xml:space="preserve">
          <source>The work was supported in part by grants to Prof. Richard Vuduc&amp;rsquo;s research lab, &lt;a href=&quot;www.hpcgarage.org&quot;&gt;The HPC Garage&lt;/a&gt;, from the National Science Foundation (NSF) under NSF CAREER award number 0953100; and a grant from the Defense Advanced Research Projects Agency (DARPA) Computer Science Study Group program</source>
          <target state="translated">The work was supported in part by grants to Prof. Richard Vuduc&amp;rsquo;s research lab, &lt;a href=&quot;www.hpcgarage.org&quot;&gt;The HPC Garage&lt;/a&gt;, from the National Science Foundation (NSF) under NSF CAREER award number 0953100; and a grant from the Defense Advanced Research Projects Agency (DARPA) Computer Science Study Group program</target>
        </trans-unit>
        <trans-unit id="aaa6a9f711fbd50c3784ebc33a59d638999cb88b" translate="yes" xml:space="preserve">
          <source>This project is a spin-off from &lt;a href=&quot;https://github.com/Maratyszcza/PeachPy&quot;&gt;PeachPy&lt;/a&gt; assembler.</source>
          <target state="translated">This project is a spin-off from &lt;a href=&quot;https://github.com/Maratyszcza/PeachPy&quot;&gt;PeachPy&lt;/a&gt; assembler.</target>
        </trans-unit>
        <trans-unit id="3780b271c58bac36b2c1f5890b5f5ee1547fae43" translate="yes" xml:space="preserve">
          <source>This work is a research project at the HPC Garage lab in the Georgia Institute of Technology, College of Computing, School of Computational Science and Engineering.</source>
          <target state="translated">This work is a research project at the HPC Garage lab in the Georgia Institute of Technology, College of Computing, School of Computational Science and Engineering.</target>
        </trans-unit>
        <trans-unit id="57f2b181d0a5e79a147ea1cdf41457f58dbbb3c9" translate="yes" xml:space="preserve">
          <source>Users</source>
          <target state="translated">사용자</target>
        </trans-unit>
        <trans-unit id="597d1a0f15e93a63e0469f2e2319a0cfb6046d8f" translate="yes" xml:space="preserve">
          <source>VIA Padlock instructions</source>
          <target state="translated">VIA Padlock instructions</target>
        </trans-unit>
        <trans-unit id="f084dc6f74ffb3f90403663744eb49d25c20bb47" translate="yes" xml:space="preserve">
          <source>Whether the instruction has no dependency on input values when input operands refer to the same register (e.g.</source>
          <target state="translated">Whether the instruction has no dependency on input values when input operands refer to the same register (e.g.</target>
        </trans-unit>
        <trans-unit id="c2d466ca133cff31fb938bf9faee08d0c7e6dc37" translate="yes" xml:space="preserve">
          <source>Whether the instruction is supported by Native Client validator and when the support was introduced</source>
          <target state="translated">Whether the instruction is supported by Native Client validator and when the support was introduced</target>
        </trans-unit>
        <trans-unit id="2071eb1e417d68f8bc77d9005d1815cd9b9553d9" translate="yes" xml:space="preserve">
          <source>Whether the instruction operates on AVX or legacy SSE state</source>
          <target state="translated">Whether the instruction operates on AVX or legacy SSE state</target>
        </trans-unit>
        <trans-unit id="5700567a3c61eb9aecea2a3ed4bd097feed83557" translate="yes" xml:space="preserve">
          <source>Whether the instruction operates on FPU or MMX state</source>
          <target state="translated">Whether the instruction operates on FPU or MMX state</target>
        </trans-unit>
        <trans-unit id="f477d7103e2a75441bd748ad077583fd46f1b6e9" translate="yes" xml:space="preserve">
          <source>Whether the instruction that writes to a 32-bit register is recognized by x86-64 Native Client validator as zero-extending</source>
          <target state="translated">Whether the instruction that writes to a 32-bit register is recognized by x86-64 Native Client validator as zero-extending</target>
        </trans-unit>
        <trans-unit id="be416bc9d6518b66e6d037a701742fc1feb2e563" translate="yes" xml:space="preserve">
          <source>XOR eax, eax</source>
          <target state="translated">XOR eax, eax</target>
        </trans-unit>
        <trans-unit id="2925ade1f6513e68ca9d7f2b9ca930781a7ae51b" translate="yes" xml:space="preserve">
          <source>eax</source>
          <target state="translated">eax</target>
        </trans-unit>
        <trans-unit id="6997c821204dcfdfae095950ff947a94b1f28bdf" translate="yes" xml:space="preserve">
          <source>has no dependency on</source>
          <target state="translated">has no dependency on</target>
        </trans-unit>
        <trans-unit id="87c0e19b9ba8619907271787b2cf2209c68f6166" translate="yes" xml:space="preserve">
          <source>x87 FPU instructions</source>
          <target state="translated">x87 FPU instructions</target>
        </trans-unit>
      </group>
    </body>
  </file>
</xliff>
