<profile>

<section name = "Vivado HLS Report for 'dut'" level="0">
<item name = "Date">Fri Dec  9 22:57:44 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">mlp_more.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.73</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">20187331, 21322827, 20187332, 21322828, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dut_conv1_fu_256">dut_conv1, 9984353, 9984353, 9984353, 9984353, none</column>
<column name="grp_dut_conv1_1_fu_278">dut_conv1_1, 9507133, 9507133, 9507133, 9507133, none</column>
<column name="grp_dut_max_pool_fu_293">dut_max_pool, 28573, 596321, 28573, 596321, none</column>
<column name="grp_dut_dense_mlp_2_fu_319">dut_dense_mlp_2, 529201, 529201, 529201, 529201, none</column>
<column name="grp_dut_dense_mlp_1_fu_336">dut_dense_mlp_1, 101641, 101641, 101641, 101641, none</column>
<column name="grp_dut_dense_mlp_fu_346">dut_dense_mlp, 1695, 1695, 1695, 1695, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">6144, 6144, 2, -, -, 3072, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2426</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">172, 40, 5332, 18734</column>
<column name="Memory">83, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 1407</column>
<column name="Register">-, -, 241, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">91, 18, 5, 42</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dut_conv1_fu_256">dut_conv1, 8, 9, 1213, 4484</column>
<column name="grp_dut_conv1_1_fu_278">dut_conv1_1, 1, 9, 1103, 5301</column>
<column name="grp_dut_dense_mlp_fu_346">dut_dense_mlp, 1, 5, 497, 909</column>
<column name="grp_dut_dense_mlp_1_fu_336">dut_dense_mlp_1, 33, 5, 641, 1141</column>
<column name="grp_dut_dense_mlp_2_fu_319">dut_dense_mlp_2, 129, 5, 772, 1487</column>
<column name="dut_fcmp_32ns_32ns_1_1_U103">dut_fcmp_32ns_32ns_1_1, 0, 0, 66, 239</column>
<column name="grp_dut_max_pool_fu_293">dut_max_pool, 0, 7, 1040, 5173</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_U">dut_input, 15, 0, 0, 1176, 128, 1, 150528</column>
<column name="mem_conv1_0_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv1_1_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv1_2_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv1_3_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv1_4_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv1_5_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv1_6_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv1_7_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv2_1_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv2_2_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv2_3_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv2_4_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv2_5_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv2_6_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv2_7_U">dut_mem_conv1_0, 4, 0, 0, 147, 128, 1, 18816</column>
<column name="mem_conv2_0_U">dut_mem_conv2_0, 8, 0, 0, 147, 128, 1, 18816</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_364_p2">+, 0, 0, 12, 12, 1</column>
<column name="next_mul_fu_390_p2">+, 0, 0, 25, 25, 13</column>
<column name="next_urem_fu_370_p2">+, 0, 0, 12, 12, 1</column>
<column name="ap_sig_74">and, 0, 0, 1, 1, 1</column>
<column name="p_demorgan_fu_520_p2">and, 0, 0, 188, 128, 128</column>
<column name="tmp_34_fu_627_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_36_fu_633_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_95_fu_532_p2">and, 0, 0, 188, 128, 128</column>
<column name="tmp_96_fu_538_p2">and, 0, 0, 188, 128, 128</column>
<column name="exitcond_fu_358_p2">icmp, 0, 0, 5, 12, 12</column>
<column name="notlhs5_fu_599_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs_fu_587_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs6_fu_605_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs_fu_593_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_76_fu_376_p2">icmp, 0, 0, 5, 12, 11</column>
<column name="tmp_77_fu_425_p2">icmp, 0, 0, 3, 7, 7</column>
<column name="tmp_93_fu_514_p2">lshr, 0, 0, 403, 2, 128</column>
<column name="input_d0">or, 0, 0, 188, 128, 128</column>
<column name="tmp_28_fu_419_p2">or, 0, 0, 8, 7, 5</column>
<column name="tmp_32_fu_619_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_33_fu_623_p2">or, 0, 0, 1, 1, 1</column>
<column name="idx_urem_fu_382_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_82_fu_446_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_83_fu_453_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_84_fu_460_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_91_fu_501_p3">select, 0, 0, 128, 1, 128</column>
<column name="tmp_89_fu_485_p2">shl, 0, 0, 403, 128, 128</column>
<column name="tmp_92_fu_508_p2">shl, 0, 0, 403, 2, 128</column>
<column name="tmp_81_fu_440_p2">xor, 0, 0, 8, 8, 7</column>
<column name="tmp_85_fu_467_p2">xor, 0, 0, 8, 8, 7</column>
<column name="tmp_94_fu_526_p2">xor, 0, 0, 188, 128, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">18, 21, 1, 21</column>
<column name="grp_dut_max_pool_fu_293_I">6, 3, 6, 18</column>
<column name="grp_dut_max_pool_fu_293_M">6, 3, 6, 18</column>
<column name="i_reg_223">12, 2, 12, 24</column>
<column name="input_address0">11, 4, 11, 44</column>
<column name="input_ce0">1, 3, 1, 3</column>
<column name="mem_conv1_0_address0">8, 6, 8, 48</column>
<column name="mem_conv1_0_ce0">1, 6, 1, 6</column>
<column name="mem_conv1_0_d0">128, 3, 128, 384</column>
<column name="mem_conv1_0_we0">1, 3, 1, 3</column>
<column name="mem_conv1_1_address0">8, 4, 8, 32</column>
<column name="mem_conv1_1_ce0">1, 4, 1, 4</column>
<column name="mem_conv1_2_address0">8, 4, 8, 32</column>
<column name="mem_conv1_2_ce0">1, 4, 1, 4</column>
<column name="mem_conv1_3_address0">8, 4, 8, 32</column>
<column name="mem_conv1_3_ce0">1, 4, 1, 4</column>
<column name="mem_conv1_4_address0">8, 4, 8, 32</column>
<column name="mem_conv1_4_ce0">1, 4, 1, 4</column>
<column name="mem_conv1_5_address0">8, 4, 8, 32</column>
<column name="mem_conv1_5_ce0">1, 4, 1, 4</column>
<column name="mem_conv1_6_address0">8, 4, 8, 32</column>
<column name="mem_conv1_6_ce0">1, 4, 1, 4</column>
<column name="mem_conv1_7_address0">8, 4, 8, 32</column>
<column name="mem_conv1_7_ce0">1, 4, 1, 4</column>
<column name="mem_conv2_0_address0">16, 8, 8, 64</column>
<column name="mem_conv2_0_ce0">2, 8, 1, 8</column>
<column name="mem_conv2_0_d0">128, 5, 128, 640</column>
<column name="mem_conv2_0_we0">1, 5, 1, 5</column>
<column name="mem_conv2_1_address0">8, 4, 8, 32</column>
<column name="mem_conv2_1_ce0">1, 4, 1, 4</column>
<column name="mem_conv2_1_d0">128, 3, 128, 384</column>
<column name="mem_conv2_1_we0">1, 3, 1, 3</column>
<column name="mem_conv2_2_address0">8, 4, 8, 32</column>
<column name="mem_conv2_2_ce0">1, 4, 1, 4</column>
<column name="mem_conv2_2_d0">128, 3, 128, 384</column>
<column name="mem_conv2_2_we0">1, 3, 1, 3</column>
<column name="mem_conv2_3_address0">8, 4, 8, 32</column>
<column name="mem_conv2_3_ce0">1, 4, 1, 4</column>
<column name="mem_conv2_3_d0">128, 3, 128, 384</column>
<column name="mem_conv2_3_we0">1, 3, 1, 3</column>
<column name="mem_conv2_4_address0">8, 4, 8, 32</column>
<column name="mem_conv2_4_ce0">1, 4, 1, 4</column>
<column name="mem_conv2_4_d0">128, 3, 128, 384</column>
<column name="mem_conv2_4_we0">1, 3, 1, 3</column>
<column name="mem_conv2_5_address0">8, 4, 8, 32</column>
<column name="mem_conv2_5_ce0">1, 4, 1, 4</column>
<column name="mem_conv2_5_d0">128, 3, 128, 384</column>
<column name="mem_conv2_5_we0">1, 3, 1, 3</column>
<column name="mem_conv2_6_address0">8, 4, 8, 32</column>
<column name="mem_conv2_6_ce0">1, 4, 1, 4</column>
<column name="mem_conv2_6_d0">128, 3, 128, 384</column>
<column name="mem_conv2_6_we0">1, 3, 1, 3</column>
<column name="mem_conv2_7_address0">8, 4, 8, 32</column>
<column name="mem_conv2_7_ce0">1, 4, 1, 4</column>
<column name="mem_conv2_7_d0">128, 3, 128, 384</column>
<column name="mem_conv2_7_we0">1, 3, 1, 3</column>
<column name="phi_mul_reg_234">25, 2, 25, 50</column>
<column name="phi_urem_reg_245">12, 2, 12, 24</column>
<column name="strm_in_V_V_blk_n">1, 2, 1, 2</column>
<column name="strm_out_V_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="ap_reg_grp_dut_conv1_1_fu_278_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_conv1_fu_256_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_dense_mlp_1_fu_336_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_dense_mlp_2_fu_319_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_dense_mlp_fu_346_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_max_pool_fu_293_ap_start">1, 0, 1, 0</column>
<column name="i_1_reg_646">12, 0, 12, 0</column>
<column name="i_reg_223">12, 0, 12, 0</column>
<column name="idx_urem_reg_651">12, 0, 12, 0</column>
<column name="input_addr_reg_666">11, 0, 11, 0</column>
<column name="next_mul_reg_661">25, 0, 25, 0</column>
<column name="notlhs5_reg_719">1, 0, 1, 0</column>
<column name="notlhs_reg_709">1, 0, 1, 0</column>
<column name="notrhs6_reg_724">1, 0, 1, 0</column>
<column name="notrhs_reg_714">1, 0, 1, 0</column>
<column name="phi_mul_reg_234">25, 0, 25, 0</column>
<column name="phi_urem_reg_245">12, 0, 12, 0</column>
<column name="tmp_27_reg_671">2, 0, 7, 5</column>
<column name="tmp_28_reg_676">2, 0, 7, 5</column>
<column name="tmp_36_reg_729">1, 0, 1, 0</column>
<column name="tmp_72_reg_699">32, 0, 32, 0</column>
<column name="tmp_73_reg_704">32, 0, 32, 0</column>
<column name="tmp_77_reg_681">1, 0, 1, 0</column>
<column name="tmp_V_2_reg_656">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="strm_in_V_V_dout">in, 32, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_empty_n">in, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_read">out, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_out_V_V_din">out, 32, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_full_n">in, 1, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_write">out, 1, ap_fifo, strm_out_V_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.16</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_2_i', mlp.cpp:165">bitcast, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_35', mlp.cpp:165">fcmp, 6.79, 6.79, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_36', mlp.cpp:165">and, 1.37, 8.16, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
