$date
	Mon Jan 22 14:52:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module processor_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var integer 32 # i [31:0] $end
$scope module P $end
$var wire 1 ! clk_in $end
$var wire 1 " rst_in $end
$var wire 1 $ stack_push $end
$var wire 1 % stack_pop $end
$var wire 1 & stack_full $end
$var wire 1 ' stack_empty $end
$var wire 1 ( rst_id $end
$var wire 24 ) rom_data [23:0] $end
$var wire 1 * rf_en $end
$var wire 16 + ret_addr [15:0] $end
$var wire 16 , reg_out [15:0] $end
$var wire 1 - r_or_w $end
$var wire 16 . pc_bits [15:0] $end
$var wire 8 / op [7:0] $end
$var wire 16 0 mux_out [15:0] $end
$var wire 1 1 ldi $end
$var wire 1 2 jmp_en $end
$var wire 1 3 alu_zero $end
$var wire 1 4 alu_overflow $end
$var wire 16 5 alu_out [15:0] $end
$var wire 16 6 acu_out [15:0] $end
$var wire 1 7 acu_en $end
$var reg 16 8 out [15:0] $end
$var reg 1 9 rst $end
$scope module Accumulator $end
$var wire 1 ! clk $end
$var wire 16 : in [15:0] $end
$var wire 1 7 ce $end
$var parameter 32 ; WIDTH $end
$var reg 16 < out [15:0] $end
$upscope $end
$scope module Alu $end
$var wire 1 = funct $end
$var wire 8 > op [7:0] $end
$var wire 16 ? in2 [15:0] $end
$var wire 16 @ in1 [15:0] $end
$var parameter 32 A WIDTH $end
$var reg 16 B out [15:0] $end
$var reg 1 4 overflow $end
$var reg 1 3 zero $end
$upscope $end
$scope module InstructionDecoder $end
$var wire 8 C instr [7:0] $end
$var wire 2 D stack_flags [1:0] $end
$var reg 1 7 acu_en $end
$var reg 1 2 jmp_en $end
$var reg 1 1 ldi $end
$var reg 8 E op [7:0] $end
$var reg 1 - r_or_w $end
$var reg 1 * rf_en $end
$var reg 1 ( rst $end
$var reg 2 F stack_control [1:0] $end
$upscope $end
$scope module Mux $end
$var wire 16 G in1 [15:0] $end
$var wire 16 H in2 [15:0] $end
$var wire 1 1 sel $end
$var parameter 32 I WIDTH $end
$var reg 16 J out [15:0] $end
$upscope $end
$scope module ProgramCounter $end
$var wire 1 ! clk $end
$var wire 16 K jmp_addr [15:0] $end
$var wire 1 2 jmp_en $end
$var wire 1 9 rst $end
$var reg 16 L pc [15:0] $end
$upscope $end
$scope module Registers $end
$var wire 1 ! clk $end
$var wire 16 M in [15:0] $end
$var wire 1 - r_or_w $end
$var wire 16 N reg_addr [15:0] $end
$var wire 1 * rf_en $end
$var parameter 32 O REG_NUM $end
$var parameter 32 P WIDTH $end
$var reg 16 Q out [15:0] $end
$upscope $end
$scope module Rom $end
$var wire 16 R addr [15:0] $end
$var parameter 32 S RAM_ADDR_BITS $end
$var parameter 32 T RAM_WORD_WIDTH $end
$var reg 24 U data [23:0] $end
$upscope $end
$scope module Stack $end
$var wire 1 ! clk $end
$var wire 16 V data_in [15:0] $end
$var wire 1 % pop $end
$var wire 1 $ push $end
$var wire 1 9 rst $end
$var wire 16 W data_out [15:0] $end
$var parameter 32 X DEPTH $end
$var parameter 32 Y WIDTH $end
$var reg 1 ' empty $end
$var reg 1 & full $end
$var reg 3 Z top [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 Y
b1000 X
b11000 T
b100 S
b10000 P
b10000 O
b10000 I
b10000 A
b10000 ;
$end
#0
$dumpvars
b0 Z
bz W
b0 V
b100000000000000000000 U
b0 R
bz Q
bz N
b0 M
b0 L
bz K
b0 J
b0 H
b0 G
b0 F
b10000 E
b1 D
b10000 C
b0 B
b0 @
bz ?
b10000 >
z=
b0 <
b0 :
09
b0 8
07
b0 6
b0 5
x4
13
02
01
b0 0
b10000 /
b0 .
0-
bz ,
bz +
0*
b100000000000000000000 )
0(
1'
0&
0%
0$
b0 #
0"
1!
$end
#1000
b1010 K
1$
12
b10 F
b1110 /
b1110 >
b1110 E
b1010 H
b1110 C
b11100000000000001010 )
b11100000000000001010 U
b1 .
b1 L
b1 R
b1 V
b1 #
0!
#2000
b10 #
1!
#3000
b101 8
03
b101 5
b101 :
b101 B
b101 0
b101 @
b101 J
0$
11
17
02
b0 F
b1100 /
b1100 >
b1100 E
bz K
b101 H
b1100 C
b11000000000000000101 )
b11000000000000000101 U
b1 +
b1 W
b1010 .
b1010 L
b1010 R
b1010 V
b0 D
0'
b1 Z
b11 #
0!
#4000
b100 #
1!
#5000
b0 8
13
b0 5
b0 :
b0 B
b1 N
b101 0
b101 @
b101 J
01
1-
1*
07
b1011 /
b1011 >
b1011 E
b1 H
b1011 C
b10110000000000000001 )
b10110000000000000001 U
b1011 .
b1011 L
b1011 R
b1011 V
b101 6
b101 <
b101 G
b101 M
b101 #
0!
#6000
b110 #
1!
#7000
b11 8
03
b11 0
b11 @
b11 J
b11 5
b11 :
b11 B
11
0-
0*
17
b1100 /
b1100 >
b1100 E
bz N
b11 H
b1100 C
b11000000000000000011 )
b11000000000000000011 U
b1100 .
b1100 L
b1100 R
b1100 V
b111 #
0!
#8000
b1000 #
1!
#9000
b1000 8
03
b101 ,
b101 ?
b101 Q
b1000 5
b1000 :
b1000 B
b1 N
b11 0
b11 @
b11 J
01
1*
b101 /
b101 >
b101 E
b1 H
b101 C
b1010000000000000001 )
b1010000000000000001 U
b1101 .
b1101 L
b1101 R
b1101 V
b11 6
b11 <
b11 G
b11 M
b1001 #
0!
#10000
b1010 #
1!
#11000
13
b0 8
bz ,
bz ?
bz Q
1-
07
b1011 /
b1011 >
b1011 E
b0 5
b0 :
b0 B
b10 N
b10 H
b1011 C
b1000 0
b1000 @
b1000 J
b10110000000000000010 )
b10110000000000000010 U
b1000 6
b1000 <
b1000 G
b1000 M
b1110 .
b1110 L
b1110 R
b1110 V
b1011 #
0!
#12000
b1100 #
1!
#13000
b10 K
1%
0-
0*
12
b1 F
b1111 /
b1111 >
b1111 E
bz N
b0 H
b1111 C
b11110000000000000000 )
b11110000000000000000 U
b1111 .
b1111 L
b1111 R
b1111 V
b1101 #
0!
#14000
b1110 #
1!
#15000
b1000 8
03
b1000 ,
b1000 ?
b1000 Q
b1000 5
b1000 :
b1000 B
b10 N
0%
1*
17
02
b0 F
b1010 /
b1010 >
b1010 E
b10 H
b1010 C
b10100000000000000010 )
b10100000000000000010 U
b10 .
b10 L
b10 R
b10 V
b1 D
1'
bz K
bz +
bz W
b0 Z
b1111 #
0!
#16000
b10000 #
1!
#17000
b0 8
13
19
b0 5
b0 :
b0 B
bz ,
bz ?
bz Q
1(
0*
07
b10001 /
b10001 >
b10001 E
bz N
bx H
bx C
bx )
bx U
b11 .
b11 L
b11 R
b11 V
b10001 #
0!
#18000
b10010 #
1!
#19000
09
0(
b10000 /
b10000 >
b10000 E
b0 H
b10000 C
b100000000000000000000 )
b100000000000000000000 U
b0 .
b0 L
b0 R
b0 V
b10011 #
0!
#20000
b10100 #
1!
#21000
b1010 K
1$
12
b10 F
b1110 /
b1110 >
b1110 E
b1010 H
b1110 C
b11100000000000001010 )
b11100000000000001010 U
b1 .
b1 L
b1 R
b1 V
b10101 #
0!
#22000
b10110 #
1!
#23000
b101 8
03
b101 0
b101 @
b101 J
b101 5
b101 :
b101 B
0$
11
17
02
b0 F
b1100 /
b1100 >
b1100 E
bz K
b101 H
b1100 C
b11000000000000000101 )
b11000000000000000101 U
b1 +
b1 W
b1010 .
b1010 L
b1010 R
b1010 V
b0 D
0'
b1 Z
b10111 #
0!
#24000
b11000 #
1!
#25000
b0 8
13
b0 5
b0 :
b0 B
b1 N
b101 0
b101 @
b101 J
01
1-
1*
07
b1011 /
b1011 >
b1011 E
b1 H
b1011 C
b10110000000000000001 )
b10110000000000000001 U
b1011 .
b1011 L
b1011 R
b1011 V
b101 6
b101 <
b101 G
b101 M
b11001 #
0!
#26000
b11010 #
1!
#27000
b11 8
03
b11 0
b11 @
b11 J
b11 5
b11 :
b11 B
11
0-
0*
17
b1100 /
b1100 >
b1100 E
bz N
b11 H
b1100 C
b11000000000000000011 )
b11000000000000000011 U
b1100 .
b1100 L
b1100 R
b1100 V
b11011 #
0!
#28000
b11100 #
1!
#29000
b1000 8
03
b101 ,
b101 ?
b101 Q
b1000 5
b1000 :
b1000 B
b1 N
b11 0
b11 @
b11 J
01
1*
b101 /
b101 >
b101 E
b1 H
b101 C
b1010000000000000001 )
b1010000000000000001 U
b1101 .
b1101 L
b1101 R
b1101 V
b11 6
b11 <
b11 G
b11 M
b11101 #
0!
#30000
b11110 #
1!
#31000
13
b0 8
bz ,
bz ?
bz Q
1-
07
b1011 /
b1011 >
b1011 E
b0 5
b0 :
b0 B
b10 N
b10 H
b1011 C
b1000 0
b1000 @
b1000 J
b10110000000000000010 )
b10110000000000000010 U
b1000 6
b1000 <
b1000 G
b1000 M
b1110 .
b1110 L
b1110 R
b1110 V
b11111 #
0!
#32000
b100000 #
1!
#33000
b10 K
1%
0-
0*
12
b1 F
b1111 /
b1111 >
b1111 E
bz N
b0 H
b1111 C
b11110000000000000000 )
b11110000000000000000 U
b1111 .
b1111 L
b1111 R
b1111 V
b100001 #
0!
#34000
b100010 #
1!
#35000
b1000 8
03
b1000 ,
b1000 ?
b1000 Q
b1000 5
b1000 :
b1000 B
b10 N
0%
1*
17
02
b0 F
b1010 /
b1010 >
b1010 E
b10 H
b1010 C
b10100000000000000010 )
b10100000000000000010 U
b10 .
b10 L
b10 R
b10 V
b1 D
1'
bz K
bz +
bz W
b0 Z
b100011 #
0!
#36000
b100100 #
1!
#37000
b0 8
13
19
b0 5
b0 :
b0 B
bz ,
bz ?
bz Q
1(
0*
07
b10001 /
b10001 >
b10001 E
bz N
bx H
bx C
bx )
bx U
b11 .
b11 L
b11 R
b11 V
b100101 #
0!
#38000
b100110 #
1!
#39000
09
0(
b10000 /
b10000 >
b10000 E
b0 H
b10000 C
b100000000000000000000 )
b100000000000000000000 U
b0 .
b0 L
b0 R
b0 V
b100111 #
0!
#40000
b101000 #
1!
#41000
b1010 K
1$
12
b10 F
b1110 /
b1110 >
b1110 E
b1010 H
b1110 C
b11100000000000001010 )
b11100000000000001010 U
b1 .
b1 L
b1 R
b1 V
b101001 #
0!
#42000
b101010 #
1!
#43000
b101 8
03
b101 0
b101 @
b101 J
b101 5
b101 :
b101 B
0$
11
17
02
b0 F
b1100 /
b1100 >
b1100 E
bz K
b101 H
b1100 C
b11000000000000000101 )
b11000000000000000101 U
b1 +
b1 W
b1010 .
b1010 L
b1010 R
b1010 V
b0 D
0'
b1 Z
b101011 #
0!
#44000
b101100 #
1!
#45000
b0 8
13
b0 5
b0 :
b0 B
b1 N
b101 0
b101 @
b101 J
01
1-
1*
07
b1011 /
b1011 >
b1011 E
b1 H
b1011 C
b10110000000000000001 )
b10110000000000000001 U
b1011 .
b1011 L
b1011 R
b1011 V
b101 6
b101 <
b101 G
b101 M
b101101 #
0!
#46000
b101110 #
1!
#47000
b11 8
03
b11 0
b11 @
b11 J
b11 5
b11 :
b11 B
11
0-
0*
17
b1100 /
b1100 >
b1100 E
bz N
b11 H
b1100 C
b11000000000000000011 )
b11000000000000000011 U
b1100 .
b1100 L
b1100 R
b1100 V
b101111 #
0!
#48000
b110000 #
1!
#49000
b1000 8
03
b101 ,
b101 ?
b101 Q
b1000 5
b1000 :
b1000 B
b1 N
b11 0
b11 @
b11 J
01
1*
b101 /
b101 >
b101 E
b1 H
b101 C
b1010000000000000001 )
b1010000000000000001 U
b1101 .
b1101 L
b1101 R
b1101 V
b11 6
b11 <
b11 G
b11 M
b110001 #
0!
#50000
b110010 #
1!
#51000
bz +
bz W
b1 D
1'
b0 Z
19
1"
#52000
09
0"
