$date
	Sun Oct 23 08:14:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#821830
b11001 &
b11001 %
1$
b11001 !
1"
#821831
0"
#821834
b1001100 &
b1001100 %
#821838
b100110 &
b100110 %
#821842
b10011 &
b10011 %
#821846
b111010 &
b111010 %
#821850
b11101 &
b11101 %
#821854
b1011000 &
b1011000 %
#821858
b101100 &
b101100 %
#821862
b10110 &
b10110 %
#821866
b1011 &
b1011 %
#821870
b100010 &
b100010 %
#821874
b10001 &
b10001 %
#821878
b110100 &
b110100 %
#821882
b11010 &
b11010 %
#821886
b1101 &
b1101 %
#821890
b101000 &
b101000 %
#821894
b10100 &
b10100 %
#821898
b1010 &
b1010 %
#821902
b101 &
b101 %
#821906
b10000 &
b10000 %
#821910
b1000 &
b1000 %
#821914
b100 &
b100 %
#821918
b10 &
b10 %
#821922
b1 &
b1 %
1#
#821926
b0 &
0#
b0 %
0$
#1765014
b110 &
b110 %
1$
b110 !
1"
#1765015
0"
#1765018
b11 &
b11 %
#1765022
b1010 &
b1010 %
#1765026
b101 &
b101 %
#1765030
b10000 &
b10000 %
#1765034
b1000 &
b1000 %
#1765038
b100 &
b100 %
#1765042
b10 &
b10 %
#1765046
b1 &
1#
b1 %
#1765050
b0 &
b0 %
0#
0$
#2817059
b10000 !
1"
#2817062
b10000 &
b10000 %
1$
#2817063
0"
#2817066
b1000 &
b1000 %
#2817070
b100 &
b100 %
#2817074
b10 &
b10 %
#2817078
b1 &
1#
b1 %
#2817082
b0 &
b0 %
0#
0$
#4500012
