# cva6

##ariane_pkg
## ğŸ§¾ scoreboard_entry_t çµæ§‹èªªæ˜
```systemverilog
typedef struct packed {
  logic [riscv::VLEN-1:0] pc;
  logic [TRANS_ID_BITS-1:0] trans_id;
  fu_t fu;
  fu_op op;
  logic [REG_ADDR_SIZE-1:0] rs1;
  logic [REG_ADDR_SIZE-1:0] rs2;
  logic [REG_ADDR_SIZE-1:0] rd;
  riscv::xlen_t result;
  logic valid;
  logic use_imm;
  logic use_zimm;
  logic use_pc;
  exception_t ex;
  branchpredict_sbe_t bp;
  logic is_compressed;
  riscv::xlen_t rs1_rdata;
  riscv::xlen_t rs2_rdata;
  logic [riscv::VLEN-1:0] lsu_addr;
  logic [(riscv::XLEN/8)-1:0] lsu_rmask;
  logic [(riscv::XLEN/8)-1:0] lsu_wmask;
  riscv::xlen_t lsu_wdata;
  logic vfp;
} scoreboard_entry_t;
```
### ğŸ“ scoreboard_entry_t æ¬„ä½å°æ‡‰èªªæ˜

| æ¬„ä½åç¨±         | è³‡æ–™å‹æ…‹                                | èªªæ˜ |
|------------------|------------------------------------------|------|
| `pc`             | `logic [riscv::VLEN-1:0]`                | æŒ‡ä»¤çš„ç¨‹å¼è¨ˆæ•¸å™¨ï¼ˆProgram Counterï¼‰ |
| `trans_id`       | `logic [TRANS_ID_BITS-1:0]`             | transaction IDï¼Œç”¨æ–¼ scoreboard å°æ‡‰ |
| `fu`             | `fu_t`                                   | åŠŸèƒ½å–®å…ƒä»£ç¢¼ï¼Œä¾‹å¦‚ ALUã€LSUã€BRU ç­‰ |
| `op`             | `fu_op`                                  | å°æ‡‰åŠŸèƒ½å–®å…ƒçš„ operation code |
| `rs1`            | `logic [REG_ADDR_SIZE-1:0]`             | ç¬¬ä¸€å€‹ä¾†æºæš«å­˜å™¨ç´¢å¼• |
| `rs2`            | `logic [REG_ADDR_SIZE-1:0]`             | ç¬¬äºŒå€‹ä¾†æºæš«å­˜å™¨ç´¢å¼• |
| `rd`             | `logic [REG_ADDR_SIZE-1:0]`             | å¯«å…¥ç›®çš„æš«å­˜å™¨ç´¢å¼• |
| `result`         | `riscv::xlen_t`                          | è¨ˆç®—çµæœæˆ– immediateã€æµ®é»å…ƒä»¶ä¸­çš„ rs2 |
| `valid`          | `logic`                                  | çµæœæ˜¯å¦æœ‰æ•ˆ |
| `use_imm`        | `logic`                                  | æ˜¯å¦ä½¿ç”¨ç«‹å³æ•¸ä½œç‚º Operand B |
| `use_zimm`       | `logic`                                  | æ˜¯å¦ä½¿ç”¨é›¶æ“´å±•çš„ç«‹å³æ•¸ä½œç‚º Operand A |
| `use_pc`         | `logic`                                  | æ˜¯å¦ä»¥ PC ä½œç‚º Operand Aï¼ˆå¦‚ auipcï¼‰ |
| `ex`             | `exception_t`                            | æŒ‡ä»¤æ˜¯å¦ç™¼ç”Ÿä¾‹å¤– |
| `bp`             | `branchpredict_sbe_t`                    | åˆ†æ”¯é æ¸¬è³‡è¨Šçµæ§‹ |
| `is_compressed`  | `logic`                                  | æ˜¯å¦ç‚ºå£“ç¸®æŒ‡ä»¤ |
| `rs1_rdata`      | `riscv::xlen_t`                          | rs1 çš„å¯¦éš›å€¼ï¼Œä¾› RVFI ä½¿ç”¨ |
| `rs2_rdata`      | `riscv::xlen_t`                          | rs2 çš„å¯¦éš›å€¼ï¼Œä¾› RVFI ä½¿ç”¨ |
| `lsu_addr`       | `logic [riscv::VLEN-1:0]`                | Load/Store ä½¿ç”¨çš„ç›®æ¨™åœ°å€ |
| `lsu_rmask`      | `logic [(riscv::XLEN/8)-1:0]`            | è¨˜æ†¶é«”è®€é®ç½© |
| `lsu_wmask`      | `logic [(riscv::XLEN/8)-1:0]`            | è¨˜æ†¶é«”å¯«é®ç½© |
| `lsu_wdata`      | `riscv::xlen_t`                          | è¦å¯«å…¥è¨˜æ†¶é«”çš„è³‡æ–™ |
| `vfp`            | `logic`                                  | æ˜¯å¦ç‚ºå‘é‡æµ®é»é‹ç®—æŒ‡ä»¤ |

RVFI æ˜¯ RISC-V Formal Interface çš„ç¸®å¯«

## ğŸ§¾ fetch_entry_t çµæ§‹èªªæ˜
```
typedef struct packed {
  logic [riscv::VLEN-1:0] address;
  logic [31:0] instruction;
  branchpredict_sbe_t     branch_predict;
  exception_t             ex;
} fetch_entry_t;
```

### æ¬„ä½åç¨±	è³‡æ–™å‹æ…‹	èªªæ˜
address	logic [riscv::VLEN-1:0]	è©²æŒ‡ä»¤çš„è™›æ“¬åœ°å€ï¼Œä»£è¡¨å…¶åœ¨è¨˜æ†¶é«”ä¸­çš„ä½ç½®ã€‚é€šå¸¸ä¾†æºç‚º I-Cache or Frontend PCã€‚
instruction	logic [31:0]	æŒ‡ä»¤å…§å®¹æœ¬èº«ï¼Œæ˜¯å·²ç¶“é re-align çš„ 32-bit æŒ‡ä»¤ï¼ˆå³ä½¿æ˜¯å£“ç¸®æŒ‡ä»¤ä¹Ÿæœƒå±•é–‹æˆ 32-bitï¼‰ã€‚
branch_predict	branchpredict_sbe_t	æ­¤æŒ‡ä»¤çš„åˆ†æ”¯é æ¸¬è³‡è¨Šï¼ŒåŒ…å«æ˜¯å¦é æ¸¬ç‚ºåˆ†æ”¯ã€é æ¸¬ç›®æ¨™åœ°å€ç­‰ã€‚æ˜¯ branch prediction å–®å…ƒï¼ˆä¾‹å¦‚ BTB/BHTï¼‰ç”¢å‡ºçš„çµæœã€‚
ex	exception_t	æŒ‡ä»¤åœ¨å–æŒ‡éšæ®µï¼ˆå¦‚ page faultã€access faultï¼‰æ‰€ç™¼ç”Ÿçš„ä¾‹å¤–ã€‚ç”¨æ–¼ç¢ºä¿æŒ‡ä»¤åŸ·è¡Œæ™‚èƒ½æ­£ç¢ºè™•ç† earlier exceptionsã€‚

## ğŸ§  ç‚ºä»€éº¼ ID Stage éœ€è¦ 16-entry Bufferï¼Ÿ

åœ¨ CVA6 dual-issue çš„æ¶æ§‹ä¸­ï¼Œ`id_stage` è¨­è¨ˆäº†ä¸€å€‹é•·åº¦ç‚º 16 çš„ bufferï¼ˆç’°ç‹€ FIFOï¼‰ï¼Œç›®çš„æ˜¯ç‚ºäº†æé«˜ pipeline ååç‡ã€å®¹éŒ¯èƒ½åŠ›ä¸¦æ”¯æ´é›™ç™¼å°„ï¼ˆdual-issueï¼‰æŒ‡ä»¤æµç¨‹ã€‚

---

### ğŸ“Œ ä¸»è¦åŠŸèƒ½èˆ‡è¨­è¨ˆç›®çš„ï¼š

1. **æ”¯æ´ Dual-Issue æµç¨‹**
   - Frontend æ¯å€‹ cycle å¯èƒ½æä¾› 2 æ¢æŒ‡ä»¤ (`fetch_entry_i[0]` å’Œ `fetch_entry_i[1]`)
   - Backend è‹¥æš«æ™‚åªèƒ½ issue 1 æ¢æˆ– 0 æ¢æŒ‡ä»¤ï¼Œé€™å€‹ buffer å°±èƒ½æš«å­˜æœªé€å‡ºçš„ instruction
   - âœ… è§£æ±ºã€Œé€²å¿«å‡ºæ…¢ã€çš„ç¯€å¥ä¸ä¸€è‡´å•é¡Œ

2. **è§£è€¦è§£ç¢¼èˆ‡ç™¼å°„é‚è¼¯**
   - Decode å¯æŒçºŒé‹ä½œï¼Œä¸æœƒè¢« Issue éšæ®µçš„ stall å¡ä½
   - âœ… æé«˜æ•´é«” pipeline é‹ä½œæ•ˆç‡

3. **æ”¯æ´åˆ†æ”¯éŒ¯èª¤è™•ç†èˆ‡ flush**
   - æŒ‡ä»¤è‹¥éŒ¯èª¤ï¼ˆå¦‚ mispredictionï¼‰éœ€ flushï¼Œbuffer å¯æä¾› rollback èƒ½åŠ›
   - âœ… æ”¯æ´ speculative execution + recovery

4. **æå‡ pipeline ååç‡èˆ‡éˆæ´»æ€§**
   - Decode é å…ˆè™•ç†ã€å…ˆè§£ç¢¼å†ç­‰å¾…ç™¼å°„
   - âœ… æ¸›å°‘ frontend ç©ºè½‰ã€å¢åŠ æœ‰æ•ˆæŒ‡ä»¤å¯†åº¦

---

### âš™ï¸ ç‚ºä»€éº¼é¸ 16-entryï¼Ÿ

| åŸå›  | èªªæ˜ |
|------|------|
| Dual-Issue å°æ‡‰ buffer ç©ºé–“ | 16 entries â‰ˆ å¯æš«å­˜ 8 å€‹ cycle çš„æŒ‡ä»¤æµï¼ˆ2 æ¢/cycleï¼‰ |
| Pipeline flush é‚è¼¯ | Flush æ™‚æ¸…ç©º buffer æ•ˆç‡é«˜ |
| è³‡æºæˆæœ¬å¹³è¡¡ | è‹¥ buffer å¤ªå°æœƒé »ç¹é˜»å¡ï¼Œå¤ªå¤§åˆæœƒå¢åŠ é¢ç©èˆ‡è¤‡é›œåº¦ |
| å¯æ¨å‹•é«˜ IPC | ç¶­æŒ decode ä¸€ç›´ workï¼Œæ”¯æ´ backend è¨ˆç®—è³‡æºé£½å’Œé‹ä½œ |

---

### ğŸ” åŸå§‹ç¨‹å¼ç¢¼é—œéµï¼š

```systemverilog
// æ±ºå®šæ˜¯å¦å…è¨± fetch_entry_i åŒæ™‚é€²å…¥å…©æ¢
assign dual_fetch = ((id_ins_num - issue_instr_ack_i[0] - issue_instr_ack_i[1]) < 5'd15);

// æ±ºå®šæ˜¯å¦å·²æ»¿ï¼Œä¸å…è¨±å†æ”¾å…¥
assign issue_full = (id_ins_num > 5'd16);
```
## ğŸ§  `re_name` æ¨¡çµ„æ¦‚è§€ï¼ˆRegister Renaming Stageï¼‰

`re_name` æ˜¯ CVA6 ä¸­è² è²¬å°‡è§£ç¢¼å¾Œçš„è™›æ“¬æš«å­˜å™¨æ˜ å°„è‡³å¯¦é«”æš«å­˜å™¨çš„æ¨¡çµ„ï¼Œæ”¯æ´ dual-issue å’Œ Tomasulo æ¶æ§‹ã€‚

---

### ğŸ“¥ è¼¸å…¥ä»‹é¢
| Port åç¨± | è³‡æ–™å‹åˆ¥ | èªªæ˜ |
|-----------|-----------|------|
| `clk_i` / `rst_ni` | `logic` | æ™‚è„ˆèˆ‡éåŒæ­¥é‡ç½®ä¿¡è™Ÿ |
| `flush_i` | `logic` | flush pipeline ä¸­æ‰€æœ‰è³‡æ–™ |
| `flush_unissied_instr_i` | `logic` | æ¸…é™¤å°šæœªé€å‡ºè‡³ issue çš„æŒ‡ä»¤ï¼ˆå¦‚åˆ†æ”¯éŒ¯èª¤ï¼‰ |

### ğŸ” ä¾†è‡ª ID éšæ®µçš„è³‡æ–™
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `rename_instr_i` | è§£ç¢¼å¾Œçš„ scoreboard entryï¼ˆæŒ‡ä»¤è³‡è¨Šï¼‰ |
| `rename_instr_valid_i` | è©²ç­†æŒ‡ä»¤æ˜¯å¦æœ‰æ•ˆ |
| `rename_ack_o` | å›æ‡‰ ID æ˜¯å¦æ¥æ”¶æˆåŠŸ |
| `is_ctrl_flow_i` | æ˜¯å¦ç‚ºæ§åˆ¶æµç¨‹æŒ‡ä»¤ï¼ˆä¾‹å¦‚ branchã€jumpï¼‰ |

### ğŸ“¤ è¼¸å‡ºåˆ° Issue éšæ®µ
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `issue_instr_o` | å·²å®Œæˆ renaming çš„æŒ‡ä»¤è³‡è¨Š |
| `issue_instr_valid_o` | è©²ç­†è¼¸å‡ºæŒ‡ä»¤æ˜¯å¦æœ‰æ•ˆ |
| `issue_ack_i` | issue stage æ˜¯å¦æˆåŠŸæ¥æ”¶ |
| `is_ctrl_flow_o` | æ˜¯å¦ç‚ºæ§åˆ¶æµç¨‹æŒ‡ä»¤ |

### âœ… Commit è³‡è¨Šï¼ˆé‡‹æ”¾å¯¦é«”æš«å­˜å™¨ï¼‰
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `commit_instr_o` | Commit å®Œæˆçš„æŒ‡ä»¤ï¼ˆä¾› rename buffer æ¸…é™¤ï¼‰ |
| `commit_ack_i` | Commit ç¢ºèªè¨Šè™Ÿ |
| `physical_waddr_i` | è¦é‡‹æ”¾çš„å¯¦é«”ç›®çš„æš«å­˜å™¨ï¼ˆå¾ commit ä¾†ï¼‰ |
| `virtual_waddr_o` | å°æ‡‰é‡‹æ”¾çš„è™›æ“¬ç›®çš„æš«å­˜å™¨ï¼ˆå‚³çµ¦ map tableï¼‰ |

### ğŸ“¥ Operand æ˜ å°„
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `rs1_physical_i` / `rs2_physical_i` / `rs3_physical_i` | operand å¯¦é«”æš«å­˜å™¨ç·¨è™Ÿï¼ˆç”± map table æä¾›ï¼‰ |
| `rs1_virtual_o` / `rs2_virtual_o` / `rs3_virtual_o` | operand å°æ‡‰çš„è™›æ“¬ç·¨è™Ÿï¼ˆä¾› forwarding ä½¿ç”¨ï¼‰ |

### â›³ åˆ†æ”¯è™•ç†ç›¸é—œ
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `target_branch_addr_i` | åˆ†æ”¯é æ¸¬ç›®æ¨™åœ°å€ |
| `mispredict_pc` | éŒ¯èª¤åˆ†æ”¯å°æ‡‰ PC |
| `resolve_branch_i` | å®£å‘ŠæŸå€‹åˆ†æ”¯å·² resolveï¼ˆå³ä½¿é æ¸¬éŒ¯ï¼‰ |
| `mispredict_branch_i` | è©²åˆ†æ”¯æ˜¯å¦ç‚ºéŒ¯èª¤é æ¸¬ |

### ğŸ§® æµ®é»é‹ç®—æ”¯æ´
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `we_fpr_i` | å°æ‡‰ commit port æ˜¯å¦å¯«å›æµ®é»æš«å­˜å™¨ |

---

### ğŸ”— Rename åŠŸèƒ½æ¶µè“‹å…ƒä»¶ï¼ˆå…§éƒ¨ï¼‰
- `maptable`ï¼šå»ºç«‹è™›å¯¦æ˜ å°„
- `busytable`ï¼šè¿½è¹¤å“ªäº›å¯¦é«”æš«å­˜å™¨ä»åœ¨ä½¿ç”¨ä¸­
- `freelist`ï¼šç®¡ç†ç©ºé–’çš„å¯¦é«”æš«å­˜å™¨ï¼ˆä¾›åˆ†é…ï¼‰
- `rename buffer`ï¼šæš«å­˜å·² renameã€ç­‰å¾… issue çš„æŒ‡ä»¤è³‡è¨Š
- `br_tag memory`ï¼šå„²å­˜åˆ†æ”¯å¿«ç…§ï¼Œç”¨æ–¼ rollback

---

## ğŸ§  Rename Stage - Rename FIFO èˆ‡æš«å­˜å™¨æŒ‡æ¨™è§£é‡‹

```systemverilog
localparam int unsigned MEM_ENTRY_BIT = $clog2(CVA6Cfg.Nrrename);
localparam int unsigned BRENTRY_BIT   = $clog2(16);
```
- `MEM_ENTRY_BIT`ï¼šæ ¹æ“š rename buffer å¤§å° `Nrrename`ï¼Œè¨ˆç®—éœ€è¦å¤šå°‘ä½å…ƒä¾†ç·¨å€ã€‚
- `BRENTRY_BIT`ï¼šBranch snapshot buffer å›ºå®šæ”¯æ´ 16 å€‹ entriesã€‚

```systemverilog
typedef struct packed {
    logic                           valid; 
    logic                           no_rename_rs1; 
    logic                           is_ctrl_flow; 
    ariane_pkg::scoreboard_entry_t  data;
} rename_mem_t;
```
- `rename_mem_t` æ˜¯å„²å­˜åœ¨ rename FIFO çš„æ¯ç­†è³‡æ–™ï¼šæ˜¯å¦æœ‰æ•ˆã€æ˜¯å¦éœ€è¦ rename rs1ã€æ˜¯å¦ç‚ºæ§åˆ¶æµç¨‹ã€æŒ‡ä»¤è³‡è¨Šã€‚

```systemverilog
rename_mem_t [CVA6Cfg.Nrrename-1:0] rename_data_q, rename_data_n;
```
- å¯¦éš› rename FIFOï¼šä¸€çµ„å¯„å­˜å™¨èˆ‡ combinational bufferã€‚

---

## ğŸ§¾ Rename è™•ç†ç”¨çš„è¼”åŠ©è¨Šè™Ÿ

```systemverilog
// å¯¦é«”èˆ‡è™›æ“¬ register æ˜ å°„çš„çµæœ (ç”± maptable / busytable / freelist è¼¸å…¥æˆ–è¼¸å‡º)
ariane_pkg::scoreboard_entry_t  [CVA6Cfg.NrissuePorts-1:0]  rename_entry;
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0]         Pr_rd_o_rob;
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]         Pr_rs1_o;
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]         Pr_rs2_o;
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]         Pr_rs3_o;
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]         Pr_rs1_o_rob;
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]         Pr_rs2_o_rob;
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]         Pr_rs3_o_rob;
```
- é€™äº›è¨Šè™Ÿå°æ‡‰åˆ° physical register allocator çµæœï¼Œä¾›å¾ŒçºŒæŒ‡ä»¤ operand ä¾æ“šé€²è¡Œ mappingã€‚

```systemverilog
logic [CVA6Cfg.NrissuePorts-1:0]                            no_rename;
logic [CVA6Cfg.NrissuePorts-1:0]                            br_instr;
logic [CVA6Cfg.NrissuePorts-1:0]                            is_csr_imm;
logic [CVA6Cfg.NrissuePorts-1:0]                            rs1_no_rename;
logic [CVA6Cfg.NrissuePorts-1:0]                            virtual_waddr_valid;
logic [CVA6Cfg.NrissuePorts-1:0]                            rd_0_no_rename;
```
- æ§åˆ¶ç›¸é—œæ——æ¨™ï¼šåˆ¤æ–·å“ªäº› register è¦ renameã€æ˜¯å¦ç‚ºåˆ†æ”¯ã€æ˜¯å¦ CSR ä½¿ç”¨ç«‹å³å€¼ã€ä¸éœ€ rename rs1ã€rd ç‚º x0 ç­‰ã€‚

```systemverilog
logic [MEM_ENTRY_BIT-1:0] issue_pointer_n, issue_pointer_q;
logic [MEM_ENTRY_BIT-1:0] commit_pointer_n, commit_pointer_q;
logic [MEM_ENTRY_BIT-1:0] issue_num, commit_num;
logic [BRENTRY_BIT-1:0]   br_push_ptr, br_pop_ptr;
logic [MEM_ENTRY_BIT:0]   mem_cnt;
logic                    mem_full;
```
- rename FIFO çš„æŒ‡æ¨™èˆ‡ç‹€æ…‹ç®¡ç†ï¼Œæ§åˆ¶è³‡æ–™ push/popã€‚

---

## ğŸš¦ Rename Stage ç™¼é€èˆ‡å›å‚³ï¼ˆHandshake èˆ‡è¼¸å‡ºï¼‰

```systemverilog
assign mem_full = ((mem_cnt-issue_ack_i[0]-issue_ack_i[1])>3'd1);
```
- æª¢æŸ¥ rename FIFO æ˜¯å¦æ¥è¿‘æ»¿ï¼ˆä¿å®ˆç­–ç•¥ï¼Œç•™ 1 ç­†ç©ºé–“ï¼‰ã€‚

```systemverilog
assign rs1_no_rename[0] = (is_csr_use_imm(rename_instr_i[0].op) & rename_instr_i[0].use_zimm);
assign rs1_no_rename[1] = (is_csr_use_imm(rename_instr_i[1].op) & rename_instr_i[1].use_zimm);
```
- å¦‚æœæ˜¯ CSR ä¸”ä½¿ç”¨ zimmï¼Œä»£è¡¨ rs1 ç„¡éœ€è¢« renameã€‚

```systemverilog
assign issue_instr_o[0] = rename_data_q[commit_pointer_q].data;
assign issue_instr_valid_o[0] = rename_data_q[commit_pointer_q].valid;
assign is_ctrl_flow_o[0] = rename_data_q[commit_pointer_q].is_ctrl_flow;
assign issue_instr_o[1] = rename_data_q[commit_pointer_q+2'd1].data;
assign issue_instr_valid_o[1] = rename_data_q[commit_pointer_q+2'd1].valid;
assign is_ctrl_flow_o[1] = rename_data_q[commit_pointer_q+2'd1].is_ctrl_flow;
```
- rename FIFO é€å‡ºå°æ‡‰è³‡æ–™çµ¦ issue stageï¼Œé€é `commit_pointer_q` æŒ‡æ¨™å–è³‡æ–™ã€‚

---


---

## ğŸ” Rename FIFO æ§åˆ¶é‚è¼¯ï¼ˆalways_combï¼‰

é€™æ®µç¨‹å¼ç¢¼æè¿° rename stage çš„ FIFO æ“ä½œé‚è¼¯ï¼ŒåŒ…æ‹¬ï¼š
- æŒ‡ä»¤ç™¼é€è‡³ issue stage æ™‚å¦‚ä½•å‡ºéšŠ
- æŒ‡ä»¤å¾ ID stage é€²å…¥ rename FIFO çš„æ¢ä»¶èˆ‡è¡Œç‚º

```systemverilog
always_comb begin
    rename_data_n             = rename_data_q;          // é è¨­ä¿æŒä¸è®Š
    issue_pointer_n           = issue_pointer_q;
    commit_pointer_n          = commit_pointer_q;
    rename_ack_o              = 2'd0;                   // é è¨­ä¸ç™¼å‡º ack
    issue_num                 = 2'd0;                   // é è¨­ä¸è¨ˆå…¥æ–°é€²æŒ‡ä»¤
    commit_num                = 2'd0;                   // é è¨­ä¸è¨ˆå…¥å·²é€å‡ºæŒ‡ä»¤

    // ========================================================================
    // â¶ å°‡å·²ç¶“ rename å®Œç•¢çš„æŒ‡ä»¤ç™¼é€çµ¦ issue stageï¼ˆç”± commit_pointer_q æŒ‡å‘ï¼‰
    // ========================================================================
    if (issue_ack_i[0] & issue_ack_i[1]) begin 
        rename_data_n[commit_pointer_q     ].valid          = 1'b0;
        rename_data_n[commit_pointer_q     ].no_rename_rs1  = 1'b0;
        rename_data_n[commit_pointer_q+2'd1].valid          = 1'b0;
        rename_data_n[commit_pointer_q+2'd1].no_rename_rs1  = 1'b0;
        commit_pointer_n                                    = commit_pointer_n + 3'd2;
        commit_num                                          = 2'd2; // è¨˜éŒ„ç™¼å‡ºæ•¸é‡ä¾› mem_cnt æ›´æ–°
    end else if (issue_ack_i[0]) begin 
        rename_data_n[commit_pointer_q     ].valid          = 1'b0;
        rename_data_n[commit_pointer_q     ].no_rename_rs1  = 1'b0;
        commit_pointer_n                                    = commit_pointer_n + 3'd1;
        commit_num                                          = 2'd1;
    end

    // ========================================================================
    // â· æ¥æ”¶å¾ ID stage å‚³å…¥çš„å…©æ¢æŒ‡ä»¤ä¸¦å¯«å…¥ rename FIFOï¼ˆç”± issue_pointer_q æŒ‡å‘ï¼‰
    // ========================================================================
    if(((mem_cnt-issue_ack_i[0]-issue_ack_i[1])<3'd1) & (rename_instr_valid_i==2'b11)) begin 
        issue_pointer_n                                   = issue_pointer_n + 2'd2;
        issue_num                                         = 2'd2; // è¨˜éŒ„é€²å…¥æ•¸é‡ä¾› mem_cnt æ›´æ–°
        rename_ack_o [0]                                  = 1'b1;
        rename_ack_o [1]                                  = 1'b1;
        rename_data_n[issue_pointer_q     ].valid         = 1'b1;
        rename_data_n[issue_pointer_q     ].data          = rename_entry      [0];
        rename_data_n[issue_pointer_q     ].is_ctrl_flow  = is_ctrl_flow_i    [0];
        rename_data_n[issue_pointer_q     ].no_rename_rs1 = rs1_no_rename     [0];
        rename_data_n[issue_pointer_q+2'd1].valid         = 1'b1;
        rename_data_n[issue_pointer_q+2'd1].data          = rename_entry      [1];
        rename_data_n[issue_pointer_q+2'd1].is_ctrl_flow  = is_ctrl_flow_i    [1];
        rename_data_n[issue_pointer_q+2'd1].no_rename_rs1 = rs1_no_rename     [1];
    end else if (rename_instr_valid_i[0] & !mem_full) begin
        issue_pointer_n                                   = issue_pointer_n + 2'd1;
        issue_num                                         = 2'd1;
        rename_ack_o [0]                                  = 1'b1;
        rename_data_n[issue_pointer_q     ].valid         = 1'b1;
        rename_data_n[issue_pointer_q     ].data          = rename_entry      [0];
        rename_data_n[issue_pointer_q     ].is_ctrl_flow  = is_ctrl_flow_i    [0];
        rename_data_n[issue_pointer_q     ].no_rename_rs1 = rs1_no_rename     [0];
    end
end
```

---

### ğŸ“ è§£é‡‹é‡é»
| è¡Œç‚ºæƒ…å¢ƒ                             | èªªæ˜ |
|--------------------------------------|------|
| `issue_ack_i` è¡¨ç¤º rename buffer è³‡æ–™è¢« issue | å°‡å°æ‡‰è³‡æ–™å¾ rename FIFO "æ¸…ç©º"ï¼ˆvalid = 0ï¼‰ä¸¦æ›´æ–° commit pointer |
| `rename_instr_valid_i` è¡¨ç¤ºæœ‰ä¾†è‡ª ID çš„æ–°æŒ‡ä»¤ | å°‡å…©æ¢æŒ‡ä»¤å¯«å…¥ rename FIFOï¼Œä¸¦æ‹‰é«˜å°æ‡‰çš„ `rename_ack_o` å‘ŠçŸ¥ ID stage |
| `mem_cnt` ä¿æŒ rename FIFO çš„ä½”ç”¨ç‹€æ…‹     | å¯¦éš›æ›´æ–°å‹•ä½œåœ¨æ™‚è„ˆå€å¡Šï¼ˆ`always_ff`ï¼‰ï¼Œæ­¤è™•åªè¨˜éŒ„å³å°‡è®ŠåŒ–çš„æ•¸é‡ |

---

---

## ğŸŒ€ åŒæ­¥æ›´æ–° Rename Buffer å…§å®¹ï¼ˆCommit å¾Œå›å¯« RSï¼‰

é€™æ®µç¨‹å¼ç¢¼å¯¦ç¾äº†ï¼š
- ç•¶æŒ‡ä»¤ commitï¼ˆé€å‡ºï¼‰å¾Œï¼Œè‹¥å…¶å¯«å…¥çš„ç›®çš„æš«å­˜å™¨æ˜¯å…¶ä»–æŒ‡ä»¤çš„ä¾†æº rs1/rs2ï¼Œå‰‡**åŒæ­¥æ›´æ–°é‚£äº›ç­‰å¾…ä¸­çš„æŒ‡ä»¤åœ¨ rename buffer è£¡çš„ rs1/rs2** å€¼ã€‚
- é¿å…ä½¿ç”¨éæ™‚çš„è™›æ“¬æš«å­˜å™¨åˆ¥åï¼ˆphysical register aliasingï¼‰ã€‚

```systemverilog
for (int unsigned j = 0; j < CVA6Cfg.Nrrename; j++) begin 
    // ---------- rs1 æ›´æ–° ----------
    if ((commit_instr_o[0].rd == rename_data_q[j].data.rs1) && commit_ack_i[0] && rename_data_q[j].valid && !rename_data_q[j].no_rename_rs1 &&
        ((is_rs1_fpr(rename_data_q[j].data.op) && we_fpr_i[0]) ||
         ((commit_instr_o[0].rd != '0) && !is_rs1_fpr(rename_data_q[j].data.op) && !we_fpr_i[0]))) begin 
        rename_data_n[j].data.rs1 = {1'd1, virtual_waddr_o[0][REG_ADDR_SIZE-2:0]};
    end else if ((commit_instr_o[1].rd == rename_data_q[j].data.rs1) && commit_ack_i[1] && rename_data_q[j].valid && !rename_data_q[j].no_rename_rs1 &&
                 ((is_rs1_fpr(rename_data_q[j].data.op) && we_fpr_i[1]) ||
                  ((commit_instr_o[1].rd != '0) && !is_rs1_fpr(rename_data_q[j].data.op) && !we_fpr_i[1]))) begin
        rename_data_n[j].data.rs1 = {1'd1, virtual_waddr_o[1][REG_ADDR_SIZE-2:0]};
    end

    // ---------- rs2 æ›´æ–° ----------
    if ((commit_instr_o[0].rd == rename_data_q[j].data.rs2) && commit_ack_i[0] && rename_data_q[j].valid &&
        ((is_rs2_fpr(rename_data_q[j].data.op) && we_fpr_i[0]) ||
         ((commit_instr_o[0].rd != '0) && !is_rs2_fpr(rename_data_q[j].data.op) && !we_fpr_i[0]))) begin 
        rename_data_n[j].data.rs2 = {1'd1, virtual_waddr_o[0][REG_ADDR_SIZE-2:0]};
    end else if ((commit_instr_o[1].rd == rename_data_q[j].data.rs2) && commit_ack_i[1] && rename_data_q[j].valid &&
                 ((is_rs2_fpr(rename_data_q[j].data.op) && we_fpr_i[1]) ||
                  ((commit_instr_o[1].rd != '0) && !is_rs2_fpr(rename_data_q[j].data.op) && !we_fpr_i[1]))) begin
        rename_data_n[j].data.rs2 = {1'd1, virtual_waddr_o[1][REG_ADDR_SIZE-2:0]};
    end

    // ---------- ç‰¹æ®Š: result æ¬„ä½ç”¨ä¾†å­˜æ”¾æµ®é» immediate å¯«å…¥å€¼ ----------
    if (is_imm_fpr(rename_data_q[j].data.op)) begin 
        if ((commit_instr_o[0].rd == rename_data_q[j].data.result[5:0]) && commit_ack_i[0] && rename_data_q[j].valid && we_fpr_i[0]) begin 
            rename_data_n[j].data.result = {58'd0, 1'd1, virtual_waddr_o[0][REG_ADDR_SIZE-2:0]};
        end else if ((commit_instr_o[1].rd == rename_data_q[j].data.result[5:0]) && commit_ack_i[1] && rename_data_q[j].valid && we_fpr_i[1]) begin
            rename_data_n[j].data.result = {58'd0, 1'd1, virtual_waddr_o[1][REG_ADDR_SIZE-2:0]};
        end 
    end
end

// -------- Flush æ¢ä»¶ä¸‹æ¸…ç©º FIFO --------
if (flush_i | flush_unissied_instr_i) begin 
    for (int unsigned i = 0; i < CVA6Cfg.Nrrename; i++) begin
        rename_data_n[i].valid = 1'b0;
    end
end
```

---

## ğŸ§  å¯„å­˜å™¨ï¼ˆalways_ffï¼‰å€å¡Š

é€™æ®µç¨‹å¼ç¢¼æè¿° rename buffer èˆ‡ç›¸é—œæŒ‡æ¨™çš„å¯„å­˜å™¨é‚è¼¯ï¼š
- ç•¶ flush ç”¢ç”Ÿæ™‚é‡è¨­
- å¦å‰‡æ›´æ–°æŒ‡æ¨™èˆ‡è¨˜éŒ„å…§å®¹

```systemverilog
always_ff @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin 
        mem_cnt             <= '0;
        rename_data_q       <= '0;
        issue_pointer_q     <= '0;
        commit_pointer_q    <= '0;
    end else if (flush_i | flush_unissied_instr_i) begin 
        mem_cnt             <= '0;
        rename_data_q       <= '0;
        issue_pointer_q     <= '0;
        commit_pointer_q    <= '0;
    end else begin    
        rename_data_q       <= rename_data_n;
        issue_pointer_q     <= issue_pointer_n;
        commit_pointer_q    <= commit_pointer_n;
        mem_cnt             <= mem_cnt + issue_num - commit_num;
    end
end
```

---

### ğŸ” å°çµ
| æ©Ÿåˆ¶ | èªªæ˜ |
|------|------|
| ğŸ” æ›´æ–° rename ä¸­æŒ‡ä»¤çš„ source | ç›®çš„ï¼šç¢ºä¿æ—©æœŸé€²å…¥ rename buffer çš„æŒ‡ä»¤å¯ä»¥å³æ™‚ç²å¾—æœ€æ–°çš„æš«å­˜å™¨æ˜ å°„è³‡è¨Š |
| ğŸ“¥ mem_cnt + / - | ç‚ºç¢ºä¿ buffer ä¸æœƒæº¢ä½ï¼Œé€éè¨ˆæ•¸å™¨è¿½è¹¤ rename buffer ä½¿ç”¨é‡ |
| ğŸ”„ flush æ¸…é™¤æ¢ä»¶ | ç™¼ç”Ÿ mispredict æˆ– interrupt ç­‰æƒ…æ³æ™‚ï¼Œéœ€æ¸…ç©º rename buffer å…§å®¹èˆ‡æŒ‡æ¨™ |


---

## ğŸ§  Rename Stage å­æ¨¡çµ„æ•´ç†

ä»¥ä¸‹ç‚º rename stage ä¸­ä½¿ç”¨çš„ä¸‰å€‹é—œéµæ¨¡çµ„èªªæ˜ï¼šfreelistã€busytableã€maptableã€‚

---

### ğŸ§¾ `freelist`
```systemverilog
freelist #(
    .CVA6Cfg ( CVA6Cfg )
) i_freelist(
    .clk_i, .rst_ni,
    .flush_i,
    .flush_unissied_instr_i,
    .issue_instr_valid_i ( rename_instr_valid_i ),
    .issue_ack_o          ( rename_ack_o ),
    .no_rename_i          ( no_rename ),
    .commit_instr_o       ( commit_instr_o ),
    .commit_ack_i         ( commit_ack_i ),
    .Pr_rd_o_rob          ( Pr_rd_o_rob ),
    .br_instr_i           ( br_instr ),
    .br_push_ptr          ( br_push_ptr ),
    .br_pop_ptr           ( br_pop_ptr )
);
```
#### ğŸ“Œ åŠŸèƒ½ï¼š
- ç®¡ç†ç©ºé–’çš„ **physical register (PRF)**
- æä¾›çµ¦ map table ä½¿ç”¨çš„å¯«å…¥ä½å€ï¼ˆ`Pr_rd_o_rob`ï¼‰
- è‹¥åˆ†æ”¯éŒ¯èª¤ï¼ˆmis-predictï¼‰ï¼Œå¯é€é `br_push_ptr` å’Œ `br_pop_ptr` å›æ”¶å°æ‡‰ snapshot ä¸­çš„æš«å­˜å™¨
- æ”¯æ´ flush åŠŸèƒ½ï¼Œæ¸…ç©ºç›®å‰ rename ä¸­å°šæœªç™¼å‡ºçš„ rename çµæœ

---

### ğŸ§¾ `busytable`
```systemverilog
busytable #(
    .CVA6Cfg ( CVA6Cfg )
) i_busytable(
    .clk_i, .rst_ni,
    .flush_i,
    .flush_unissied_instr_i,
    .issue_instr_i        ( rename_instr_i ),
    .issue_instr_valid_i  ( rename_instr_valid_i ),
    .issue_ack_o          ( rename_ack_o ),
    .no_rename_i          ( no_rename ),
    .commit_instr_o       ( commit_instr_o ),
    .commit_ack_i         ( commit_ack_i ),
    .Pr_rd_o_rob          ( Pr_rd_o_rob ),
    .Pr_rs1_o             ( Pr_rs1_o ),
    .Pr_rs2_o             ( Pr_rs2_o ),
    .Pr_rs3_o             ( Pr_rs3_o ),
    .Pr_rs1_o_rob         ( Pr_rs1_o_rob ),
    .Pr_rs2_o_rob         ( Pr_rs2_o_rob ),
    .Pr_rs3_o_rob         ( Pr_rs3_o_rob ),
    .br_instr_i           ( br_instr ),
    .br_push_ptr          ( br_push_ptr ),
    .br_pop_ptr           ( br_pop_ptr )
);
```
#### ğŸ“Œ åŠŸèƒ½ï¼š
- ç®¡ç† physical register çš„ **å¿™ç¢Œç‹€æ…‹ï¼ˆbusy bitï¼‰**
- ç™¼å‡ºçµ¦ Issue å–®å…ƒä½¿ç”¨çš„ ready åˆ¤æ–·ä¾æ“š
- æ§åˆ¶ `rs1/rs2/rs3` æ˜¯å¦å¯å¾ PRF è®€å€¼
- æ”¯æ´ rollback snapshotï¼Œé‡å°åˆ†æ”¯éŒ¯èª¤çš„æš«å­˜å™¨ç‹€æ…‹å¾©åŸ

---

### ğŸ§¾ `maptable`
```systemverilog
maptable #(
    .CVA6Cfg ( CVA6Cfg )
) i_maptable(
    .clk_i, .rst_ni,
    .flush_i,
    .flush_unissied_instr_i,
    .issue_instr_i         ( rename_instr_i ),
    .issue_instr_valid_i   ( rename_instr_valid_i ),
    .issue_ack_o           ( rename_ack_o ),
    .no_rename_i           ( no_rename ),
    .commit_instr_o        ( commit_instr_o ),
    .commit_ack_i          ( commit_ack_i ),
    .Pr_rd_o_rob           ( Pr_rd_o_rob ),
    .physical_waddr_i      ( physical_waddr_i ),
    .Pr_rs1_o              ( Pr_rs1_o ),
    .Pr_rs2_o              ( Pr_rs2_o ),
    .Pr_rs3_o              ( Pr_rs3_o ),
    .virtual_waddr_o       ( virtual_waddr_o ),
    .virtual_waddr_valid   ( virtual_waddr_valid ),
    .rs1_physical_i        ( rs1_physical_i ),
    .rs2_physical_i        ( rs2_physical_i ),
    .rs3_physical_i        ( rs3_physical_i ),
    .rs1_virtual_o         ( rs1_virtual_o ),
    .rs2_virtual_o         ( rs2_virtual_o ),
    .rs3_virtual_o         ( rs3_virtual_o ),
    .br_instr_i            ( br_instr ),
    .br_push_ptr           ( br_push_ptr ),
    .br_pop_ptr            ( br_pop_ptr )
);
```
#### ğŸ“Œ åŠŸèƒ½ï¼š
- å¯¦ä½œ register renaming å°æ‡‰ï¼š`ARF -> PRF`
- å¯«å…¥æ™‚çµ¦å‡ºæ–°çš„ `virtual_waddr` èˆ‡ `Pr_rd`
- åŒæ™‚ä¹Ÿç¶­è­· snapshot çµæ§‹æ”¯æ´åˆ†æ”¯å¾©åŸ
- æä¾›å°æ‡‰ `rs1/rs2/rs3` çš„æ˜ å°„çµæœçµ¦å¾Œæ®µï¼ˆå¦‚ issue stageï¼‰ä½¿ç”¨

---

ğŸ‘‰ é€™ä¸‰å€‹æ¨¡çµ„æ˜¯æ•´å€‹ Tomasulo æ¶æ§‹ä¸­ rename/dispatch çš„é—œéµæ”¯æŸ±ï¼Œç”¨ä¾†ç¶­æŒè³‡æ–™ä¸€è‡´æ€§ã€è³‡æºç®¡ç†ï¼Œä»¥åŠæ”¯æ´ç²¾ç¢ºä¾‹å¤–èˆ‡åˆ†æ”¯å›å¾©ã€‚

---

## ğŸ§ª Rename Entry ç”Ÿæˆèˆ‡è³‡æ–™å¯«å…¥

é€™æ®µé‚è¼¯ä¸»è¦è² è²¬å°‡ ID éšæ®µè§£ç¢¼å¾Œçš„ `scoreboard_entry_t` é€²è¡Œç›®çš„æš«å­˜å™¨æ˜ å°„ã€ä¾†æºæš«å­˜å™¨è®€å‡ºå°æ‡‰å¯¦é«”æš«å­˜å™¨å€¼å¾Œï¼Œå°è£æˆ `rename_entry` ç™¼é€çµ¦å¾ŒçºŒç™¼å°„éšæ®µã€‚

```systemverilog
// -------------------------------------------
// å°‡åŸå§‹æ¬„ä½ç›´æ¥å‚³éåˆ° rename_entry
// -------------------------------------------
assign rename_entry[0].pc             = rename_instr_i[0].pc;
assign rename_entry[0].trans_id       = rename_instr_i[0].trans_id;
assign rename_entry[0].fu             = rename_instr_i[0].fu;
assign rename_entry[0].op             = rename_instr_i[0].op;
assign rename_entry[0].use_imm        = rename_instr_i[0].use_imm;
assign rename_entry[0].valid          = rename_instr_i[0].valid;
assign rename_entry[0].use_zimm       = rename_instr_i[0].use_zimm;
assign rename_entry[0].use_pc         = rename_instr_i[0].use_pc;
assign rename_entry[0].ex             = rename_instr_i[0].ex;
assign rename_entry[0].bp             = rename_instr_i[0].bp;
assign rename_entry[0].is_compressed  = rename_instr_i[0].is_compressed;
assign rename_entry[0].vfp            = rename_instr_i[0].vfp;
assign rename_entry[0].rs1_rdata      = rename_instr_i[0].rs1_rdata;
assign rename_entry[0].rs2_rdata      = rename_instr_i[0].rs2_rdata;
assign rename_entry[0].lsu_addr       = rename_instr_i[0].lsu_addr;
assign rename_entry[0].lsu_rmask      = rename_instr_i[0].lsu_rmask;
assign rename_entry[0].lsu_wmask      = rename_instr_i[0].lsu_wmask;
assign rename_entry[0].lsu_wdata      = rename_instr_i[0].lsu_wdata;
assign rename_entry[0].rd             = (no_rename[0]) ? rename_instr_i[0].rd : {1'b0, Pr_rd_o_rob[0]};

// è™•ç† rs1 å¯¦é«”å°æ‡‰é‚è¼¯
always_comb begin 
    rename_entry[0].rs1 = '0;
    if (rs1_no_rename[0]) begin
        rename_entry[0].rs1 = {1'd1, rename_instr_i[0].rs1};
    end else if ((virtual_waddr_o[0] == rename_instr_i[0].rs1) && commit_ack_i[0] && virtual_waddr_valid[0] &&
                ((is_rs1_fpr(rename_instr_i[0].op) && we_fpr_i[0]) || (!is_rs1_fpr(rename_instr_i[0].op) && !we_fpr_i[0]))) begin
        rename_entry[0].rs1 = {1'd1, virtual_waddr_o[0][REG_ADDR_SIZE-2:0]};
    end else if ((virtual_waddr_o[1] == rename_instr_i[0].rs1) && commit_ack_i[1] && virtual_waddr_valid[1] &&
                ((is_rs1_fpr(rename_instr_i[0].op) && we_fpr_i[1]) || (!is_rs1_fpr(rename_instr_i[0].op) && !we_fpr_i[1]))) begin
        rename_entry[0].rs1 = {1'd1, virtual_waddr_o[1][REG_ADDR_SIZE-2:0]};
    end else begin
        rename_entry[0].rs1 = Pr_rs1_o_rob[0];
    end
end

// è™•ç† rs2 å¯¦é«”å°æ‡‰é‚è¼¯
always_comb begin 
    rename_entry[0].rs2 = '0;
    if ((virtual_waddr_o[0] == rename_instr_i[0].rs2) && commit_ack_i[0] && virtual_waddr_valid[0] &&
        ((is_rs2_fpr(rename_instr_i[0].op) && we_fpr_i[0]) || (!is_rs2_fpr(rename_instr_i[0].op) && !we_fpr_i[0]))) begin
        rename_entry[0].rs2 = {1'd1, virtual_waddr_o[0][REG_ADDR_SIZE-2:0]};
    end else if ((virtual_waddr_o[1] == rename_instr_i[0].rs2) && commit_ack_i[1] && virtual_waddr_valid[1] &&
        ((is_rs2_fpr(rename_instr_i[0].op) && we_fpr_i[1]) || (!is_rs2_fpr(rename_instr_i[0].op) && !we_fpr_i[1]))) begin
        rename_entry[0].rs2 = {1'd1, virtual_waddr_o[1][REG_ADDR_SIZE-2:0]};
    end else begin
        rename_entry[0].rs2 = Pr_rs2_o_rob[0];
    end
end

// è‹¥ result æ¬„ä½ç‚ºç«‹å³æ•¸æµ®é»æš«å­˜å™¨ä½å€ï¼Œä¹Ÿéœ€è¦é€²è¡Œæ›´æ–°
always_comb begin 
    if (is_imm_fpr(rename_instr_i[0].op)) begin
        if ((virtual_waddr_o[0] == {1'd0, rename_instr_i[0].result[REG_ADDR_SIZE-2:0]}) && commit_ack_i[0] && virtual_waddr_valid[0] && we_fpr_i[0]) begin
            rename_entry[0].result = {58'd0, 1'd1, virtual_waddr_o[0][REG_ADDR_SIZE-2:0]};
        end else if ((virtual_waddr_o[1] == {1'd0, rename_instr_i[0].result[REG_ADDR_SIZE-2:0]}) && commit_ack_i[1] && virtual_waddr_valid[1] && we_fpr_i[1]) begin
            rename_entry[0].result = {58'd0, 1'd1, virtual_waddr_o[1][REG_ADDR_SIZE-2:0]};
        end else begin
            rename_entry[0].result = {58'd0, Pr_rs3_o_rob[0]};
        end
    end else begin
        rename_entry[0].result = rename_instr_i[0].result;
    end
end
```

---

âœ… é€™æ®µç¨‹å¼ç¢¼å¯è®“ rename_entry[0] å®Œæ•´æ˜ å°„ rename å¾Œçš„çµæœï¼Œæ­£ç¢ºå‚³éçµ¦å¾ŒçºŒ issue stageã€‚

### rename_entry[1]
```systemverilog
assign rename_entry[1].pc             = rename_instr_i[1].pc;
assign rename_entry[1].trans_id       = rename_instr_i[1].trans_id;
assign rename_entry[1].fu             = rename_instr_i[1].fu;
assign rename_entry[1].op             = rename_instr_i[1].op;
assign rename_entry[1].use_imm        = rename_instr_i[1].use_imm;
assign rename_entry[1].valid          = rename_instr_i[1].valid;
assign rename_entry[1].use_zimm       = rename_instr_i[1].use_zimm;
assign rename_entry[1].use_pc         = rename_instr_i[1].use_pc;
assign rename_entry[1].ex             = rename_instr_i[1].ex;
assign rename_entry[1].bp             = rename_instr_i[1].bp;
assign rename_entry[1].is_compressed  = rename_instr_i[1].is_compressed;
assign rename_entry[1].vfp            = rename_instr_i[1].vfp;
assign rename_entry[1].rs1_rdata      = rename_instr_i[1].rs1_rdata;
assign rename_entry[1].rs2_rdata      = rename_instr_i[1].rs2_rdata;
assign rename_entry[1].lsu_addr       = rename_instr_i[1].lsu_addr;
assign rename_entry[1].lsu_rmask      = rename_instr_i[1].lsu_rmask;
assign rename_entry[1].lsu_wmask      = rename_instr_i[1].lsu_wmask;
assign rename_entry[1].lsu_wdata      = rename_instr_i[1].lsu_wdata;
assign rename_entry[1].rd             = (no_rename[1]) ? rename_instr_i[1].rd : {1'b0, Pr_rd_o_rob[1]};

// è™•ç† rs1 æ˜ å°„ï¼ˆé¿å…èˆ‡ rename[0] ç™¼ç”Ÿå¯«å¾Œè®€è¡çªï¼‰
always_comb begin 
    rename_entry[1].rs1 = '0;
    if (rs1_no_rename[1]) begin
        rename_entry[1].rs1 = {1'd1, rename_instr_i[1].rs1[REG_ADDR_SIZE-2:0]};
    end else if ((virtual_waddr_o[0] == rename_instr_i[1].rs1) && commit_ack_i[0] && virtual_waddr_valid[0] &&
                !((virtual_waddr_o[0] == rename_instr_i[0].rd) && ((is_rs1_fpr(rename_instr_i[1].op)) == is_rd_fpr(rename_instr_i[0].op)) && !no_rename[0]) &&
                ((is_rs1_fpr(rename_instr_i[1].op) && we_fpr_i[0]) || (!is_rs1_fpr(rename_instr_i[1].op) && !we_fpr_i[0]))) begin
        rename_entry[1].rs1 = {1'd1, virtual_waddr_o[0][REG_ADDR_SIZE-2:0]};
    end else if ((virtual_waddr_o[1] == rename_instr_i[1].rs1) && commit_ack_i[1] && virtual_waddr_valid[1] &&
                !((virtual_waddr_o[1] == rename_instr_i[0].rd) && ((is_rs1_fpr(rename_instr_i[1].op)) == is_rd_fpr(rename_instr_i[0].op)) && !no_rename[0]) &&
                ((is_rs1_fpr(rename_instr_i[1].op) && we_fpr_i[1]) || (!is_rs1_fpr(rename_instr_i[1].op) && !we_fpr_i[1]))) begin
        rename_entry[1].rs1 = {1'd1, virtual_waddr_o[1][REG_ADDR_SIZE-2:0]};
    end else begin
        rename_entry[1].rs1 = Pr_rs1_o_rob[1];
    end
end

// è™•ç† rs2 æ˜ å°„ï¼ˆé¿å…èˆ‡ rename[0] ç™¼ç”Ÿå¯«å¾Œè®€è¡çªï¼‰
always_comb begin 
    rename_entry[1].rs2 = '0;
    if ((virtual_waddr_o[0] == rename_instr_i[1].rs2) && commit_ack_i[0] && virtual_waddr_valid[0] &&
        !((virtual_waddr_o[0] == rename_instr_i[0].rd) && ((is_rs2_fpr(rename_instr_i[1].op)) == is_rd_fpr(rename_instr_i[0].op)) && !no_rename[0]) &&
        ((is_rs2_fpr(rename_instr_i[1].op) && we_fpr_i[0]) || (!is_rs2_fpr(rename_instr_i[1].op) && !we_fpr_i[0]))) begin
        rename_entry[1].rs2 = {1'd1, virtual_waddr_o[0][REG_ADDR_SIZE-2:0]};
    end else if ((virtual_waddr_o[1] == rename_instr_i[1].rs2) && commit_ack_i[1] && virtual_waddr_valid[1] &&
        !((virtual_waddr_o[1] == rename_instr_i[0].rd) && ((is_rs2_fpr(rename_instr_i[1].op)) == is_rd_fpr(rename_instr_i[0].op)) && !no_rename[0]) &&
        ((is_rs2_fpr(rename_instr_i[1].op) && we_fpr_i[1]) || (!is_rs2_fpr(rename_instr_i[1].op) && !we_fpr_i[1]))) begin
        rename_entry[1].rs2 = {1'd1, virtual_waddr_o[1][REG_ADDR_SIZE-2:0]};
    end else begin
        rename_entry[1].rs2 = Pr_rs2_o_rob[1];
    end

    if (rename_entry[1].fu == 4'd6) begin
        rename_entry[1].rs2 = '0;
    end
end

// è™•ç†æµ®é»ç«‹å³æ•¸ï¼ˆä¾‹å¦‚ fmv.x.wï¼‰ç›®çš„æš«å­˜å™¨ç‚º rs3 çš„æƒ…æ³
always_comb begin 
    if (is_imm_fpr(rename_instr_i[1].op)) begin
        if ((virtual_waddr_o[0] == {1'd0, rename_instr_i[1].result[REG_ADDR_SIZE-2:0]}) && commit_ack_i[0] && virtual_waddr_valid[0] &&
            !((virtual_waddr_o[0] == rename_instr_i[0].rd) && ((is_imm_fpr(rename_instr_i[1].op)) == is_rd_fpr(rename_instr_i[0].op)) && !no_rename[0]) && we_fpr_i[0]) begin
            rename_entry[1].result = {58'd0, 1'd1, virtual_waddr_o[0][REG_ADDR_SIZE-2:0]};
        end else if ((virtual_waddr_o[1] == {1'd0, rename_instr_i[1].result[REG_ADDR_SIZE-2:0]}) && commit_ack_i[1] && virtual_waddr_valid[1] &&
            !((virtual_waddr_o[1] == rename_instr_i[0].rd) && ((is_imm_fpr(rename_instr_i[1].op)) == is_rd_fpr(rename_instr_i[0].op)) && !no_rename[0]) && we_fpr_i[1]) begin
            rename_entry[1].result = {58'd0, 1'd1, virtual_waddr_o[1][REG_ADDR_SIZE-2:0]};
        end else begin
            rename_entry[1].result = {58'd0, Pr_rs3_o_rob[1]};
        end
    end else begin
        rename_entry[1].result = rename_instr_i[1].result;
    end
end
```

---

âœ… `rename_entry[1]` è™•ç†çš„é‡é»åœ¨æ–¼é¿å…èˆ‡å‰ä¸€æ¢ rename_entry[0] ç™¼ç”Ÿ RAW hazardï¼ŒåŒæ™‚é‡å°æµ®é»ç«‹å³æ•¸é€²è¡Œè½‰æ›è™•ç†ã€‚

---

## ğŸ§ª Rename Entry ç”Ÿæˆèˆ‡è³‡æ–™å¯«å…¥

é€™æ®µé‚è¼¯ä¸»è¦è² è²¬å°‡ ID éšæ®µè§£ç¢¼å¾Œçš„ `scoreboard_entry_t` é€²è¡Œç›®çš„æš«å­˜å™¨æ˜ å°„ã€ä¾†æºæš«å­˜å™¨è®€å‡ºå°æ‡‰å¯¦é«”æš«å­˜å™¨å€¼å¾Œï¼Œå°è£æˆ `rename_entry` ç™¼é€çµ¦å¾ŒçºŒç™¼å°„éšæ®µã€‚

---

## ğŸ§µ No Rename èˆ‡åˆ†æ”¯åˆ¤å®šé‚è¼¯

### âœ³ï¸ `no_rename` æ¢ä»¶åˆ¤å®šï¼šå“ªäº›æŒ‡ä»¤ä¸éœ€è¦ Renameï¼Ÿ

```systemverilog
assign rd_0_no_rename[0] = (is_rd_fpr(rename_instr_i[0].op)) ? 1'd0 : (rename_instr_i[0].rd == 6'd0);
assign rd_0_no_rename[1] = (is_rd_fpr(rename_instr_i[1].op)) ? 1'd0 : (rename_instr_i[1].rd == 6'd0);

assign no_rename[0] = ((rename_instr_i[0].op == 8'h00 & (rename_instr_i[0].fu == 4'b0100) & (rename_instr_i[0].rd == 6'd0)) |
                      (op_is_branch(rename_instr_i[0].op)) | (is_csr_no_rename(rename_instr_i[0].op))                       |
                      ((is_no_rename_rd_zero(rename_instr_i[0].op)) & (rename_instr_i[0].rd == 6'd0))                       |
                      (is_store(rename_instr_i[0].op)) | rd_0_no_rename[0] | flush_unissied_instr_i | flush_i);

assign no_rename[1] = ((rename_instr_i[1].op == 8'h00 & (rename_instr_i[1].fu == 4'b0100) & (rename_instr_i[1].rd == 6'd0)) |
                      (op_is_branch(rename_instr_i[1].op)) | (is_csr_no_rename(rename_instr_i[1].op))                       |
                      ((is_no_rename_rd_zero(rename_instr_i[1].op)) & (rename_instr_i[1].rd == 6'd0))                       |
                      (is_store(rename_instr_i[1].op)) | rd_0_no_rename[1] | flush_unissied_instr_i | flush_i);
```

- âœ… **æ¢ä»¶é‚è¼¯èªªæ˜**ï¼š
  - branch/jalr æŒ‡ä»¤ä¸éœ€ renameï¼Œå› ç‚ºçµæœä¸æ˜¯å¯«å…¥ GPR/FPR
  - csr æŒ‡ä»¤è‹¥ä¸å½±éŸ¿ GPR ä¹Ÿä¸éœ€ rename
  - rd ç‚º x0ï¼ˆR0ï¼‰ä¸æ‡‰è©²å¯«å…¥ï¼Œä¸éœ€ rename
  - store é¡å‹æŒ‡ä»¤åªè®€è³‡æ–™ï¼Œä¸å¯«å…¥ register file
  - pipeline flushï¼ˆå¦‚ mispredictï¼‰æ™‚ç„¡æ¢ä»¶é—œé–‰ rename

---

### ğŸ”€ `br_instr` åˆ†æ”¯æŒ‡ä»¤åµæ¸¬
```systemverilog
assign br_instr[0] = (rename_instr_i[0].fu == 4'd4);
assign br_instr[1] = (rename_instr_i[1].fu == 4'd4);
```
- `fu == 4'd4` ä»£è¡¨æŒ‡ä»¤ä½¿ç”¨çš„æ˜¯åˆ†æ”¯åŸ·è¡Œå–®å…ƒï¼ˆBranch Unitï¼‰

---

## ğŸ§  åˆ†æ”¯å¿«ç…§æ©Ÿåˆ¶ï¼ˆbr_tag memoryï¼‰

ç‚ºæ”¯æ´åˆ†æ”¯é æ¸¬ rollbackï¼Œfreelist éœ€ä¿å­˜æ¯å€‹åˆ†æ”¯ä¸‹çš„ physical register ä½¿ç”¨ç‹€æ…‹ï¼š

### ğŸª§ Push Snapshot
```systemverilog
assign issue1_is_branch = ((rename_instr_i[0].fu == 4'd4) & rename_instr_valid_i[0] & rename_ack_o[0] & !flush_unissied_instr_i);
assign issue2_is_branch = ((rename_instr_i[1].fu == 4'd4) & rename_instr_valid_i[1] & rename_ack_o[1] & !flush_unissied_instr_i);
```
- è‹¥ç•¶ cycle æœ‰åˆ†æ”¯æŒ‡ä»¤ç™¼å‡ºï¼Œå°±å°‡ç•¶å‰çš„ `freelist` ç‹€æ…‹å­˜å…¥ `br_snopshot_freelist[br_push_ptr]`

### ğŸ“¦ Snapshot å„²å­˜ï¼šä¸€æ¢ or å…©æ¢åˆ†æ”¯
æ¯å€‹åˆ†æ”¯æœƒç¨ç«‹ snapshot ä¸€ä»½ freelist
```systemverilog
if (issue_is_branch[0] & issue_is_branch[1]) begin
  // br_push_ptr, br_push_ptr+1 å„å­˜ä¸€ä»½å¿«ç…§
end else if (issue_is_branch[0]) begin
  // br_push_ptr å­˜ä¸€ä»½å¿«ç…§
end else if (issue_is_branch[1]) begin
  // br_push_ptr å­˜ä¸€ä»½å¿«ç…§
end
```

### ğŸ”„ Snapshot å›å¾©ï¼šrollback ç”¨æ–¼ flush_unissied_instr_i
```systemverilog
if (flush_unissied_instr_i) begin
    for (...) begin
        physical_register_freelist_n[j] = br_snopshot_freelist[br_pop_ptr][j];
    end
end
```

ğŸ“Œ **ç›®çš„**ï¼šè‹¥åˆ†æ”¯é æ¸¬éŒ¯èª¤ã€pipeline flush æ™‚ï¼Œéœ€å¾ `br_snopshot_freelist` å›å¾© freelist ç‹€æ…‹ã€‚

---

ğŸ§© å¯æ­é…ä¸‹åˆ—å­æ¨¡çµ„ç†è§£ freelist ä½¿ç”¨æƒ…å¢ƒï¼š
- `busytable`ï¼šè¿½è¹¤å“ªå€‹ register è¢«å ç”¨ä¸­ï¼ˆbusyï¼‰
- `maptable`ï¼šè¿½è¹¤ architectural â†” physical å°æ‡‰
- `freelist`ï¼šå›æ”¶å·²ç¶“ä¸ç”¨çš„ physical register ä¸¦åˆ†é…çµ¦æ–°æŒ‡ä»¤

---

### ğŸš¦ Issue Stage Module ä»‹é¢èªªæ˜èˆ‡è¨»è§£

```systemverilog
module issue_stage
  import ariane_pkg::*;
#(
    parameter config_pkg::cva6_cfg_t CVA6Cfg = config_pkg::cva6_cfg_empty,  // è¨­å®šåƒæ•¸
    parameter bit IsRVFI = bit'(0),  // æ˜¯å¦é–‹å•Ÿ RVFI
    parameter int unsigned NR_ENTRIES = 8  // Issue Queue å¤§å°
) (
    input  logic clk_i,                     // æ™‚é˜è¨Šè™Ÿ
    input  logic rst_ni,                    // éåŒæ­¥ reset (active low)

    output logic sb_full_o,                 // scoreboard æ˜¯å¦å·²æ»¿ï¼Œé˜»æ­¢æ–°çš„æŒ‡ä»¤é€²å…¥
    input  logic flush_unissued_instr_i,    // flush æœªç™¼å‡ºçš„æŒ‡ä»¤ï¼ˆå¦‚åˆ†æ”¯éŒ¯èª¤ï¼‰
    input  logic flush_i,                   // å®Œå…¨ flush æ‰€æœ‰ç‹€æ…‹
    input  logic stall_i,                   // ä¸Šæ¸¸ stall è¨Šè™Ÿï¼ˆå¦‚ pipeline åœæ­¢ï¼‰

    // å¾ rename stage æ¥æ”¶çš„æŒ‡ä»¤ï¼ˆå«å£“ç¸®ï¼‰
    input scoreboard_entry_t[CVA6Cfg.NrissuePorts-1:0] rename_instr_i,      // æŒ‡ä»¤è³‡è¨Š
    input logic [CVA6Cfg.NrissuePorts-1:0] rename_instr_valid_i,           // æŒ‡ä»¤æœ‰æ•ˆä½å…ƒ
    input logic [CVA6Cfg.NrissuePorts-1:0] is_ctrl_flow_i,                 // æ˜¯å¦ç‚ºæ§åˆ¶æµï¼ˆå¦‚ branchï¼‰
    output logic [CVA6Cfg.NrissuePorts-1:0] rename_instr_ack_o,           // issue stage æ˜¯å¦æ¥å—è©²æŒ‡ä»¤
    output logic [CVA6Cfg.NrissuePorts-1:0] is_compressed_instr_o,        // è©²æŒ‡ä»¤æ˜¯å¦ç‚º RVC (å£“ç¸®æŒ‡ä»¤)

    // ç™¼é€è‡³ Forwarding å–®å…ƒçš„ source register æ˜ å°„
    output logic [riscv::VLEN-1:0][CVA6Cfg.NrissuePorts-1:0] rs1_forwarding_o, // rs1 forwarding è³‡è¨Š
    output logic [riscv::VLEN-1:0][CVA6Cfg.NrissuePorts-1:0] rs2_forwarding_o, // rs2 forwarding è³‡è¨Š
    output logic [riscv::VLEN-1:0][CVA6Cfg.NrissuePorts-1:0] pc_o,             // PC forwarding è³‡è¨Š
    output fu_data_t [CVA6Cfg.NrissuePorts-1:0] fu_data_o,                     // ç™¼çµ¦ Functional Unit çš„è³‡æ–™

    // å„åŠŸèƒ½å–®å…ƒå°±ç·’è¨Šè™Ÿï¼ˆç”¨ä¾†åˆ¤æ–·æ˜¯å¦å¯ç™¼ï¼‰
    input  logic resolve_branch_i,  // æ˜¯å¦å·²å®Œæˆåˆ†æ”¯è§£æ
    input  logic lsu_ready_i,       // LSU å–®å…ƒå°±ç·’
    input  logic fpu_ready_i,       // FPU å–®å…ƒå°±ç·’
    input  logic alu0_ready_i,      // ALU0 å–®å…ƒå°±ç·’
    input  logic alu1_ready_i,      // ALU1 å–®å…ƒå°±ç·’
    input  logic bu_ready_i,        // Branch Unit å°±ç·’
    input  logic csr_ready_i,       // CSR å°±ç·’
    input  logic mult0_ready_i,     // Multiplier0 å°±ç·’
    input  logic mult1_ready_i,     // Multiplier1 å°±ç·’

    // å„åŠŸèƒ½å–®å…ƒæ˜¯å¦å°‡ç™¼å‡ºæŒ‡ä»¤
    output logic alu0_valid_o,
    output logic alu1_valid_o,
    output logic lsu_valid_o,
    output logic branch_valid_o,
    output branchpredict_sbe_t branch_predict_o,  // åˆ†æ”¯é æ¸¬çµæœè¼¸å‡º
    output logic mult0_valid_o,
    output logic mult1_valid_o,
    output logic fpu_valid_o,
    output logic [1:0] fpu_fmt_o,  // æµ®é»æ•¸æ ¼å¼ï¼ˆsingle/doubleï¼‰
    output logic [2:0] fpu_rm_o,   // æµ®é»æ•¸æ¨å…¥æ¨¡å¼
    output logic csr_valid_o,

    // åŠ é€Ÿå™¨æŒ‡ä»¤ç™¼é€è¨Šè™Ÿ
    output logic x_issue_valid_o,     // æ˜¯å¦ç™¼é€ custom extension æŒ‡ä»¤
    input  logic x_issue_ready_i,     // custom unit æ˜¯å¦å¯æ¥æ”¶
    output logic [31:0] x_off_instr_o,// å‚³é€çš„ custom extension æŒ‡ä»¤

    // ç™¼é€çµ¦åŠ é€Ÿå™¨çš„æŒ‡ä»¤å…§å®¹
    output scoreboard_entry_t issue_instr_o,   // ç™¼å‡ºçš„ scoreboard entry
    output logic issue_instr_hs_o,             // æ˜¯å¦æˆåŠŸ handshakeï¼ˆä»£è¡¨å¯¦éš›ç™¼å‡ºï¼‰

    // å¯«å›è³‡è¨Š
    input logic [CVA6Cfg.NrWbPorts-1:0][TRANS_ID_BITS-1:0] trans_id_i,      // å¯«å›çš„ transaction ID
    input bp_resolve_t resolved_branch_i,                                 // åˆ†æ”¯è§£æçµæœ
    input logic [CVA6Cfg.NrWbPorts-1:0][riscv::XLEN-1:0] wbdata_i,         // å¯«å›çš„è³‡æ–™

    // å¾åŸ·è¡Œå–®å…ƒæˆ– custom extension å‚³ä¾†çš„ä¾‹å¤–è³‡è¨Š
    `ifdef sim
    input exception_t [CVA6Cfg.NrWbPorts-1:0] ex_ex_i,
    `else
    input exception_t [31:0] ex_ex_i,
    `endif
    input logic [CVA6Cfg.NrWbPorts-1:0] wt_valid_i,   // å¯«å›æœ‰æ•ˆ
    input logic x_we_i,                              // custom å¯«å…¥æœ‰æ•ˆ

    // commit stage è³‡è¨Šï¼ˆå¯«å…¥ GPR/FPRï¼‰
    input logic [CVA6Cfg.NrCommitPorts-1:0][5:0] physical_waddr_i,  // å¯«å›å¯¦é«”æš«å­˜å™¨
    input logic [CVA6Cfg.NrCommitPorts-1:0][riscv::XLEN-1:0] wdata_i, // å¯«å›è³‡æ–™
    input logic [CVA6Cfg.NrCommitPorts-1:0] we_gpr_i,    // GPR å¯«å…¥æœ‰æ•ˆ
    input logic [CVA6Cfg.NrCommitPorts-1:0] we_fpr_i,    // FPR å¯«å…¥æœ‰æ•ˆ

    // commit çµ¦ scoreboard çš„è³‡æ–™èˆ‡å›æ‡‰
    `ifdef sim
    output scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] commit_instr_o,
    `else
    output scoreboard_entry_t [31:0] commit_instr_o,
    `endif
    input  logic [CVA6Cfg.NrCommitPorts-1:0] commit_ack_i,

    // Performance Counter ç”¨çš„ stall è¨Šè™Ÿ
    output logic stall_issue_o,
    output logic [CVA6Cfg.NrCommitPorts-1:0][REG_ADDR_SIZE-1:0] waddr_final,

    // å°æ‡‰ rename å‚³ä¾†çš„ virtual register è³‡è¨Š
    input logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0] virtual_waddr_i,

    // source register çš„å¯¦é«”å°æ‡‰
    output logic [CVA6Cfg.NrissuePorts-1:0][5:0] rs1_physical,
    output logic [CVA6Cfg.NrissuePorts-1:0][5:0] rs2_physical,
    output logic [CVA6Cfg.NrissuePorts-1:0][5:0] rs3_physical,
    input  logic [CVA6Cfg.NrissuePorts-1:0][4:0] rs1_virtual,
    input  logic [CVA6Cfg.NrissuePorts-1:0][4:0] rs2_virtual,
    input  logic [CVA6Cfg.NrissuePorts-1:0][4:0] rs3_virtual,

    // RVFI æ¨¡æ“¬ç”¨è¨˜éŒ„ lsu æ“ä½œè³‡è¨Š
    input [riscv::VLEN-1:0] lsu_addr_i,
    input [(riscv::XLEN/8)-1:0] lsu_rmask_i,
    input [(riscv::XLEN/8)-1:0] lsu_wmask_i,
    input [ariane_pkg::TRANS_ID_BITS-1:0] lsu_addr_trans_id_i,

    // ç”¨æ–¼ flush issue queue
    output logic [NR_ENTRIES-1:0] flush_entry,          // flush å“ªäº› entries
    output logic [NR_ENTRIES-1:0][3:0] flush_fu,        // flush çš„åŠŸèƒ½å–®å…ƒç·¨è™Ÿ
    output logic [NR_ENTRIES-1:0][3:0] flush_trans_id,  // flush çš„ transaction ID
    output logic [NR_ENTRIES-1:0][63:0] flush_lsu_addr  // flush æ™‚éœ€æ¸…é™¤çš„ lsu åœ°å€
);
```

---

### ğŸ“ ç¸½çµ
é€™å€‹æ¨¡çµ„æ˜¯è™•ç†å¾ rename åˆ°å¯¦éš› functional unit çš„ç™¼æ´¾ï¼ˆissueï¼‰éšæ®µæ ¸å¿ƒå…ƒä»¶ï¼š
- **æ¥æ”¶** rename çµæœä¸¦å°‡æŒ‡ä»¤å­˜å…¥ scoreboard / issue queueã€‚
- **åˆ¤æ–·** å„åŠŸèƒ½å–®å…ƒæ˜¯å¦å°±ç·’èˆ‡èƒ½å¦æ¥å—è©²æŒ‡ä»¤ã€‚
- **ç®¡ç†** flushã€åˆ†æ”¯éŒ¯èª¤ã€custom extension ç™¼é€ã€è½‰ç™¼è³‡è¨Šç­‰ã€‚

---

### ğŸ”— ROB <-> Issue and Read Operands (IRO) ä»‹é¢èªªæ˜

```systemverilog
// ----------------------------------------------------------------------------------------------
// rob (SB) <-> Issue and Read Operands (IRO)
// ----------------------------------------------------------------------------------------------

// å®šç¾© rs3 çš„å¯¦éš›è³‡æ–™å‹åˆ¥ï¼šè‹¥æ”¯æ´ 3 çµ„ GPR å¯«å›å‰‡ç‚º XLENï¼Œå¦å‰‡ç‚º FLen
typedef logic [(CVA6Cfg.NrRgprPorts == 3 ? riscv::XLEN : CVA6Cfg.FLen)-1:0] rs3_len_t;

// å¯„å­˜å™¨ä½å€é€£ç·šï¼ˆä¾†è‡ª scoreboard/robï¼‰
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]  rs1_iro_sb;  // å¯¦é«”æš«å­˜å™¨ rs1 çš„ä½å€ï¼ˆIRO -> SBï¼‰
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]  rs2_iro_sb;  // å¯¦é«”æš«å­˜å™¨ rs2 çš„ä½å€ï¼ˆIRO -> SBï¼‰
logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]  rs3_iro_sb;  // å¯¦é«”æš«å­˜å™¨ rs3 çš„ä½å€ï¼ˆIRO -> SBï¼‰

// å¾ SB ç™¼éä¾†è¦é€²å…¥ IRO çš„æŒ‡ä»¤èˆ‡ valid è³‡è¨Š
scoreboard_entry_t       [CVA6Cfg.NrissuePorts-1:0]  issue_instr_sb_iro;     // å¾…ç™¼æ´¾æŒ‡ä»¤è³‡è¨Š
logic                    [CVA6Cfg.NrissuePorts-1:0]  issue_instr_valid_sb_iro; // å¾…ç™¼æ´¾æŒ‡ä»¤ valid bit
logic                    [CVA6Cfg.NrissuePorts-1:0]  issue_ack_iro_sb;        // IRO æ˜¯å¦æ¥å—ï¼ˆæ¡æ‰‹æˆåŠŸï¼‰

// å¯„å­˜å™¨å¯¦éš›è³‡æ–™å€¼ï¼ˆä¾†è‡ª SBï¼‰
riscv::xlen_t            [CVA6Cfg.NrissuePorts-1:0]  rs1_sb_iro;  // rs1 å¯¦éš›è³‡æ–™å€¼
riscv::xlen_t            [CVA6Cfg.NrissuePorts-1:0]  rs2_sb_iro;  // rs2 å¯¦éš›è³‡æ–™å€¼
rs3_len_t                [CVA6Cfg.NrissuePorts-1:0]  rs3_sb_iro;  // rs3 å¯¦éš›è³‡æ–™å€¼ï¼ˆå‹åˆ¥ä¾ GPR/FLen è€Œå®šï¼‰

// å¯„å­˜å™¨è³‡æ–™æœ‰æ•ˆæ€§ï¼ˆæ˜¯å¦å¯ä¾›ç™¼æ´¾ï¼‰
logic                    [CVA6Cfg.NrissuePorts-1:0]  rs1_valid_sb_iro;  // rs1 è³‡æ–™æ˜¯å¦æœ‰æ•ˆ
logic                    [CVA6Cfg.NrissuePorts-1:0]  rs2_valid_iro_sb;  // rs2 è³‡æ–™æ˜¯å¦æœ‰æ•ˆ
logic                    [CVA6Cfg.NrissuePorts-1:0]  rs3_valid_iro_sb;  // rs3 è³‡æ–™æ˜¯å¦æœ‰æ•ˆ

// ç”¨æ–¼è¿½è¹¤å¯¦é«”æš«å­˜å™¨æ˜¯å¦è¢«æŸå€‹ FU ä½¿ç”¨ä¸­ï¼ˆclobber = å°šæœªå¯«å›ï¼‰
fu_t [2**REG_ADDR_SIZE-1:0] rd_clobber_gpr_sb_iro;  // æ¯å€‹ GPR æ˜¯å¦è¢«æŸ FU å¯«å…¥ä¸­
fu_t [2**REG_ADDR_SIZE-1:0] rd_clobber_fpr_sb_iro;  // æ¯å€‹ FPR æ˜¯å¦è¢«æŸ FU å¯«å…¥ä¸­

// forwarding è³‡æ–™ï¼ˆVLEN bit å¯¬ï¼‰çµ¦ä¸‹æ¸¸ FU ä½¿ç”¨
riscv::xlen_t rs1_forwarding_xlen;
riscv::xlen_t rs2_forwarding_xlen;

assign rs1_forwarding_o = rs1_forwarding_xlen[riscv::VLEN-1:0]; // å°‡ rs1 çš„ forwarding çµæœè¼¸å‡º
assign rs2_forwarding_o = rs2_forwarding_xlen[riscv::VLEN-1:0]; // å°‡ rs2 çš„ forwarding çµæœè¼¸å‡º

// å°‡ç™¼æ´¾çš„æŒ‡ä»¤è³‡è¨Šèˆ‡æ¡æ‰‹è¨Šè™Ÿè¼¸å‡ºåˆ°ä¸‹æ¸¸ FU æˆ– Dispatcher
assign issue_instr_o    = issue_instr_sb_iro;
assign issue_instr_hs_o = issue_instr_valid_sb_iro & issue_ack_iro_sb;  // æ¡æ‰‹æ¢ä»¶ï¼švalid ä¸” ack
```

---

### ğŸ“˜ å°çµï¼šROB <-> IRO è³‡æ–™è·¯å¾‘èˆ‡æ§åˆ¶è¨Šè™Ÿ

| é¡åˆ¥        | è³‡æ–™æ–¹å‘       | åŠŸèƒ½èªªæ˜                                               |
|-------------|----------------|----------------------------------------------------------|
| rs*_iro_sb  | IRO â†’ SB       | å‚³é€å¯¦é«”æš«å­˜å™¨ä½å€çµ¦ scoreboard åˆ¤æ–·æ˜¯å¦ ready        |
| rs*_sb_iro  | SB â†’ IRO       | å¯¦éš›å¯„å­˜å™¨æ•¸å€¼è³‡æ–™                                     |
| issue_*     | SB â†’ IRO       | æŒ‡ä»¤è³‡è¨Šèˆ‡ç™¼æ´¾æ¡æ‰‹                                      |
| rs*_valid   | SB â†’ IRO       | åˆ¤æ–·å°æ‡‰ operand æ˜¯å¦å¯ç”¨                              |
| rd_clobber* | SB â†’ IRO       | æ¨™è¨˜å°šæœªå¯«å›çš„å¯¦é«”æš«å­˜å™¨æ‰€å±¬ FU                        |
| *_forwarding_o | IRO â†’ FU     | operand forwarding çµ¦ä¸‹æ¸¸ Functional Unit ä½¿ç”¨        |


