# rtllib

Verilog/SystemVerilog HDL ì„¤ê³„ë¥¼ ìœ„í•œ Python í´ë¼ì´ì–¸íŠ¸ ë¼ì´ë¸ŒëŸ¬ë¦¬ì…ë‹ˆë‹¤.

## ê°œìš”

rtllibëŠ” Verilog/SystemVerilog RTL ì„¤ê³„ë¥¼ ë¡œë“œí•˜ê³  ì¿¼ë¦¬í•˜ê³  ìˆ˜ì •í•˜ê¸° ìœ„í•œ Python ì¸í„°í˜ì´ìŠ¤ë¥¼ ì œê³µí•©ë‹ˆë‹¤. Yosys ê°™ì€ ë°±ì—”ë“œì™€ í†µì‹ í•˜ëŠ” ì„œë²„-í´ë¼ì´ì–¸íŠ¸ ì•„í‚¤í…ì²˜ë¥¼ ê¸°ë°˜ìœ¼ë¡œ í•©ë‹ˆë‹¤.

## ì£¼ìš” ê¸°ëŠ¥

- **ì„¤ê³„ ë¡œë“œ**: Verilog/SystemVerilog íŒŒì¼ ì½ê¸°
- **ê³„ì¸µ êµ¬ì¡° ì¿¼ë¦¬**: ëª¨ë“ˆ, í¬íŠ¸, ì¸ìŠ¤í„´ìŠ¤, ë„· ì •ë³´ ì¡°íšŒ
- **GraphQL API**: ìœ ì—°í•˜ê³  íƒ€ì… ì•ˆì „í•œ ì¿¼ë¦¬
- **ì„¸ì…˜ ê¸°ë°˜ ìˆ˜ì •**: í¬íŠ¸ì™€ ë„· ì¶”ê°€ (ì„¸ì…˜ ë‚´)
- **ìë™ ì„œë²„ ê´€ë¦¬**: ë‚´ì¥ ì„œë²„ ìë™ ì‹œì‘/ì¤‘ì§€
- **íƒ€ì… ì•ˆì „**: ëª¨ë“  API ì‘ë‹µì— ëŒ€í•œ ì™„ì „í•œ TypedDict íƒ€ì…

## ë¹ ë¥¸ ì‹œì‘

```python
from rtllib import Client

with Client() as client:
    # ì„¤ê³„ ë¡œë“œ
    client.read_verilog("/path/to/design.v")
    client.compile()
    client.elaborate()

    # ëª¨ë“ˆ ì¿¼ë¦¬
    modules = client.get_modules()
    for mod in modules:
        print(f"Module: {mod['name']}")
        print(f"  Ports: {len(mod['ports'])}")
        print(f"  Instances: {len(mod['instances'])}")
```

## ì„¤ì¹˜

```bash
pip install rtllib
```

## ë¬¸ì„œ êµ¬ì¡°

- **[ëª…ë ¹ì–´ ê°œìš”](commands/overview.md)** - ëª¨ë“  ì‚¬ìš© ê°€ëŠ¥í•œ ëª…ë ¹ì–´
- **[ì¿¼ë¦¬](commands/queries.md)** - ì½ê¸° ì „ìš© ì‘ì—…
- **[ë®¤í…Œì´ì…˜](commands/mutations.md)** - ì„¤ê³„ ìˆ˜ì • ì‘ì—…
- **[íƒ€ì…](commands/types.md)** - ë°ì´í„° íƒ€ì… ë ˆí¼ëŸ°ìŠ¤
- **[ì˜ˆì œ](examples/basic-operations.md)** - ì¼ë°˜ì ì¸ ì‚¬ìš© íŒ¨í„´

## ê¸°ë³¸ ì›Œí¬í”Œë¡œìš°

```python
from rtllib import Client

with Client() as client:
    # 1. ì„¤ê³„ ë¡œë“œ
    client.read_verilog("/path/to/design.v")

    # 2. ì²˜ë¦¬
    client.compile()
    client.elaborate()

    # 3. ì¿¼ë¦¬
    modules = client.get_modules()
    ports = client.get_ports("module_name")
    instances = client.get_instances("module_name")
    nets = client.get_nets("module_name")

    # 4. ìˆ˜ì • (ì„ íƒì‚¬í•­, ì„¸ì…˜ ê¸°ë°˜)
    client.add_port("module", "new_port", "input", 8)
    client.add_net("module", "new_net", 32, "wire")
```

## ì£¼ìš” ê¸°ëŠ¥

### ì¤‘ì²© ê°ì²´ API

ëª¨ë“  ì¿¼ë¦¬ëŠ” ì™„ì „í•œ ì¤‘ì²© ê°ì²´ë¥¼ ë°˜í™˜í•©ë‹ˆë‹¤:

```python
modules = client.get_modules()
# ê° ëª¨ë“ˆì€ í¬íŠ¸, ì¸ìŠ¤í„´ìŠ¤, ë„·ì„ í¬í•¨í•©ë‹ˆë‹¤
for mod in modules:
    for port in mod['ports']:  # ì¤‘ì²©ëœ PortInfo ë¦¬ìŠ¤íŠ¸
        print(f"  {port['name']}: {port['direction']}")
```

### í•„í„°ë§

ë°±ì—”ë“œë³„ í•„í„° í‘œí˜„ì‹ ì§€ì›:

```python
# ì…ë ¥ í¬íŠ¸ë§Œ ê°€ì ¸ì˜¤ê¸°
inputs = client.get_ports("top", filter="direction == 'input'")

# ë©€í‹°ë¹„íŠ¸ ë„·ë§Œ ê°€ì ¸ì˜¤ê¸°
buses = client.get_nets("top", filter="width > 1")
```

### ê³„ì¸µ êµ¬ì¡° ì¿¼ë¦¬

ì„¤ê³„ ê³„ì¸µ êµ¬ì¡° íƒìƒ‰:

```python
modules = client.get_modules(hierarchical=True)
for mod in modules:
    if mod['path']:
        print(f"Instance: {mod['path']}")
```

### íƒ€ì… ì•ˆì „

ëª¨ë“  ì‘ë‹µì— ëŒ€í•œ ì™„ì „í•œ TypedDict íƒ€ì…:

```python
from rtllib.types import ModuleInfo, PortInfo

modules: list[ModuleInfo] = client.get_modules()
ports: list[PortInfo] = client.get_ports("top")
```

## ë‹¤ìŒ ë‹¨ê³„

- ğŸ” [ì¿¼ë¦¬ ë ˆí¼ëŸ°ìŠ¤](commands/queries.md) - ëª¨ë“  ì¿¼ë¦¬ ëª…ë ¹ì–´
- âœï¸ [ë®¤í…Œì´ì…˜ ë ˆí¼ëŸ°ìŠ¤](commands/mutations.md) - ëª¨ë“  ìˆ˜ì • ëª…ë ¹ì–´
- ğŸ“– [íƒ€ì… ë ˆí¼ëŸ°ìŠ¤](commands/types.md) - ë°ì´í„° êµ¬ì¡° ì´í•´í•˜ê¸°
- ğŸ’¡ [ì˜ˆì œ](examples/basic-operations.md) - ë” ë§ì€ ì‚¬ìš© ì˜ˆì œ

## ë¼ì´ì„ ìŠ¤

MIT License

## ê¸°ì—¬

ì´ìŠˆì™€ í’€ ë¦¬í€˜ìŠ¤íŠ¸ë¥¼ í™˜ì˜í•©ë‹ˆë‹¤!
