#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bf64052770 .scope module, "myModule" "myModule" 2 1;
 .timescale 0 0;
v000001bf640530e0_0 .var "clk", 0 0;
v000001bf6418eea0_0 .var "counter", 3 0;
    .scope S_000001bf64052770;
T_0 ;
    %vpi_call 2 6 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bf64052770 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf640530e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bf6418eea0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v000001bf640530e0_0;
    %inv;
    %store/vec4 v000001bf640530e0_0, 0, 1;
    %load/vec4 v000001bf640530e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bf6418eea0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001bf6418eea0_0, 0, 4;
T_0.2 ;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %vpi_call 2 17 "$display", "Simulation complete" {0 0 0};
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "modules/test.v";
