# veritwig
Verilog, but it actually makes sense.
