# Digital Circuit Design
【 NYCU 2023 Spring Semester 】
### Languages
Verilog

### Contents
- Lab1 : $~$ [HDL Modules of Simple Combinational Circuits](https://github.com/yiocean/Digital-Circuit-Design/tree/main/Lab1)
- Lab2 : $~$ [HDL Modules of Combinational Circuits](https://github.com/yiocean/Digital-Circuit-Design/tree/main/Lab2)
- Lab3 : $~$ [HDL Modules of Synchronous Sequential CircuitsAssignment](https://github.com/yiocean/Digital-Circuit-Design/tree/main/Lab3)	
