 
****************************************
Report : timing
        -path full
        -delay max
        -group INPUTS
        -max_paths 1
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Sun Mar  6 19:13:28 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: Inactive.

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  input external delay                                    0.00       0.10 r
  winc (in)                                               0.03       0.13 r
  io_b_winc/DOUT (I1025_NS)                               0.44 *     0.56 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.56 r
  wptr_full/U99/Y (AND2X1_RVT)                            0.09 *     0.65 r
  wptr_full/U98/Y (AND2X2_RVT)                            0.08 *     0.73 r
  wptr_full/U126/Y (OR2X2_RVT)                            0.08 *     0.80 r
  wptr_full/U168/Y (AND2X2_RVT)                           0.08 *     0.88 r
  wptr_full/U148/Y (MUX21X2_RVT)                          0.10 *     0.98 r
  wptr_full/U136/Y (XNOR2X2_RVT)                          0.10 *     1.08 f
  wptr_full/U97/Y (INVX8_RVT)                             0.03 *     1.12 r
  wptr_full/U92/Y (AND2X1_RVT)                            0.06 *     1.18 r
  wptr_full/U9/Y (AND4X1_RVT)                             0.09 *     1.27 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00 *     1.27 r
  data arrival time                                                  1.27

  clock wclk (rise edge)                                  1.18       1.18
  clock network delay (ideal)                             0.10       1.28
  clock uncertainty                                      -0.07       1.21
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       1.21 r
  library setup time                                     -0.12       1.09
  data required time                                                 1.09
  --------------------------------------------------------------------------
  data required time                                                 1.09
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


1
