Loading plugins phase: Elapsed time ==> 0s.357ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\Design01.cyprj -d CY8C4245AXI-483 -s C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.940ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.101ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 18 10:52:00 2016


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 18 10:52:00 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 18 10:52:00 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 18 10:52:01 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_led:PWMUDB:km_run\
	\PWM_led:PWMUDB:ctrl_cmpmode2_2\
	\PWM_led:PWMUDB:ctrl_cmpmode2_1\
	\PWM_led:PWMUDB:ctrl_cmpmode2_0\
	\PWM_led:PWMUDB:ctrl_cmpmode1_2\
	\PWM_led:PWMUDB:ctrl_cmpmode1_1\
	\PWM_led:PWMUDB:ctrl_cmpmode1_0\
	\PWM_led:PWMUDB:capt_rising\
	\PWM_led:PWMUDB:capt_falling\
	\PWM_led:PWMUDB:trig_rise\
	\PWM_led:PWMUDB:trig_fall\
	\PWM_led:PWMUDB:sc_kill\
	\PWM_led:PWMUDB:min_kill\
	\PWM_led:PWMUDB:db_tc\
	\PWM_led:PWMUDB:dith_sel\
	\PWM_led:PWMUDB:compare2\
	Net_546
	Net_547
	Net_548
	\PWM_led:PWMUDB:MODULE_1:b_31\
	\PWM_led:PWMUDB:MODULE_1:b_30\
	\PWM_led:PWMUDB:MODULE_1:b_29\
	\PWM_led:PWMUDB:MODULE_1:b_28\
	\PWM_led:PWMUDB:MODULE_1:b_27\
	\PWM_led:PWMUDB:MODULE_1:b_26\
	\PWM_led:PWMUDB:MODULE_1:b_25\
	\PWM_led:PWMUDB:MODULE_1:b_24\
	\PWM_led:PWMUDB:MODULE_1:b_23\
	\PWM_led:PWMUDB:MODULE_1:b_22\
	\PWM_led:PWMUDB:MODULE_1:b_21\
	\PWM_led:PWMUDB:MODULE_1:b_20\
	\PWM_led:PWMUDB:MODULE_1:b_19\
	\PWM_led:PWMUDB:MODULE_1:b_18\
	\PWM_led:PWMUDB:MODULE_1:b_17\
	\PWM_led:PWMUDB:MODULE_1:b_16\
	\PWM_led:PWMUDB:MODULE_1:b_15\
	\PWM_led:PWMUDB:MODULE_1:b_14\
	\PWM_led:PWMUDB:MODULE_1:b_13\
	\PWM_led:PWMUDB:MODULE_1:b_12\
	\PWM_led:PWMUDB:MODULE_1:b_11\
	\PWM_led:PWMUDB:MODULE_1:b_10\
	\PWM_led:PWMUDB:MODULE_1:b_9\
	\PWM_led:PWMUDB:MODULE_1:b_8\
	\PWM_led:PWMUDB:MODULE_1:b_7\
	\PWM_led:PWMUDB:MODULE_1:b_6\
	\PWM_led:PWMUDB:MODULE_1:b_5\
	\PWM_led:PWMUDB:MODULE_1:b_4\
	\PWM_led:PWMUDB:MODULE_1:b_3\
	\PWM_led:PWMUDB:MODULE_1:b_2\
	\PWM_led:PWMUDB:MODULE_1:b_1\
	\PWM_led:PWMUDB:MODULE_1:b_0\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_led:Net_139\
	\PWM_led:Net_138\
	\PWM_led:Net_183\
	\PWM_led:Net_181\
	\ADC_2:Net_3125\
	\ADC_2:Net_3126\
	\PWM_motor:PWMUDB:km_run\
	\PWM_motor:PWMUDB:ctrl_cmpmode2_2\
	\PWM_motor:PWMUDB:ctrl_cmpmode2_1\
	\PWM_motor:PWMUDB:ctrl_cmpmode2_0\
	\PWM_motor:PWMUDB:ctrl_cmpmode1_2\
	\PWM_motor:PWMUDB:ctrl_cmpmode1_1\
	\PWM_motor:PWMUDB:ctrl_cmpmode1_0\
	\PWM_motor:PWMUDB:capt_rising\
	\PWM_motor:PWMUDB:capt_falling\
	\PWM_motor:PWMUDB:trig_rise\
	\PWM_motor:PWMUDB:trig_fall\
	\PWM_motor:PWMUDB:sc_kill\
	\PWM_motor:PWMUDB:min_kill\
	\PWM_motor:PWMUDB:db_tc\
	\PWM_motor:PWMUDB:dith_sel\
	\PWM_motor:PWMUDB:compare2\
	Net_1967
	Net_1968
	Net_1969
	\PWM_motor:PWMUDB:MODULE_2:b_31\
	\PWM_motor:PWMUDB:MODULE_2:b_30\
	\PWM_motor:PWMUDB:MODULE_2:b_29\
	\PWM_motor:PWMUDB:MODULE_2:b_28\
	\PWM_motor:PWMUDB:MODULE_2:b_27\
	\PWM_motor:PWMUDB:MODULE_2:b_26\
	\PWM_motor:PWMUDB:MODULE_2:b_25\
	\PWM_motor:PWMUDB:MODULE_2:b_24\
	\PWM_motor:PWMUDB:MODULE_2:b_23\
	\PWM_motor:PWMUDB:MODULE_2:b_22\
	\PWM_motor:PWMUDB:MODULE_2:b_21\
	\PWM_motor:PWMUDB:MODULE_2:b_20\
	\PWM_motor:PWMUDB:MODULE_2:b_19\
	\PWM_motor:PWMUDB:MODULE_2:b_18\
	\PWM_motor:PWMUDB:MODULE_2:b_17\
	\PWM_motor:PWMUDB:MODULE_2:b_16\
	\PWM_motor:PWMUDB:MODULE_2:b_15\
	\PWM_motor:PWMUDB:MODULE_2:b_14\
	\PWM_motor:PWMUDB:MODULE_2:b_13\
	\PWM_motor:PWMUDB:MODULE_2:b_12\
	\PWM_motor:PWMUDB:MODULE_2:b_11\
	\PWM_motor:PWMUDB:MODULE_2:b_10\
	\PWM_motor:PWMUDB:MODULE_2:b_9\
	\PWM_motor:PWMUDB:MODULE_2:b_8\
	\PWM_motor:PWMUDB:MODULE_2:b_7\
	\PWM_motor:PWMUDB:MODULE_2:b_6\
	\PWM_motor:PWMUDB:MODULE_2:b_5\
	\PWM_motor:PWMUDB:MODULE_2:b_4\
	\PWM_motor:PWMUDB:MODULE_2:b_3\
	\PWM_motor:PWMUDB:MODULE_2:b_2\
	\PWM_motor:PWMUDB:MODULE_2:b_1\
	\PWM_motor:PWMUDB:MODULE_2:b_0\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_motor:Net_139\
	\PWM_motor:Net_138\
	\PWM_motor:Net_183\
	\PWM_motor:Net_181\

    Synthesized names
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_led:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 266 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__opamp_m_net_0
Aliasing tmpOE__PWM_led_out_net_0 to tmpOE__opamp_m_net_0
Aliasing \PWM_led:Net_180\ to zero
Aliasing \PWM_led:PWMUDB:hwCapture\ to zero
Aliasing \PWM_led:Net_178\ to zero
Aliasing \PWM_led:PWMUDB:trig_out\ to tmpOE__opamp_m_net_0
Aliasing \PWM_led:Net_186\ to zero
Aliasing \PWM_led:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_led:Net_179\ to tmpOE__opamp_m_net_0
Aliasing \PWM_led:PWMUDB:ltch_kill_reg\\R\ to \PWM_led:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_led:PWMUDB:km_tc\ to zero
Aliasing \PWM_led:PWMUDB:min_kill_reg\\R\ to \PWM_led:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_led:PWMUDB:final_kill\ to tmpOE__opamp_m_net_0
Aliasing \PWM_led:PWMUDB:dith_count_1\\R\ to \PWM_led:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_led:PWMUDB:dith_count_0\\R\ to \PWM_led:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_led:PWMUDB:status_6\ to zero
Aliasing \PWM_led:PWMUDB:status_4\ to zero
Aliasing \PWM_led:PWMUDB:cmp2\ to zero
Aliasing \PWM_led:PWMUDB:cmp1_status_reg\\R\ to \PWM_led:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_led:PWMUDB:cmp2_status_reg\\R\ to \PWM_led:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_led:PWMUDB:final_kill_reg\\R\ to \PWM_led:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_led:PWMUDB:cs_addr_0\ to \PWM_led:PWMUDB:runmode_enable\\R\
Aliasing \PWM_led:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_led:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__opamp_m_net_0
Aliasing tmpOE__opamp_p_net_0 to tmpOE__opamp_m_net_0
Aliasing tmpOE__opamp_out_net_0 to tmpOE__opamp_m_net_0
Aliasing tmpOE__ADC_in_net_0 to tmpOE__opamp_m_net_0
Aliasing \ADC_2:Net_3107\ to zero
Aliasing \ADC_2:Net_3106\ to zero
Aliasing \ADC_2:Net_3105\ to zero
Aliasing \ADC_2:Net_3104\ to zero
Aliasing \ADC_2:Net_3103\ to zero
Aliasing \ADC_2:Net_3207_1\ to zero
Aliasing \ADC_2:Net_3207_0\ to zero
Aliasing \ADC_2:Net_3235\ to zero
Aliasing \PWM_motor:Net_68\ to \PWM_led:Net_68\
Aliasing \PWM_motor:Net_180\ to zero
Aliasing \PWM_motor:PWMUDB:hwCapture\ to zero
Aliasing \PWM_motor:Net_178\ to zero
Aliasing \PWM_motor:PWMUDB:trig_out\ to tmpOE__opamp_m_net_0
Aliasing \PWM_motor:Net_186\ to zero
Aliasing \PWM_motor:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_motor:Net_179\ to tmpOE__opamp_m_net_0
Aliasing \PWM_motor:PWMUDB:ltch_kill_reg\\R\ to \PWM_motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_motor:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_motor:PWMUDB:km_tc\ to zero
Aliasing \PWM_motor:PWMUDB:min_kill_reg\\R\ to \PWM_motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_motor:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_motor:PWMUDB:final_kill\ to tmpOE__opamp_m_net_0
Aliasing \PWM_motor:PWMUDB:dith_count_1\\R\ to \PWM_motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_motor:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_motor:PWMUDB:dith_count_0\\R\ to \PWM_motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_motor:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_motor:PWMUDB:status_6\ to zero
Aliasing \PWM_motor:PWMUDB:status_4\ to zero
Aliasing \PWM_motor:PWMUDB:cmp2\ to zero
Aliasing \PWM_motor:PWMUDB:cmp1_status_reg\\R\ to \PWM_motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_motor:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_motor:PWMUDB:cmp2_status_reg\\R\ to \PWM_motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_motor:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_motor:PWMUDB:final_kill_reg\\R\ to \PWM_motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_motor:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_motor:PWMUDB:cs_addr_0\ to \PWM_motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_motor:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_motor:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__opamp_m_net_0
Aliasing tmpOE__isr_in_net_0 to tmpOE__opamp_m_net_0
Aliasing tmpOE__Pin_red_net_0 to tmpOE__opamp_m_net_0
Aliasing tmpOE__Pin_green_net_0 to tmpOE__opamp_m_net_0
Aliasing tmpOE__PWM_motor_out_net_0 to tmpOE__opamp_m_net_0
Aliasing \PWM_led:PWMUDB:prevCompare1\\D\ to \PWM_led:PWMUDB:pwm_temp\
Aliasing \PWM_led:PWMUDB:tc_i_reg\\D\ to \PWM_led:PWMUDB:status_2\
Aliasing \PWM_motor:PWMUDB:prevCompare1\\D\ to \PWM_motor:PWMUDB:pwm_temp\
Aliasing \PWM_motor:PWMUDB:tc_i_reg\\D\ to \PWM_motor:PWMUDB:status_2\
Removing Lhs of wire one[7] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire tmpOE__PWM_led_out_net_0[10] = tmpOE__opamp_m_net_0[1]
Removing Rhs of wire Net_381[11] = \PWM_led:PWMUDB:pwm_i_reg\[147]
Removing Lhs of wire \PWM_led:Net_68\[30] = Net_421[357]
Removing Lhs of wire \PWM_led:PWMUDB:ctrl_enable\[41] = \PWM_led:PWMUDB:control_7\[33]
Removing Lhs of wire \PWM_led:Net_180\[49] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:hwCapture\[52] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:hwEnable\[53] = \PWM_led:PWMUDB:control_7\[33]
Removing Lhs of wire \PWM_led:Net_178\[55] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:trig_out\[58] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_led:PWMUDB:runmode_enable\\R\[60] = zero[2]
Removing Lhs of wire \PWM_led:Net_186\[61] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:runmode_enable\\S\[62] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:final_enable\[63] = \PWM_led:PWMUDB:runmode_enable\[59]
Removing Lhs of wire \PWM_led:Net_179\[66] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_led:PWMUDB:ltch_kill_reg\\R\[68] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:ltch_kill_reg\\S\[69] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:km_tc\[70] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:min_kill_reg\\R\[71] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:min_kill_reg\\S\[72] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:final_kill\[75] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_led:PWMUDB:add_vi_vv_MODGEN_1_1\[78] = \PWM_led:PWMUDB:MODULE_1:g2:a0:s_1\[316]
Removing Lhs of wire \PWM_led:PWMUDB:add_vi_vv_MODGEN_1_0\[80] = \PWM_led:PWMUDB:MODULE_1:g2:a0:s_0\[317]
Removing Lhs of wire \PWM_led:PWMUDB:dith_count_1\\R\[81] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:dith_count_1\\S\[82] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:dith_count_0\\R\[83] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:dith_count_0\\S\[84] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:status_6\[87] = zero[2]
Removing Rhs of wire \PWM_led:PWMUDB:status_5\[88] = \PWM_led:PWMUDB:final_kill_reg\[102]
Removing Lhs of wire \PWM_led:PWMUDB:status_4\[89] = zero[2]
Removing Rhs of wire \PWM_led:PWMUDB:status_3\[90] = \PWM_led:PWMUDB:fifo_full\[109]
Removing Rhs of wire \PWM_led:PWMUDB:status_1\[92] = \PWM_led:PWMUDB:cmp2_status_reg\[101]
Removing Rhs of wire \PWM_led:PWMUDB:status_0\[93] = \PWM_led:PWMUDB:cmp1_status_reg\[100]
Removing Lhs of wire \PWM_led:PWMUDB:cmp2_status\[98] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:cmp2\[99] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:cmp1_status_reg\\R\[103] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:cmp1_status_reg\\S\[104] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:cmp2_status_reg\\R\[105] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:cmp2_status_reg\\S\[106] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:final_kill_reg\\R\[107] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:final_kill_reg\\S\[108] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:cs_addr_2\[110] = \PWM_led:PWMUDB:tc_i\[65]
Removing Lhs of wire \PWM_led:PWMUDB:cs_addr_1\[111] = \PWM_led:PWMUDB:runmode_enable\[59]
Removing Lhs of wire \PWM_led:PWMUDB:cs_addr_0\[112] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:compare1\[145] = \PWM_led:PWMUDB:cmp1_less\[116]
Removing Lhs of wire \PWM_led:PWMUDB:pwm1_i\[150] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:pwm2_i\[152] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:pwm_temp\[157] = \PWM_led:PWMUDB:cmp1\[96]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_23\[198] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_22\[199] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_21\[200] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_20\[201] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_19\[202] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_18\[203] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_17\[204] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_16\[205] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_15\[206] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_14\[207] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_13\[208] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_12\[209] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_11\[210] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_10\[211] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_9\[212] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_8\[213] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_7\[214] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_6\[215] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_5\[216] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_4\[217] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_3\[218] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_2\[219] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_1\[220] = \PWM_led:PWMUDB:MODIN1_1\[221]
Removing Lhs of wire \PWM_led:PWMUDB:MODIN1_1\[221] = \PWM_led:PWMUDB:dith_count_1\[77]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:a_0\[222] = \PWM_led:PWMUDB:MODIN1_0\[223]
Removing Lhs of wire \PWM_led:PWMUDB:MODIN1_0\[223] = \PWM_led:PWMUDB:dith_count_0\[79]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[355] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[356] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire tmpOE__opamp_p_net_0[364] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire tmpOE__opamp_out_net_0[370] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire tmpOE__ADC_in_net_0[377] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \ADC_2:Net_3107\[454] = zero[2]
Removing Lhs of wire \ADC_2:Net_3106\[455] = zero[2]
Removing Lhs of wire \ADC_2:Net_3105\[456] = zero[2]
Removing Lhs of wire \ADC_2:Net_3104\[457] = zero[2]
Removing Lhs of wire \ADC_2:Net_3103\[458] = zero[2]
Removing Lhs of wire \ADC_2:Net_17\[500] = \ADC_2:Net_1845\[385]
Removing Lhs of wire \ADC_2:Net_3207_1\[522] = zero[2]
Removing Lhs of wire \ADC_2:Net_3207_0\[523] = zero[2]
Removing Lhs of wire \ADC_2:Net_3235\[524] = zero[2]
Removing Lhs of wire \PWM_motor:Net_68\[595] = Net_421[357]
Removing Lhs of wire \PWM_motor:PWMUDB:ctrl_enable\[606] = \PWM_motor:PWMUDB:control_7\[598]
Removing Lhs of wire \PWM_motor:Net_180\[614] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:hwCapture\[617] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:hwEnable\[618] = \PWM_motor:PWMUDB:control_7\[598]
Removing Lhs of wire \PWM_motor:Net_178\[620] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:trig_out\[623] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_motor:PWMUDB:runmode_enable\\R\[625] = zero[2]
Removing Lhs of wire \PWM_motor:Net_186\[626] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:runmode_enable\\S\[627] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:final_enable\[628] = \PWM_motor:PWMUDB:runmode_enable\[624]
Removing Lhs of wire \PWM_motor:Net_179\[631] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_motor:PWMUDB:ltch_kill_reg\\R\[633] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:ltch_kill_reg\\S\[634] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:km_tc\[635] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:min_kill_reg\\R\[636] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:min_kill_reg\\S\[637] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:final_kill\[640] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_1\[643] = \PWM_motor:PWMUDB:MODULE_2:g2:a0:s_1\[882]
Removing Lhs of wire \PWM_motor:PWMUDB:add_vi_vv_MODGEN_2_0\[645] = \PWM_motor:PWMUDB:MODULE_2:g2:a0:s_0\[883]
Removing Lhs of wire \PWM_motor:PWMUDB:dith_count_1\\R\[646] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:dith_count_1\\S\[647] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:dith_count_0\\R\[648] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:dith_count_0\\S\[649] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:status_6\[652] = zero[2]
Removing Rhs of wire \PWM_motor:PWMUDB:status_5\[653] = \PWM_motor:PWMUDB:final_kill_reg\[667]
Removing Lhs of wire \PWM_motor:PWMUDB:status_4\[654] = zero[2]
Removing Rhs of wire \PWM_motor:PWMUDB:status_3\[655] = \PWM_motor:PWMUDB:fifo_full\[674]
Removing Rhs of wire \PWM_motor:PWMUDB:status_1\[657] = \PWM_motor:PWMUDB:cmp2_status_reg\[666]
Removing Rhs of wire \PWM_motor:PWMUDB:status_0\[658] = \PWM_motor:PWMUDB:cmp1_status_reg\[665]
Removing Lhs of wire \PWM_motor:PWMUDB:cmp2_status\[663] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:cmp2\[664] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:cmp1_status_reg\\R\[668] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:cmp1_status_reg\\S\[669] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:cmp2_status_reg\\R\[670] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:cmp2_status_reg\\S\[671] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:final_kill_reg\\R\[672] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:final_kill_reg\\S\[673] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:cs_addr_2\[675] = \PWM_motor:PWMUDB:tc_i\[630]
Removing Lhs of wire \PWM_motor:PWMUDB:cs_addr_1\[676] = \PWM_motor:PWMUDB:runmode_enable\[624]
Removing Lhs of wire \PWM_motor:PWMUDB:cs_addr_0\[677] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:compare1\[710] = \PWM_motor:PWMUDB:cmp1_less\[681]
Removing Lhs of wire \PWM_motor:PWMUDB:pwm1_i\[715] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:pwm2_i\[717] = zero[2]
Removing Rhs of wire Net_1976[720] = \PWM_motor:PWMUDB:pwm_i_reg\[712]
Removing Lhs of wire \PWM_motor:PWMUDB:pwm_temp\[723] = \PWM_motor:PWMUDB:cmp1\[661]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_23\[764] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_22\[765] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_21\[766] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_20\[767] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_19\[768] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_18\[769] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_17\[770] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_16\[771] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_15\[772] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_14\[773] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_13\[774] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_12\[775] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_11\[776] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_10\[777] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_9\[778] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_8\[779] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_7\[780] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_6\[781] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_5\[782] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_4\[783] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_3\[784] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_2\[785] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_1\[786] = \PWM_motor:PWMUDB:MODIN2_1\[787]
Removing Lhs of wire \PWM_motor:PWMUDB:MODIN2_1\[787] = \PWM_motor:PWMUDB:dith_count_1\[642]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:a_0\[788] = \PWM_motor:PWMUDB:MODIN2_0\[789]
Removing Lhs of wire \PWM_motor:PWMUDB:MODIN2_0\[789] = \PWM_motor:PWMUDB:dith_count_0\[644]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[921] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[922] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire tmpOE__isr_in_net_0[931] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire tmpOE__Pin_red_net_0[936] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire tmpOE__Pin_green_net_0[942] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire tmpOE__PWM_motor_out_net_0[948] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_led:PWMUDB:prevCapture\\D\[954] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:trig_last\\D\[955] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:prevCompare1\\D\[961] = \PWM_led:PWMUDB:cmp1\[96]
Removing Lhs of wire \PWM_led:PWMUDB:cmp1_status_reg\\D\[962] = \PWM_led:PWMUDB:cmp1_status\[97]
Removing Lhs of wire \PWM_led:PWMUDB:cmp2_status_reg\\D\[963] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:pwm_i_reg\\D\[965] = \PWM_led:PWMUDB:pwm_i\[148]
Removing Lhs of wire \PWM_led:PWMUDB:pwm1_i_reg\\D\[966] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:pwm2_i_reg\\D\[967] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:tc_i_reg\\D\[968] = \PWM_led:PWMUDB:status_2\[91]
Removing Lhs of wire \PWM_motor:PWMUDB:prevCapture\\D\[970] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:trig_last\\D\[971] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:prevCompare1\\D\[977] = \PWM_motor:PWMUDB:cmp1\[661]
Removing Lhs of wire \PWM_motor:PWMUDB:cmp1_status_reg\\D\[978] = \PWM_motor:PWMUDB:cmp1_status\[662]
Removing Lhs of wire \PWM_motor:PWMUDB:cmp2_status_reg\\D\[979] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:pwm_i_reg\\D\[981] = \PWM_motor:PWMUDB:pwm_i\[713]
Removing Lhs of wire \PWM_motor:PWMUDB:pwm1_i_reg\\D\[982] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:pwm2_i_reg\\D\[983] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:tc_i_reg\\D\[984] = \PWM_motor:PWMUDB:status_2\[656]

------------------------------------------------------
Aliased 0 equations, 184 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__opamp_m_net_0' (cost = 0):
tmpOE__opamp_m_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:cmp1\' (cost = 0):
\PWM_led:PWMUDB:cmp1\ <= (\PWM_led:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_led:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_led:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_led:PWMUDB:dith_count_1\ and \PWM_led:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:cmp1\' (cost = 0):
\PWM_motor:PWMUDB:cmp1\ <= (\PWM_motor:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_motor:PWMUDB:dith_count_1\ and \PWM_motor:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_led:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_led:PWMUDB:dith_count_0\ and \PWM_led:PWMUDB:dith_count_1\)
	OR (not \PWM_led:PWMUDB:dith_count_1\ and \PWM_led:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_motor:PWMUDB:dith_count_0\ and \PWM_motor:PWMUDB:dith_count_1\)
	OR (not \PWM_motor:PWMUDB:dith_count_1\ and \PWM_motor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 50 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_led:PWMUDB:final_capture\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_motor:PWMUDB:final_capture\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_led:PWMUDB:min_kill_reg\\D\ to tmpOE__opamp_m_net_0
Aliasing \PWM_led:PWMUDB:ltch_kill_reg\\D\ to tmpOE__opamp_m_net_0
Aliasing \PWM_led:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_motor:PWMUDB:min_kill_reg\\D\ to tmpOE__opamp_m_net_0
Aliasing \PWM_motor:PWMUDB:ltch_kill_reg\\D\ to tmpOE__opamp_m_net_0
Aliasing \PWM_motor:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_led:PWMUDB:final_capture\[114] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[326] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[336] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[346] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:final_capture\[679] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[892] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[902] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[912] = zero[2]
Removing Lhs of wire \PWM_led:PWMUDB:min_kill_reg\\D\[953] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_led:PWMUDB:runmode_enable\\D\[956] = \PWM_led:PWMUDB:control_7\[33]
Removing Lhs of wire \PWM_led:PWMUDB:ltch_kill_reg\\D\[958] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_led:PWMUDB:final_kill_reg\\D\[964] = zero[2]
Removing Lhs of wire \PWM_motor:PWMUDB:min_kill_reg\\D\[969] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_motor:PWMUDB:runmode_enable\\D\[972] = \PWM_motor:PWMUDB:control_7\[598]
Removing Lhs of wire \PWM_motor:PWMUDB:ltch_kill_reg\\D\[974] = tmpOE__opamp_m_net_0[1]
Removing Lhs of wire \PWM_motor:PWMUDB:final_kill_reg\\D\[980] = zero[2]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.562ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Wednesday, 18 May 2016 10:52:02
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\3. semester\E3PRJ3\Hardware\Sensor_til_tandhjul\sensor_tandhjul\Design01.cydsn\Design01.cyprj -d CY8C4245AXI-483 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_led:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_motor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_led:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_motor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_motor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_motor:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_motor:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_motor:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_motor:PWMUDB:pwm2_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_2_intClock'. Signal=\ADC_2:Net_1845_ff7\
    Digital Clock 0: Automatic-assigning  clock 'Clock_0'. Fanout=2, Signal=Net_421_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_led:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_motor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = opamp_m(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => opamp_m(0)__PA ,
            analog_term => Net_565 ,
            pad => opamp_m(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_led_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_led_out(0)__PA ,
            input => Net_381 ,
            pad => PWM_led_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = opamp_p(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => opamp_p(0)__PA ,
            analog_term => Net_276 ,
            pad => opamp_p(0)_PAD );
        Properties:
        {
        }

    Pin : Name = opamp_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => opamp_out(0)__PA ,
            analog_term => Net_810 ,
            pad => opamp_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADC_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_in(0)__PA ,
            analog_term => Net_994 ,
            pad => ADC_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = isr_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => isr_in(0)__PA ,
            fb => Net_1611 ,
            pad => isr_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_red(0)__PA ,
            pad => Pin_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_green(0)__PA ,
            pad => Pin_green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_motor_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_motor_out(0)__PA ,
            input => Net_1976 ,
            pad => PWM_motor_out(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_led:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led:PWMUDB:runmode_enable\ * \PWM_led:PWMUDB:tc_i\
        );
        Output = \PWM_led:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_motor:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_motor:PWMUDB:runmode_enable\ * \PWM_motor:PWMUDB:tc_i\
        );
        Output = \PWM_motor:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_led:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led:PWMUDB:control_7\
        );
        Output = \PWM_led:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_led:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led:PWMUDB:cmp1_less\
        );
        Output = \PWM_led:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_led:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led:PWMUDB:prevCompare1\ * \PWM_led:PWMUDB:cmp1_less\
        );
        Output = \PWM_led:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_381, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led:PWMUDB:runmode_enable\ * \PWM_led:PWMUDB:cmp1_less\
        );
        Output = Net_381 (fanout=1)

    MacroCell: Name=\PWM_motor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_motor:PWMUDB:control_7\
        );
        Output = \PWM_motor:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_motor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_motor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_motor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_motor:PWMUDB:prevCompare1\ * \PWM_motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_motor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1976, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_motor:PWMUDB:runmode_enable\ * 
              \PWM_motor:PWMUDB:cmp1_less\
        );
        Output = Net_1976 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_led:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_421_digital ,
            cs_addr_2 => \PWM_led:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_led:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_led:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_led:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_led:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_motor:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_421_digital ,
            cs_addr_2 => \PWM_motor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_motor:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_motor:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_motor:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_motor:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_led:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_421_digital ,
            status_3 => \PWM_led:PWMUDB:status_3\ ,
            status_2 => \PWM_led:PWMUDB:status_2\ ,
            status_0 => \PWM_led:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_motor:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_421_digital ,
            status_3 => \PWM_motor:PWMUDB:status_3\ ,
            status_2 => \PWM_motor:PWMUDB:status_2\ ,
            status_0 => \PWM_motor:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_led:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_421_digital ,
            control_7 => \PWM_led:PWMUDB:control_7\ ,
            control_6 => \PWM_led:PWMUDB:control_6\ ,
            control_5 => \PWM_led:PWMUDB:control_5\ ,
            control_4 => \PWM_led:PWMUDB:control_4\ ,
            control_3 => \PWM_led:PWMUDB:control_3\ ,
            control_2 => \PWM_led:PWMUDB:control_2\ ,
            control_1 => \PWM_led:PWMUDB:control_1\ ,
            control_0 => \PWM_led:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_motor:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_421_digital ,
            control_7 => \PWM_motor:PWMUDB:control_7\ ,
            control_6 => \PWM_motor:PWMUDB:control_6\ ,
            control_5 => \PWM_motor:PWMUDB:control_5\ ,
            control_4 => \PWM_motor:PWMUDB:control_4\ ,
            control_3 => \PWM_motor:PWMUDB:control_3\ ,
            control_2 => \PWM_motor:PWMUDB:control_2\ ,
            control_1 => \PWM_motor:PWMUDB:control_1\ ,
            control_0 => \PWM_motor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_2:IRQ\
        PORT MAP (
            interrupt => \ADC_2:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Shoot
        PORT MAP (
            interrupt => Net_1611 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   11 :   25 :   36 : 30.56 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   10 :   22 :   32 : 31.25 %
  Unique P-terms              :   10 :   54 :   64 : 15.63 %
  Total P-terms               :   10 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    1 :    1 :    2 : 50.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.052ms
Tech mapping phase: Elapsed time ==> 0s.106ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1430165s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.321ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0026617 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_276 {
    p1_5
    CTB0_A13
    CTB0_oa1_vplus
  }
  Net: Net_565 {
    p1_4
    CTB0_A22
    CTB0_oa1_vminus
  }
  Net: Net_810 {
    p1_3
  }
  Net: Net_994 {
    p2_6
    SARMUX0_sw6
    sarmux_vplus
  }
  Net: \ADC_2:Net_3113\ {
  }
  Net: \ADC_2:mux_bus_minus_0\ {
  }
  Net: \ADC_2:mux_bus_minus_1\ {
  }
  Net: \ADC_2:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p1_5                                             -> Net_276
  CTB0_A13                                         -> Net_276
  CTB0_oa1_vplus                                   -> Net_276
  p1_4                                             -> Net_565
  CTB0_A22                                         -> Net_565
  CTB0_oa1_vminus                                  -> Net_565
  p1_3                                             -> Net_810
  p2_6                                             -> Net_994
  SARMUX0_sw6                                      -> Net_994
  sarmux_vplus                                     -> Net_994
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 50, final cost is 50 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       5.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_motor:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_motor:PWMUDB:runmode_enable\ * \PWM_motor:PWMUDB:tc_i\
        );
        Output = \PWM_motor:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_motor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_motor:PWMUDB:control_7\
        );
        Output = \PWM_motor:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1976, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_motor:PWMUDB:runmode_enable\ * 
              \PWM_motor:PWMUDB:cmp1_less\
        );
        Output = Net_1976 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_motor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_motor:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_motor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_motor:PWMUDB:prevCompare1\ * \PWM_motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_motor:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_motor:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_421_digital ,
        cs_addr_2 => \PWM_motor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_motor:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_motor:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_motor:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_motor:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_motor:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_421_digital ,
        status_3 => \PWM_motor:PWMUDB:status_3\ ,
        status_2 => \PWM_motor:PWMUDB:status_2\ ,
        status_0 => \PWM_motor:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_motor:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_421_digital ,
        control_7 => \PWM_motor:PWMUDB:control_7\ ,
        control_6 => \PWM_motor:PWMUDB:control_6\ ,
        control_5 => \PWM_motor:PWMUDB:control_5\ ,
        control_4 => \PWM_motor:PWMUDB:control_4\ ,
        control_3 => \PWM_motor:PWMUDB:control_3\ ,
        control_2 => \PWM_motor:PWMUDB:control_2\ ,
        control_1 => \PWM_motor:PWMUDB:control_1\ ,
        control_0 => \PWM_motor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_led:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led:PWMUDB:runmode_enable\ * \PWM_led:PWMUDB:tc_i\
        );
        Output = \PWM_led:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_led:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led:PWMUDB:control_7\
        );
        Output = \PWM_led:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_381, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led:PWMUDB:runmode_enable\ * \PWM_led:PWMUDB:cmp1_less\
        );
        Output = Net_381 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_led:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led:PWMUDB:cmp1_less\
        );
        Output = \PWM_led:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_led:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_421_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led:PWMUDB:prevCompare1\ * \PWM_led:PWMUDB:cmp1_less\
        );
        Output = \PWM_led:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_led:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_421_digital ,
        cs_addr_2 => \PWM_led:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_led:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_led:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_led:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_led:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_led:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_421_digital ,
        status_3 => \PWM_led:PWMUDB:status_3\ ,
        status_2 => \PWM_led:PWMUDB:status_2\ ,
        status_0 => \PWM_led:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_led:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_421_digital ,
        control_7 => \PWM_led:PWMUDB:control_7\ ,
        control_6 => \PWM_led:PWMUDB:control_6\ ,
        control_5 => \PWM_led:PWMUDB:control_5\ ,
        control_4 => \PWM_led:PWMUDB:control_4\ ,
        control_3 => \PWM_led:PWMUDB:control_3\ ,
        control_2 => \PWM_led:PWMUDB:control_2\ ,
        control_1 => \PWM_led:PWMUDB:control_1\ ,
        control_0 => \PWM_led:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_Shoot
        PORT MAP (
            interrupt => Net_1611 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_2:IRQ\
        PORT MAP (
            interrupt => \ADC_2:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_led_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_led_out(0)__PA ,
        input => Net_381 ,
        pad => PWM_led_out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PWM_motor_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_motor_out(0)__PA ,
        input => Net_1976 ,
        pad => PWM_motor_out(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_green(0)__PA ,
        pad => Pin_green(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=3]: 
Pin : Name = opamp_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => opamp_out(0)__PA ,
        analog_term => Net_810 ,
        pad => opamp_out(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = opamp_m(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => opamp_m(0)__PA ,
        analog_term => Net_565 ,
        pad => opamp_m(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = opamp_p(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => opamp_p(0)__PA ,
        analog_term => Net_276 ,
        pad => opamp_p(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_red(0)__PA ,
        pad => Pin_red(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = ADC_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_in(0)__PA ,
        analog_term => Net_994 ,
        pad => ADC_in(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = isr_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => isr_in(0)__PA ,
        fb => Net_1611 ,
        pad => isr_in(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \ADC_2:Net_1845_ff7\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: 
    PSoC4 Comparator/Opamp @ F(OA,1): 
    p4abufcell: Name =\Opamp_1:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_276 ,
            vminus => Net_565 ,
            vout1 => \Opamp_1:Net_18\ ,
            vout10 => Net_810 ,
            ctb_dsi_comp => \Opamp_1:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_2:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_994 ,
            vminus => \ADC_2:mux_bus_minus_0\ ,
            vref => \ADC_2:Net_3113\ ,
            ext_vref => \ADC_2:Net_3225\ ,
            clock => \ADC_2:Net_1845_ff7\ ,
            sample_done => Net_1016 ,
            chan_id_valid => \ADC_2:Net_3108\ ,
            chan_id_3 => \ADC_2:Net_3109_3\ ,
            chan_id_2 => \ADC_2:Net_3109_2\ ,
            chan_id_1 => \ADC_2:Net_3109_1\ ,
            chan_id_0 => \ADC_2:Net_3109_0\ ,
            data_valid => \ADC_2:Net_3110\ ,
            data_11 => \ADC_2:Net_3111_11\ ,
            data_10 => \ADC_2:Net_3111_10\ ,
            data_9 => \ADC_2:Net_3111_9\ ,
            data_8 => \ADC_2:Net_3111_8\ ,
            data_7 => \ADC_2:Net_3111_7\ ,
            data_6 => \ADC_2:Net_3111_6\ ,
            data_5 => \ADC_2:Net_3111_5\ ,
            data_4 => \ADC_2:Net_3111_4\ ,
            data_3 => \ADC_2:Net_3111_3\ ,
            data_2 => \ADC_2:Net_3111_2\ ,
            data_1 => \ADC_2:Net_3111_1\ ,
            data_0 => \ADC_2:Net_3111_0\ ,
            eos_intr => Net_1017 ,
            irq => \ADC_2:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_421_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   0 |   0 |     * |      NONE |         CMOS_OUT |   PWM_led_out(0) | In(Net_381)
     |   1 |     * |      NONE |         CMOS_OUT | PWM_motor_out(0) | In(Net_1976)
     |   2 |     * |      NONE |         CMOS_OUT |     Pin_green(0) | 
-----+-----+-------+-----------+------------------+------------------+----------------
   1 |   3 |     * |      NONE |      HI_Z_ANALOG |     opamp_out(0) | Analog(Net_810)
     |   4 |     * |      NONE |      HI_Z_ANALOG |       opamp_m(0) | Analog(Net_565)
     |   5 |     * |      NONE |      HI_Z_ANALOG |       opamp_p(0) | Analog(Net_276)
     |   6 |     * |      NONE |         CMOS_OUT |       Pin_red(0) | 
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   6 |     * |      NONE |      HI_Z_ANALOG |        ADC_in(0) | Analog(Net_994)
-----+-----+-------+-----------+------------------+------------------+----------------
   3 |   6 |     * |      NONE |     HI_Z_DIGITAL |        isr_in(0) | FB(Net_1611)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.563ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.648ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.274ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.259ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.531ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.576ms
API generation phase: Elapsed time ==> 1s.286ms
Dependency generation phase: Elapsed time ==> 0s.038ms
Cleanup phase: Elapsed time ==> 0s.004ms
