/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_thd_core_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 3/29/12 3:19p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Mar 29 14:38:30 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3472/rdb/a0/bchp_thd_core_1.h $
 * 
 * Hydra_Software_Devel/1   3/29/12 3:19p farshidf
 * SW3461-1: add 3472 header files
 *
 ***************************************************************************/

#ifndef BCHP_THD_CORE_1_H__
#define BCHP_THD_CORE_1_H__

/***************************************************************************
 *THD_CORE_1 - THD Core Registers 1
 ***************************************************************************/
#define BCHP_THD_CORE_1_REVID                    0x00130000 /* Revision ID */
#define BCHP_THD_CORE_1_GLB                      0x00130004 /* Global */
#define BCHP_THD_CORE_1_CLK                      0x00130008 /* Clock Control */
#define BCHP_THD_CORE_1_RST                      0x0013000c /* Reset Control */
#define BCHP_THD_CORE_1_RST2                     0x00130010 /* Reset2 Control */
#define BCHP_THD_CORE_1_FRZ                      0x00130014 /* Freeze Control */
#define BCHP_THD_CORE_1_BYP                      0x00130018 /* Bypass Control */
#define BCHP_THD_CORE_1_TP                       0x0013001c /* Testport Control */
#define BCHP_THD_CORE_1_TP_FE                    0x00130020 /* FE Testport Control */
#define BCHP_THD_CORE_1_TP_FW                    0x00130024 /* FW Testport Control */
#define BCHP_THD_CORE_1_TP_FW_SIG                0x00130028 /* FW Testport Signature */
#define BCHP_THD_CORE_1_TP_BE                    0x0013002c /* BE Testport Control */
#define BCHP_THD_CORE_1_TP_FEC                   0x00130030 /* FEC Testport Control */
#define BCHP_THD_CORE_1_BE_SA                    0x00130034 /* BE Signature Analyzer */
#define BCHP_THD_CORE_1_FSCNT                    0x00130038 /* Sample Rate Counter */
#define BCHP_THD_CORE_1_FSCNT2                   0x0013003c /* Sample Rate Counter 2 */
#define BCHP_THD_CORE_1_FSCNT3                   0x00130040 /* Sample Rate Counter 3 */
#define BCHP_THD_CORE_1_FBCNT                    0x00130044 /* Bin Rate Counter */
#define BCHP_THD_CORE_1_FBCNT2                   0x00130048 /* Bin Rate Counter 2 */
#define BCHP_THD_CORE_1_FBCNT3                   0x0013004c /* Bin Rate Counter 3 */
#define BCHP_THD_CORE_1_STATUS                   0x00130050 /* Real-Time Status */
#define BCHP_THD_CORE_1_INTR_STATUS              0x00130054 /* Interrupt Status */
#define BCHP_THD_CORE_1_INTR_STATUS_CLR          0x00130058 /* Interrupt Status Clear */
#define BCHP_THD_CORE_1_STATUSB                  0x0013005c /* Real-Time Status B */
#define BCHP_THD_CORE_1_INTR_STATUSB             0x00130060 /* Interrupt Status B */
#define BCHP_THD_CORE_1_INTR_STATUSB_CLR         0x00130064 /* Interrupt Status B Clear */
#define BCHP_THD_CORE_1_STATUS2                  0x00130068 /* Real-Time Status 2 */
#define BCHP_THD_CORE_1_INTR_STATUS2             0x0013006c /* Interrupt Status 2 */
#define BCHP_THD_CORE_1_INTR_STATUS2_CLR         0x00130070 /* Interrupt Status 2 Clear */
#define BCHP_THD_CORE_1_STATUS3                  0x00130074 /* Real-Time Status 3 */
#define BCHP_THD_CORE_1_INTR_STATUS3             0x00130078 /* Interrupt Status 3 */
#define BCHP_THD_CORE_1_INTR_STATUS3_CLR         0x0013007c /* Interrupt Status 3 Clear */
#define BCHP_THD_CORE_1_FE                       0x00130080 /* Front End Control */
#define BCHP_THD_CORE_1_TIMEKEEPER               0x00130084 /* Internal Timekeeper */
#define BCHP_THD_CORE_1_IMPE                     0x00130088 /* Impulse Erasure Control */
#define BCHP_THD_CORE_1_IMPE_ERASURE             0x0013008c /* Impulse Erasure Values */
#define BCHP_THD_CORE_1_IMPE_INST_THR            0x00130090 /* Impulse Erasure Instantaneous Threshold */
#define BCHP_THD_CORE_1_IMPE_MA_THR              0x00130094 /* Impulse Erasure Moving Average Threshold */
#define BCHP_THD_CORE_1_IMPE_ERASE_CNT           0x00130098 /* Impulse Erasure Count */
#define BCHP_THD_CORE_1_CL                       0x0013009c /* Carrier Loop Control */
#define BCHP_THD_CORE_1_CL_FCW                   0x001300a0 /* Carrier Loop Frequency Control Word */
#define BCHP_THD_CORE_1_CL_COEF                  0x001300a4 /* Carrier Loop Coefficients */
#define BCHP_THD_CORE_1_CL_FEST                  0x001300a8 /* Carrier Loop Fractional Estimates */
#define BCHP_THD_CORE_1_CL_IEST                  0x001300ac /* Carrier Loop Integer Estimate */
#define BCHP_THD_CORE_1_CL_INT                   0x001300b0 /* Carrier Loop Integrator */
#define BCHP_THD_CORE_1_CL_FILT                  0x001300b4 /* Carrier Loop Filter Output */
#define BCHP_THD_CORE_1_CL_PA                    0x001300b8 /* Carrier Loop Phase Accumulator */
#define BCHP_THD_CORE_1_TL_FCW                   0x001300bc /* Timing Loop Frequency Control Word */
#define BCHP_THD_CORE_1_TL_COEF                  0x001300c0 /* Timing Loop Coefficients */
#define BCHP_THD_CORE_1_TL_EST                   0x001300c4 /* Timing Loop Estimate */
#define BCHP_THD_CORE_1_TL_INT                   0x001300c8 /* Timing Loop Integrator */
#define BCHP_THD_CORE_1_TL_FILT                  0x001300cc /* Timing Loop Filter Output */
#define BCHP_THD_CORE_1_TL_NCO                   0x001300d0 /* Timing Loop NCO */
#define BCHP_THD_CORE_1_FW                       0x001300d4 /* FFT Window Control */
#define BCHP_THD_CORE_1_FW_SEARCH                0x001300d8 /* FFT Window Peak Search Control */
#define BCHP_THD_CORE_1_FW_MISC                  0x001300dc /* FFT Window Miscellaneous Control */
#define BCHP_THD_CORE_1_FW_MC                    0x001300e0 /* FFT Window Maximum Correlation Control */
#define BCHP_THD_CORE_1_FW_OFFSET                0x001300e4 /* FFT Window Offset */
#define BCHP_THD_CORE_1_FW_LOOP_UPDATE           0x001300e8 /* FFT Window Loop Update */
#define BCHP_THD_CORE_1_FW_ND                    0x001300ec /* FFT Window Auto N&D Search Control */
#define BCHP_THD_CORE_1_FW_ND_N                  0x001300f0 /* FFT Window Auto N Search Order */
#define BCHP_THD_CORE_1_FW_ND_D                  0x001300f4 /* FFT Window Auto D Search Order */
#define BCHP_THD_CORE_1_FW_WIN                   0x001300f8 /* FFT Window Time-Domain Windowing Control */
#define BCHP_THD_CORE_1_FW_WIN_LENGTH            0x001300fc /* FFT Window Time-Domain Windowing Length */
#define BCHP_THD_CORE_1_FW_SPAN                  0x00130100 /* FFT Window Channel Span */
#define BCHP_THD_CORE_1_FW_SPAN_INDEX            0x00130104 /* FFT Window Channel Span Index */
#define BCHP_THD_CORE_1_FW_SLIP                  0x00130108 /* FFT Window Slip */
#define BCHP_THD_CORE_1_FW_CORR                  0x0013010c /* FFT Window Correlation */
#define BCHP_THD_CORE_1_FW_CORR_INDEX            0x00130110 /* FFT Window Correlation Index */
#define BCHP_THD_CORE_1_FW_CORR_MIN              0x00130114 /* FFT Window Minimum Correlation */
#define BCHP_THD_CORE_1_FW_CORR_MIN_INDEX        0x00130118 /* FFT Window Minimum Correlation Index */
#define BCHP_THD_CORE_1_FW_ABS_MIN_INDEX         0x0013011c /* FFT Window Absolute Minimum Correlation Index */
#define BCHP_THD_CORE_1_FW_CORR_MAX              0x00130120 /* FFT Window Maximum Correlation */
#define BCHP_THD_CORE_1_DAGC                     0x00130124 /* Digital AGC2 Loop Control */
#define BCHP_THD_CORE_1_DAGC_FILT                0x00130128 /* Digital AGC2 Loop Filter Output */
#define BCHP_THD_CORE_1_DAGC_UPDATE              0x0013012c /* Digital AGC2 Loop Update Control */
#define BCHP_THD_CORE_1_NOTCH_WIDTH              0x00130130 /* Notch Width */
#define BCHP_THD_CORE_1_NOTCH_DEPTH              0x00130134 /* Notch Depth */
#define BCHP_THD_CORE_1_NOTCH0_FCW               0x00130138 /* Notch0 Frequency Control Word */
#define BCHP_THD_CORE_1_NOTCH1_FCW               0x0013013c /* Notch1 Frequency Control Word */
#define BCHP_THD_CORE_1_NOTCH2_FCW               0x00130140 /* Notch2 Frequency Control Word */
#define BCHP_THD_CORE_1_NOTCH3_FCW               0x00130144 /* Notch3 Frequency Control Word */
#define BCHP_THD_CORE_1_NOTCH4_FCW               0x00130148 /* Notch4 Frequency Control Word */
#define BCHP_THD_CORE_1_NOTCH5_FCW               0x0013014c /* Notch5 Frequency Control Word */
#define BCHP_THD_CORE_1_NOTCH0M_INT              0x00130150 /* Notch0M Integrator */
#define BCHP_THD_CORE_1_NOTCH0_INT               0x00130154 /* Notch0 Integrator */
#define BCHP_THD_CORE_1_NOTCH1_INT               0x00130158 /* Notch1 Integrator */
#define BCHP_THD_CORE_1_NOTCH2_INT               0x0013015c /* Notch2 Integrator */
#define BCHP_THD_CORE_1_NOTCH3_INT               0x00130160 /* Notch3 Integrator */
#define BCHP_THD_CORE_1_NOTCH4_INT               0x00130164 /* Notch4 Integrator */
#define BCHP_THD_CORE_1_NOTCH_SWP1               0x00130168 /* Notch Sweep Control 1 */
#define BCHP_THD_CORE_1_NOTCH_SWP2               0x0013016c /* Notch Sweep Control 2 */
#define BCHP_THD_CORE_1_NOTCH_SWP3               0x00130170 /* Notch Sweep Control 3 */
#define BCHP_THD_CORE_1_NOTCH_SWP4               0x00130174 /* Notch Sweep Control 4 */
#define BCHP_THD_CORE_1_NOTCH_SWP5               0x00130178 /* Notch Sweep Control 5 */
#define BCHP_THD_CORE_1_NOTCH_SWP6               0x0013017c /* Notch Sweep Control 6 */
#define BCHP_THD_CORE_1_NOTCH_STATUS1            0x00130180 /* Notch Sweep Status 1 */
#define BCHP_THD_CORE_1_NOTCH_STATUS2            0x00130184 /* Notch Sweep Status 2 */
#define BCHP_THD_CORE_1_NOTCH_STATUS3            0x00130188 /* Notch Sweep Status 3 */
#define BCHP_THD_CORE_1_NOTCH_STATUS4            0x0013018c /* Notch Sweep Status 4 */
#define BCHP_THD_CORE_1_NOTCH_STATUS5            0x00130190 /* Notch Sweep Status 5 */
#define BCHP_THD_CORE_1_NOTCH_STATUS6            0x00130194 /* Notch Sweep Status 6 */
#define BCHP_THD_CORE_1_NOTCH_STATUS7            0x00130198 /* Notch Sweep Status 7 */
#define BCHP_THD_CORE_1_NOTCH_STATUS8            0x0013019c /* Notch Sweep Status 8 */
#define BCHP_THD_CORE_1_NOTCH_STATUS9            0x001301a0 /* Notch Sweep Status 9 */
#define BCHP_THD_CORE_1_CP                       0x001301a4 /* Continuous Pilot Control */
#define BCHP_THD_CORE_1_CP2                      0x001301a8 /* Continuous Pilot Control */
#define BCHP_THD_CORE_1_CP_CGE                   0x001301ac /* Continuous Pilot Common Gain Estimate */
#define BCHP_THD_CORE_1_CP_ICE0                  0x001301b0 /* ICE Peak0 (Read will unfreeze all CP_ICE registers) */
#define BCHP_THD_CORE_1_CP_ICE1                  0x001301b4 /* ICE Peak1 (Read will freeze all CP_ICE registers) */
#define BCHP_THD_CORE_1_CP_ICE2                  0x001301b8 /* ICE Peak2 (Read will freeze all CP_ICE registers) */
#define BCHP_THD_CORE_1_CP_ICE3                  0x001301bc /* ICE Peak3 (Read will freeze all CP_ICE registers) */
#define BCHP_THD_CORE_1_CP_ICE4                  0x001301c0 /* ICE Peak4 (Read will freeze all CP_ICE registers) */
#define BCHP_THD_CORE_1_CP_ICE5                  0x001301c4 /* ICE Peak5 (Read will freeze all CP_ICE registers) */
#define BCHP_THD_CORE_1_CP_CPE                   0x001301c8 /* Continuous Pilot Common Phase Estimate */
#define BCHP_THD_CORE_1_CP_CE_MAG                0x001301cc /* Continuous Pilot Channel Estimate Magnitude */
#define BCHP_THD_CORE_1_CP_BAD                   0x001301d0 /* Continuous Pilot Bad Pilot Control */
#define BCHP_THD_CORE_1_CP_BAD_ADDR              0x001301d4 /* Continuous Pilot Bad Pilot Address */
#define BCHP_THD_CORE_1_CP_BAD_DATA              0x001301d8 /* Continuous Pilot Bad PIlot Data */
#define BCHP_THD_CORE_1_CE                       0x001301dc /* Channel Estimator Control */
#define BCHP_THD_CORE_1_CE_TCOEF01               0x001301e0 /* Channel Estimator Time Interpolator Coefficients 0,1 */
#define BCHP_THD_CORE_1_CE_TCOEF23               0x001301e4 /* Channel Estimator Time Interpolator Coefficients 2,3 */
#define BCHP_THD_CORE_1_CE_TCOEF45               0x001301e8 /* Channel Estimator Time Interpolator Coefficients 4,5 */
#define BCHP_THD_CORE_1_CE_TCOEF67               0x001301ec /* Channel Estimator Time Interpolator Coefficients 6,7 */
#define BCHP_THD_CORE_1_CE_TCOEF89               0x001301f0 /* Channel Estimator Time Interpolator Coefficients 8,9 */
#define BCHP_THD_CORE_1_CE_TCOEF1011             0x001301f4 /* Channel Estimator Time Interpolator Coefficients 10,11 */
#define BCHP_THD_CORE_1_CE_TCOEF1213             0x001301f8 /* Channel Estimator Time Interpolator Coefficients 12,13 */
#define BCHP_THD_CORE_1_CE_TCOEF14               0x001301fc /* Channel Estimator Time Interpolator Coefficient 14 */
#define BCHP_THD_CORE_1_CE_LMS                   0x00130200 /* Channel Estimator Interpolator LMS Control */
#define BCHP_THD_CORE_1_FI                       0x00130204 /* Frequency Interpolator Control */
#define BCHP_THD_CORE_1_FI_ADDR                  0x00130208 /* Frequency Interpolator Coefficient Address */
#define BCHP_THD_CORE_1_FI_COEF                  0x0013020c /* Frequency Interpolator Coefficient Value */
#define BCHP_THD_CORE_1_ICI                      0x00130210 /* ICI Canceller Control */
#define BCHP_THD_CORE_1_ICI_H1_POWER             0x00130214 /* ICI Canceller Maximum H1 Power */
#define BCHP_THD_CORE_1_ICI_H1_INDEX             0x00130218 /* ICI Canceller Maximum H1 Index */
#define BCHP_THD_CORE_1_EQ                       0x0013021c /* Equalizer Control */
#define BCHP_THD_CORE_1_EQ2                      0x00130220 /* Equalizer Control */
#define BCHP_THD_CORE_1_EQ_SNR_CTL               0x00130224 /* Equalizer SNR Control */
#define BCHP_THD_CORE_1_EQ_SNR                   0x00130228 /* Equalizer SNR */
#define BCHP_THD_CORE_1_EQ_SNRP                  0x0013022c /* Equalizer Pilot SNR */
#define BCHP_THD_CORE_1_CE_RECORD_CFG            0x00130230 /* Channel Estimate Recording Config */
#define BCHP_THD_CORE_1_CE_READ_INDEX            0x00130234 /* Channel Estimate Index */
#define BCHP_THD_CORE_1_CE_READ_DATA             0x00130238 /* Channel Estimate Data */
#define BCHP_THD_CORE_1_SOFT_READ_CFG            0x0013023c /* Equalizer Soft Decision Config */
#define BCHP_THD_CORE_1_SOFT_READ_INDEX          0x00130240 /* Equalizer Soft Decision Index */
#define BCHP_THD_CORE_1_SOFT_READ_DATA           0x00130244 /* Equalizer Soft Decision Data */
#define BCHP_THD_CORE_1_TPS                      0x00130248 /* TPS */
#define BCHP_THD_CORE_1_TPS_CELL_ID              0x0013024c /* TPS Cell Identifier */
#define BCHP_THD_CORE_1_TPS_MISC                 0x00130250 /* TPS Miscellaneous */
#define BCHP_THD_CORE_1_TPS_OV                   0x00130254 /* TPS Override */
#define BCHP_THD_CORE_1_TPS_CELL_ID_OV           0x00130258 /* TPS Cell ID Override */
#define BCHP_THD_CORE_1_TPS_SYNC                 0x0013025c /* TPS Sync Acquisition and Retention */
#define BCHP_THD_CORE_1_TPS_STATUS               0x00130260 /* TPS Status */
#define BCHP_THD_CORE_1_TPS_MASK                 0x00130264 /* TPS Mask */
#define BCHP_THD_CORE_1_TPS_FAST                 0x00130268 /* TPS Fast Synchronization */
#define BCHP_THD_CORE_1_TPS_EXT_TIME             0x0013026c /* TPS External Time */
#define BCHP_THD_CORE_1_TPS_INT_TIME             0x00130270 /* TPS Internal Time */
#define BCHP_THD_CORE_1_TPS_PARITY_01            0x00130274 /* TPS Parity Bits for Frames 0 and 1 */
#define BCHP_THD_CORE_1_TPS_PARITY_23            0x00130278 /* TPS Parity Bits for Frames 2 and 3 */
#define BCHP_THD_CORE_1_BCH_NBERC                0x0013027c /* BCH Clean Block Counter */
#define BCHP_THD_CORE_1_BCH_CBERC                0x00130280 /* BCH Corrected Block Counter */
#define BCHP_THD_CORE_1_BCH_UBERC                0x00130284 /* BCH Uncorrectable Block Counter */
#define BCHP_THD_CORE_1_FEC                      0x00130288 /* FEC Control */
#define BCHP_THD_CORE_1_FEC_SYNC                 0x0013028c /* FEC Sync Acquisition and Retention */
#define BCHP_THD_CORE_1_FEC_STATUS               0x00130290 /* FEC Status */
#define BCHP_THD_CORE_1_FEC_SA                   0x00130294 /* FEC Signature Analyzer */
#define BCHP_THD_CORE_1_VIT                      0x00130298 /* Viterbi Control */
#define BCHP_THD_CORE_1_VIT_OVS                  0x0013029c /* Viterbi Status Overwrite */
#define BCHP_THD_CORE_1_VIT_THR0                 0x001302a0 /* Viterbi Sync Error Threshold for Rate-1/2 */
#define BCHP_THD_CORE_1_VIT_THR1                 0x001302a4 /* Viterbi Sync Error Threshold for Rate-2/3 */
#define BCHP_THD_CORE_1_VIT_THR2                 0x001302a8 /* Viterbi Sync Error Threshold for Rate-3/4 */
#define BCHP_THD_CORE_1_VIT_THR3                 0x001302ac /* Viterbi Sync Error Threshold for Rate-5/6 */
#define BCHP_THD_CORE_1_VIT_THR4                 0x001302b0 /* Viterbi Sync Error Threshold for Rate-6/7 */
#define BCHP_THD_CORE_1_VIT_THR5                 0x001302b4 /* Viterbi Sync Error Threshold for Rate-7/8 */
#define BCHP_THD_CORE_1_VIT_INT                  0x001302b8 /* Viterbi Sync Integration Period */
#define BCHP_THD_CORE_1_VIT_CNT                  0x001302bc /* Viterbi Sync Integration Counter */
#define BCHP_THD_CORE_1_VIT_RCNT                 0x001302c0 /* Viterbi Re-encoder Counter */
#define BCHP_THD_CORE_1_VIT_RERR                 0x001302c4 /* Viterbi Re-encoder Error */
#define BCHP_THD_CORE_1_VIT_STATUS               0x001302c8 /* Viterbi Status */
#define BCHP_THD_CORE_1_VIT_STC                  0x001302cc /* Viterbi State Change Counter */
#define BCHP_THD_CORE_1_RS_CERC                  0x001302d0 /* RS Corrected Bit Counter */
#define BCHP_THD_CORE_1_RS_NBERC                 0x001302d4 /* RS Clean Block Counter */
#define BCHP_THD_CORE_1_RS_CBERC                 0x001302d8 /* RS Corrected Block Counter */
#define BCHP_THD_CORE_1_RS_UBERC                 0x001302dc /* RS Uncorrectable Block Counter */
#define BCHP_THD_CORE_1_RS_CERC_B                0x001302e0 /* RS Corrected Bit Counter - ISDB-T Layer B */
#define BCHP_THD_CORE_1_RS_NBERC_B               0x001302e4 /* RS Clean Block Counter - ISDB-T Layer B */
#define BCHP_THD_CORE_1_RS_CBERC_B               0x001302e8 /* RS Corrected Block Counter - ISDB-T Layer B */
#define BCHP_THD_CORE_1_RS_UBERC_B               0x001302ec /* RS Uncorrectable Block Counter - ISDB-T Layer B */
#define BCHP_THD_CORE_1_RS_CERC_C                0x001302f0 /* RS Corrected Bit Counter - ISDB-T Layer C */
#define BCHP_THD_CORE_1_RS_NBERC_C               0x001302f4 /* RS Clean Block Counter - ISDB-T Layer C */
#define BCHP_THD_CORE_1_RS_CBERC_C               0x001302f8 /* RS Corrected Block Counter - ISDB-T Layer C */
#define BCHP_THD_CORE_1_RS_UBERC_C               0x001302fc /* RS Uncorrectable Block Counter - ISDB-T Layer C */
#define BCHP_THD_CORE_1_RS_SYNC_CTRL             0x00130300 /* RS Sync Control */
#define BCHP_THD_CORE_1_RS_SYNC_CTRL_B           0x00130304 /* RS Sync Control - ISDB-T Layer B */
#define BCHP_THD_CORE_1_RS_SYNC_CTRL_C           0x00130308 /* RS Sync Control - ISDB-T Layer C */
#define BCHP_THD_CORE_1_RS_AC_CTRL               0x0013030c /* RS Acquisition Control */
#define BCHP_THD_CORE_1_RS_RT_CTRL               0x00130310 /* RS Retention Control */
#define BCHP_THD_CORE_1_RS_AC_CTRL_B             0x00130314 /* RS Acquisition Control - ISDB-T Layer B */
#define BCHP_THD_CORE_1_RS_RT_CTRL_B             0x00130318 /* RS Retention Control - ISDB-T Layer B */
#define BCHP_THD_CORE_1_RS_AC_CTRL_C             0x0013031c /* RS Acquisition Control - ISDB-T Layer C */
#define BCHP_THD_CORE_1_RS_RT_CTRL_C             0x00130320 /* RS Retention Control - ISDB-T Layer C */
#define BCHP_THD_CORE_1_FSIZE                    0x00130324 /* Frame Size */
#define BCHP_THD_CORE_1_NFERC                    0x00130328 /* Clean Frame Counter */
#define BCHP_THD_CORE_1_UFERC                    0x0013032c /* Errored Frame Counter */
#define BCHP_THD_CORE_1_BER                      0x00130330 /* BERT Control */
#define BCHP_THD_CORE_1_BER_SYNC                 0x00130334 /* BERT Sync Acquisition */
#define BCHP_THD_CORE_1_BER_ERR                  0x00130338 /* BERT Bit Error Counter */
#define BCHP_THD_CORE_1_BER_CNT                  0x0013033c /* BERT Total Bit Counter */
#define BCHP_THD_CORE_1_OI                       0x00130340 /* Output Interface Control */
#define BCHP_THD_CORE_1_OI_N                     0x00130344 /* Output Interface Numerator Control Word */
#define BCHP_THD_CORE_1_OI_D                     0x00130348 /* Output Interface Denominator Control Word */
#define BCHP_THD_CORE_1_OI_TSOUT_STATUS          0x0013034c /* Output Interface Transport Output Status */
#define BCHP_THD_CORE_1_OI_TSOUT                 0x00130350 /* Output Interface Transport Output Data */
#define BCHP_THD_CORE_1_TMCC_MISC                0x00130354 /* TMCC Miscellaneous */
#define BCHP_THD_CORE_1_TMCC_RSVD                0x00130358 /* TMCC Reserved */
#define BCHP_THD_CORE_1_TMCC_LAYER_0             0x0013035c /* TMCC Layer 0 */
#define BCHP_THD_CORE_1_TMCC_LAYER_1             0x00130360 /* TMCC Layer 1 */
#define BCHP_THD_CORE_1_TMCC_SYNC                0x00130364 /* TMCC Sync */
#define BCHP_THD_CORE_1_TMCC_DEC                 0x00130368 /* TMCC Decoder */
#define BCHP_THD_CORE_1_TMCC_OV_0                0x0013036c /* TMCC Override 0 */
#define BCHP_THD_CORE_1_TMCC_OV_1                0x00130370 /* TMCC Override 1 */
#define BCHP_THD_CORE_1_TMCC_MASK                0x00130374 /* TMCC Mask */
#define BCHP_THD_CORE_1_TMCC_FAST                0x00130378 /* TMCC Fast Synchronization */
#define BCHP_THD_CORE_1_TMCC_NBERC               0x0013037c /* TMCC Clean Block Counter */
#define BCHP_THD_CORE_1_TMCC_CBERC               0x00130380 /* TMCC Corrected Block Counter */
#define BCHP_THD_CORE_1_TMCC_UBERC               0x00130384 /* TMCC Uncorrectable Block Counter */
#define BCHP_THD_CORE_1_TMCC_CFGA                0x00130388 /* TMCC Layer A Configuration */
#define BCHP_THD_CORE_1_TMCC_CFGB                0x0013038c /* TMCC Layer B Configuration */
#define BCHP_THD_CORE_1_TMCC_CFGC                0x00130390 /* TMCC Layer C Configuration */
#define BCHP_THD_CORE_1_BER_ERR_B                0x00130394 /* Layer B BERT Bit Error Counter */
#define BCHP_THD_CORE_1_BER_CNT_B                0x00130398 /* Layer B BERT Total Bit Counter */
#define BCHP_THD_CORE_1_BER_ERR_C                0x0013039c /* Layer C BERT Bit Error Counter */
#define BCHP_THD_CORE_1_BER_CNT_C                0x001303a0 /* Layer C BERT Total Bit Counter */
#define BCHP_THD_CORE_1_EQ_SNR_B                 0x001303a4 /* Equalizer SNR Layer B */
#define BCHP_THD_CORE_1_EQ_SNR_C                 0x001303a8 /* Equalizer SNR Layer C */
#define BCHP_THD_CORE_1_TDI_TEST                 0x001303ac /* TDI Test */
#define BCHP_THD_CORE_1_TS_BUFF_A                0x001303b0 /* ISDB-T TS Output Buffer Layer A */
#define BCHP_THD_CORE_1_TS_BUFF_B                0x001303b4 /* ISDB-T TS Output Buffer Layer B */
#define BCHP_THD_CORE_1_TS_BUFF_C                0x001303b8 /* ISDB-T TS Output Buffer Layer C */
#define BCHP_THD_CORE_1_SCB_ADDR_OFFSET          0x001303bc /* SCB Address Offset */
#define BCHP_THD_CORE_1_AC1_MISC                 0x001303c0 /* AC1 Miscellaneous */
#define BCHP_THD_CORE_1_AC1_DATA0                0x001303c4 /* AC1 data */
#define BCHP_THD_CORE_1_AC1_DATA1                0x001303c8 /* AC1 data */
#define BCHP_THD_CORE_1_AC1_DATA2                0x001303cc /* AC1 data */
#define BCHP_THD_CORE_1_TP_TEST_MODE             0x001303d0 /* TP Test Mode register */
#define BCHP_THD_CORE_1_TP_TEST_MISC0            0x001303d4 /* TP Test MISC0 register */
#define BCHP_THD_CORE_1_TP_TEST_MISC1            0x001303d8 /* TP Test MISC1 register */
#define BCHP_THD_CORE_1_TP_TEST_MISC2            0x001303dc /* TP Test MISC2 register */
#define BCHP_THD_CORE_1_TS_TEST                  0x001303e0 /* TS Test register */
#define BCHP_THD_CORE_1_EXTRA_TEST_MODE          0x001303e4 /* Test Status register */
#define BCHP_THD_CORE_1_EXTRA_TEST_STATUS        0x001303e8 /* Test Status register */
#define BCHP_THD_CORE_1_SWSPARE1                 0x001303ec /* Spare Register1 */
#define BCHP_THD_CORE_1_SWSPARE2                 0x001303f0 /* Spare Register2 */
#define BCHP_THD_CORE_1_SWSPARE3                 0x001303f4 /* Spare Register3 */
#define BCHP_THD_CORE_1_SWSPARE4                 0x001303f8 /* Spare Register4 */
#define BCHP_THD_CORE_1_SWSPARE5                 0x001303fc /* Spare Register5 */
#define BCHP_THD_CORE_1_SWSPARE6                 0x00130400 /* Spare Register6 */

#endif /* #ifndef BCHP_THD_CORE_1_H__ */

/* End of File */
