#ifndef NVIM_ITEMS_H
#define NVIM_ITEMS_H

/*===========================================================================

                              NVIM_ITEMS.H  

DESCRIPTION
  This file is generated by NVC and contains NV Item manager types
  for fixed items.

  $Header: //components/rel/core.mpss/3.10/services/nv/src/nvim_items.h#1 $
  Copyright (c) 2006 by Qualcomm Technologies Incorporated. All Rights Reserved.
===========================================================================*/

/* NVC Version: 2.0.0 */

/* Include Files */
#include "comdef.h"
#include "nvi.h"
#include "nvim.h"


/* File "$SYS.FACTORY" */
/* Note this struct defines offset into a permanent system file */
typedef PACKED struct PACKED_POST{
  byte reserved[FACTORY_FILE_RESERVED];    /* Reserved area, all 0xFF */
  byte data_block[NVIM_FACTORY_DATA_SIZE]; /* Factory data block */
} nvim_factory_reserved_contents_type;

/* File "$SYS.ESN" */
/* Note this struct defines offset into a permanent system file */
typedef PACKED struct PACKED_POST{
  byte reserved[PERM_FILE_RESERVED]; /* Reserved area, all 0xFF */
  dword esn;                         /* NV_ESN_I */
  dword esn_chksum;                  /* NV_ESN_CHKSUM_I */
  dword esn_valid;                   /* ESN is valid flag */
} nvim_esn_contents_type;

/* File "nvm_0000" - This name must not change for backward compatibility */
typedef PACKED struct PACKED_POST{
  dword reserved_dword_1;         /* NV_ESN_I */
  dword reserved_dword_2;         /* NV_ESN_CHKSUM_I */
  byte  verno_maj;                /* NV_VERNO_MAJ_I */
  byte  verno_min;                /* NV_VERNO_MIN_I */
  word  dynamic_pool_capacity;    /* Max size of dynamic pool */
  word  tps;                      /* Table of pointers to structures */
  dword reserved_dword_5;         /* ESN is valid flag */
  dword klt_magic;                /* magic number for a valid KLT */

  nvi_word_type       reserved_word_1; /* INVARIANT OFFSET = 0x0016  */
  nvi_word_type       reserved_word_2; /* Reserved to contain a ptr  */
                                       /* to the RF Cal parameters   */
                                       /* for compliance testing     */
  nvi_word_type       elapsed_time;    /* Reserved to contain the    */
                                       /* "elapsed_time" timer value */
                                       /* for formal test            */
  nvi_word_type       reserved_word_4;
  nvi_word_type       reserved_word_5;
  nvi_verno_ext_type  nv_verno_ext;    /* Extended version number    */
/* end of "reserved area" file */
} nvim_0000_contents_type;

/* File "$SYS.INVAR1" */
/* Note this struct defines offset into a permanent system file */
typedef PACKED struct PACKED_POST{
  byte reserved[PERM_FILE_RESERVED];    /* Permanent area, all 0xFF */
  nvi_a_key_type                                   a_key[4];
  nvi_ssd_type                                     ssd_a[4];
  nvi_ssd_type                                     ssd_b[4];
} nvim_invar1_contents_type;

/* File "$SYS.INVAR2" */
/* Note this struct defines offset into a permanent system file */
typedef PACKED struct PACKED_POST{
  byte reserved[PERM_FILE_RESERVED];    /* Permanent area, all 0xFF */
  nvi_up_key_type                                  up_key[2];
  nvi_pap_password_type                            pap_password;
} nvim_invar2_contents_type;

/* File "$SYS.INVAR3" */
/* Note this struct defines offset into a permanent system file */
typedef PACKED struct PACKED_POST{
  byte reserved[PERM_FILE_RESERVED];    /* Permanent area, all 0xFF */
  nvi_bd_addr_type                                 bd_addr;
  nvi_dword_type                                   rf_cal_date;
  nvi_rf_cal_dat_file_type                         rf_cal_dat_file;
} nvim_invar3_contents_type;

/* File "$SYS.UE_IMEI" */
/* Note this struct defines offset into a permanent system file */
typedef PACKED struct PACKED_POST{
  byte reserved[PERM_FILE_RESERVED];    /* Permanent area, all 0xFF */
  nvi_ue_imei_type                                 ue_imei;
} nvim_ue_imei_contents_type;

/* File "$SYS.MEID" */
/* Note this struct defines offset into a permanent system file */
typedef PACKED struct PACKED_POST{
  byte reserved[PERM_FILE_RESERVED];    /* Permanent area, all 0xFF */
  nvi_qword_type                                   meid;
} nvim_meid_contents_type;

/* File "$SYS.KKEY" */
/* Note this struct defines offset into a permanent system file */
typedef PACKED struct PACKED_POST{
  byte reserved[PERM_FILE_RESERVED];    /* Permanent area, all 0xFF */
  nvi_k_key_type                                   k_key[4];
} nvim_kkey_contents_type;


/* File nvm_security */
typedef PACKED struct PACKED_POST{
  nvi_a_key_chksum_type                            a_key_chksum[2];
  nvi_pap_user_id_type                             pap_user_id;
  nvi_sec_device_key_type                          sec_device_key;
  nvi_config_chksum_type                           config_chksum;
  nvi_word_type                                    nam_chksum[NV_MAX_NAMS];
  nvi_sec_code_type                                sec_code;
  nvi_fsc_type                                     fsc;
  nvi_fsc2_type                                    fsc2;
  nvi_fsc2_chksum_type                             fsc2_chksum;
  nvi_wdc_type                                     wdc;
  nvi_sec_code_type                                otksl;
  nvi_count_type                                   count[2];
  nvi_min_chksum_type                              min_chksum[2];
  nvi_boolean_type                                 select_tech_for_card;
  nvi_byte_type                                    lock;
  nvi_lock_code_type                               lock_code;
  nvi_boolean_type                                 auto_lock;
  nvi_word_type                                    call_rstrc;
  nvi_boolean_type                                 send_pin;
  nvi_byte_type                                    otksl_flag;
  nvi_ruim_chv_type                                ruim_chv_1;
  nvi_ruim_chv_type                                ruim_chv_2;
  nvi_byte_type                                    gps1_capabilities;
  nvi_dword_type                                   gps1_pde_address;
  nvi_boolean_type                                 gps1_allowed;
  nvi_enum_type                                    gps1_pde_transport;
  nvi_enum_type                                    gps1_mobile_calc;
  nvi_dword_type                                   gps1_pde_port;
  nvi_byte_type                                    gps1_privacy;
  nvi_byte_type                                    gps1_net_access;
  nvi_cipher_key_type                              cipher_key[2];
  nvi_int_key_type                                 int_key[2];
  nvi_key_id_type                                  last_3g_key_id[2];
  nvi_sseq_type                                    sseq[2];
  nvi_ck_threshold_type                            ck_threshold[2];
  nvi_sqn_arr_type                                 seq_arr_1[2];
  nvi_sqn_arr_type                                 seq_arr_2[2];
  nvi_lock_code_ext_type                           lock_code_ext;
  nvi_sec_csprng_init_seed_type                    sec_csprng_init_seed;
  nvi_boolean_type                                 rdb_lock_to_user;
  nvi_lock_code_ext_digits_type                    lock_code_ext_digits;
  nvi_boolean_type                                 crash_debug_disallowed;
  nvi_uint8_type                                   drm_bind_sim_rights;
  nvi_uint64_type                                  hw_entropy;
  nvi_multi_sec_code_type                          multi_sec_code[9];
  nvi_multi_sec_code_type                          multi_otksl[9];
  nvi_multi_otksl_flag_type                        multi_otksl_flag[9];
  nvi_esn_me_type                                  esn_me;
} nvim_security_contents_type;

/* File nvm_data */
typedef PACKED struct PACKED_POST{
  nvi_ppp_password_type                            ppp_password;
  nvi_ppp_user_id_type                             ppp_user_id;
  nvi_boolean_type                                 data_trtl_enabled;
  nvi_enum_type                                    ds_default_baudrate;
  nvi_enum_type                                    diag_default_baudrate;
  nvi_byte_type                                    browser_type;
  nvi_ubrowser_type                                ubrowser[32];
  nvi_byte_type                                    up_browser_warn;
  nvi_boolean_type                                 sio_pwrdwn;
  nvi_up_link_info_type                            up_link_info[2];
  nvi_up_parms_type                                up_parms;
  nvi_up_alert_record_type                         up_alert_record[9];
  nvi_word_type                                    up_idle_timer;
  nvi_boolean_type                                 data_srvc_enabled;
  nvi_byte_type                                    data_io_mode;
  nvi_word_type                                    idle_data_timeout;
  nvi_boolean_type                                 data_qnc_enabled;
  nvi_byte_type                                    data_so_set;
  nvi_byte_type                                    data_mdr_mode;
  nvi_data_pkt_orig_str_type                       data_pkt_orig_str;
  nvi_byte_type                                    data_auto_packet_detection;
  nvi_byte_type                                    data_default_profile;
  nvi_dword_type                                   primary_dns;
  nvi_dword_type                                   secondary_dns;
  nvi_boolean_type                                 data_scrm_enabled;
  nvi_byte_type                                    ds_qcmip;
  nvi_byte_type                                    ds_mip_retries;
  nvi_byte_type                                    ds_mip_retry_int;
  nvi_byte_type                                    ds_mip_pre_re_rrq_time;
  nvi_byte_type                                    ds_mip_num_prof;
  nvi_byte_type                                    ds_mip_active_prof;
  nvi_ds_mip_gen_user_prof_type                    ds_mip_gen_user_prof[6];
  nvi_ds_mip_ss_user_prof_type                     ds_mip_ss_user_prof[6];
  nvi_ds_mip_mn_ha_time_delta_type                 ds_mip_mn_ha_time_delta[6];
  nvi_boolean_type                                 ds_mip_qc_drs_opt;
  nvi_boolean_type                                 ds_mip_2002bis_mn_ha_auth;
  nvi_domain_name_type                             domain_name;
  nvi_boolean_type                                 ds_mip_rrq_if_tfrk;
  nvi_ds_mip_enable_prof_type                      ds_mip_enable_prof;
  nvi_enum_type                                    ppp_authentication;
  nvi_apn_name_type                                apn_name;
  nvi_ds_mip_dmu_pkoid_type                        ds_mip_dmu_pkoid[6];
  nvi_uint32_type                                  last_tx_data_count;
  nvi_uint32_type                                  last_rx_data_count;
  nvi_uint32_type                                  total_tx_data_count;
  nvi_uint32_type                                  total_rx_data_count;
  nvi_ds_mip_dmu_mn_auth_type                      ds_mip_dmu_mn_auth[6];
  nvi_boolean_type                                 wcdmacs_sync_test_app_enabled;
  nvi_rtsp_proxy_server_addr_type                  rtsp_proxy_server_addr;
  nvi_uint16_type                                  hysterisis_activation_timer;
  nvi_uint16_type                                  hysterisis_timer;
  nvi_pkt_dial_string_type                         pkt_dial_strings;
  nvi_boolean_type                                 data_incoming_csd_call_is_internal;
  nvi_int8_type                                    btfd_olpc_floor_db;
  nvi_int8_type                                    non_btfd_olpc_floor_db;
  nvi_rtsp_proxy_server_addr_type                  rtsp_proxy_server_addr_alternate;
  nvi_boolean_type                                 long_pdpact_tolerance_for_te;
  nvi_boolean_type                                 ds_mip_qc_handdown_to_1x_opt;
  nvi_ppp_configure_data_type                      ppp_config_data[4];
  nvi_ppp_ncp_remote_initiate_type                 ppp_ncp_remote_initiate[3];
  nvi_byte_type                                    ds_ucsd_rlp_version_gsm;
  nvi_byte_type                                    ds_ucsd_rlp_version_wcdma;
  nvi_byte_type                                    ds_atcop_rlp_version_default;
  nvi_boolean_type                                 ds_ucsd_recovery_mode_srej;
  nvi_uint32_type                                  tcp_keepalive_idle_time;
  nvi_data_pkt_orig_str_type                       data_force_cdma_pkt_str;
  nvi_ps_ipv6_iid_type                             ps_ipv6_iid;
  nvi_boolean_type                                 ipv6_enabled;
  nvi_ip6_sm_config_type                           ipv6_sm_config;
  nvi_ipv6_address_type                            ipv6_primary_dns;
  nvi_ipv6_address_type                            ipv6_secondary_dns;
  nvi_boolean_type                                 auth_require_password_encryption;
  nvi_boolean_type                                 pdsn_as_proxy_ipv6_dns_server;
  nvi_boolean_type                                 tcp_graceful_dormant_close;
  nvi_boolean_type                                 interfreq_enabled;
  nvi_boolean_type                                 eplmn_enabled;
  nvi_boolean_type                                 wcdma_spike_mitigation_enabled;
  nvi_byte_type                                    ipv6_failover_config;
  nvi_boolean_type                                 tcp_sack_timestamp_enabled;
  nvi_dword_type                                   brew_carrier_id;
  nvi_dword_type                                   brew_platform_id;
  nvi_brew_bkey_type                               brew_bkey;
  nvi_brew_server_type                             brew_server;
  nvi_word_type                                    brew_download_flags;
  nvi_dword_type                                   brew_auth_policy;
  nvi_dword_type                                   brew_privacy_policy;
  nvi_brew_subscriber_id_type                      brew_subscriber_id;
  nvi_uint32_type                                  ds_ucsd_rlp_adm_idle;
  nvi_uint8_type                                   ppp_ccp_reject;
  nvi_enum_type                                    usb_current_device;
  nvi_enum_type                                    active_epzid_type;
  nvi_uint32_type                                  ds_incoming_data_rlp_timeout;
  nvi_uint32_type                                  ds_default_inactivity_restore_timeout;
  nvi_ds_mip_rm_nai_type                           ds_mip_rm_nai[6];
  nvi_ds_sip_rm_nai_type                           ds_sip_rm_nai;
  nvi_boolean_type                                 mm_enable_real;
  nvi_uint8_type                                   ipv6_umts_failover_config;
  nvi_uint8_type                                   ds_ucsd_nt_connect_state;
  nvi_rmnet_autoconnect_type                       rmnet_autoconnect[17];
  nvi_boolean_type                                 umts_nbns_enable;
  nvi_uint8_type                                   ds_mip_dereg_retries;
  nvi_boolean_type                                 ipv6_privacy_extensions_enabled;
  nvi_ipv6_priv_addr_config                        ipv6_private_address_config;
  nvi_vci_parameters_type                          vci_parameters;
  nvi_uint32_type                                  ds707_go_null_timer_1x;
  nvi_uint32_type                                  ds707_go_null_timer_do;
  nvi_boolean_type                                 aims_on;
  nvi_nd_config_items                              icmp6_nd_config;
  nvi_uint32_type                                  dhcp4_options_mask;
  nvi_uint32_type                                  dhcp6_options_mask;
  nvi_ds_at_v250_registers_type                    ds_at_v250_registers;
  nvi_ds_at_s_registers_type                       ds_at_s_registers;
  nvi_ds_at_csas_csca_register                     ds_at_csas_csca_settings;
  nvi_ds_at_csas_csmp_settings                     ds_at_csas_csmp_settings;
  nvi_ds_at_csas_cscb_settings                     ds_at_csas_cscb_settings;
  nvi_ds_sip_profile_type                          ds_sip_profile[17];
  nvi_uint8_type                                   ds_sip_active_profile_index;
  nvi_uint8_type                                   ds_sip_num_valid_profiles;
  nvi_ds_sip_profile_nai_info_type                 ds_sip_nai_info[17];
  nvi_ds_sip_ppp_ss_info_type                      ds_sip_ppp_ss_info[17];
  nvi_enum_type                                    mipv6_behavior;
  nvi_uint8_type                                   mipv6_active_user;
  nvi_mipv6_gen_user_profile_type                  mipv6_gen_user_profile;
  nvi_mipv6_nai_type                               mipv6_nai_0;
  nvi_mipv6_nai_type                               mipv6_nai_1;
  nvi_mipv6_nai_type                               mipv6_nai_2;
  nvi_mipv6_nai_type                               mipv6_nai_3;
  nvi_mipv6_nai_type                               mipv6_nai_4;
  nvi_mipv6_eap_aka_credential_type                mipv6_eap_aka_credential;
  nvi_mipv6_ha_type                                mipv6_ha;
  nvi_mipv6_hoa_type                               mipv6_hoa;
  nvi_mipv6_primary_dns_type                       mipv6_primary_dns;
  nvi_mipv6_secondary_dns_type                     mipv6_secondary_dns;
  nvi_mipv6_ipsec_config_type                      mipv6_ipsec_config;
  nvi_mipv6_registration_config_type               mipv6_registration_config;
  nvi_boolean_type                                 mipv6_ipsec_on_payload;
  nvi_boolean_type                                 mipv6_request_visited_network_ha;
  nvi_enum_type                                    mipv6_protection_method;
  nvi_mipv6_mn_aaa_shared_secret_type              mipv6_mn_aaa_shared_secret;
  nvi_mipv6_mn_ha_shared_secret_type               mipv6_mn_ha_shared_secret;
  nvi_mipv6_auth_proto_config_type                 mipv6_auth_proto_config;
  nvi_uint32_type                                  dsat707_cta_timer;
  nvi_data_agg_timer_type                          data_agg_timer;
  nvi_uint32_type                                  dhcp6_inform_req_tries;
  nvi_uint32_type                                  dhcp6_inform_req_init_retry_interval;
  nvi_boolean_type                                 wwan_access_over_wifi_preferred;
  nvi_enum_type                                    wifi_local_breakout_allowed;
  nvi_iwlan_operator_id_type                       iwlan_operator_id;
  nvi_iwlan_realm_type                             iwlan_realm;
  nvi_enum_type                                    iwlan_auth_mode;
  nvi_uint32_type                                  iwlan_soft_ike_rekey_time;
  nvi_uint32_type                                  iwlan_hard_ike_rekey_time;
  nvi_uint32_type                                  iwlan_child_sa_soft_lifetime_sec;
  nvi_uint32_type                                  iwlan_child_sa_hard_lifetime_sec;
  nvi_uint32_type                                  iwlan_child_sa_soft_lifetime_bytes;
  nvi_uint32_type                                  iwlan_child_sa_hard_lifetime_bytes;
  nvi_uint32_type                                  iwlan_nat_keepalive_interval;
  nvi_uint32_type                                  iwlan_ike_retransmission_interval;
  nvi_uint32_type                                  iwlan_ike_max_retransmissions;
  nvi_uint32_type                                  iwlan_ikev2_ip_config_mask;
  nvi_uint32_type                                  iwlan_dhcp_ip_config_mask;
  nvi_uint32_type                                  iwlan_child_sa_enc_algo_proposal_mask;
  nvi_uint32_type                                  iwlan_ike_sa_enc_algo_proposal_mask;
  nvi_uint32_type                                  iwlan_ike_sa_prf_algo_proposal_mask;
  nvi_uint32_type                                  iwlan_child_sa_auth_algo_proposal_mask;
  nvi_uint32_type                                  iwlan_ike_sa_auth_algo_proposal_mask;
  nvi_enum_type                                    iwlan_ike_dh_mode;
  nvi_uint32_type                                  iwlan_pdif_address;
  nvi_boolean_type                                 iwlan_multi_auth_supported;
  nvi_iwlan_pdif_fqdn_type                         iwlan_pdif_fqdn;
  nvi_boolean_type                                 iwlan_dpd_enabled;
  nvi_uint32_type                                  iwlan_dpd_time_secs;
  nvi_uint32_type                                  tcp_default_round_trip_time;
  nvi_int32_type                                   uw_fmc_nat_refresh_timer;
  nvi_eap_shared_secret_type                       ppp_eap_shared_secret;
  nvi_ppp_eap_user_id_type                         ppp_eap_user_id;
  nvi_ppp_vsncp_config_data_type                   ppp_vsncp_config_data;
  nvi_boolean_type                                 ehrpd_enabled;
  nvi_boolean_type                                 iwlan_enforce_peer_cert_auth;
  nvi_uint16_type                                  uw_fmc_v4_mtu;
  nvi_mtpdp_app_type                               mtpdp_app;
  nvi_ehrpd_milenage_op_type                       ehrpd_milenage_op;
  nvi_ehrpd_imsi_type                              ehrpd_imsi;
  nvi_uint32_type                                  sta_test_mode;
  nvi_mipv6_sec_ha_type                            mipv6_sec_ha;
  nvi_mipv6_hoa_prefix_len_type                    mipv6_hoa_prefix_len;
  nvi_boolean_type                                 slip_pref_mode;
  nvi_boolean_type                                 ehrpd_auth_in_usim;
  nvi_qmi_port_list_type                           qmi_port_list;
  nvi_data_call_over_ehrpd_only_type               data_call_over_ehrpd_only;
} nvim_data_contents_type;

/* File nvm_system */
typedef PACKED struct PACKED_POST{
  nvi_byte_type                                    scm;
  nvi_byte_type                                    mob_cai_rev;
  nvi_word_type                                    mob_firm_rev;
  nvi_byte_type                                    mob_model;
  nvi_run_time_type                                run_timer;
  nvi_maintrsn_type                                maintrsn;
  nvi_lckrsn_type                                  lckrsn_p;
  nvi_err_log_type                                 err_log[20];
  nvi_enabled_type                                 amps_backstop_enabled[2];
  nvi_byte_type                                    ftm_mode;
  nvi_boolean_type                                 gmm_ptmsi_sig_tobe_deleted;
  nvi_accolc_type                                  accolc[2];
  nvi_enabled_type                                 otapa_enabled[2];
  nvi_enabled_type                                 nam_lock[2];
  nvi_pref_voice_so_type                           pref_voice_so[2];
  nvi_boolean_type                                 spc_change_enabled;
  nvi_boolean_type                                 user_zone_enabled;
  nvi_user_zone_type                               user_zone[35];
  nvi_enabled_type                                 puzl_enabled[2];
  nvi_mru3_table_type                              mru3_table[2];
  nvi_enabled_type                                 prl_enabled[2];
  nvi_band_pref_type                               band_pref_16_31[2];
  nvi_int8_type                                    slot_cycle_index;
  nvi_pref_mode_type                               pref_mode[2];
  nvi_byte_type                                    curr_nam;
  nvi_boolean_type                                 auto_nam;
  nvi_name_type                                    name_nam[NV_MAX_NAMS];
  nvi_byte_type                                    send_timeout;
  nvi_sys_pref_type                                system_pref[2];
  nvi_int8_type                                    neg_slot_cycle_index;
  nvi_byte_type                                    sspr_p_rev;
  nvi_byte_type                                    dm_io_mode;
  nvi_byte_type                                    dm_addr;
  nvi_sms_gw_cb_service_table_type                 sms_gw_cb_service_table[200];
  nvi_word_type                                    sms_gw_cb_service_table_size;
  nvi_byte_type                                    sms_gw_cb_config;
  nvi_byte_type                                    sms_gw_cb_user_pref;
  nvi_ruim_sms_status_type                         ruim_sms_status;
  nvi_uint32_type                                  bt_lpos_lat;
  nvi_uint32_type                                  bt_lpos_long;
  nvi_plmn_id_info_type                            pref_plmn;
  nvi_byte_type                                    imsi_index;
  nvi_acq_order_pref_type                          acq_order_pref[4];
  nvi_net_sel_mode_pref_type                       net_sel_mode_pref[4];
  nvi_srv_domain_pref_type                         service_domain_pref[4];
  nvi_equivalent_plmn_list_type                    equivalent_plmn_list;
  nvi_enum_type                                    rtre_config;
  nvi_enum_type                                    uim_cdma_pref_slot;
  nvi_enum_type                                    uim_gsm_pref_slot;
  nvi_boolean_type                                 mdsp_mem_dump_enabled;
  nvi_rplmnact_type                                rplmnact;
  nvi_gsm_locigprs_type                            gsm_locigprs;
  nvi_gsm_kcgprs_type                              gsm_kcgprs;
  nvi_uint8_type                                   meid_cd;
  nvi_wlan_net_sel_mode_pref_type                  wlan_net_sel_mode_pref;
  nvi_uint8_type                                   consortium_config;
  nvi_band_pref_32_63_type                         band_pref_32_63[3];
  nvi_bm_bat_stats_type                            bm_bat_stats;
  nvi_uint8_type                                   diag_spc_unlock_ttl;
  nvi_uint16_type                                  consortium_config_numb;
  nvi_int8_type                                    last_registered_sci;
  nvi_sectime_offsets_type                         sectime_time_offsets;
  nvi_uint16_type                                  diag_spc_timeout;
  nvi_dyn_clock_voltage_type                       dyn_clock_voltage;
  nvi_boolean_type                                 enable_bt_diag;
  nvi_sd_cfg_items_s_type                          sd_cfg_items;
  nvi_nitz_plmn_type                               nitz_nw_info;
  nvi_roam_ind_custom_home_type                    roam_ind_custom_home;
  nvi_wlan_bss_type_pref                           wlan_bss_type_pref[2];
  nvi_uint64_type                                  time_tod_offset;
  nvi_dcvsapps_type                                dcvsapps_nv;
  nvi_enum_type                                    hs_usb_current_composition;
  nvi_uint8_type                                   db_lp_sec;
  nvi_uint8_type                                   db_ltm_off;
  nvi_boolean_type                                 db_daylt;
  nvi_uint8_type                                   hit_enable;
  nvi_uint32_type                                  hs_usb_remote_wakeup_delay;
  nvi_process_restart_switch_type                  process_restart_switch;
  nvi_uint32_type                                  cust_uqcn_c2k_version;
  nvi_uint32_type                                  cust_uqcn_umts_version;
  nvi_boolean_type                                 hs_usb_diag_on_legacy_usb_port;
  nvi_undp_hsu_vid_pid_type                        undp_hsu_vid_pid;
  nvi_undp_hsu_mfgstr_type                         undp_hsu_mfgstr;
  nvi_undp_hsu_prodstr_type                        undp_hsu_prodstr;
  nvi_uint32_type                                  nitz_nw_info_mcc;
  nvi_uint32_type                                  nitz_nw_info_mnc;
  nvi_uint8_type                                   ue_imeisv_svn;
  nvi_undp_hsu_vid_pid2_type                       undp_hsu_vid_pid2;
  nvi_undp_notebook_info_type                      undp_notebook_info;
  nvi_uint64_type                                  disable_cm_call_type;
  nvi_undp_noem_test_type                          undp_noem_test;
  nvi_uint64_type                                  meid_me;
  nvi_enum_type                                    bt_soc_refclock_type;
  nvi_enum_type                                    bt_soc_clk_sharing_type;
  nvi_enum_type                                    bt_soc_inband_sleep;
  nvi_boolean_type                                 bt_soc_logging_enabled;
  nvi_enum_type                                    bt_soc_pm_mode;
  nvi_boolean_type                                 hs_usb_use_pmic_otg_comparators;
  nvi_uint8_type                                   hs_usb_number_of_sdcc_luns;
  nvi_thermal_monitor_thresholds_type              thermal_monitor_thresholds;
  nvi_thermal_monitor_timers_type                  thermal_monitor_timers;
  nvi_uint16_type                                  delta_tx_power;
  nvi_thermal_current_monitor_config_type          thermal_current_monitor_config;
  nvi_uint8_type                                   lpm_persistence;
  nvi_boolean_type                                 csim_support;
  nvi_uint16_type                                  qmi_roam_pref;
  nvi_wwwan_config_type                            wwwan_config;
  nvi_adsp_dyn_clock_voltage_type                  adsp_dyn_clock_voltage;
  nvi_current_monitor_thresholds_type              current_monitor_thresholds;
  nvi_uint32_type                                  thermal_current_monitor_cfg_mitigation;
  nvi_uint8_type                                   adsp_pwrc_disable;
  nvi_boolean_type                                 hs_usb_reconnect_on_reset_during_suspend;
  nvi_boolean_type                                 hs_usb_disable_sleep_voting;
  nvi_enum_type                                    bt_qsoc_nvm_mode;
  nvi_enum_type                                    bt_qsoc_class_type;
  nvi_undp_feat_configs_type                       undp_feature_configs;
  nvi_enum_type                                    multimode_system_preference;
  nvi_enum_type                                    hs_usb_performance_setting;
  nvi_boolean_type                                 hs_usb_disable_lpm;
  nvi_enhanced_hplmn_srch_tbl_type                 enhanced_hplmn_srch_tbl;
  nvi_hs_usb_phy_config_type                       hs_usb_phy_config;
  nvi_active_subs_info_s_type                      as_id_1_data;
  nvi_active_subs_info_s_type                      as_id_2_data;
  nvi_dual_standby_cfg_type                        dual_standby_cfg_items;
  nvi_undp_uim_dvrstr_type                         undp_uim_drvstr;
  nvi_extended_equivalent_plmn_list_type           extended_equivalent_plmn_list;
  nvi_uint32_type                                  gobi_qdl_index;
  nvi_uint32_type                                  gobi_boot_config;
  nvi_gobi_boot_uqcn_filename_type                 gobi_boot_uqcn_filename;
  nvi_uint8_type                                   gobi_boot_amss_part_index;
  nvi_gobi_image_table_type                        gobi_image_table[17];
  nvi_device_serial_no_type                        device_serial_no;
} nvim_system_contents_type;

/* File nvm_debug */
typedef PACKED struct PACKED_POST{
  nvi_word_type                                    spare_1;
  nvi_word_type                                    spare_2;
  nvi_uint8_type                                   diag_debug_control;
  nvi_uint8_type                                   diag_debug_detail;
  nvi_byte_type                                    cdma_pn_mask;
  nvi_int1_type                                    sio_dev_map_menu_item;
  nvi_byte_type                                    diag_port_select;
  nvi_diag_restart_config_type                     diag_restart_config;
  nvi_byte_type                                    n1m;
  nvi_boolean_type                                 output_ui_keys;
  nvi_uint8_type                                   diag_debug_max_files;
  nvi_uint32_type                                  abnormal_exit_count;
  nvi_uint8_type                                   diag_debug_call_trace;
  nvi_trm_config_type                              trm_config;
  nvi_uint8_type                                   apps_pwrc_disable;
  nvi_boolean_type                                 bus_prof_ebi1_enable;
  nvi_boolean_type                                 bus_prof_smi_enable;
  nvi_bus_prof_ebi1_mode_type                      bus_prof_ebi1_mode;
  nvi_bus_prof_smi_mode_type                       bus_prof_smi_mode;
  nvi_uint32_type                                  bus_prof_ebi1_trigger_id;
  nvi_uint32_type                                  bus_prof_smi_trigger_id;
  nvi_uint32_type                                  bus_prof_ebi1_bus_count;
  nvi_uint32_type                                  bus_prof_smi_bus_count;
  nvi_bus_prof_simple_settings_t                   bus_prof_ebi1_simple_settings_0;
  nvi_bus_prof_simple_settings_t                   bus_prof_ebi1_simple_settings_1;
  nvi_bus_prof_simple_settings_t                   bus_prof_ebi1_simple_settings_2;
  nvi_bus_prof_simple_settings_t                   bus_prof_ebi1_simple_settings_3;
  nvi_bus_prof_simple_settings_t                   bus_prof_smi_simple_settings_0;
  nvi_bus_prof_simple_settings_t                   bus_prof_smi_simple_settings_1;
  nvi_bus_prof_simple_settings_t                   bus_prof_smi_simple_settings_2;
  nvi_bus_prof_simple_settings_t                   bus_prof_smi_simple_settings_3;
  nvi_bus_prof_advanced_settings_t                 bus_prof_ebi1_advance_settings_0;
  nvi_bus_prof_advanced_settings_t                 bus_prof_ebi1_advance_settings_1;
  nvi_bus_prof_advanced_settings_t                 bus_prof_ebi1_advance_settings_2;
  nvi_bus_prof_advanced_settings_t                 bus_prof_ebi1_advance_settings_3;
  nvi_bus_prof_advanced_settings_t                 bus_prof_smi_advance_settings_0;
  nvi_bus_prof_advanced_settings_t                 bus_prof_smi_advance_settings_1;
  nvi_bus_prof_advanced_settings_t                 bus_prof_smi_advance_settings_2;
  nvi_bus_prof_advanced_settings_t                 bus_prof_smi_advance_settings_3;
  nvi_uint32_type                                  dcvs_acpu_enable;
  nvi_uint8_type                                   detect_hw_reset;
  nvi_boolean_type                                 rex_trace;
  nvi_uint8_type                                   bt_disabled;
  nvi_uint32_type                                  clk_regime_test_cfg;
  nvi_boolean_type                                 bt_lisbon_disabled;
  nvi_uint32_type                                  wcdma_test_nv_1;
  nvi_uint32_type                                  mao_test_cfg;
  nvi_thermal_monitor_max_temp_type                thermal_monitor_max_temp;
  nvi_uint8_type                                   cache_wt;
  nvi_clkrgm_debug_type                            clkrgm_debug;
  nvi_boolean_type                                 bus_prof_imem_enable;
  nvi_bus_prof_imem_mode_type                      bus_prof_imem_mode;
  nvi_uint32_type                                  bus_prof_imem_trigger_id;
  nvi_uint32_type                                  bus_prof_imem_bus_count;
  nvi_bus_prof_simple_settings_t                   bus_prof_imem_simple_settings_0;
  nvi_bus_prof_simple_settings_t                   bus_prof_imem_simple_settings_1;
  nvi_bus_prof_simple_settings_t                   bus_prof_imem_simple_settings_2;
  nvi_bus_prof_simple_settings_t                   bus_prof_imem_simple_settings_3;
  nvi_bus_prof_advanced_settings_t                 bus_prof_imem_advance_settings_0;
  nvi_bus_prof_advanced_settings_t                 bus_prof_imem_advance_settings_1;
  nvi_bus_prof_advanced_settings_t                 bus_prof_imem_advance_settings_2;
  nvi_bus_prof_advanced_settings_t                 bus_prof_imem_advance_settings_3;
} nvim_debug_contents_type;

/* File nvm_factory */
typedef PACKED struct PACKED_POST{
  nvi_fact_info_type                               fact_info;
  nvi_dword_type                                   hw_config;
  nvi_word_type                                    subpcg_pa_warmup_delay;
  nvi_byte_type                                    usb_product_id_offset;
  nvi_minmax_type                                  vbatt;
  nvi_minmax_type                                  vbatt_pa;
  nvi_minmax_type                                  vbatt_aux;
  nvi_byte_type                                    lcd;
  nvi_fm_tx_pwr_type                               fm_tx_pwr;
  nvi_fr_temp_offset_type                          fr_temp_offset;
  nvi_minmax_type                                  fm_rssi;
  nvi_byte_type                                    max_tx_adj;
  nvi_pwr_table_type                               fm_agc_set_vs_pwr;
  nvi_freq_table_type                              fm_agc_set_vs_freq;
  nvi_temp_table_type                              fm_agc_set_vs_temp;
  nvi_pwr_table_type                               fm_exp_hdet_vs_pwr;
  nvi_pwr_table_type                               fm_err_slp_vs_pwr;
  nvi_byte_type                                    fm_freq_sense_gain;
  nvi_byte_type                                    cdma_rx_lin_off_0;
  nvi_cdma_rx_lin_slp_type                         cdma_rx_lin_slp;
  nvi_freq_int1_table_type                         cdma_rx_comp_vs_freq;
  nvi_freq_int1_table_type                         cdma_tx_comp_vs_freq;
  nvi_word_type                                    cdma_tx_lin_master_off_0;
  nvi_cdma_tx_lin_master_slp_type                  cdma_tx_lin_master_slp;
  nvi_temp_table_type                              cdma_tx_lin_vs_temp;
  nvi_volt_table_type                              cdma_tx_lin_vs_volt;
  nvi_temp_table_type                              cdma_tx_lim_vs_temp;
  nvi_volt_table_type                              cdma_tx_lim_vs_volt;
  nvi_freq_table_type                              cdma_tx_lim_vs_freq;
  nvi_cdma_exp_hdet_vs_agc_type                    cdma_exp_hdet_vs_agc;
  nvi_cdma_err_slp_vs_hdet_type                    cdma_err_slp_vs_hdet;
  nvi_minmax_type                                  therm;
  nvi_byte_type                                    hdet_off;
  nvi_byte_type                                    hdet_spn;
  nvi_fm_agc_adj_vs_freq_type                      fm_agc_adj_vs_freq;
  nvi_byte_type                                    rf_config;
  nvi_byte_type                                    r1_rise;
  nvi_byte_type                                    r1_fall;
  nvi_byte_type                                    r2_rise;
  nvi_byte_type                                    r2_fall;
  nvi_byte_type                                    r3_rise;
  nvi_byte_type                                    r3_fall;
  nvi_byte_type                                    pa_range_step_cal;
  nvi_byte_type                                    lna_range_pol;
  nvi_int1_type                                    lna_range_rise;
  nvi_int1_type                                    lna_range_fall;
  nvi_word_type                                    lna_range_offset;
  nvi_minmax_type                                  fm_lna_ctl;
  nvi_minmax_type                                  fm_agc;
  nvi_temp_int1_table_type                         cdma_rx_lin_vs_temp;
  nvi_byte_type                                    cdma_adj_factor;
  nvi_temp_int1_table_type                         cdma_rx_slp_vs_temp;
  nvi_temp_int1_table_type                         cdma_tx_slp_vs_temp;
  nvi_temp_table_type                              fm_exp_hdet_vs_temp;
  nvi_byte_type                                    pdm2;
  nvi_minmax_type                                  rx_agc_minmax;
  nvi_byte_type                                    pdm1;
  nvi_temp_int1_table_type                         pa_range_vs_temp;
  nvi_byte_type                                    pol_rev_timeout;
  nvi_fm_hdet_adc_range_type                       fm_hdet_adc_range;
  nvi_byte_type                                    cdma_hdet_adc_range;
  nvi_sta_values_type                              sta_tbye;
  nvi_sta_values_type                              sta_min_thr;
  nvi_sta_values_type                              sta_min_rx;
  nvi_sta_values_type                              sta_min_ecio;
  nvi_byte_type                                    sta_pri;
  nvi_byte_type                                    pcs_rx_lin_off_0;
  nvi_pcs_rx_lin_slp_type                          pcs_rx_lin_slp;
  nvi_pcs_rx_comp_vs_freq_type                     pcs_rx_comp_vs_freq;
  nvi_pcs_tx_comp_vs_freq_type                     pcs_tx_comp_vs_freq;
  nvi_word_type                                    pcs_tx_lin_master_off_0;
  nvi_pcs_tx_lin_master_slp_type                   pcs_tx_lin_master_slp;
  nvi_pcs_tx_lin_vs_temp_type                      pcs_tx_lin_vs_temp;
  nvi_pcs_tx_lim_vs_temp_type                      pcs_tx_lim_vs_temp;
  nvi_pcs_tx_lim_vs_freq_type                      pcs_tx_lim_vs_freq;
  nvi_pcs_exp_hdet_vs_agc_type                     pcs_exp_hdet_vs_agc;
  nvi_byte_type                                    pcs_hdet_off;
  nvi_byte_type                                    pcs_hdet_spn;
  nvi_byte_type                                    pcs_r1_rise;
  nvi_byte_type                                    pcs_r1_fall;
  nvi_byte_type                                    pcs_r2_rise;
  nvi_byte_type                                    pcs_r2_fall;
  nvi_byte_type                                    pcs_r3_rise;
  nvi_byte_type                                    pcs_r3_fall;
  nvi_byte_type                                    pcs_pa_range_step_cal;
  nvi_pcs_pdm1_vs_freq_type                        pcs_pdm1_vs_freq;
  nvi_pcs_pdm2_vs_freq_type                        pcs_pdm2_vs_freq;
  nvi_byte_type                                    pcs_lna_range_pol;
  nvi_int1_type                                    pcs_lna_range_rise;
  nvi_int1_type                                    pcs_lna_range_fall;
  nvi_word_type                                    pcs_lna_range_offset;
  nvi_pcs_rx_lin_vs_temp_type                      pcs_rx_lin_vs_temp;
  nvi_byte_type                                    pcs_adj_factor;
  nvi_pcs_pa_range_vs_temp_type                    pcs_pa_range_vs_temp;
  nvi_pcs_pdm1_vs_temp_type                        pcs_pdm1_vs_temp;
  nvi_pcs_pdm2_vs_temp_type                        pcs_pdm2_vs_temp;
  nvi_pcs_rx_slp_vs_temp_type                      pcs_rx_slp_vs_temp;
  nvi_pcs_tx_slp_vs_temp_type                      pcs_tx_slp_vs_temp;
  nvi_minmax_type                                  pcs_rx_agc_minmax;
  nvi_pa_offset_type                               pa_offsets;
  nvi_tx_linearizer_type                           cdma_tx_lin_master0;
  nvi_tx_linearizer_type                           cdma_tx_lin_master1;
  nvi_tx_linearizer_type                           cdma_tx_lin_master2;
  nvi_tx_linearizer_type                           cdma_tx_lin_master3;
  nvi_int1_type                                    lna_range_2_rise;
  nvi_int1_type                                    lna_range_2_fall;
  nvi_int2_type                                    lna_range_12_offset;
  nvi_byte_type                                    nonbypass_timer;
  nvi_byte_type                                    bypass_timer;
  nvi_byte_type                                    im_level1;
  nvi_byte_type                                    im_level2;
  nvi_cdma_lna_offset_vs_freq_type                 cdma_lna_offset_vs_freq;
  nvi_cdma_lna_12_offset_vs_freq_type              cdma_lna_12_offset_vs_freq;
  nvi_byte_type                                    agc_phase_offset;
  nvi_minmax_type                                  rx_agc_min_11;
  nvi_int1_type                                    pcs_lna_range_2_rise;
  nvi_int1_type                                    pcs_lna_range_2_fall;
  nvi_int2_type                                    pcs_lna_range_12_offset;
  nvi_byte_type                                    pcs_nonbypass_timer;
  nvi_byte_type                                    pcs_bypass_timer;
  nvi_byte_type                                    pcs_im_level1;
  nvi_byte_type                                    pcs_im_level2;
  nvi_pcs_cdma_lna_offset_vs_freq_type             pcs_cdma_lna_offset_vs_freq;
  nvi_pcs_cdma_lna_12_offset_vs_freq_type          pcs_cdma_lna_12_offset_vs_freq;
  nvi_byte_type                                    pcs_agc_phase_offset;
  nvi_minmax_type                                  pcs_rx_agc_min_11;
  nvi_pa_range_offsets_type                        pa_range_offsets;
  nvi_tx_comp_type                                 tx_comp0;
  nvi_tx_comp_type                                 tx_comp1;
  nvi_tx_comp_type                                 tx_comp2;
  nvi_tx_comp_type                                 tx_comp3;
  nvi_tx_linearizer_type                           pcs_tx_lin_master0;
  nvi_tx_linearizer_type                           pcs_tx_lin_master1;
  nvi_tx_linearizer_type                           pcs_tx_lin_master2;
  nvi_tx_linearizer_type                           pcs_tx_lin_master3;
  nvi_pcs_pa_range_offsets_type                    pcs_pa_range_offsets;
  nvi_tx_comp_type                                 pcs_tx_comp0;
  nvi_tx_comp_type                                 pcs_tx_comp1;
  nvi_tx_comp_type                                 pcs_tx_comp2;
  nvi_tx_comp_type                                 pcs_tx_comp3;
  nvi_pwr_backoff_vs_volt_med_type                 pwr_backoff_vs_volt_med;
  nvi_pwr_backoff_vs_volt_low_type                 pwr_backoff_vs_volt_low;
  nvi_pa_backoff_volts_type                        pa_backoff_volts;
  nvi_minmax_type                                  vbatt_min_max;
  nvi_byte_type                                    ant2_cdma_rx_lin_off_0;
  nvi_ant2_cdma_rx_lin_slp_type                    ant2_cdma_rx_lin_slp;
  nvi_ant2_cdma_rx_comp_vs_freq_type               ant2_cdma_rx_comp_vs_freq;
  nvi_ant2_cdma_rx_lin_vs_temp_type                ant2_cdma_rx_lin_vs_temp;
  nvi_ant2_cdma_rx_slp_vs_temp_type                ant2_cdma_rx_slp_vs_temp;
  nvi_word_type                                    ant2_lna_range_offset;
  nvi_int2_type                                    ant2_lna_range_12_offset;
  nvi_ant2_cdma_lna_offset_vs_freq_type            ant2_cdma_lna_offset_vs_freq;
  nvi_ant2_cdma_lna_12_offset_vs_freq_type         ant2_cdma_lna_12_offset_vs_freq;
  nvi_byte_type                                    ant2_pcs_rx_lin_off_0;
  nvi_ant2_pcs_rx_lin_slp_type                     ant2_pcs_rx_lin_slp;
  nvi_ant2_pcs_rx_comp_vs_freq_type                ant2_pcs_rx_comp_vs_freq;
  nvi_ant2_pcs_rx_lin_vs_temp_type                 ant2_pcs_rx_lin_vs_temp;
  nvi_ant2_pcs_rx_slp_vs_temp_type                 ant2_pcs_rx_slp_vs_temp;
  nvi_word_type                                    ant2_pcs_lna_range_offset;
  nvi_int2_type                                    ant2_pcs_lna_range_12_offset;
  nvi_ant2_pcs_cdma_lna_offset_vs_freq_type        ant2_pcs_cdma_lna_offset_vs_freq;
  nvi_ant2_pcs_cdma_lna_12_offset_vs_freq_type     ant2_pcs_cdma_lna_12_offset_vs_freq;
  nvi_test_code_ver_type                           test_code_ver;
  nvi_sys_sw_ver_type                              sys_sw_ver;
  nvi_rf_cal_ver_type                              rf_cal_ver;
  nvi_rf_config_ver_type                           rf_config_ver;
  nvi_dword_type                                   rf_nv_loaded_date;
  nvi_vco_coarse_tune_table_type                   vco_coarse_tune_table;
  nvi_uint32_type                                  rf_test_item_1;
  nvi_uint32_type                                  rf_test_item_2;
  nvi_cal_chan_type                                cdma_tx_cal_chan;
  nvi_cal_chan_type                                cdma_rx_cal_chan;
  nvi_cal_chan_type                                pcs_rx_cal_chan;
  nvi_cal_chan_type                                pcs_tx_cal_chan;
  nvi_dword_type                                   pcs_enc_btf;
  nvi_dword_type                                   cdma_enc_btf;
  nvi_non_compliance_comment_type                  non_compliance_comment;
  nvi_byte_type                                    ue_rat_capability;
  nvi_byte_type                                    gsm_ue_op_class;
  nvi_byte_type                                    umts_ue_op_class;
  nvi_byte_type                                    msrac_sms_value;
  nvi_byte_type                                    msrac_sm_value;
  nvi_byte_type                                    gsm_a5_algorithms_supported;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_00;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_01;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_02;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_03;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_04;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_05;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_06;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_07;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_08;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_09;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_10;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_11;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_12;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_13;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_up_index_14;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_00;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_01;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_02;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_03;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_04;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_05;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_06;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_07;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_08;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_09;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_10;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_11;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_12;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_13;
  nvi_tx_burst_ramp_index_type                     gsm_tx_burst_ramp_down_index_14;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_00;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_01;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_02;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_03;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_04;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_05;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_06;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_07;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_08;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_09;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_10;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_11;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_12;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_13;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_14;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_up_index_15;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_00;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_01;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_02;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_03;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_04;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_05;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_06;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_07;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_08;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_09;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_10;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_11;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_12;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_13;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_14;
  nvi_tx_burst_ramp_index_type                     dcs_tx_burst_ramp_down_index_15;
  nvi_gsm_pa_gain_slope_type                       gsm_pa_gain_slope;
  nvi_dcs_pa_gain_slope_type                       dcs_pa_gain_slope;
  nvi_gsm_tx_freq_comp_type                        gsm_tx_freq_comp;
  nvi_dcs_tx_freq_comp_type                        dcs_tx_freq_comp;
  nvi_byte_type                                    gsm_vbatt_hi_pa_comp;
  nvi_byte_type                                    gsm_vbatt_lo_pa_comp;
  nvi_byte_type                                    dcs_vbatt_hi_pa_comp;
  nvi_byte_type                                    dcs_vbatt_lo_pa_comp;
  nvi_word_type                                    vbatt_3200_mv_adc;
  nvi_word_type                                    vbatt_3700_mv_adc;
  nvi_word_type                                    vbatt_4200_mv_adc;
  nvi_word_type                                    gsm_precharge;
  nvi_word_type                                    dcs_precharge;
  nvi_word_type                                    gsm_precharge_dur;
  nvi_word_type                                    dcs_precharge_dur;
  nvi_int8_type                                    gsm_pa_start_time_offset;
  nvi_int8_type                                    gsm_pa_stop_time_offset;
  nvi_int8_type                                    dcs_pa_start_time_offset;
  nvi_int8_type                                    dcs_pa_stop_time_offset;
  nvi_gainrange_switchpoint_type                   gsm_gainrange_switchpoints;
  nvi_gainrange_switchpoint_type                   dcs_gainrange_switchpoints;
  nvi_byte_type                                    force_ue_sgsnr_r99;
  nvi_byte_type                                    force_ue_mscr_r99;
  nvi_int1_type                                    im_level3;
  nvi_int1_type                                    im_level4;
  nvi_int1_type                                    agc_value_3_min;
  nvi_int1_type                                    agc_value_4_min;
  nvi_word_type                                    lna_bypass_timer_0;
  nvi_word_type                                    lna_bypass_timer_1;
  nvi_word_type                                    lna_bypass_timer_2;
  nvi_word_type                                    lna_bypass_timer_3;
  nvi_word_type                                    lna_non_bypass_timer_0;
  nvi_word_type                                    lna_non_bypass_timer_1;
  nvi_word_type                                    lna_non_bypass_timer_2;
  nvi_word_type                                    lna_non_bypass_timer_3;
  nvi_int2_type                                    tx_gain_atten_limit;
  nvi_int1_type                                    cdma_lna_3_fall;
  nvi_int2_type                                    cdma_lna_3_offset;
  nvi_int1_type                                    cdma_lna_3_rise;
  nvi_cdma_lna_3_offset_vs_freq_type               cdma_lna_3_offset_vs_freq;
  nvi_int1_type                                    pcs_lna_3_fall;
  nvi_int2_type                                    pcs_lna_3_offset;
  nvi_int1_type                                    pcs_lna_3_rise;
  nvi_pcs_lna_3_offset_vs_freq_type                pcs_lna_3_offset_vs_freq;
  nvi_int1_type                                    cdma_lna_4_fall;
  nvi_int2_type                                    cdma_lna_4_offset;
  nvi_int1_type                                    cdma_lna_4_rise;
  nvi_cdma_lna_4_offset_vs_freq_type               cdma_lna_4_offset_vs_freq;
  nvi_int1_type                                    pcs_lna_4_fall;
  nvi_int2_type                                    pcs_lna_4_offset;
  nvi_int1_type                                    pcs_lna_4_rise;
  nvi_pcs_lna_4_offset_vs_freq_type                pcs_lna_4_offset_vs_freq;
  nvi_int1_type                                    dfm_lna_fall;
  nvi_int2_type                                    dfm_lna_offset;
  nvi_int1_type                                    dfm_lna_rise;
  nvi_dfm_lna_offset_vs_freq_type                  dfm_lna_offset_vs_freq;
  nvi_word_type                                    dfm_lna_bypass_timer;
  nvi_word_type                                    dfm_lna_nonbypass_timer;
  nvi_byte_type                                    dfm_agc_acc_min_1;
  nvi_byte_type                                    dfm_agc_im_gain;
  nvi_byte_type                                    dfm_agc_dc_gain;
  nvi_int1_type                                    dfm_im_level1;
  nvi_byte_type                                    gps_fg_trk_offset_scaler;
  nvi_byte_type                                    digital_fg_trk_offset_scaler;
  nvi_byte_type                                    fm_fg_trk_offset_scaler;
  nvi_word_type                                    dfm_lna_s0_phase_offset;
  nvi_word_type                                    dfm_lna_s1_phase_offset;
  nvi_dword_type                                   cdma_rxf_cg_ioffset;
  nvi_dword_type                                   pcs_rxf_cg_ioffset;
  nvi_dword_type                                   fm_rxf_cg_ioffset;
  nvi_dword_type                                   gps_rxf_cg_ioffset;
  nvi_dword_type                                   cdma_rxf_cg_qoffset;
  nvi_dword_type                                   pcs_rxf_cg_qoffset;
  nvi_dword_type                                   fm_rxf_cg_qoffset;
  nvi_dword_type                                   gps_rxf_cg_qoffset;
  nvi_dword_type                                   cdma_rxf_fg_ioffset;
  nvi_dword_type                                   pcs_rxf_fg_ioffset;
  nvi_dword_type                                   fm_rxf_fg_ioffset;
  nvi_dword_type                                   gps_rxf_fg_ioffset;
  nvi_dword_type                                   cdma_rxf_fg_qoffset;
  nvi_dword_type                                   pcs_rxf_fg_qoffset;
  nvi_dword_type                                   fm_rxf_fg_qoffset;
  nvi_dword_type                                   gps_rxf_fg_qoffset;
  nvi_dword_type                                   cdma_dacc_est_ioffset;
  nvi_dword_type                                   pcs_dacc_est_ioffset;
  nvi_dword_type                                   fm_dacc_est_ioffset;
  nvi_dword_type                                   gps_dacc_est_ioffset;
  nvi_dword_type                                   cdma_dacc_est_qoffset;
  nvi_dword_type                                   pcs_dacc_est_qoffset;
  nvi_dword_type                                   fm_dacc_est_qoffset;
  nvi_dword_type                                   gps_dacc_est_qoffset;
  nvi_byte_type                                    cdma_dacc_iaccum0;
  nvi_byte_type                                    pcs_dacc_iaccum0;
  nvi_byte_type                                    fm_dacc_iaccum0;
  nvi_byte_type                                    gps_dacc_iaccum0;
  nvi_byte_type                                    cdma_dacc_iaccum1;
  nvi_byte_type                                    pcs_dacc_iaccum1;
  nvi_byte_type                                    fm_dacc_iaccum1;
  nvi_byte_type                                    gps_dacc_iaccum1;
  nvi_byte_type                                    cdma_dacc_iaccum2;
  nvi_byte_type                                    pcs_dacc_iaccum2;
  nvi_byte_type                                    fm_dacc_iaccum2;
  nvi_byte_type                                    gps_dacc_iaccum2;
  nvi_byte_type                                    cdma_dacc_iaccum3;
  nvi_byte_type                                    pcs_dacc_iaccum3;
  nvi_byte_type                                    fm_dacc_iaccum3;
  nvi_byte_type                                    gps_dacc_iaccum3;
  nvi_byte_type                                    cdma_dacc_iaccum4;
  nvi_byte_type                                    pcs_dacc_iaccum4;
  nvi_byte_type                                    fm_dacc_iaccum4;
  nvi_byte_type                                    gps_dacc_iaccum4;
  nvi_byte_type                                    cdma_dacc_qaccum0;
  nvi_byte_type                                    pcs_dacc_qaccum0;
  nvi_byte_type                                    fm_dacc_qaccum0;
  nvi_byte_type                                    gps_dacc_qaccum0;
  nvi_byte_type                                    cdma_dacc_qaccum1;
  nvi_byte_type                                    pcs_dacc_qaccum1;
  nvi_byte_type                                    fm_dacc_qaccum1;
  nvi_byte_type                                    gps_dacc_qaccum1;
  nvi_byte_type                                    cdma_dacc_qaccum2;
  nvi_byte_type                                    pcs_dacc_qaccum2;
  nvi_byte_type                                    fm_dacc_qaccum2;
  nvi_byte_type                                    gps_dacc_qaccum2;
  nvi_byte_type                                    cdma_dacc_qaccum3;
  nvi_byte_type                                    pcs_dacc_qaccum3;
  nvi_byte_type                                    fm_dacc_qaccum3;
  nvi_byte_type                                    gps_dacc_qaccum3;
  nvi_byte_type                                    cdma_dacc_qaccum4;
  nvi_byte_type                                    pcs_dacc_qaccum4;
  nvi_byte_type                                    fm_dacc_qaccum4;
  nvi_byte_type                                    gps_dacc_qaccum4;
  nvi_byte_type                                    cdma_dacc_gain_mult;
  nvi_byte_type                                    pcs_dacc_gain_mult;
  nvi_byte_type                                    fm_dacc_gain_mult;
  nvi_byte_type                                    gps_dacc_gain_mult;
  nvi_byte_type                                    cdma_im2_i_value;
  nvi_byte_type                                    pcs_im2_i_value;
  nvi_byte_type                                    cdma_im2_q_value;
  nvi_byte_type                                    pcs_im2_q_value;
  nvi_byte_type                                    rtc_time_adjust;
  nvi_int2_type                                    fm_vga_gain_offset;
  nvi_int2_type                                    cdma_vga_gain_offset;
  nvi_int2_type                                    pcs_vga_gain_offset;
  nvi_fm_vga_gain_offset_vs_freq_type              fm_vga_gain_offset_vs_freq;
  nvi_cdma_vga_gain_offset_vs_freq_type            cdma_vga_gain_offset_vs_freq;
  nvi_pcs_vga_gain_offset_vs_freq_type             pcs_vga_gain_offset_vs_freq;
  nvi_fm_vga_gain_offset_vs_temp_type              fm_vga_gain_offset_vs_temp;
  nvi_cdma_vga_gain_offset_vs_temp_type            cdma_vga_gain_offset_vs_temp;
  nvi_pcs_vga_gain_offset_vs_temp_type             pcs_vga_gain_offset_vs_temp;
  nvi_int32_type                                   fm_mis_comp_a_offset;
  nvi_int32_type                                   digital_mis_comp_a_offset;
  nvi_int32_type                                   gps_mis_comp_a_offset;
  nvi_int32_type                                   fm_mis_comp_b_offset;
  nvi_int32_type                                   digital_mis_comp_b_offset;
  nvi_int32_type                                   gps_mis_comp_b_offset;
  nvi_int1_type                                    pcs_im_level3;
  nvi_int1_type                                    pcs_im_level4;
  nvi_int1_type                                    pcs_agc_value_3_min;
  nvi_int1_type                                    pcs_agc_value_4_min;
  nvi_byte_type                                    digital_pll_lock_timer;
  nvi_int2_type                                    cdma_tx_gain_atten_limit;
  nvi_int2_type                                    pcs_tx_gain_atten_limit;
  nvi_int2_type                                    amps_tx_gain_atten_limit;
  nvi_int2_type                                    gps_tx_gain_atten_limit;
  nvi_byte_type                                    cdma_im2_transconductor_value;
  nvi_byte_type                                    pcs_im2_transconductor_value;
  nvi_byte_type                                    fm_pa_mac_high;
  nvi_int2_type                                    cdma_dynamic_range;
  nvi_int2_type                                    cdma_min_rx_rssi;
  nvi_word_type                                    tx_warmup;
  nvi_cdma_p1_rise_fall_off_type                   cdma_p1_rise_fall_off;
  nvi_pcs_p1_rise_fall_off_type                    pcs_p1_rise_fall_off;
  nvi_word_type                                    pcs_lna_bypass_timer_0;
  nvi_wcdma_rx_lin_type                            wcdma_rx_lin;
  nvi_wcdma_rx_comp_vs_freq_type                   wcdma_rx_comp_vs_freq;
  nvi_wcdma_rx_lin_vs_temp_type                    wcdma_rx_lin_vs_temp;
  nvi_wcdma_rx_slp_vs_temp_type                    wcdma_rx_slp_vs_temp;
  nvi_uint8_type                                   wcdma_lna_range_pol;
  nvi_int16_type                                   wcdma_lna_range_rise;
  nvi_int16_type                                   wcdma_lna_range_fall;
  nvi_int16_type                                   wcdma_im_level;
  nvi_uint8_type                                   wcdma_nonbypass_timer;
  nvi_uint16_type                                  wcdma_bypass_timer;
  nvi_int16_type                                   wcdma_lna_range_offset;
  nvi_wcdma_lna_offset_vs_freq_type                wcdma_lna_offset_vs_freq;
  nvi_int16_type                                   wcdma_rx_agc_min;
  nvi_int16_type                                   wcdma_rx_agc_max;
  nvi_uint8_type                                   wcdma_agc_phase_offset;
  nvi_wcdma_tx_lin_master_0_type                   wcdma_tx_lin_master_0;
  nvi_wcdma_tx_lin_master_1_type                   wcdma_tx_lin_master_1;
  nvi_wcdma_tx_comp_vs_freq_0_type                 wcdma_tx_comp_vs_freq_0;
  nvi_wcdma_tx_comp_vs_freq_1_type                 wcdma_tx_comp_vs_freq_1;
  nvi_wcdma_tx_lin_vs_temp_0_type                  wcdma_tx_lin_vs_temp_0;
  nvi_wcdma_tx_lin_vs_temp_1_type                  wcdma_tx_lin_vs_temp_1;
  nvi_wcdma_tx_slp_vs_temp_0_type                  wcdma_tx_slp_vs_temp_0;
  nvi_wcdma_tx_slp_vs_temp_1_type                  wcdma_tx_slp_vs_temp_1;
  nvi_uint16_type                                  wcdma_r1_rise;
  nvi_uint16_type                                  wcdma_r1_fall;
  nvi_wcdma_tx_lim_vs_temp_type                    wcdma_tx_lim_vs_temp;
  nvi_wcdma_tx_lim_vs_freq_type                    wcdma_tx_lim_vs_freq;
  nvi_uint8_type                                   wcdma_adj_factor;
  nvi_wcdma_exp_hdet_vs_agc_type                   wcdma_exp_hdet_vs_agc;
  nvi_uint8_type                                   wcdma_hdet_off;
  nvi_uint8_type                                   wcdma_hdet_spn;
  nvi_uint32_type                                  wcdma_enc_btf;
  nvi_int16_type                                   wcdma_vga_gain_offset;
  nvi_wcdma_vga_gain_offset_vs_freq_type           wcdma_vga_gain_offset_vs_freq;
  nvi_wcdma_vga_gain_offset_vs_temp_type           wcdma_vga_gain_offset_vs_temp;
  nvi_int16_type                                   wcdma_lna_range_rise_2;
  nvi_int16_type                                   wcdma_lna_range_rise_3;
  nvi_int16_type                                   wcdma_lna_range_fall_2;
  nvi_int16_type                                   wcdma_lna_range_fall_3;
  nvi_int16_type                                   wcdma_im_level_2;
  nvi_int16_type                                   wcdma_im_level_3;
  nvi_int16_type                                   wcdma_lna_range_offset_2;
  nvi_int16_type                                   wcdma_lna_range_offset_3;
  nvi_wcdma_lna_offset_vs_freq_2_type              wcdma_lna_offset_vs_freq_2;
  nvi_wcdma_lna_offset_vs_freq_3_type              wcdma_lna_offset_vs_freq_3;
  nvi_uint8_type                                   wcdma_im2_i_value;
  nvi_uint8_type                                   wcdma_im2_q_value;
  nvi_uint8_type                                   wcdma_im2_transconductor_value;
  nvi_int16_type                                   wcdma_rx_agc_min_2;
  nvi_int16_type                                   wcdma_rx_agc_min_3;
  nvi_wcdma_vbatt_type                             wcdma_vbatt;
  nvi_wcdma_therm_type                             wcdma_therm;
  nvi_int8_type                                    wcdma_max_tx_power;
  nvi_int16_type                                   wcdma_out_of_service_thresh;
  nvi_uint16_type                                  wcdma_agc_pa_on_rise_delay;
  nvi_uint16_type                                  wcdma_agc_pa_on_fall_delay;
  nvi_uint16_type                                  wcdma_agc_tx_on_rise_delay;
  nvi_uint16_type                                  wcdma_agc_tx_on_fall_delay;
  nvi_uint16_type                                  wcdma_agc_update_tx_agc_time;
  nvi_uint16_type                                  trk_lo_adj_default;
  nvi_uint16_type                                  trk_lo_adj_slope_default;
  nvi_uint16_type                                  wcdma_pa_gain_up_time;
  nvi_uint16_type                                  wcdma_pa_gain_down_time;
  nvi_uint8_type                                   rfr_bb_filter;
  nvi_uint8_type                                   rfr_iq_line_resistor;
  nvi_rfr_vco_coarse_tuning_1900_type              rfr_vco_coarse_tuning_1900;
  nvi_uint16_type                                  wcdma_tx_rot_angle_pa_state_00;
  nvi_uint16_type                                  wcdma_tx_rot_angle_pa_state_01;
  nvi_uint16_type                                  wcdma_tx_rot_angle_pa_state_10;
  nvi_uint16_type                                  wcdma_tx_rot_angle_pa_state_11;
  nvi_int16_type                                   pa_compensate_up;
  nvi_int16_type                                   pa_compensate_down;
  nvi_int2_type                                    c1_cdma_lna_offset;
  nvi_c1_cdma_lna_offset_vs_freq_type              c1_cdma_lna_offset_vs_freq;
  nvi_int2_type                                    c1_pcs_lna_offset;
  nvi_c1_pcs_lna_offset_vs_freq_type               c1_pcs_lna_offset_vs_freq;
  nvi_int2_type                                    c1_cdma_lna_2_offset;
  nvi_c1_cdma_lna_2_offset_vs_freq_type            c1_cdma_lna_2_offset_vs_freq;
  nvi_int2_type                                    c1_pcs_lna_2_offset;
  nvi_c1_pcs_lna_2_offset_vs_freq_type             c1_pcs_lna_2_offset_vs_freq;
  nvi_int2_type                                    c1_cdma_lna_3_offset;
  nvi_c1_cdma_lna_3_offset_vs_freq_type            c1_cdma_lna_3_offset_vs_freq;
  nvi_int2_type                                    c1_pcs_lna_3_offset;
  nvi_c1_pcs_lna_3_offset_vs_freq_type             c1_pcs_lna_3_offset_vs_freq;
  nvi_int2_type                                    c1_cdma_lna_4_offset;
  nvi_c1_cdma_lna_4_offset_vs_freq_type            c1_cdma_lna_4_offset_vs_freq;
  nvi_int2_type                                    c1_pcs_lna_4_offset;
  nvi_c1_pcs_lna_4_offset_vs_freq_type             c1_pcs_lna_4_offset_vs_freq;
  nvi_c1_cdma_p1_rise_fall_offset_type             c1_cdma_p1_rise_fall_offset;
  nvi_c1_pcs_p1_rise_fall_offset_type              c1_pcs_p1_rise_fall_offset;
  nvi_minmax_type                                  c1_rx_agc_value_1_minmax;
  nvi_minmax_type                                  c1_rx_agc_value_2_minmax;
  nvi_minmax_type                                  c1_rx_agc_value_3_minmax;
  nvi_minmax_type                                  c1_rx_agc_value_4_minmax;
  nvi_byte_type                                    c0_rx_agc_vref_val;
  nvi_byte_type                                    c1_rx_agc_vref_val;
  nvi_byte_type                                    c0_grp_delay_adj;
  nvi_byte_type                                    c1_grp_delay_adj;
  nvi_int2_type                                    c1_cdma_vga_gain_offset;
  nvi_c1_cdma_vga_gain_offset_vs_freq_type         c1_cdma_vga_gain_offset_vs_freq;
  nvi_c1_cdma_vga_gain_offset_vs_temp_type         c1_cdma_vga_gain_offset_vs_temp;
  nvi_int2_type                                    c1_pcs_vga_gain_offset;
  nvi_c1_pcs_vga_gain_offset_vs_freq_type          c1_pcs_vga_gain_offset_vs_freq;
  nvi_c1_pcs_vga_gain_offset_vs_temp_type          c1_pcs_vga_gain_offset_vs_temp;
  nvi_int4_type                                    c1_digital_mis_comp_a_offset;
  nvi_int4_type                                    c1_gps_mis_comp_a_offset;
  nvi_int4_type                                    c1_digital_mis_comp_b_offset;
  nvi_int4_type                                    c1_gps_mis_comp_b_offset;
  nvi_byte_type                                    c1_cdma_dacc_iaccum0;
  nvi_byte_type                                    c1_pcs_dacc_iaccum0;
  nvi_byte_type                                    c1_gps_dacc_iaccum0;
  nvi_byte_type                                    c1_cdma_dacc_iaccum1;
  nvi_byte_type                                    c1_pcs_dacc_iaccum1;
  nvi_byte_type                                    c1_gps_dacc_iaccum1;
  nvi_byte_type                                    c1_cdma_dacc_iaccum2;
  nvi_byte_type                                    c1_pcs_dacc_iaccum2;
  nvi_byte_type                                    c1_gps_dacc_iaccum2;
  nvi_byte_type                                    c1_cdma_dacc_iaccum3;
  nvi_byte_type                                    c1_pcs_dacc_iaccum3;
  nvi_byte_type                                    c1_gps_dacc_iaccum3;
  nvi_byte_type                                    c1_cdma_dacc_iaccum4;
  nvi_byte_type                                    c1_pcs_dacc_iaccum4;
  nvi_byte_type                                    c1_gps_dacc_iaccum4;
  nvi_byte_type                                    c1_cdma_dacc_qaccum0;
  nvi_byte_type                                    c1_pcs_dacc_qaccum0;
  nvi_byte_type                                    c1_gps_dacc_qaccum0;
  nvi_byte_type                                    c1_cdma_dacc_qaccum1;
  nvi_byte_type                                    c1_pcs_dacc_qaccum1;
  nvi_byte_type                                    c1_gps_dacc_qaccum1;
  nvi_byte_type                                    c1_cdma_dacc_qaccum2;
  nvi_byte_type                                    c1_pcs_dacc_qaccum2;
  nvi_byte_type                                    c1_gps_dacc_qaccum2;
  nvi_byte_type                                    c1_cdma_dacc_qaccum3;
  nvi_byte_type                                    c1_pcs_dacc_qaccum3;
  nvi_byte_type                                    c1_gps_dacc_qaccum3;
  nvi_byte_type                                    c1_cdma_dacc_qaccum4;
  nvi_byte_type                                    c1_pcs_dacc_qaccum4;
  nvi_byte_type                                    c1_gps_dacc_qaccum4;
  nvi_byte_type                                    c1_cdma_im2_q_value;
  nvi_byte_type                                    c1_pcs_im2_q_value;
  nvi_byte_type                                    c1_cdma_im2_i_value;
  nvi_byte_type                                    c1_pcs_im2_i_value;
  nvi_byte_type                                    c1_cdma_im2_transconductor_value;
  nvi_byte_type                                    c1_pcs_im2_transconductor_value;
  nvi_c1_vco_coarse_tune_table_type                c1_vco_coarse_tune_table;
  nvi_byte_type                                    c1_cdma_lna_1_rise;
  nvi_byte_type                                    c1_cdma_lna_2_rise;
  nvi_byte_type                                    c1_cdma_lna_3_rise;
  nvi_byte_type                                    c1_cdma_lna_4_rise;
  nvi_byte_type                                    c1_pcs_lna_1_rise;
  nvi_byte_type                                    c1_pcs_lna_2_rise;
  nvi_byte_type                                    c1_pcs_lna_3_rise;
  nvi_byte_type                                    c1_pcs_lna_4_rise;
  nvi_byte_type                                    c1_cdma_lna_1_fall;
  nvi_byte_type                                    c1_cdma_lna_2_fall;
  nvi_byte_type                                    c1_cdma_lna_3_fall;
  nvi_byte_type                                    c1_cdma_lna_4_fall;
  nvi_byte_type                                    c1_pcs_lna_1_fall;
  nvi_byte_type                                    c1_pcs_lna_2_fall;
  nvi_byte_type                                    c1_pcs_lna_3_fall;
  nvi_byte_type                                    c1_pcs_lna_4_fall;
  nvi_byte_type                                    c1_cdma_im_level1;
  nvi_byte_type                                    c1_cdma_im_level2;
  nvi_byte_type                                    c1_cdma_im_level3;
  nvi_byte_type                                    c1_cdma_im_level4;
  nvi_byte_type                                    c1_pcs_im_level1;
  nvi_byte_type                                    c1_pcs_im_level2;
  nvi_byte_type                                    c1_pcs_im_level3;
  nvi_byte_type                                    c1_pcs_im_level4;
  nvi_cell_1x_olta_backoff_type                    cell_1x_olta_backoff;
  nvi_cell_hdr_olta_backoff_type                   cell_hdr_olta_backoff;
  nvi_pcs_olta_backoff_type                        pcs_olta_backoff;
  nvi_bc6_tx_lim_vs_temp_type                      bc6_tx_lim_vs_temp;
  nvi_cal_chan_type                                c0_bc6_rx_cal_chan;
  nvi_tx_linearizer_type                           bc6_tx_lin_master0;
  nvi_tx_linearizer_type                           bc6_tx_lin_master1;
  nvi_tx_comp_type                                 bc6_tx_comp0;
  nvi_tx_comp_type                                 bc6_tx_comp1;
  nvi_bc6_tx_lim_vs_freq_type                      bc6_tx_lim_vs_freq;
  nvi_bc6_exp_hdet_vs_agc_type                     bc6_exp_hdet_vs_agc;
  nvi_byte_type                                    bc6_hdet_off;
  nvi_byte_type                                    bc6_hdet_spn;
  nvi_byte_type                                    bc6_pa_r1_rise;
  nvi_byte_type                                    bc6_pa_r1_fall;
  nvi_byte_type                                    bc6_lna_range_pol;
  nvi_int1_type                                    bc6_lna_1_rise;
  nvi_int1_type                                    bc6_lna_1_fall;
  nvi_word_type                                    c0_bc6_lna_range_offset;
  nvi_word_type                                    c1_bc6_lna_range_offset;
  nvi_int1_type                                    bc6_lna_2_rise;
  nvi_int1_type                                    bc6_lna_2_fall;
  nvi_int2_type                                    bc6_lna_range_12_offset;
  nvi_byte_type                                    c0_bc6_im_level1;
  nvi_byte_type                                    c0_bc6_im_level2;
  nvi_byte_type                                    c0_bc6_im_level3;
  nvi_byte_type                                    c0_bc6_im_level4;
  nvi_c0_bc6_lna_1_offset_vs_freq_type             c0_bc6_lna_1_offset_vs_freq;
  nvi_c1_bc6_lna_1_offset_vs_freq_type             c1_bc6_lna_1_offset_vs_freq;
  nvi_byte_type                                    bc6_agc_phase_offset;
  nvi_byte_type                                    bc6_adj_factor;
  nvi_minmax_type                                  bc6_rx_agc_minmax;
  nvi_minmax_type                                  bc6_rx_agc_min_11;
  nvi_dword_type                                   bc6_enc_btf;
  nvi_int2_type                                    bc6_tx_gain_atten_limit;
  nvi_int1_type                                    bc6_lna_3_fall;
  nvi_int1_type                                    bc6_lna_3_rise;
  nvi_int2_type                                    bc6_lna_3_offset;
  nvi_c0_bc6_lna_3_offset_vs_freq_type             c0_bc6_lna_3_offset_vs_freq;
  nvi_c1_bc6_lna_3_offset_vs_freq_type             c1_bc6_lna_3_offset_vs_freq;
  nvi_int1_type                                    bc6_lna_4_fall;
  nvi_int1_type                                    bc6_lna_4_rise;
  nvi_int2_type                                    c0_bc6_lna_4_offset;
  nvi_int2_type                                    c1_bc6_lna_4_offset;
  nvi_byte_type                                    c0_bc6_im2_i_value;
  nvi_byte_type                                    c1_bc6_im2_i_value;
  nvi_byte_type                                    c0_bc6_im2_q_value;
  nvi_byte_type                                    c1_bc6_im2_q_value;
  nvi_int2_type                                    c0_bc6_vga_gain_offset;
  nvi_int2_type                                    c1_bc6_vga_gain_offset;
  nvi_c0_bc6_vga_gain_offset_vs_freq_type          c0_bc6_vga_gain_offset_vs_freq;
  nvi_c1_bc6_vga_gain_offset_vs_freq_type          c1_bc6_vga_gain_offset_vs_freq;
  nvi_c0_bc6_vga_gain_offset_vs_temp_type          c0_bc6_vga_gain_offset_vs_temp;
  nvi_c1_bc6_vga_gain_offset_vs_temp_type          c1_bc6_vga_gain_offset_vs_temp;
  nvi_bc6_p1_rise_fall_off_type                    bc6_p1_rise_fall_off;
  nvi_c0_bc6_lna_4_offset_vs_freq_type             c0_bc6_lna_4_offset_vs_freq;
  nvi_c1_bc6_lna_4_offset_vs_freq_type             c1_bc6_lna_4_offset_vs_freq;
  nvi_c0_bc6_p1_rise_fall_offset_type              c0_bc6_p1_rise_fall_offset;
  nvi_c1_bc6_p1_rise_fall_offset_type              c1_bc6_p1_rise_fall_offset;
  nvi_int4_type                                    c0_bc6_digital_mis_comp_a_offset;
  nvi_int4_type                                    c1_bc6_digital_mis_comp_a_offset;
  nvi_int4_type                                    c0_bc6_digital_mis_comp_b_offset;
  nvi_int4_type                                    c1_bc6_digital_mis_comp_b_offset;
  nvi_byte_type                                    c0_bc6_im2_transconductor_value;
  nvi_byte_type                                    c1_bc6_im2_transconductor_value;
  nvi_bc6_vco_coarse_tune_table_type               bc6_vco_coarse_tune_table;
  nvi_cal_chan_type                                c0_bc6_tx_cal_chan;
  nvi_int16_type                                   bc6_gps1_rf_delay;
  nvi_tx_linearizer_type                           bc6_tx_lin_master2;
  nvi_tx_linearizer_type                           bc6_tx_lin_master3;
  nvi_tx_comp_type                                 bc6_tx_comp2;
  nvi_tx_comp_type                                 bc6_tx_comp3;
  nvi_byte_type                                    bc6_pa_r2_rise;
  nvi_byte_type                                    bc6_pa_r2_fall;
  nvi_byte_type                                    bc6_pa_r3_rise;
  nvi_byte_type                                    bc6_pa_r3_fall;
  nvi_c0_bc6_lna_2_offset_vs_freq_type             c0_bc6_lna_2_offset_vs_freq;
  nvi_int2_type                                    c0_bc6_lna_1_offset;
  nvi_int2_type                                    c0_bc6_lna_2_offset;
  nvi_int2_type                                    c0_bc6_lna_3_offset;
  nvi_int1_type                                    c0_bc6_lna_1_rise;
  nvi_int1_type                                    c0_bc6_lna_1_fall;
  nvi_int1_type                                    c0_bc6_lna_2_rise;
  nvi_int1_type                                    c0_bc6_lna_2_fall;
  nvi_int1_type                                    c0_bc6_lna_3_rise;
  nvi_int1_type                                    c0_bc6_lna_3_fall;
  nvi_int1_type                                    c0_bc6_lna_4_rise;
  nvi_int1_type                                    c0_bc6_lna_4_fall;
  nvi_cal_chan_type                                c1_bc6_tx_cal_chan;
  nvi_cal_chan_type                                c1_bc6_rx_cal_chan;
  nvi_c1_bc6_lna_2_offset_vs_freq_type             c1_bc6_lna_2_offset_vs_freq;
  nvi_int2_type                                    c1_bc6_lna_1_offset;
  nvi_int2_type                                    c1_bc6_lna_2_offset;
  nvi_int2_type                                    c1_bc6_lna_3_offset;
  nvi_int1_type                                    c1_bc6_lna_1_rise;
  nvi_int1_type                                    c1_bc6_lna_1_fall;
  nvi_int1_type                                    c1_bc6_lna_2_rise;
  nvi_int1_type                                    c1_bc6_lna_2_fall;
  nvi_int1_type                                    c1_bc6_lna_3_rise;
  nvi_int1_type                                    c1_bc6_lna_3_fall;
  nvi_int1_type                                    c1_bc6_lna_4_rise;
  nvi_int1_type                                    c1_bc6_lna_4_fall;
  nvi_byte_type                                    c1_bc6_im_level1;
  nvi_byte_type                                    c1_bc6_im_level2;
  nvi_byte_type                                    c1_bc6_im_level3;
  nvi_byte_type                                    c1_bc6_im_level4;
  nvi_int16_type                                   bc5_gps1_rf_delay;
  nvi_word_type                                    bc11_gps1_rf_delay;
  nvi_word_type                                    bcx_block_gps1_rf_delay;
  nvi_bc5_tx_lim_vs_temp_type                      bc5_tx_lim_vs_temp;
  nvi_bc11_tx_lim_vs_temp_type                     bc11_tx_lim_vs_temp;
  nvi_bcx_block_tx_lim_vs_temp_type                bcx_block_tx_lim_vs_temp;
  nvi_tx_linearizer_type                           bc5_tx_lin_master0;
  nvi_tx_linearizer_type                           bc11_tx_lin_master0;
  nvi_tx_linearizer_type                           bcx_block_tx_lin_master0;
  nvi_tx_linearizer_type                           bc5_tx_lin_master1;
  nvi_tx_linearizer_type                           bc11_tx_lin_master1;
  nvi_tx_linearizer_type                           bcx_block_tx_lin_master1;
  nvi_tx_linearizer_type                           bc5_tx_lin_master2;
  nvi_tx_linearizer_type                           bc11_tx_lin_master2;
  nvi_tx_linearizer_type                           bcx_block_tx_lin_master2;
  nvi_tx_linearizer_type                           bc5_tx_lin_master3;
  nvi_tx_linearizer_type                           bc11_tx_lin_master3;
  nvi_tx_linearizer_type                           bcx_block_tx_lin_master3;
  nvi_tx_comp_type                                 bc5_tx_comp0;
  nvi_tx_comp_type                                 bc11_tx_comp0;
  nvi_tx_comp_type                                 bcx_block_tx_comp0;
  nvi_tx_comp_type                                 bc5_tx_comp1;
  nvi_tx_comp_type                                 bc11_tx_comp1;
  nvi_tx_comp_type                                 bcx_block_tx_comp1;
  nvi_tx_comp_type                                 bc5_tx_comp2;
  nvi_tx_comp_type                                 bc11_tx_comp2;
  nvi_tx_comp_type                                 bcx_block_tx_comp2;
  nvi_tx_comp_type                                 bc5_tx_comp3;
  nvi_tx_comp_type                                 bc11_tx_comp3;
  nvi_tx_comp_type                                 bcx_block_tx_comp3;
  nvi_bc5_tx_lim_vs_freq_type                      bc5_tx_lim_vs_freq;
  nvi_bc11_tx_lim_vs_freq_type                     bc11_tx_lim_vs_freq;
  nvi_bcx_block_tx_lim_vs_freq_type                bcx_block_tx_lim_vs_freq;
  nvi_byte_type                                    bc5_pa_r1_rise;
  nvi_byte_type                                    bc11_pa_r1_rise;
  nvi_byte_type                                    bcx_block_pa_r1_rise;
  nvi_byte_type                                    bc5_pa_r1_fall;
  nvi_byte_type                                    bc11_pa_r1_fall;
  nvi_byte_type                                    bcx_block_pa_r1_fall;
  nvi_byte_type                                    bc5_pa_r2_rise;
  nvi_byte_type                                    bc11_pa_r2_rise;
  nvi_byte_type                                    bcx_block_pa_r2_rise;
  nvi_byte_type                                    bc5_pa_r2_fall;
  nvi_byte_type                                    bc11_pa_r2_fall;
  nvi_byte_type                                    bcx_block_pa_r2_fall;
  nvi_byte_type                                    bc5_pa_r3_rise;
  nvi_byte_type                                    bc11_pa_r3_rise;
  nvi_byte_type                                    bcx_block_pa_r3_rise;
  nvi_byte_type                                    bc5_pa_r3_fall;
  nvi_byte_type                                    bc11_pa_r3_fall;
  nvi_byte_type                                    bcx_block_pa_r3_fall;
  nvi_byte_type                                    bc5_hdet_off;
  nvi_byte_type                                    bc11_hdet_off;
  nvi_byte_type                                    bcx_block_hdet_off;
  nvi_byte_type                                    bc5_hdet_spn;
  nvi_byte_type                                    bc11_hdet_spn;
  nvi_byte_type                                    bcx_block_hdet_spn;
  nvi_bc5_exp_hdet_vs_agc_type                     bc5_exp_hdet_vs_agc;
  nvi_bc11_exp_hdet_vs_agc_type                    bc11_exp_hdet_vs_agc;
  nvi_bcx_block_exp_hdet_vs_agc_type               bcx_block_exp_hdet_vs_agc;
  nvi_dword_type                                   bc5_enc_btf;
  nvi_dword_type                                   bc11_enc_btf;
  nvi_dword_type                                   bcx_block_enc_btf;
  nvi_bc5_vco_coarse_tune_table_type               bc5_vco_coarse_tune_table;
  nvi_bc11_vco_coarse_tune_table_type              bc11_vco_coarse_tune_table;
  nvi_bcx_block_vco_coarse_tune_table_type         bcx_block_vco_coarse_tune_table;
  nvi_bc5_p1_rise_fall_off_type                    bc5_p1_rise_fall_off;
  nvi_bc11_p1_rise_fall_off_type                   bc11_p1_rise_fall_off;
  nvi_bcx_block_p1_rise_fall_off_type              bcx_block_p1_rise_fall_off;
  nvi_c0_bc5_tx_cal_chan_type                      c0_bc5_tx_cal_chan;
  nvi_c0_bc11_tx_cal_chan_type                     c0_bc11_tx_cal_chan;
  nvi_c0_bcx_block_tx_cal_chan_type                c0_bcx_block_tx_cal_chan;
  nvi_c0_bc5_rx_cal_chan_type                      c0_bc5_rx_cal_chan;
  nvi_c0_bc11_rx_cal_chan_type                     c0_bc11_rx_cal_chan;
  nvi_c0_bcx_block_rx_cal_chan_type                c0_bcx_block_rx_cal_chan;
  nvi_c0_bc5_lna_1_offset_vs_freq_type             c0_bc5_lna_1_offset_vs_freq;
  nvi_c0_bc11_lna_1_offset_vs_freq_type            c0_bc11_lna_1_offset_vs_freq;
  nvi_c0_bcx_block_lna_1_offset_vs_freq_type       c0_bcx_block_lna_1_offset_vs_freq;
  nvi_c0_bc5_lna_2_offset_vs_freq_type             c0_bc5_lna_2_offset_vs_freq;
  nvi_c0_bc11_lna_2_offset_vs_freq_type            c0_bc11_lna_2_offset_vs_freq;
  nvi_c0_bcx_block_lna_2_offset_vs_freq_type       c0_bcx_block_lna_2_offset_vs_freq;
  nvi_c0_bc5_lna_3_offset_vs_freq_type             c0_bc5_lna_3_offset_vs_freq;
  nvi_c0_bc11_lna_3_offset_vs_freq_type            c0_bc11_lna_3_offset_vs_freq;
  nvi_c0_bcx_block_lna_3_offset_vs_freq_type       c0_bcx_block_lna_3_offset_vs_freq;
  nvi_c0_bc5_lna_4_offset_vs_freq_type             c0_bc5_lna_4_offset_vs_freq;
  nvi_c0_bc11_lna_4_offset_vs_freq_type            c0_bc11_lna_4_offset_vs_freq;
  nvi_c0_bcx_block_lna_4_offset_vs_freq_type       c0_bcx_block_lna_4_offset_vs_freq;
  nvi_int2_type                                    c0_bc5_lna_1_offset;
  nvi_int2_type                                    c0_bc11_lna_1_offset;
  nvi_int2_type                                    c0_bcx_block_lna_1_offset;
  nvi_int2_type                                    c0_bc5_lna_2_offset;
  nvi_int2_type                                    c0_bc11_lna_2_offset;
  nvi_int2_type                                    c0_bcx_block_lna_2_offset;
  nvi_int2_type                                    c0_bc5_lna_3_offset;
  nvi_int2_type                                    c0_bc11_lna_3_offset;
  nvi_int2_type                                    c0_bcx_block_lna_3_offset;
  nvi_int2_type                                    c0_bc5_lna_4_offset;
  nvi_int2_type                                    c0_bc11_lna_4_offset;
  nvi_int2_type                                    c0_bcx_block_lna_4_offset;
  nvi_byte_type                                    c0_bc5_im2_i_value;
  nvi_byte_type                                    c0_bc11_im2_i_value;
  nvi_byte_type                                    c0_bcx_block_im2_i_value;
  nvi_byte_type                                    c0_bc5_im2_q_value;
  nvi_byte_type                                    c0_bc11_im2_q_value;
  nvi_byte_type                                    c0_bcx_block_im2_q_value;
  nvi_int2_type                                    c0_bc5_vga_gain_offset;
  nvi_int2_type                                    c0_bc11_vga_gain_offset;
  nvi_int2_type                                    c0_bcx_block_vga_gain_offset;
  nvi_c0_bc5_vga_gain_offset_vs_freq_type          c0_bc5_vga_gain_offset_vs_freq;
  nvi_c0_bc11_vga_gain_offset_vs_freq_type         c0_bc11_vga_gain_offset_vs_freq;
  nvi_c0_bcx_block_vga_gain_offset_vs_freq_type    c0_bcx_block_vga_gain_offset_vs_freq;
  nvi_byte_type                                    c0_bc5_im2_transconductor_value;
  nvi_byte_type                                    c0_bc11_im2_transconductor_value;
  nvi_byte_type                                    c0_bcx_block_im2_transconductor_value;
  nvi_int1_type                                    c0_bc5_lna_1_rise;
  nvi_int1_type                                    c0_bc11_lna_1_rise;
  nvi_int1_type                                    c0_bcx_block_lna_1_rise;
  nvi_int1_type                                    c0_bc5_lna_1_fall;
  nvi_int1_type                                    c0_bc11_lna_1_fall;
  nvi_int1_type                                    c0_bcx_block_lna_1_fall;
  nvi_int1_type                                    c0_bc5_lna_2_rise;
  nvi_int1_type                                    c0_bc11_lna_2_rise;
  nvi_int1_type                                    c0_bcx_block_lna_2_rise;
  nvi_int1_type                                    c0_bc5_lna_2_fall;
  nvi_int1_type                                    c0_bc11_lna_2_fall;
  nvi_int1_type                                    c0_bcx_block_lna_2_fall;
  nvi_int1_type                                    c0_bc5_lna_3_rise;
  nvi_int1_type                                    c0_bc11_lna_3_rise;
  nvi_int1_type                                    c0_bcx_block_lna_3_rise;
  nvi_int1_type                                    c0_bc5_lna_3_fall;
  nvi_int1_type                                    c0_bc11_lna_3_fall;
  nvi_int1_type                                    c0_bcx_block_lna_3_fall;
  nvi_int1_type                                    c0_bc5_lna_4_rise;
  nvi_int1_type                                    c0_bc11_lna_4_rise;
  nvi_int1_type                                    c0_bcx_block_lna_4_rise;
  nvi_int1_type                                    c0_bc5_lna_4_fall;
  nvi_int1_type                                    c0_bc11_lna_4_fall;
  nvi_int1_type                                    c0_bcx_block_lna_4_fall;
  nvi_byte_type                                    c0_bc5_im_level1;
  nvi_byte_type                                    c0_bc11_im_level1;
  nvi_byte_type                                    c0_bcx_block_im_level1;
  nvi_byte_type                                    c0_bc5_im_level2;
  nvi_byte_type                                    c0_bc11_im_level2;
  nvi_byte_type                                    c0_bcx_block_im_level2;
  nvi_byte_type                                    c0_bc5_im_level3;
  nvi_byte_type                                    c0_bc11_im_level3;
  nvi_byte_type                                    c0_bcx_block_im_level3;
  nvi_byte_type                                    c0_bc5_im_level4;
  nvi_byte_type                                    c0_bc11_im_level4;
  nvi_byte_type                                    c0_bcx_block_im_level4;
  nvi_c1_bc5_tx_cal_chan_type                      c1_bc5_tx_cal_chan;
  nvi_c1_bc11_tx_cal_chan_type                     c1_bc11_tx_cal_chan;
  nvi_c1_bcx_block_tx_cal_chan_type                c1_bcx_block_tx_cal_chan;
  nvi_c1_bc5_rx_cal_chan_type                      c1_bc5_rx_cal_chan;
  nvi_c1_bc11_rx_cal_chan_type                     c1_bc11_rx_cal_chan;
  nvi_c1_bcx_block_rx_cal_chan_type                c1_bcx_block_rx_cal_chan;
  nvi_c1_bc5_lna_1_offset_vs_freq_type             c1_bc5_lna_1_offset_vs_freq;
  nvi_c1_bc11_lna_1_offset_vs_freq_type            c1_bc11_lna_1_offset_vs_freq;
  nvi_c1_bcx_block_lna_1_offset_vs_freq_type       c1_bcx_block_lna_1_offset_vs_freq;
  nvi_c1_bc5_lna_2_offset_vs_freq_type             c1_bc5_lna_2_offset_vs_freq;
  nvi_c1_bc11_lna_2_offset_vs_freq_type            c1_bc11_lna_2_offset_vs_freq;
  nvi_c1_bcx_block_lna_2_offset_vs_freq_type       c1_bcx_block_lna_2_offset_vs_freq;
  nvi_c1_bc5_lna_3_offset_vs_freq_type             c1_bc5_lna_3_offset_vs_freq;
  nvi_c1_bc11_lna_3_offset_vs_freq_type            c1_bc11_lna_3_offset_vs_freq;
  nvi_c1_bcx_block_lna_3_offset_vs_freq_type       c1_bcx_block_lna_3_offset_vs_freq;
  nvi_c1_bc5_lna_4_offset_vs_freq_type             c1_bc5_lna_4_offset_vs_freq;
  nvi_c1_bc11_lna_4_offset_vs_freq_type            c1_bc11_lna_4_offset_vs_freq;
  nvi_c1_bcx_block_lna_4_offset_vs_freq_type       c1_bcx_block_lna_4_offset_vs_freq;
  nvi_int2_type                                    c1_bc5_lna_1_offset;
  nvi_int2_type                                    c1_bc11_lna_1_offset;
  nvi_int2_type                                    c1_bcx_block_lna_1_offset;
  nvi_int2_type                                    c1_bc5_lna_2_offset;
  nvi_int2_type                                    c1_bc11_lna_2_offset;
  nvi_int2_type                                    c1_bcx_block_lna_2_offset;
  nvi_int2_type                                    c1_bc5_lna_3_offset;
  nvi_int2_type                                    c1_bc11_lna_3_offset;
  nvi_int2_type                                    c1_bcx_block_lna_3_offset;
  nvi_int2_type                                    c1_bc5_lna_4_offset;
  nvi_int2_type                                    c1_bc11_lna_4_offset;
  nvi_int2_type                                    c1_bcx_block_lna_4_offset;
  nvi_byte_type                                    c1_bc5_im2_i_value;
  nvi_byte_type                                    c1_bc11_im2_i_value;
  nvi_byte_type                                    c1_bcx_block_im2_i_value;
  nvi_byte_type                                    c1_bc5_im2_q_value;
  nvi_byte_type                                    c1_bc11_im2_q_value;
  nvi_byte_type                                    c1_bcx_block_im2_q_value;
  nvi_int2_type                                    c1_bc5_vga_gain_offset;
  nvi_int2_type                                    c1_bc11_vga_gain_offset;
  nvi_int2_type                                    c1_bcx_block_vga_gain_offset;
  nvi_c1_bc5_vga_gain_offset_vs_freq_type          c1_bc5_vga_gain_offset_vs_freq;
  nvi_c1_bc11_vga_gain_offset_vs_freq_type         c1_bc11_vga_gain_offset_vs_freq;
  nvi_c1_bcx_block_vga_gain_offset_vs_freq_type    c1_bcx_block_vga_gain_offset_vs_freq;
  nvi_byte_type                                    c1_bc5_im2_transconductor_value;
  nvi_byte_type                                    c1_bc11_im2_transconductor_value;
  nvi_byte_type                                    c1_bcx_block_im2_transconductor_value;
  nvi_int1_type                                    c1_bc5_lna_1_rise;
  nvi_int1_type                                    c1_bc11_lna_1_rise;
  nvi_int1_type                                    c1_bcx_block_lna_1_rise;
  nvi_int1_type                                    c1_bc5_lna_1_fall;
  nvi_int1_type                                    c1_bc11_lna_1_fall;
  nvi_int1_type                                    c1_bcx_block_lna_1_fall;
  nvi_int1_type                                    c1_bc5_lna_2_rise;
  nvi_int1_type                                    c1_bc11_lna_2_rise;
  nvi_int1_type                                    c1_bcx_block_lna_2_rise;
  nvi_int1_type                                    c1_bc5_lna_2_fall;
  nvi_int1_type                                    c1_bc11_lna_2_fall;
  nvi_int1_type                                    c1_bcx_block_lna_2_fall;
  nvi_int1_type                                    c1_bc5_lna_3_rise;
  nvi_int1_type                                    c1_bc11_lna_3_rise;
  nvi_int1_type                                    c1_bcx_block_lna_3_rise;
  nvi_int1_type                                    c1_bc5_lna_3_fall;
  nvi_int1_type                                    c1_bc11_lna_3_fall;
  nvi_int1_type                                    c1_bcx_block_lna_3_fall;
  nvi_int1_type                                    c1_bc5_lna_4_rise;
  nvi_int1_type                                    c1_bc11_lna_4_rise;
  nvi_int1_type                                    c1_bcx_block_lna_4_rise;
  nvi_int1_type                                    c1_bc5_lna_4_fall;
  nvi_int1_type                                    c1_bc11_lna_4_fall;
  nvi_int1_type                                    c1_bcx_block_lna_4_fall;
  nvi_byte_type                                    c1_bc5_im_level1;
  nvi_byte_type                                    c1_bc11_im_level1;
  nvi_byte_type                                    c1_bcx_block_im_level1;
  nvi_byte_type                                    c1_bc5_im_level2;
  nvi_byte_type                                    c1_bc11_im_level2;
  nvi_byte_type                                    c1_bcx_block_im_level2;
  nvi_byte_type                                    c1_bc5_im_level3;
  nvi_byte_type                                    c1_bc11_im_level3;
  nvi_byte_type                                    c1_bcx_block_im_level3;
  nvi_byte_type                                    c1_bc5_im_level4;
  nvi_byte_type                                    c1_bc11_im_level4;
  nvi_byte_type                                    c1_bcx_block_im_level4;
  nvi_int16_type                                   bc4_gps1_rf_delay;
  nvi_bc4_tx_lim_vs_temp_type                      bc4_tx_lim_vs_temp;
  nvi_tx_linearizer_type                           bc4_tx_lin_master0;
  nvi_tx_linearizer_type                           bc4_tx_lin_master1;
  nvi_tx_linearizer_type                           bc4_tx_lin_master2;
  nvi_tx_linearizer_type                           bc4_tx_lin_master3;
  nvi_tx_comp_type                                 bc4_tx_comp0;
  nvi_tx_comp_type                                 bc4_tx_comp1;
  nvi_tx_comp_type                                 bc4_tx_comp2;
  nvi_tx_comp_type                                 bc4_tx_comp3;
  nvi_bc4_tx_lim_vs_freq_type                      bc4_tx_lim_vs_freq;
  nvi_byte_type                                    bc4_pa_r1_rise;
  nvi_byte_type                                    bc4_pa_r1_fall;
  nvi_byte_type                                    bc4_pa_r2_rise;
  nvi_byte_type                                    bc4_pa_r2_fall;
  nvi_byte_type                                    bc4_pa_r3_rise;
  nvi_byte_type                                    bc4_pa_r3_fall;
  nvi_byte_type                                    bc4_hdet_off;
  nvi_byte_type                                    bc4_hdet_spn;
  nvi_bc4_exp_hdet_vs_agc_type                     bc4_exp_hdet_vs_agc;
  nvi_dword_type                                   bc4_enc_btf;
  nvi_bc4_vco_coarse_tune_table_type               bc4_vco_coarse_tune_table;
  nvi_bc4_p1_rise_fall_off_type                    bc4_p1_rise_fall_off;
  nvi_c0_bc4_tx_cal_chan_type                      c0_bc4_tx_cal_chan;
  nvi_c0_bc4_rx_cal_chan_type                      c0_bc4_rx_cal_chan;
  nvi_c0_bc4_lna_1_offset_vs_freq_type             c0_bc4_lna_1_offset_vs_freq;
  nvi_c0_bc4_lna_2_offset_vs_freq_type             c0_bc4_lna_2_offset_vs_freq;
  nvi_c0_bc4_lna_3_offset_vs_freq_type             c0_bc4_lna_3_offset_vs_freq;
  nvi_c0_bc4_lna_4_offset_vs_freq_type             c0_bc4_lna_4_offset_vs_freq;
  nvi_int2_type                                    c0_bc4_lna_1_offset;
  nvi_int2_type                                    c0_bc4_lna_2_offset;
  nvi_int2_type                                    c0_bc4_lna_3_offset;
  nvi_int2_type                                    c0_bc4_lna_4_offset;
  nvi_byte_type                                    c0_bc4_im2_i_value;
  nvi_byte_type                                    c0_bc4_im2_q_value;
  nvi_int2_type                                    c0_bc4_vga_gain_offset;
  nvi_c0_bc4_vga_gain_offset_vs_freq_type          c0_bc4_vga_gain_offset_vs_freq;
  nvi_byte_type                                    c0_bc4_im2_transconductor_value;
  nvi_int1_type                                    c0_bc4_lna_1_rise;
  nvi_int1_type                                    c0_bc4_lna_1_fall;
  nvi_int1_type                                    c0_bc4_lna_2_rise;
  nvi_int1_type                                    c0_bc4_lna_2_fall;
  nvi_int1_type                                    c0_bc4_lna_3_rise;
  nvi_int1_type                                    c0_bc4_lna_3_fall;
  nvi_int1_type                                    c0_bc4_lna_4_rise;
  nvi_int1_type                                    c0_bc4_lna_4_fall;
  nvi_byte_type                                    c0_bc4_im_level1;
  nvi_byte_type                                    c0_bc4_im_level2;
  nvi_byte_type                                    c0_bc4_im_level3;
  nvi_byte_type                                    c0_bc4_im_level4;
  nvi_c1_bc4_tx_cal_chan_type                      c1_bc4_tx_cal_chan;
  nvi_c1_bc4_rx_cal_chan_type                      c1_bc4_rx_cal_chan;
  nvi_c1_bc4_lna_1_offset_vs_freq_type             c1_bc4_lna_1_offset_vs_freq;
  nvi_c1_bc4_lna_2_offset_vs_freq_type             c1_bc4_lna_2_offset_vs_freq;
  nvi_c1_bc4_lna_3_offset_vs_freq_type             c1_bc4_lna_3_offset_vs_freq;
  nvi_c1_bc4_lna_4_offset_vs_freq_type             c1_bc4_lna_4_offset_vs_freq;
  nvi_int2_type                                    c1_bc4_lna_1_offset;
  nvi_int2_type                                    c1_bc4_lna_2_offset;
  nvi_int2_type                                    c1_bc4_lna_3_offset;
  nvi_int2_type                                    c1_bc4_lna_4_offset;
  nvi_byte_type                                    c1_bc4_im2_i_value;
  nvi_byte_type                                    c1_bc4_im2_q_value;
  nvi_int2_type                                    c1_bc4_vga_gain_offset;
  nvi_c1_bc4_vga_gain_offset_vs_freq_type          c1_bc4_vga_gain_offset_vs_freq;
  nvi_byte_type                                    c1_bc4_im2_transconductor_value;
  nvi_int1_type                                    c1_bc4_lna_1_rise;
  nvi_int1_type                                    c1_bc4_lna_1_fall;
  nvi_int1_type                                    c1_bc4_lna_2_rise;
  nvi_int1_type                                    c1_bc4_lna_2_fall;
  nvi_int1_type                                    c1_bc4_lna_3_rise;
  nvi_int1_type                                    c1_bc4_lna_3_fall;
  nvi_int1_type                                    c1_bc4_lna_4_rise;
  nvi_int1_type                                    c1_bc4_lna_4_fall;
  nvi_byte_type                                    c1_bc4_im_level1;
  nvi_byte_type                                    c1_bc4_im_level2;
  nvi_byte_type                                    c1_bc4_im_level3;
  nvi_byte_type                                    c1_bc4_im_level4;
  nvi_int16_type                                   bc3_gps1_rf_delay;
  nvi_bc3_tx_lim_vs_temp_type                      bc3_tx_lim_vs_temp;
  nvi_tx_linearizer_type                           bc3_tx_lin_master0;
  nvi_tx_linearizer_type                           bc3_tx_lin_master1;
  nvi_tx_linearizer_type                           bc3_tx_lin_master2;
  nvi_tx_linearizer_type                           bc3_tx_lin_master3;
  nvi_tx_comp_type                                 bc3_tx_comp0;
  nvi_tx_comp_type                                 bc3_tx_comp1;
  nvi_tx_comp_type                                 bc3_tx_comp2;
  nvi_tx_comp_type                                 bc3_tx_comp3;
  nvi_bc3_tx_lim_vs_freq_type                      bc3_tx_lim_vs_freq;
  nvi_byte_type                                    bc3_pa_r1_rise;
  nvi_byte_type                                    bc3_pa_r1_fall;
  nvi_byte_type                                    bc3_pa_r2_rise;
  nvi_byte_type                                    bc3_pa_r2_fall;
  nvi_byte_type                                    bc3_pa_r3_rise;
  nvi_byte_type                                    bc3_pa_r3_fall;
  nvi_byte_type                                    bc3_hdet_off;
  nvi_byte_type                                    bc3_hdet_spn;
  nvi_bc3_exp_hdet_vs_agc_type                     bc3_exp_hdet_vs_agc;
  nvi_dword_type                                   bc3_enc_btf;
  nvi_bc3_vco_coarse_tune_table_type               bc3_vco_coarse_tune_table;
  nvi_bc3_p1_rise_fall_off_type                    bc3_p1_rise_fall_off;
  nvi_c0_bc3_tx_cal_chan_type                      c0_bc3_tx_cal_chan;
  nvi_c0_bc3_rx_cal_chan_type                      c0_bc3_rx_cal_chan;
  nvi_c0_bc3_lna_1_offset_vs_freq_type             c0_bc3_lna_1_offset_vs_freq;
  nvi_c0_bc3_lna_2_offset_vs_freq_type             c0_bc3_lna_2_offset_vs_freq;
  nvi_c0_bc3_lna_3_offset_vs_freq_type             c0_bc3_lna_3_offset_vs_freq;
  nvi_c0_bc3_lna_4_offset_vs_freq_type             c0_bc3_lna_4_offset_vs_freq;
  nvi_int2_type                                    c0_bc3_lna_1_offset;
  nvi_int2_type                                    c0_bc3_lna_2_offset;
  nvi_int2_type                                    c0_bc3_lna_3_offset;
  nvi_int2_type                                    c0_bc3_lna_4_offset;
  nvi_byte_type                                    c0_bc3_im2_i_value;
  nvi_byte_type                                    c0_bc3_im2_q_value;
  nvi_int2_type                                    c0_bc3_vga_gain_offset;
  nvi_c0_bc3_vga_gain_offset_vs_freq_type          c0_bc3_vga_gain_offset_vs_freq;
  nvi_byte_type                                    c0_bc3_im2_transconductor_value;
  nvi_int1_type                                    c0_bc3_lna_1_rise;
  nvi_int1_type                                    c0_bc3_lna_1_fall;
  nvi_int1_type                                    c0_bc3_lna_2_rise;
  nvi_int1_type                                    c0_bc3_lna_2_fall;
  nvi_int1_type                                    c0_bc3_lna_3_rise;
  nvi_int1_type                                    c0_bc3_lna_3_fall;
  nvi_int1_type                                    c0_bc3_lna_4_rise;
  nvi_int1_type                                    c0_bc3_lna_4_fall;
  nvi_byte_type                                    c0_bc3_im_level1;
  nvi_byte_type                                    c0_bc3_im_level2;
  nvi_byte_type                                    c0_bc3_im_level3;
  nvi_byte_type                                    c0_bc3_im_level4;
  nvi_c1_bc3_tx_cal_chan_type                      c1_bc3_tx_cal_chan;
  nvi_c1_bc3_rx_cal_chan_type                      c1_bc3_rx_cal_chan;
  nvi_c1_bc3_lna_1_offset_vs_freq_type             c1_bc3_lna_1_offset_vs_freq;
  nvi_c1_bc3_lna_2_offset_vs_freq_type             c1_bc3_lna_2_offset_vs_freq;
  nvi_c1_bc3_lna_3_offset_vs_freq_type             c1_bc3_lna_3_offset_vs_freq;
  nvi_c1_bc3_lna_4_offset_vs_freq_type             c1_bc3_lna_4_offset_vs_freq;
  nvi_int2_type                                    c1_bc3_lna_1_offset;
  nvi_int2_type                                    c1_bc3_lna_2_offset;
  nvi_int2_type                                    c1_bc3_lna_3_offset;
  nvi_int2_type                                    c1_bc3_lna_4_offset;
  nvi_byte_type                                    c1_bc3_im2_i_value;
  nvi_byte_type                                    c1_bc3_im2_q_value;
  nvi_int2_type                                    c1_bc3_vga_gain_offset;
  nvi_c1_bc3_vga_gain_offset_vs_freq_type          c1_bc3_vga_gain_offset_vs_freq;
  nvi_byte_type                                    c1_bc3_im2_transconductor_value;
  nvi_int1_type                                    c1_bc3_lna_1_rise;
  nvi_int1_type                                    c1_bc3_lna_1_fall;
  nvi_int1_type                                    c1_bc3_lna_2_rise;
  nvi_int1_type                                    c1_bc3_lna_2_fall;
  nvi_int1_type                                    c1_bc3_lna_3_rise;
  nvi_int1_type                                    c1_bc3_lna_3_fall;
  nvi_int1_type                                    c1_bc3_lna_4_rise;
  nvi_int1_type                                    c1_bc3_lna_4_fall;
  nvi_byte_type                                    c1_bc3_im_level1;
  nvi_byte_type                                    c1_bc3_im_level2;
  nvi_byte_type                                    c1_bc3_im_level3;
  nvi_byte_type                                    c1_bc3_im_level4;
  nvi_int16_type                                   bc1_gps1_rf_delay;
  nvi_bc1_tx_lim_vs_temp_type                      bc1_tx_lim_vs_temp;
  nvi_tx_linearizer_type                           bc1_tx_lin_master0;
  nvi_tx_linearizer_type                           bc1_tx_lin_master1;
  nvi_tx_linearizer_type                           bc1_tx_lin_master2;
  nvi_tx_linearizer_type                           bc1_tx_lin_master3;
  nvi_tx_comp_type                                 bc1_tx_comp0;
  nvi_tx_comp_type                                 bc1_tx_comp1;
  nvi_tx_comp_type                                 bc1_tx_comp2;
  nvi_tx_comp_type                                 bc1_tx_comp3;
  nvi_bc1_tx_lim_vs_freq_type                      bc1_tx_lim_vs_freq;
  nvi_byte_type                                    bc1_pa_r1_rise;
  nvi_byte_type                                    bc1_pa_r1_fall;
  nvi_byte_type                                    bc1_pa_r2_rise;
  nvi_byte_type                                    bc1_pa_r2_fall;
  nvi_byte_type                                    bc1_pa_r3_rise;
  nvi_byte_type                                    bc1_pa_r3_fall;
  nvi_byte_type                                    bc1_hdet_off;
  nvi_byte_type                                    bc1_hdet_spn;
  nvi_bc1_exp_hdet_vs_agc_type                     bc1_exp_hdet_vs_agc;
  nvi_dword_type                                   bc1_enc_btf;
  nvi_bc1_vco_coarse_tune_table_type               bc1_vco_coarse_tune_table;
  nvi_bc1_p1_rise_fall_off_type                    bc1_p1_rise_fall_off;
  nvi_c0_bc1_tx_cal_chan_type                      c0_bc1_tx_cal_chan;
  nvi_c0_bc1_rx_cal_chan_type                      c0_bc1_rx_cal_chan;
  nvi_c0_bc1_lna_1_offset_vs_freq_type             c0_bc1_lna_1_offset_vs_freq;
  nvi_c0_bc1_lna_2_offset_vs_freq_type             c0_bc1_lna_2_offset_vs_freq;
  nvi_c0_bc1_lna_3_offset_vs_freq_type             c0_bc1_lna_3_offset_vs_freq;
  nvi_c0_bc1_lna_4_offset_vs_freq_type             c0_bc1_lna_4_offset_vs_freq;
  nvi_int2_type                                    c0_bc1_lna_1_offset;
  nvi_int2_type                                    c0_bc1_lna_2_offset;
  nvi_int2_type                                    c0_bc1_lna_3_offset;
  nvi_int2_type                                    c0_bc1_lna_4_offset;
  nvi_byte_type                                    c0_bc1_im2_i_value;
  nvi_byte_type                                    c0_bc1_im2_q_value;
  nvi_int2_type                                    c0_bc1_vga_gain_offset;
  nvi_c0_bc1_vga_gain_offset_vs_freq_type          c0_bc1_vga_gain_offset_vs_freq;
  nvi_byte_type                                    c0_bc1_im2_transconductor_value;
  nvi_int1_type                                    c0_bc1_lna_1_rise;
  nvi_int1_type                                    c0_bc1_lna_1_fall;
  nvi_int1_type                                    c0_bc1_lna_2_rise;
  nvi_int1_type                                    c0_bc1_lna_2_fall;
  nvi_int1_type                                    c0_bc1_lna_3_rise;
  nvi_int1_type                                    c0_bc1_lna_3_fall;
  nvi_int1_type                                    c0_bc1_lna_4_rise;
  nvi_int1_type                                    c0_bc1_lna_4_fall;
  nvi_byte_type                                    c0_bc1_im_level1;
  nvi_byte_type                                    c0_bc1_im_level2;
  nvi_byte_type                                    c0_bc1_im_level3;
  nvi_byte_type                                    c0_bc1_im_level4;
  nvi_c1_bc1_tx_cal_chan_type                      c1_bc1_tx_cal_chan;
  nvi_c1_bc1_rx_cal_chan_type                      c1_bc1_rx_cal_chan;
  nvi_c1_bc1_lna_1_offset_vs_freq_type             c1_bc1_lna_1_offset_vs_freq;
  nvi_c1_bc1_lna_2_offset_vs_freq_type             c1_bc1_lna_2_offset_vs_freq;
  nvi_c1_bc1_lna_3_offset_vs_freq_type             c1_bc1_lna_3_offset_vs_freq;
  nvi_c1_bc1_lna_4_offset_vs_freq_type             c1_bc1_lna_4_offset_vs_freq;
  nvi_int2_type                                    c1_bc1_lna_1_offset;
  nvi_int2_type                                    c1_bc1_lna_2_offset;
  nvi_int2_type                                    c1_bc1_lna_3_offset;
  nvi_int2_type                                    c1_bc1_lna_4_offset;
  nvi_byte_type                                    c1_bc1_im2_i_value;
  nvi_byte_type                                    c1_bc1_im2_q_value;
  nvi_int2_type                                    c1_bc1_vga_gain_offset;
  nvi_c1_bc1_vga_gain_offset_vs_freq_type          c1_bc1_vga_gain_offset_vs_freq;
  nvi_byte_type                                    c1_bc1_im2_transconductor_value;
  nvi_int1_type                                    c1_bc1_lna_1_rise;
  nvi_int1_type                                    c1_bc1_lna_1_fall;
  nvi_int1_type                                    c1_bc1_lna_2_rise;
  nvi_int1_type                                    c1_bc1_lna_2_fall;
  nvi_int1_type                                    c1_bc1_lna_3_rise;
  nvi_int1_type                                    c1_bc1_lna_3_fall;
  nvi_int1_type                                    c1_bc1_lna_4_rise;
  nvi_int1_type                                    c1_bc1_lna_4_fall;
  nvi_byte_type                                    c1_bc1_im_level1;
  nvi_byte_type                                    c1_bc1_im_level2;
  nvi_byte_type                                    c1_bc1_im_level3;
  nvi_byte_type                                    c1_bc1_im_level4;
  nvi_int16_type                                   bc0_gps1_rf_delay;
  nvi_bc0_tx_lim_vs_temp_type                      bc0_tx_lim_vs_temp;
  nvi_tx_linearizer_type                           bc0_tx_lin_master0;
  nvi_tx_linearizer_type                           bc0_tx_lin_master1;
  nvi_tx_linearizer_type                           bc0_tx_lin_master2;
  nvi_tx_linearizer_type                           bc0_tx_lin_master3;
  nvi_tx_comp_type                                 bc0_tx_comp0;
  nvi_tx_comp_type                                 bc0_tx_comp1;
  nvi_tx_comp_type                                 bc0_tx_comp2;
  nvi_tx_comp_type                                 bc0_tx_comp3;
  nvi_bc0_tx_lim_vs_freq_type                      bc0_tx_lim_vs_freq;
  nvi_byte_type                                    bc0_pa_r1_rise;
  nvi_byte_type                                    bc0_pa_r1_fall;
  nvi_byte_type                                    bc0_pa_r2_rise;
  nvi_byte_type                                    bc0_pa_r2_fall;
  nvi_byte_type                                    bc0_pa_r3_rise;
  nvi_byte_type                                    bc0_pa_r3_fall;
  nvi_byte_type                                    bc0_hdet_off;
  nvi_byte_type                                    bc0_hdet_spn;
  nvi_bc0_exp_hdet_vs_agc_type                     bc0_exp_hdet_vs_agc;
  nvi_dword_type                                   bc0_enc_btf;
  nvi_bc0_vco_coarse_tune_table_type               bc0_vco_coarse_tune_table;
  nvi_bc0_p1_rise_fall_off_type                    bc0_p1_rise_fall_off;
  nvi_c0_bc0_tx_cal_chan_type                      c0_bc0_tx_cal_chan;
  nvi_c0_bc0_rx_cal_chan_type                      c0_bc0_rx_cal_chan;
  nvi_c0_bc0_lna_1_offset_vs_freq_type             c0_bc0_lna_1_offset_vs_freq;
  nvi_c0_bc0_lna_2_offset_vs_freq_type             c0_bc0_lna_2_offset_vs_freq;
  nvi_c0_bc0_lna_3_offset_vs_freq_type             c0_bc0_lna_3_offset_vs_freq;
  nvi_c0_bc0_lna_4_offset_vs_freq_type             c0_bc0_lna_4_offset_vs_freq;
  nvi_int2_type                                    c0_bc0_lna_1_offset;
  nvi_int2_type                                    c0_bc0_lna_2_offset;
  nvi_int2_type                                    c0_bc0_lna_3_offset;
  nvi_int2_type                                    c0_bc0_lna_4_offset;
  nvi_byte_type                                    c0_bc0_im2_i_value;
  nvi_byte_type                                    c0_bc0_im2_q_value;
  nvi_int2_type                                    c0_bc0_vga_gain_offset;
  nvi_c0_bc0_vga_gain_offset_vs_freq_type          c0_bc0_vga_gain_offset_vs_freq;
  nvi_byte_type                                    c0_bc0_im2_transconductor_value;
  nvi_int1_type                                    c0_bc0_lna_1_rise;
  nvi_int1_type                                    c0_bc0_lna_1_fall;
  nvi_int1_type                                    c0_bc0_lna_2_rise;
  nvi_int1_type                                    c0_bc0_lna_2_fall;
  nvi_int1_type                                    c0_bc0_lna_3_rise;
  nvi_int1_type                                    c0_bc0_lna_3_fall;
  nvi_int1_type                                    c0_bc0_lna_4_rise;
  nvi_int1_type                                    c0_bc0_lna_4_fall;
  nvi_byte_type                                    c0_bc0_im_level1;
  nvi_byte_type                                    c0_bc0_im_level2;
  nvi_byte_type                                    c0_bc0_im_level3;
  nvi_byte_type                                    c0_bc0_im_level4;
  nvi_c1_bc0_tx_cal_chan_type                      c1_bc0_tx_cal_chan;
  nvi_c1_bc0_rx_cal_chan_type                      c1_bc0_rx_cal_chan;
  nvi_c1_bc0_lna_1_offset_vs_freq_type             c1_bc0_lna_1_offset_vs_freq;
  nvi_c1_bc0_lna_2_offset_vs_freq_type             c1_bc0_lna_2_offset_vs_freq;
  nvi_c1_bc0_lna_3_offset_vs_freq_type             c1_bc0_lna_3_offset_vs_freq;
  nvi_c1_bc0_lna_4_offset_vs_freq_type             c1_bc0_lna_4_offset_vs_freq;
  nvi_int2_type                                    c1_bc0_lna_1_offset;
  nvi_int2_type                                    c1_bc0_lna_2_offset;
  nvi_int2_type                                    c1_bc0_lna_3_offset;
  nvi_int2_type                                    c1_bc0_lna_4_offset;
  nvi_byte_type                                    c1_bc0_im2_i_value;
  nvi_byte_type                                    c1_bc0_im2_q_value;
  nvi_int2_type                                    c1_bc0_vga_gain_offset;
  nvi_c1_bc0_vga_gain_offset_vs_freq_type          c1_bc0_vga_gain_offset_vs_freq;
  nvi_byte_type                                    c1_bc0_im2_transconductor_value;
  nvi_int1_type                                    c1_bc0_lna_1_rise;
  nvi_int1_type                                    c1_bc0_lna_1_fall;
  nvi_int1_type                                    c1_bc0_lna_2_rise;
  nvi_int1_type                                    c1_bc0_lna_2_fall;
  nvi_int1_type                                    c1_bc0_lna_3_rise;
  nvi_int1_type                                    c1_bc0_lna_3_fall;
  nvi_int1_type                                    c1_bc0_lna_4_rise;
  nvi_int1_type                                    c1_bc0_lna_4_fall;
  nvi_byte_type                                    c1_bc0_im_level1;
  nvi_byte_type                                    c1_bc0_im_level2;
  nvi_byte_type                                    c1_bc0_im_level3;
  nvi_byte_type                                    c1_bc0_im_level4;
  nvi_byte_type                                    rf_tune_reserved;
  nvi_byte_type                                    pa_r_map;
  nvi_vco_temp_type                                vco_temp;
  nvi_int16_type                                   vco_default;
  nvi_uint16_type                                  vco_slope;
  nvi_uint8_type                                   vco_slope_range;
  nvi_uint32_type                                  rgs_time;
  nvi_uint8_type                                   rgs_type;
  nvi_uint8_type                                   rgs_temp;
  nvi_int16_type                                   rgs_rot;
  nvi_int16_type                                   rgs_vco;
  nvi_c1_bc0_vco_coarse_tune_table_type            c1_bc0_vco_coarse_tune_table;
  nvi_c1_bc1_vco_coarse_tune_table_type            c1_bc1_vco_coarse_tune_table;
  nvi_c1_bc3_vco_coarse_tune_table_type            c1_bc3_vco_coarse_tune_table;
  nvi_c1_bc4_vco_coarse_tune_table_type            c1_bc4_vco_coarse_tune_table;
  nvi_c1_bc5_vco_coarse_tune_table_type            c1_bc5_vco_coarse_tune_table;
  nvi_c1_bc11_vco_coarse_tune_table_type           c1_bc11_vco_coarse_tune_table;
  nvi_c1_bc6_vco_coarse_tune_table_type            c1_bc6_vco_coarse_tune_table;
  nvi_byte_type                                    c1_rfr_bb_filter;
  nvi_gsm_1900_pa_temp_comp_index_15_type          gsm_1900_pa_temp_comp_index_15;
  nvi_gsm_1900_cal_arfcn_type                      gsm_1900_cal_arfcn;
  nvi_gsm_1900_rx_gain_range_1_freq_comp_type      gsm_1900_rx_gain_range_1_freq_comp;
  nvi_gsm_1900_rx_gain_range_2_freq_comp_type      gsm_1900_rx_gain_range_2_freq_comp;
  nvi_gsm_1900_rx_gain_range_3_freq_comp_type      gsm_1900_rx_gain_range_3_freq_comp;
  nvi_gsm_1900_rx_gain_range_4_freq_comp_type      gsm_1900_rx_gain_range_4_freq_comp;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_00;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_01;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_02;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_03;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_04;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_05;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_06;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_07;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_08;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_09;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_10;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_11;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_12;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_13;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_14;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_up_index_15;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_00;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_01;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_02;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_03;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_04;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_05;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_06;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_07;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_08;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_09;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_10;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_11;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_12;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_13;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_14;
  nvi_tx_burst_ramp_index_type                     gsm_1900_tx_burst_ramp_down_index_15;
  nvi_gsm_1900_pa_gain_slope_type                  gsm_1900_pa_gain_slope;
  nvi_gsm_1900_tx_freq_comp_type                   gsm_1900_tx_freq_comp;
  nvi_byte_type                                    gsm_1900_vbatt_hi_pa_comp;
  nvi_byte_type                                    gsm_1900_vbatt_lo_pa_comp;
  nvi_int8_type                                    gsm_1900_pa_start_time_offset;
  nvi_int8_type                                    gsm_1900_pa_stop_time_offset;
  nvi_gainrange_switchpoint_type                   gsm_1900_gainrange_switchpoints;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_00;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_01;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_02;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_03;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_04;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_05;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_06;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_07;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_08;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_09;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_10;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_11;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_12;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_13;
  nvi_pa_temp_comp_index_type                      gsm_1900_pa_temp_comp_index_14;
  nvi_gsm_850_pa_temp_comp_index_14_type           gsm_850_pa_temp_comp_index_14;
  nvi_gsm_850_cal_arfcn_type                       gsm_850_cal_arfcn;
  nvi_gsm_850_rx_gain_range_1_freq_comp_type       gsm_850_rx_gain_range_1_freq_comp;
  nvi_gsm_850_rx_gain_range_2_freq_comp_type       gsm_850_rx_gain_range_2_freq_comp;
  nvi_gsm_850_rx_gain_range_3_freq_comp_type       gsm_850_rx_gain_range_3_freq_comp;
  nvi_gsm_850_rx_gain_range_4_freq_comp_type       gsm_850_rx_gain_range_4_freq_comp;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_00;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_01;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_02;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_03;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_04;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_05;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_06;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_07;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_08;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_09;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_10;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_11;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_12;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_13;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_up_index_14;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_00;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_01;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_02;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_03;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_04;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_05;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_06;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_07;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_08;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_09;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_10;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_11;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_12;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_13;
  nvi_tx_burst_ramp_index_type                     gsm_850_tx_burst_ramp_down_index_14;
  nvi_gsm_850_pa_gain_slope_type                   gsm_850_pa_gain_slope;
  nvi_gsm_850_tx_freq_comp_type                    gsm_850_tx_freq_comp;
  nvi_byte_type                                    gsm_850_vbatt_hi_pa_comp;
  nvi_byte_type                                    gsm_850_vbatt_lo_pa_comp;
  nvi_int8_type                                    gsm_850_pa_start_time_offset;
  nvi_int8_type                                    gsm_850_pa_stop_time_offset;
  nvi_gainrange_switchpoint_type                   gsm_850_gainrange_switchpoints;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_00;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_01;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_02;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_03;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_04;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_05;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_06;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_07;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_08;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_09;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_10;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_11;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_12;
  nvi_pa_temp_comp_index_type                      gsm_850_pa_temp_comp_index_13;
  nvi_int16_type                                   wcdma_1900_vga_gain_offset;
  nvi_wcdma_1900_vga_gain_offset_vs_freq_type      wcdma_1900_vga_gain_offset_vs_freq;
  nvi_wcdma_1900_vga_gain_offset_vs_temp_type      wcdma_1900_vga_gain_offset_vs_temp;
  nvi_int16_type                                   wcdma_1900_lna_range_rise_2;
  nvi_int16_type                                   wcdma_1900_lna_range_rise_3;
  nvi_int16_type                                   wcdma_1900_lna_range_fall_2;
  nvi_int16_type                                   wcdma_1900_lna_range_fall_3;
  nvi_int16_type                                   wcdma_1900_im_level_2;
  nvi_int16_type                                   wcdma_1900_im_level_3;
  nvi_int16_type                                   wcdma_1900_lna_range_offset_2;
  nvi_int16_type                                   wcdma_1900_lna_range_offset_3;
  nvi_wcdma_1900_lna_offset_vs_freq_2_type         wcdma_1900_lna_offset_vs_freq_2;
  nvi_wcdma_1900_lna_offset_vs_freq_3_type         wcdma_1900_lna_offset_vs_freq_3;
  nvi_uint8_type                                   wcdma_1900_im2_i_value;
  nvi_uint8_type                                   wcdma_1900_im2_q_value;
  nvi_uint8_type                                   wcdma_1900_im2_transconductor_value;
  nvi_int16_type                                   wcdma_1900_rx_agc_min_2;
  nvi_int16_type                                   wcdma_1900_rx_agc_min_3;
  nvi_int8_type                                    wcdma_1900_max_tx_power;
  nvi_int16_type                                   wcdma_1900_out_of_service_thresh;
  nvi_int16_type                                   wcdma_1900_lna_range_rise;
  nvi_int16_type                                   wcdma_1900_lna_range_fall;
  nvi_int16_type                                   wcdma_1900_im_level;
  nvi_uint8_type                                   wcdma_1900_nonbypass_timer;
  nvi_uint16_type                                  wcdma_1900_bypass_timer;
  nvi_int16_type                                   wcdma_1900_lna_range_offset;
  nvi_wcdma_1900_lna_offset_vs_freq_type           wcdma_1900_lna_offset_vs_freq;
  nvi_int16_type                                   wcdma_1900_rx_agc_min;
  nvi_int16_type                                   wcdma_1900_rx_agc_max;
  nvi_uint8_type                                   wcdma_1900_agc_phase_offset;
  nvi_wcdma_1900_tx_lin_master_0_type              wcdma_1900_tx_lin_master_0;
  nvi_wcdma_1900_tx_lin_master_1_type              wcdma_1900_tx_lin_master_1;
  nvi_wcdma_1900_tx_comp_vs_freq_0_type            wcdma_1900_tx_comp_vs_freq_0;
  nvi_wcdma_1900_tx_comp_vs_freq_1_type            wcdma_1900_tx_comp_vs_freq_1;
  nvi_wcdma_1900_tx_lin_vs_temp_0_type             wcdma_1900_tx_lin_vs_temp_0;
  nvi_wcdma_1900_tx_lin_vs_temp_1_type             wcdma_1900_tx_lin_vs_temp_1;
  nvi_wcdma_1900_tx_slp_vs_temp_0_type             wcdma_1900_tx_slp_vs_temp_0;
  nvi_wcdma_1900_tx_slp_vs_temp_1_type             wcdma_1900_tx_slp_vs_temp_1;
  nvi_uint16_type                                  wcdma_1900_r1_rise;
  nvi_uint16_type                                  wcdma_1900_r1_fall;
  nvi_wcdma_1900_tx_lim_vs_temp_type               wcdma_1900_tx_lim_vs_temp;
  nvi_wcdma_1900_tx_lim_vs_freq_type               wcdma_1900_tx_lim_vs_freq;
  nvi_uint8_type                                   wcdma_1900_adj_factor;
  nvi_wcdma_1900_exp_hdet_vs_agc_type              wcdma_1900_exp_hdet_vs_agc;
  nvi_uint8_type                                   wcdma_1900_hdet_off;
  nvi_uint8_type                                   wcdma_1900_hdet_spn;
  nvi_uint32_type                                  wcdma_1900_enc_btf;
  nvi_uint16_type                                  wcdma_1900_agc_pa_on_rise_delay;
  nvi_uint16_type                                  wcdma_1900_agc_pa_on_fall_delay;
  nvi_uint16_type                                  wcdma_1900_agc_tx_on_rise_delay;
  nvi_uint16_type                                  wcdma_1900_agc_tx_on_fall_delay;
  nvi_uint16_type                                  wcdma_1900_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_800_vga_gain_offset;
  nvi_wcdma_800_vga_gain_offset_vs_freq_type       wcdma_800_vga_gain_offset_vs_freq;
  nvi_wcdma_800_vga_gain_offset_vs_temp_type       wcdma_800_vga_gain_offset_vs_temp;
  nvi_int16_type                                   wcdma_800_lna_range_rise_2;
  nvi_int16_type                                   wcdma_800_lna_range_rise_3;
  nvi_int16_type                                   wcdma_800_lna_range_fall_2;
  nvi_int16_type                                   wcdma_800_lna_range_fall_3;
  nvi_int16_type                                   wcdma_800_im_level_2;
  nvi_int16_type                                   wcdma_800_im_level_3;
  nvi_int16_type                                   wcdma_800_lna_range_offset_2;
  nvi_int16_type                                   wcdma_800_lna_range_offset_3;
  nvi_wcdma_800_lna_offset_vs_freq_2_type          wcdma_800_lna_offset_vs_freq_2;
  nvi_wcdma_800_lna_offset_vs_freq_3_type          wcdma_800_lna_offset_vs_freq_3;
  nvi_uint8_type                                   wcdma_800_im2_i_value;
  nvi_uint8_type                                   wcdma_800_im2_q_value;
  nvi_uint8_type                                   wcdma_800_im2_transconductor_value;
  nvi_int16_type                                   wcdma_800_rx_agc_min_2;
  nvi_int16_type                                   wcdma_800_rx_agc_min_3;
  nvi_int8_type                                    wcdma_800_max_tx_power;
  nvi_int16_type                                   wcdma_800_out_of_service_thresh;
  nvi_int16_type                                   wcdma_800_lna_range_rise;
  nvi_int16_type                                   wcdma_800_lna_range_fall;
  nvi_int16_type                                   wcdma_800_im_level;
  nvi_uint8_type                                   wcdma_800_nonbypass_timer;
  nvi_uint16_type                                  wcdma_800_bypass_timer;
  nvi_int16_type                                   wcdma_800_lna_range_offset;
  nvi_wcdma_800_lna_offset_vs_freq_type            wcdma_800_lna_offset_vs_freq;
  nvi_int16_type                                   wcdma_800_rx_agc_min;
  nvi_int16_type                                   wcdma_800_rx_agc_max;
  nvi_uint8_type                                   wcdma_800_agc_phase_offset;
  nvi_wcdma_800_tx_lin_master_0_type               wcdma_800_tx_lin_master_0;
  nvi_wcdma_800_tx_lin_master_1_type               wcdma_800_tx_lin_master_1;
  nvi_wcdma_800_tx_comp_vs_freq_0_type             wcdma_800_tx_comp_vs_freq_0;
  nvi_wcdma_800_tx_comp_vs_freq_1_type             wcdma_800_tx_comp_vs_freq_1;
  nvi_wcdma_800_tx_lin_vs_temp_0_type              wcdma_800_tx_lin_vs_temp_0;
  nvi_wcdma_800_tx_lin_vs_temp_1_type              wcdma_800_tx_lin_vs_temp_1;
  nvi_wcdma_800_tx_slp_vs_temp_0_type              wcdma_800_tx_slp_vs_temp_0;
  nvi_wcdma_800_tx_slp_vs_temp_1_type              wcdma_800_tx_slp_vs_temp_1;
  nvi_uint16_type                                  wcdma_800_r1_rise;
  nvi_uint16_type                                  wcdma_800_r1_fall;
  nvi_wcdma_800_tx_lim_vs_temp_type                wcdma_800_tx_lim_vs_temp;
  nvi_wcdma_800_tx_lim_vs_freq_type                wcdma_800_tx_lim_vs_freq;
  nvi_uint8_type                                   wcdma_800_adj_factor;
  nvi_wcdma_800_exp_hdet_vs_agc_type               wcdma_800_exp_hdet_vs_agc;
  nvi_uint8_type                                   wcdma_800_hdet_off;
  nvi_uint8_type                                   wcdma_800_hdet_spn;
  nvi_uint32_type                                  wcdma_800_enc_btf;
  nvi_uint16_type                                  wcdma_800_agc_pa_on_rise_delay;
  nvi_uint16_type                                  wcdma_800_agc_pa_on_fall_delay;
  nvi_uint16_type                                  wcdma_800_agc_tx_on_rise_delay;
  nvi_uint16_type                                  wcdma_800_agc_tx_on_fall_delay;
  nvi_uint16_type                                  wcdma_800_agc_update_tx_agc_time;
  nvi_int16_type                                   gsm_tx_burst_offset_adj;
  nvi_int16_type                                   wcdma_prach_r1_rise_offset;
  nvi_int16_type                                   wcdma_prach_r1_fall_offset;
  nvi_int16_type                                   wcdma_1900_prach_r1_rise_offset;
  nvi_int16_type                                   wcdma_1900_prach_r1_fall_offset;
  nvi_int16_type                                   wcdma_800_prach_r1_rise_offset;
  nvi_int16_type                                   wcdma_800_prach_r1_fall_offset;
  nvi_rf_antsel_gsm_default_type                   rf_antsel_gsm_default;
  nvi_rf_antsel_gsm_850_tx_type                    rf_antsel_gsm_850_tx;
  nvi_rf_antsel_gsm_850_rx_type                    rf_antsel_gsm_850_rx;
  nvi_rf_antsel_gsm_900_tx_type                    rf_antsel_gsm_900_tx;
  nvi_rf_antsel_gsm_900_rx_type                    rf_antsel_gsm_900_rx;
  nvi_rf_antsel_gsm_1800_tx_type                   rf_antsel_gsm_1800_tx;
  nvi_rf_antsel_gsm_1800_rx_type                   rf_antsel_gsm_1800_rx;
  nvi_rf_antsel_gsm_1900_tx_type                   rf_antsel_gsm_1900_tx;
  nvi_rf_antsel_gsm_1900_rx_type                   rf_antsel_gsm_1900_rx;
  nvi_rf_antsel_umts_800_type                      rf_antsel_umts_800;
  nvi_rf_antsel_umts_1900_type                     rf_antsel_umts_1900;
  nvi_rf_antsel_umts_2100_type                     rf_antsel_umts_2100;
  nvi_int16_type                                   wcdma_800_pa_compensate_up;
  nvi_int16_type                                   wcdma_800_pa_compensate_down;
  nvi_int16_type                                   wcdma_1900_pa_compensate_up;
  nvi_int16_type                                   wcdma_1900_pa_compensate_down;
  nvi_int16_type                                   wcdma_800_pa_gain_up_time;
  nvi_int16_type                                   wcdma_800_pa_gain_down_time;
  nvi_int16_type                                   wcdma_1900_pa_gain_up_time;
  nvi_int16_type                                   wcdma_1900_pa_gain_down_time;
  nvi_wcdma_tx_cal_chan_type                       wcdma_tx_cal_chan;
  nvi_wcdma_rx_cal_chan_type                       wcdma_rx_cal_chan;
  nvi_wcdma_1900_tx_cal_chan_type                  wcdma_1900_tx_cal_chan;
  nvi_wcdma_1900_rx_cal_chan_type                  wcdma_1900_rx_cal_chan;
  nvi_wcdma_800_tx_cal_chan_type                   wcdma_800_tx_cal_chan;
  nvi_wcdma_800_rx_cal_chan_type                   wcdma_800_rx_cal_chan;
  nvi_int16_type                                   wcdma_rx_delay;
  nvi_int16_type                                   wcdma_800_rx_delay;
  nvi_int16_type                                   wcdma_1900_rx_delay;
  nvi_wcdma_tx_lin_master_2_type                   wcdma_tx_lin_master_2;
  nvi_wcdma_tx_lin_master_3_type                   wcdma_tx_lin_master_3;
  nvi_wcdma_tx_comp_vs_freq_2_type                 wcdma_tx_comp_vs_freq_2;
  nvi_wcdma_tx_comp_vs_freq_3_type                 wcdma_tx_comp_vs_freq_3;
  nvi_wcdma_tx_lin_vs_temp_2_type                  wcdma_tx_lin_vs_temp_2;
  nvi_wcdma_tx_lin_vs_temp_3_type                  wcdma_tx_lin_vs_temp_3;
  nvi_wcdma_tx_slp_vs_temp_2_type                  wcdma_tx_slp_vs_temp_2;
  nvi_wcdma_tx_slp_vs_temp_3_type                  wcdma_tx_slp_vs_temp_3;
  nvi_uint16_type                                  wcdma_r2_rise;
  nvi_uint16_type                                  wcdma_r2_fall;
  nvi_uint16_type                                  wcdma_r3_rise;
  nvi_uint16_type                                  wcdma_r3_fall;
  nvi_int16_type                                   pa_compensate_up_r2;
  nvi_int16_type                                   pa_compensate_down_r2;
  nvi_int16_type                                   pa_compensate_up_r3;
  nvi_int16_type                                   pa_compensate_down_r3;
  nvi_int16_type                                   wcdma_prach_r2_rise_offset;
  nvi_int16_type                                   wcdma_prach_r2_fall_offset;
  nvi_int16_type                                   wcdma_prach_r3_rise_offset;
  nvi_int16_type                                   wcdma_prach_r3_fall_offset;
  nvi_wcdma_pa_range_map_type                      wcdma_pa_range_map;
  nvi_wcdma_1900_tx_lin_master_2_type              wcdma_1900_tx_lin_master_2;
  nvi_wcdma_1900_tx_lin_master_3_type              wcdma_1900_tx_lin_master_3;
  nvi_wcdma_1900_tx_comp_vs_freq_2_type            wcdma_1900_tx_comp_vs_freq_2;
  nvi_wcdma_1900_tx_comp_vs_freq_3_type            wcdma_1900_tx_comp_vs_freq_3;
  nvi_wcdma_1900_tx_lin_vs_temp_2_type             wcdma_1900_tx_lin_vs_temp_2;
  nvi_wcdma_1900_tx_lin_vs_temp_3_type             wcdma_1900_tx_lin_vs_temp_3;
  nvi_wcdma_1900_tx_slp_vs_temp_2_type             wcdma_1900_tx_slp_vs_temp_2;
  nvi_wcdma_1900_tx_slp_vs_temp_3_type             wcdma_1900_tx_slp_vs_temp_3;
  nvi_uint16_type                                  wcdma_1900_r2_rise;
  nvi_uint16_type                                  wcdma_1900_r2_fall;
  nvi_uint16_type                                  wcdma_1900_r3_rise;
  nvi_uint16_type                                  wcdma_1900_r3_fall;
  nvi_int16_type                                   wcdma_1900_pa_compensate_up_r2;
  nvi_int16_type                                   wcdma_1900_pa_compensate_down_r2;
  nvi_int16_type                                   wcdma_1900_pa_compensate_up_r3;
  nvi_int16_type                                   wcdma_1900_pa_compensate_down_r3;
  nvi_uint16_type                                  wcdma_1900_tx_rot_angle_pa_state_00;
  nvi_uint16_type                                  wcdma_1900_tx_rot_angle_pa_state_01;
  nvi_uint16_type                                  wcdma_1900_tx_rot_angle_pa_state_10;
  nvi_uint16_type                                  wcdma_1900_tx_rot_angle_pa_state_11;
  nvi_int16_type                                   wcdma_1900_prach_r2_rise_offset;
  nvi_int16_type                                   wcdma_1900_prach_r2_fall_offset;
  nvi_int16_type                                   wcdma_1900_prach_r3_rise_offset;
  nvi_int16_type                                   wcdma_1900_prach_r3_fall_offset;
  nvi_wcdma_1900_pa_range_map_type                 wcdma_1900_pa_range_map;
  nvi_wcdma_800_tx_lin_master_2_type               wcdma_800_tx_lin_master_2;
  nvi_wcdma_800_tx_lin_master_3_type               wcdma_800_tx_lin_master_3;
  nvi_wcdma_800_tx_comp_vs_freq_2_type             wcdma_800_tx_comp_vs_freq_2;
  nvi_wcdma_800_tx_comp_vs_freq_3_type             wcdma_800_tx_comp_vs_freq_3;
  nvi_wcdma_800_tx_lin_vs_temp_2_type              wcdma_800_tx_lin_vs_temp_2;
  nvi_wcdma_800_tx_lin_vs_temp_3_type              wcdma_800_tx_lin_vs_temp_3;
  nvi_wcdma_800_tx_slp_vs_temp_2_type              wcdma_800_tx_slp_vs_temp_2;
  nvi_wcdma_800_tx_slp_vs_temp_3_type              wcdma_800_tx_slp_vs_temp_3;
  nvi_uint16_type                                  wcdma_800_r2_rise;
  nvi_uint16_type                                  wcdma_800_r2_fall;
  nvi_uint16_type                                  wcdma_800_r3_rise;
  nvi_uint16_type                                  wcdma_800_r3_fall;
  nvi_int16_type                                   wcdma_800_pa_compensate_up_r2;
  nvi_int16_type                                   wcdma_800_pa_compensate_down_r2;
  nvi_int16_type                                   wcdma_800_pa_compensate_up_r3;
  nvi_int16_type                                   wcdma_800_pa_compensate_down_r3;
  nvi_uint16_type                                  wcdma_800_tx_rot_angle_pa_state_00;
  nvi_uint16_type                                  wcdma_800_tx_rot_angle_pa_state_01;
  nvi_uint16_type                                  wcdma_800_tx_rot_angle_pa_state_10;
  nvi_uint16_type                                  wcdma_800_tx_rot_angle_pa_state_11;
  nvi_int16_type                                   wcdma_800_prach_r2_rise_offset;
  nvi_int16_type                                   wcdma_800_prach_r2_fall_offset;
  nvi_int16_type                                   wcdma_800_prach_r3_rise_offset;
  nvi_int16_type                                   wcdma_800_prach_r3_fall_offset;
  nvi_wcdma_800_pa_range_map_type                  wcdma_800_pa_range_map;
  nvi_uint8_type                                   bc0_vco_coarse_tune_2;
  nvi_uint8_type                                   bc1_vco_coarse_tune_2;
  nvi_uint8_type                                   bc3_vco_coarse_tune_2;
  nvi_uint8_type                                   bc4_vco_coarse_tune_2;
  nvi_uint8_type                                   bc5_vco_coarse_tune_2;
  nvi_uint8_type                                   bc6_vco_coarse_tune_2;
  nvi_int16_type                                   gsm_amam_max_pwr;
  nvi_int16_type                                   gsm_amam_min_pwr;
  nvi_int16_type                                   dcs_amam_max_pwr;
  nvi_int16_type                                   dcs_amam_min_pwr;
  nvi_int16_type                                   gsm_850_amam_max_pwr;
  nvi_int16_type                                   gsm_850_amam_min_pwr;
  nvi_int16_type                                   gsm_1900_amam_max_pwr;
  nvi_int16_type                                   gsm_1900_amam_min_pwr;
  nvi_gsm_amam_master_tbl_seg1_f1_type             gsm_amam_master_tbl_seg1_f1;
  nvi_gsm_amam_master_tbl_seg2_f1_type             gsm_amam_master_tbl_seg2_f1;
  nvi_gsm_amam_master_tbl_seg3_f1_type             gsm_amam_master_tbl_seg3_f1;
  nvi_gsm_amam_master_tbl_seg4_f1_type             gsm_amam_master_tbl_seg4_f1;
  nvi_gsm_amam_master_tbl_seg5_f1_type             gsm_amam_master_tbl_seg5_f1;
  nvi_gsm_amam_master_tbl_seg6_f1_type             gsm_amam_master_tbl_seg6_f1;
  nvi_gsm_amam_master_tbl_seg7_f1_type             gsm_amam_master_tbl_seg7_f1;
  nvi_gsm_amam_master_tbl_seg8_f1_type             gsm_amam_master_tbl_seg8_f1;
  nvi_dcs_amam_master_tbl_seg1_f1_type             dcs_amam_master_tbl_seg1_f1;
  nvi_dcs_amam_master_tbl_seg2_f1_type             dcs_amam_master_tbl_seg2_f1;
  nvi_dcs_amam_master_tbl_seg3_f1_type             dcs_amam_master_tbl_seg3_f1;
  nvi_dcs_amam_master_tbl_seg4_f1_type             dcs_amam_master_tbl_seg4_f1;
  nvi_dcs_amam_master_tbl_seg5_f1_type             dcs_amam_master_tbl_seg5_f1;
  nvi_dcs_amam_master_tbl_seg6_f1_type             dcs_amam_master_tbl_seg6_f1;
  nvi_dcs_amam_master_tbl_seg7_f1_type             dcs_amam_master_tbl_seg7_f1;
  nvi_dcs_amam_master_tbl_seg8_f1_type             dcs_amam_master_tbl_seg8_f1;
  nvi_gsm_850_amam_master_tbl_seg1_f1_type         gsm_850_amam_master_tbl_seg1_f1;
  nvi_gsm_850_amam_master_tbl_seg2_f1_type         gsm_850_amam_master_tbl_seg2_f1;
  nvi_gsm_850_amam_master_tbl_seg3_f1_type         gsm_850_amam_master_tbl_seg3_f1;
  nvi_gsm_850_amam_master_tbl_seg4_f1_type         gsm_850_amam_master_tbl_seg4_f1;
  nvi_gsm_850_amam_master_tbl_seg5_f1_type         gsm_850_amam_master_tbl_seg5_f1;
  nvi_gsm_850_amam_master_tbl_seg6_f1_type         gsm_850_amam_master_tbl_seg6_f1;
  nvi_gsm_850_amam_master_tbl_seg7_f1_type         gsm_850_amam_master_tbl_seg7_f1;
  nvi_gsm_850_amam_master_tbl_seg8_f1_type         gsm_850_amam_master_tbl_seg8_f1;
  nvi_gsm_1900_amam_master_tbl_seg1_f1_type        gsm_1900_amam_master_tbl_seg1_f1;
  nvi_gsm_1900_amam_master_tbl_seg2_f1_type        gsm_1900_amam_master_tbl_seg2_f1;
  nvi_gsm_1900_amam_master_tbl_seg3_f1_type        gsm_1900_amam_master_tbl_seg3_f1;
  nvi_gsm_1900_amam_master_tbl_seg4_f1_type        gsm_1900_amam_master_tbl_seg4_f1;
  nvi_gsm_1900_amam_master_tbl_seg5_f1_type        gsm_1900_amam_master_tbl_seg5_f1;
  nvi_gsm_1900_amam_master_tbl_seg6_f1_type        gsm_1900_amam_master_tbl_seg6_f1;
  nvi_gsm_1900_amam_master_tbl_seg7_f1_type        gsm_1900_amam_master_tbl_seg7_f1;
  nvi_gsm_1900_amam_master_tbl_seg8_f1_type        gsm_1900_amam_master_tbl_seg8_f1;
  nvi_gsm_amam_master_tbl_seg1_f2_type             gsm_amam_master_tbl_seg1_f2;
  nvi_gsm_amam_master_tbl_seg2_f2_type             gsm_amam_master_tbl_seg2_f2;
  nvi_gsm_amam_master_tbl_seg3_f2_type             gsm_amam_master_tbl_seg3_f2;
  nvi_gsm_amam_master_tbl_seg4_f2_type             gsm_amam_master_tbl_seg4_f2;
  nvi_gsm_amam_master_tbl_seg5_f2_type             gsm_amam_master_tbl_seg5_f2;
  nvi_gsm_amam_master_tbl_seg6_f2_type             gsm_amam_master_tbl_seg6_f2;
  nvi_gsm_amam_master_tbl_seg7_f2_type             gsm_amam_master_tbl_seg7_f2;
  nvi_gsm_amam_master_tbl_seg8_f2_type             gsm_amam_master_tbl_seg8_f2;
  nvi_dcs_amam_master_tbl_seg1_f2_type             dcs_amam_master_tbl_seg1_f2;
  nvi_dcs_amam_master_tbl_seg2_f2_type             dcs_amam_master_tbl_seg2_f2;
  nvi_dcs_amam_master_tbl_seg3_f2_type             dcs_amam_master_tbl_seg3_f2;
  nvi_dcs_amam_master_tbl_seg4_f2_type             dcs_amam_master_tbl_seg4_f2;
  nvi_dcs_amam_master_tbl_seg5_f2_type             dcs_amam_master_tbl_seg5_f2;
  nvi_dcs_amam_master_tbl_seg6_f2_type             dcs_amam_master_tbl_seg6_f2;
  nvi_dcs_amam_master_tbl_seg7_f2_type             dcs_amam_master_tbl_seg7_f2;
  nvi_dcs_amam_master_tbl_seg8_f2_type             dcs_amam_master_tbl_seg8_f2;
  nvi_gsm_850_amam_master_tbl_seg1_f2_type         gsm_850_amam_master_tbl_seg1_f2;
  nvi_gsm_850_amam_master_tbl_seg2_f2_type         gsm_850_amam_master_tbl_seg2_f2;
  nvi_gsm_850_amam_master_tbl_seg3_f2_type         gsm_850_amam_master_tbl_seg3_f2;
  nvi_gsm_850_amam_master_tbl_seg4_f2_type         gsm_850_amam_master_tbl_seg4_f2;
  nvi_gsm_850_amam_master_tbl_seg5_f2_type         gsm_850_amam_master_tbl_seg5_f2;
  nvi_gsm_850_amam_master_tbl_seg6_f2_type         gsm_850_amam_master_tbl_seg6_f2;
  nvi_gsm_850_amam_master_tbl_seg7_f2_type         gsm_850_amam_master_tbl_seg7_f2;
  nvi_gsm_850_amam_master_tbl_seg8_f2_type         gsm_850_amam_master_tbl_seg8_f2;
  nvi_gsm_1900_amam_master_tbl_seg1_f2_type        gsm_1900_amam_master_tbl_seg1_f2;
  nvi_gsm_1900_amam_master_tbl_seg2_f2_type        gsm_1900_amam_master_tbl_seg2_f2;
  nvi_gsm_1900_amam_master_tbl_seg3_f2_type        gsm_1900_amam_master_tbl_seg3_f2;
  nvi_gsm_1900_amam_master_tbl_seg4_f2_type        gsm_1900_amam_master_tbl_seg4_f2;
  nvi_gsm_1900_amam_master_tbl_seg5_f2_type        gsm_1900_amam_master_tbl_seg5_f2;
  nvi_gsm_1900_amam_master_tbl_seg6_f2_type        gsm_1900_amam_master_tbl_seg6_f2;
  nvi_gsm_1900_amam_master_tbl_seg7_f2_type        gsm_1900_amam_master_tbl_seg7_f2;
  nvi_gsm_1900_amam_master_tbl_seg8_f2_type        gsm_1900_amam_master_tbl_seg8_f2;
  nvi_gsm_ampm_master_tbl_seg1_f1_type             gsm_ampm_master_tbl_seg1_f1;
  nvi_gsm_ampm_master_tbl_seg2_f1_type             gsm_ampm_master_tbl_seg2_f1;
  nvi_gsm_ampm_master_tbl_seg3_f1_type             gsm_ampm_master_tbl_seg3_f1;
  nvi_gsm_ampm_master_tbl_seg4_f1_type             gsm_ampm_master_tbl_seg4_f1;
  nvi_gsm_ampm_master_tbl_seg5_f1_type             gsm_ampm_master_tbl_seg5_f1;
  nvi_gsm_ampm_master_tbl_seg6_f1_type             gsm_ampm_master_tbl_seg6_f1;
  nvi_gsm_ampm_master_tbl_seg7_f1_type             gsm_ampm_master_tbl_seg7_f1;
  nvi_gsm_ampm_master_tbl_seg8_f1_type             gsm_ampm_master_tbl_seg8_f1;
  nvi_dcs_ampm_master_tbl_seg1_f1_type             dcs_ampm_master_tbl_seg1_f1;
  nvi_dcs_ampm_master_tbl_seg2_f1_type             dcs_ampm_master_tbl_seg2_f1;
  nvi_dcs_ampm_master_tbl_seg3_f1_type             dcs_ampm_master_tbl_seg3_f1;
  nvi_dcs_ampm_master_tbl_seg4_f1_type             dcs_ampm_master_tbl_seg4_f1;
  nvi_dcs_ampm_master_tbl_seg5_f1_type             dcs_ampm_master_tbl_seg5_f1;
  nvi_dcs_ampm_master_tbl_seg6_f1_type             dcs_ampm_master_tbl_seg6_f1;
  nvi_dcs_ampm_master_tbl_seg7_f1_type             dcs_ampm_master_tbl_seg7_f1;
  nvi_dcs_ampm_master_tbl_seg8_f1_type             dcs_ampm_master_tbl_seg8_f1;
  nvi_gsm_850_ampm_master_tbl_seg1_f1_type         gsm_850_ampm_master_tbl_seg1_f1;
  nvi_gsm_850_ampm_master_tbl_seg2_f1_type         gsm_850_ampm_master_tbl_seg2_f1;
  nvi_gsm_850_ampm_master_tbl_seg3_f1_type         gsm_850_ampm_master_tbl_seg3_f1;
  nvi_gsm_850_ampm_master_tbl_seg4_f1_type         gsm_850_ampm_master_tbl_seg4_f1;
  nvi_gsm_850_ampm_master_tbl_seg5_f1_type         gsm_850_ampm_master_tbl_seg5_f1;
  nvi_gsm_850_ampm_master_tbl_seg6_f1_type         gsm_850_ampm_master_tbl_seg6_f1;
  nvi_gsm_850_ampm_master_tbl_seg7_f1_type         gsm_850_ampm_master_tbl_seg7_f1;
  nvi_gsm_850_ampm_master_tbl_seg8_f1_type         gsm_850_ampm_master_tbl_seg8_f1;
  nvi_gsm_1900_ampm_master_tbl_seg1_f1_type        gsm_1900_ampm_master_tbl_seg1_f1;
  nvi_gsm_1900_ampm_master_tbl_seg2_f1_type        gsm_1900_ampm_master_tbl_seg2_f1;
  nvi_gsm_1900_ampm_master_tbl_seg3_f1_type        gsm_1900_ampm_master_tbl_seg3_f1;
  nvi_gsm_1900_ampm_master_tbl_seg4_f1_type        gsm_1900_ampm_master_tbl_seg4_f1;
  nvi_gsm_1900_ampm_master_tbl_seg5_f1_type        gsm_1900_ampm_master_tbl_seg5_f1;
  nvi_gsm_1900_ampm_master_tbl_seg6_f1_type        gsm_1900_ampm_master_tbl_seg6_f1;
  nvi_gsm_1900_ampm_master_tbl_seg7_f1_type        gsm_1900_ampm_master_tbl_seg7_f1;
  nvi_gsm_1900_ampm_master_tbl_seg8_f1_type        gsm_1900_ampm_master_tbl_seg8_f1;
  nvi_gsm_ampm_master_tbl_seg1_f2_type             gsm_ampm_master_tbl_seg1_f2;
  nvi_gsm_ampm_master_tbl_seg2_f2_type             gsm_ampm_master_tbl_seg2_f2;
  nvi_gsm_ampm_master_tbl_seg3_f2_type             gsm_ampm_master_tbl_seg3_f2;
  nvi_gsm_ampm_master_tbl_seg4_f2_type             gsm_ampm_master_tbl_seg4_f2;
  nvi_gsm_ampm_master_tbl_seg5_f2_type             gsm_ampm_master_tbl_seg5_f2;
  nvi_gsm_ampm_master_tbl_seg6_f2_type             gsm_ampm_master_tbl_seg6_f2;
  nvi_gsm_ampm_master_tbl_seg7_f2_type             gsm_ampm_master_tbl_seg7_f2;
  nvi_gsm_ampm_master_tbl_seg8_f2_type             gsm_ampm_master_tbl_seg8_f2;
  nvi_dcs_ampm_master_tbl_seg1_f2_type             dcs_ampm_master_tbl_seg1_f2;
  nvi_dcs_ampm_master_tbl_seg2_f2_type             dcs_ampm_master_tbl_seg2_f2;
  nvi_dcs_ampm_master_tbl_seg3_f2_type             dcs_ampm_master_tbl_seg3_f2;
  nvi_dcs_ampm_master_tbl_seg4_f2_type             dcs_ampm_master_tbl_seg4_f2;
  nvi_dcs_ampm_master_tbl_seg5_f2_type             dcs_ampm_master_tbl_seg5_f2;
  nvi_dcs_ampm_master_tbl_seg6_f2_type             dcs_ampm_master_tbl_seg6_f2;
  nvi_dcs_ampm_master_tbl_seg7_f2_type             dcs_ampm_master_tbl_seg7_f2;
  nvi_dcs_ampm_master_tbl_seg8_f2_type             dcs_ampm_master_tbl_seg8_f2;
  nvi_gsm_850_ampm_master_tbl_seg1_f2_type         gsm_850_ampm_master_tbl_seg1_f2;
  nvi_gsm_850_ampm_master_tbl_seg2_f2_type         gsm_850_ampm_master_tbl_seg2_f2;
  nvi_gsm_850_ampm_master_tbl_seg3_f2_type         gsm_850_ampm_master_tbl_seg3_f2;
  nvi_gsm_850_ampm_master_tbl_seg4_f2_type         gsm_850_ampm_master_tbl_seg4_f2;
  nvi_gsm_850_ampm_master_tbl_seg5_f2_type         gsm_850_ampm_master_tbl_seg5_f2;
  nvi_gsm_850_ampm_master_tbl_seg6_f2_type         gsm_850_ampm_master_tbl_seg6_f2;
  nvi_gsm_850_ampm_master_tbl_seg7_f2_type         gsm_850_ampm_master_tbl_seg7_f2;
  nvi_gsm_850_ampm_master_tbl_seg8_f2_type         gsm_850_ampm_master_tbl_seg8_f2;
  nvi_gsm_1900_ampm_master_tbl_seg1_f2_type        gsm_1900_ampm_master_tbl_seg1_f2;
  nvi_gsm_1900_ampm_master_tbl_seg2_f2_type        gsm_1900_ampm_master_tbl_seg2_f2;
  nvi_gsm_1900_ampm_master_tbl_seg3_f2_type        gsm_1900_ampm_master_tbl_seg3_f2;
  nvi_gsm_1900_ampm_master_tbl_seg4_f2_type        gsm_1900_ampm_master_tbl_seg4_f2;
  nvi_gsm_1900_ampm_master_tbl_seg5_f2_type        gsm_1900_ampm_master_tbl_seg5_f2;
  nvi_gsm_1900_ampm_master_tbl_seg6_f2_type        gsm_1900_ampm_master_tbl_seg6_f2;
  nvi_gsm_1900_ampm_master_tbl_seg7_f2_type        gsm_1900_ampm_master_tbl_seg7_f2;
  nvi_gsm_1900_ampm_master_tbl_seg8_f2_type        gsm_1900_ampm_master_tbl_seg8_f2;
  nvi_int16_type                                   gsm_calpath_rsb_a_g1;
  nvi_int16_type                                   gsm_calpath_rsb_b_g1;
  nvi_int16_type                                   gsm_850_calpath_rsb_a_g1;
  nvi_int16_type                                   gsm_850_calpath_rsb_b_g1;
  nvi_int16_type                                   dcs_calpath_rsb_a_g1;
  nvi_int16_type                                   dcs_calpath_rsb_b_g1;
  nvi_int16_type                                   gsm_1900_calpath_rsb_a_g1;
  nvi_int16_type                                   gsm_1900_calpath_rsb_b_g1;
  nvi_int16_type                                   gsm_calpath_rsb_a_g2;
  nvi_int16_type                                   gsm_calpath_rsb_b_g2;
  nvi_int16_type                                   gsm_850_calpath_rsb_a_g2;
  nvi_int16_type                                   gsm_850_calpath_rsb_b_g2;
  nvi_int16_type                                   dcs_calpath_rsb_a_g2;
  nvi_int16_type                                   dcs_calpath_rsb_b_g2;
  nvi_int16_type                                   gsm_1900_calpath_rsb_a_g2;
  nvi_int16_type                                   gsm_1900_calpath_rsb_b_g2;
  nvi_int16_type                                   gsm_amam_gain_low_temp;
  nvi_int16_type                                   gsm_amam_dc_low_temp;
  nvi_int16_type                                   gsm_amam_gain_high_temp;
  nvi_int16_type                                   gsm_amam_dc_high_temp;
  nvi_int16_type                                   gsm_amam_gain_nom_temp;
  nvi_int16_type                                   gsm_amam_dc_nom_temp;
  nvi_int16_type                                   gsm_850_amam_gain_low_temp;
  nvi_int16_type                                   gsm_850_amam_dc_low_temp;
  nvi_int16_type                                   gsm_850_amam_gain_high_temp;
  nvi_int16_type                                   gsm_850_amam_dc_high_temp;
  nvi_int16_type                                   gsm_850_amam_gain_nom_temp;
  nvi_int16_type                                   gsm_850_amam_dc_nom_temp;
  nvi_int16_type                                   dcs_amam_gain_low_temp;
  nvi_int16_type                                   dcs_amam_dc_low_temp;
  nvi_int16_type                                   dcs_amam_gain_high_temp;
  nvi_int16_type                                   dcs_amam_dc_high_temp;
  nvi_int16_type                                   dcs_amam_gain_nom_temp;
  nvi_int16_type                                   dcs_amam_dc_nom_temp;
  nvi_int16_type                                   gsm_1900_amam_gain_low_temp;
  nvi_int16_type                                   gsm_1900_amam_dc_low_temp;
  nvi_int16_type                                   gsm_1900_amam_gain_high_temp;
  nvi_int16_type                                   gsm_1900_amam_dc_high_temp;
  nvi_int16_type                                   gsm_1900_amam_gain_nom_temp;
  nvi_int16_type                                   gsm_1900_amam_dc_nom_temp;
  nvi_gsm_amam_arfcn_type                          gsm_amam_arfcn;
  nvi_dcs_amam_arfcn_type                          dcs_amam_arfcn;
  nvi_gsm_850_amam_arfcn_type                      gsm_850_amam_arfcn;
  nvi_gsm_1900_amam_arfcn_type                     gsm_1900_amam_arfcn;
  nvi_uint16_type                                  wcdma_pa_range_for_dvs;
  nvi_wcdma_pa_compensate_up_with_dvs_type         wcdma_pa_compensate_up_with_dvs;
  nvi_wcdma_pa_compensate_dn_with_dvs_type         wcdma_pa_compensate_dn_with_dvs;
  nvi_uint16_type                                  wcdma_1900_pa_range_for_dvs;
  nvi_wcdma_1900_pa_compensate_up_with_dvs_type    wcdma_1900_pa_compensate_up_with_dvs;
  nvi_wcdma_1900_pa_compensate_dn_with_dvs_type    wcdma_1900_pa_compensate_dn_with_dvs;
  nvi_uint16_type                                  wcdma_800_pa_range_for_dvs;
  nvi_wcdma_800_pa_compensate_up_with_dvs_type     wcdma_800_pa_compensate_up_with_dvs;
  nvi_wcdma_800_pa_compensate_dn_with_dvs_type     wcdma_800_pa_compensate_dn_with_dvs;
  nvi_wcdma_max_pwr_backoff_voltages_type          wcdma_max_pwr_backoff_voltages;
  nvi_wcdma_max_pwr_backoff_volt1_type             wcdma_max_pwr_backoff_volt1;
  nvi_wcdma_max_pwr_backoff_volt2_type             wcdma_max_pwr_backoff_volt2;
  nvi_wcdma_max_pwr_backoff_volt3_type             wcdma_max_pwr_backoff_volt3;
  nvi_wcdma_1900_max_pwr_backoff_voltages_type     wcdma_1900_max_pwr_backoff_voltages;
  nvi_wcdma_1900_max_pwr_backoff_volt1_type        wcdma_1900_max_pwr_backoff_volt1;
  nvi_wcdma_1900_max_pwr_backoff_volt2_type        wcdma_1900_max_pwr_backoff_volt2;
  nvi_wcdma_1900_max_pwr_backoff_volt3_type        wcdma_1900_max_pwr_backoff_volt3;
  nvi_wcdma_800_max_pwr_backoff_voltages_type      wcdma_800_max_pwr_backoff_voltages;
  nvi_wcdma_800_max_pwr_backoff_volt1_type         wcdma_800_max_pwr_backoff_volt1;
  nvi_wcdma_800_max_pwr_backoff_volt2_type         wcdma_800_max_pwr_backoff_volt2;
  nvi_wcdma_800_max_pwr_backoff_volt3_type         wcdma_800_max_pwr_backoff_volt3;
  nvi_int16_type                                   wcdma_hs_r1_rise;
  nvi_int16_type                                   wcdma_hs_r1_fall;
  nvi_int16_type                                   wcdma_hs_r2_rise;
  nvi_int16_type                                   wcdma_hs_r2_fall;
  nvi_int16_type                                   wcdma_hs_r3_rise;
  nvi_int16_type                                   wcdma_hs_r3_fall;
  nvi_int16_type                                   wcdma_1900_hs_r1_rise;
  nvi_int16_type                                   wcdma_1900_hs_r1_fall;
  nvi_int16_type                                   wcdma_1900_hs_r2_rise;
  nvi_int16_type                                   wcdma_1900_hs_r2_fall;
  nvi_int16_type                                   wcdma_1900_hs_r3_rise;
  nvi_int16_type                                   wcdma_1900_hs_r3_fall;
  nvi_int16_type                                   wcdma_800_hs_r1_rise;
  nvi_int16_type                                   wcdma_800_hs_r1_fall;
  nvi_int16_type                                   wcdma_800_hs_r2_rise;
  nvi_int16_type                                   wcdma_800_hs_r2_fall;
  nvi_int16_type                                   wcdma_800_hs_r3_rise;
  nvi_int16_type                                   wcdma_800_hs_r3_fall;
  nvi_autocal_pwr_dac_type                         gsm_autocal_pwr_dac_f1;
  nvi_amam_dynamic_range                           gsm_amam_dynamic_range;
  nvi_autocal_pwr_dac_type                         dcs_autocal_pwr_dac_f1;
  nvi_amam_dynamic_range                           dcs_amam_dynamic_range;
  nvi_autocal_pwr_dac_type                         gsm_850_autocal_pwr_dac_f1;
  nvi_amam_dynamic_range                           gsm_850_amam_dynamic_range;
  nvi_autocal_pwr_dac_type                         gsm_1900_autocal_pwr_dac_f1;
  nvi_amam_dynamic_range                           gsm_1900_amam_dynamic_range;
  nvi_calpath_rsb_type                             gsm_calpath_rsb;
  nvi_calpath_rsb_type                             dcs_calpath_rsb;
  nvi_calpath_rsb_type                             gsm_850_calpath_rsb;
  nvi_calpath_rsb_type                             gsm_1900_calpath_rsb;
  nvi_amam_sys_gain_dc_corr                        gsm_amam_sys_gain_dc_corr;
  nvi_amam_sys_gain_dc_corr                        gsm_850_amam_sys_gain_dc_corr;
  nvi_amam_sys_gain_dc_corr                        dcs_amam_sys_gain_dc_corr;
  nvi_amam_sys_gain_dc_corr                        gsm_1900_amam_sys_gain_dc_corr;
  nvi_uint16_type                                  gsm_amam_arfcn_f1;
  nvi_uint16_type                                  dcs_amam_arfcn_f1;
  nvi_uint16_type                                  gsm_850_amam_arfcn_f1;
  nvi_uint16_type                                  gsm_1900_amam_arfcn_f1;
  nvi_uint16_type                                  gsm_amam_arfcn_f2;
  nvi_uint16_type                                  dcs_amam_arfcn_f2;
  nvi_uint16_type                                  gsm_850_amam_arfcn_f2;
  nvi_uint16_type                                  gsm_1900_amam_arfcn_f2;
  nvi_autocal_pwr_dac_type                         gsm_autocal_pwr_dac_f2;
  nvi_autocal_pwr_dac_type                         dcs_autocal_pwr_dac_f2;
  nvi_autocal_pwr_dac_type                         gsm_850_autocal_pwr_dac_f2;
  nvi_autocal_pwr_dac_type                         gsm_1900_autocal_pwr_dac_f2;
  nvi_int16_type                                   gsm_polar_path_delay;
  nvi_int16_type                                   dcs_polar_path_delay;
  nvi_int16_type                                   gsm_850_polar_path_delay;
  nvi_int16_type                                   gsm_1900_polar_path_delay;
  nvi_uint8_type                                   gsm_opll_bw_val;
  nvi_uint8_type                                   dcs_opll_bw_val;
  nvi_uint8_type                                   gsm_850_opll_bw_val;
  nvi_uint8_type                                   gsm_1900_opll_bw_val;
  nvi_uint8_type                                   gsm_baseband_bw_val;
  nvi_uint8_type                                   dcs_baseband_bw_val;
  nvi_uint8_type                                   gsm_850_baseband_bw_val;
  nvi_uint8_type                                   gsm_1900_baseband_bw_val;
  nvi_c0_bc0_rx_cal_chan_lru_type                  c0_bc0_rx_cal_chan_lru;
  nvi_c1_bc0_rx_cal_chan_lru_type                  c1_bc0_rx_cal_chan_lru;
  nvi_c0_bc1_rx_cal_chan_lru_type                  c0_bc1_rx_cal_chan_lru;
  nvi_c1_bc1_rx_cal_chan_lru_type                  c1_bc1_rx_cal_chan_lru;
  nvi_c0_bc3_rx_cal_chan_lru_type                  c0_bc3_rx_cal_chan_lru;
  nvi_c1_bc3_rx_cal_chan_lru_type                  c1_bc3_rx_cal_chan_lru;
  nvi_c0_bc4_rx_cal_chan_lru_type                  c0_bc4_rx_cal_chan_lru;
  nvi_c1_bc4_rx_cal_chan_lru_type                  c1_bc4_rx_cal_chan_lru;
  nvi_c0_bc5_rx_cal_chan_lru_type                  c0_bc5_rx_cal_chan_lru;
  nvi_c1_bc5_rx_cal_chan_lru_type                  c1_bc5_rx_cal_chan_lru;
  nvi_c0_bc6_rx_cal_chan_lru_type                  c0_bc6_rx_cal_chan_lru;
  nvi_c1_bc6_rx_cal_chan_lru_type                  c1_bc6_rx_cal_chan_lru;
  nvi_bc0_hdr_p1_rise_fall_off_type                bc0_hdr_p1_rise_fall_off;
  nvi_bc1_hdr_p1_rise_fall_off_type                bc1_hdr_p1_rise_fall_off;
  nvi_bc3_hdr_p1_rise_fall_off_type                bc3_hdr_p1_rise_fall_off;
  nvi_bc4_hdr_p1_rise_fall_off_type                bc4_hdr_p1_rise_fall_off;
  nvi_bc5_hdr_p1_rise_fall_off_type                bc5_hdr_p1_rise_fall_off;
  nvi_bc6_hdr_p1_rise_fall_off_type                bc6_hdr_p1_rise_fall_off;
  nvi_enum_type                                    chg_usb_nvdisable_val;
  nvi_int16_type                                   wcdma_1800_vga_gain_offset;
  nvi_wcdma_1800_vga_gain_offset_vs_freq_type      wcdma_1800_vga_gain_offset_vs_freq;
  nvi_wcdma_1800_vga_gain_offset_vs_temp_type      wcdma_1800_vga_gain_offset_vs_temp;
  nvi_int16_type                                   wcdma_1800_lna_range_rise_2;
  nvi_int16_type                                   wcdma_1800_lna_range_rise_3;
  nvi_int16_type                                   wcdma_1800_lna_range_fall_2;
  nvi_int16_type                                   wcdma_1800_lna_range_fall_3;
  nvi_int16_type                                   wcdma_1800_im_level_2;
  nvi_int16_type                                   wcdma_1800_im_level_3;
  nvi_int16_type                                   wcdma_1800_lna_range_offset_2;
  nvi_int16_type                                   wcdma_1800_lna_range_offset_3;
  nvi_wcdma_1800_lna_offset_vs_freq_2_type         wcdma_1800_lna_offset_vs_freq_2;
  nvi_wcdma_1800_lna_offset_vs_freq_3_type         wcdma_1800_lna_offset_vs_freq_3;
  nvi_uint8_type                                   wcdma_1800_im2_i_value;
  nvi_uint8_type                                   wcdma_1800_im2_q_value;
  nvi_uint8_type                                   wcdma_1800_im2_transconductor_value;
  nvi_int16_type                                   wcdma_1800_rx_agc_min_2;
  nvi_int16_type                                   wcdma_1800_rx_agc_min_3;
  nvi_int16_type                                   wcdma_1800_lna_range_rise;
  nvi_int16_type                                   wcdma_1800_lna_range_fall;
  nvi_int16_type                                   wcdma_1800_im_level;
  nvi_uint8_type                                   wcdma_1800_nonbypass_timer;
  nvi_uint16_type                                  wcdma_1800_bypass_timer;
  nvi_int16_type                                   wcdma_1800_lna_range_offset;
  nvi_wcdma_1800_lna_offset_vs_freq_type           wcdma_1800_lna_offset_vs_freq;
  nvi_int16_type                                   wcdma_1800_rx_agc_min;
  nvi_int16_type                                   wcdma_1800_rx_agc_max;
  nvi_uint8_type                                   wcdma_1800_agc_phase_offset;
  nvi_wcdma_1800_tx_lin_master_0_type              wcdma_1800_tx_lin_master_0;
  nvi_wcdma_1800_tx_lin_master_1_type              wcdma_1800_tx_lin_master_1;
  nvi_wcdma_1800_tx_lin_master_2_type              wcdma_1800_tx_lin_master_2;
  nvi_wcdma_1800_tx_lin_master_3_type              wcdma_1800_tx_lin_master_3;
  nvi_wcdma_1800_tx_comp_vs_freq_0_type            wcdma_1800_tx_comp_vs_freq_0;
  nvi_wcdma_1800_tx_comp_vs_freq_1_type            wcdma_1800_tx_comp_vs_freq_1;
  nvi_wcdma_1800_tx_comp_vs_freq_2_type            wcdma_1800_tx_comp_vs_freq_2;
  nvi_wcdma_1800_tx_comp_vs_freq_3_type            wcdma_1800_tx_comp_vs_freq_3;
  nvi_wcdma_1800_tx_lin_vs_temp_0_type             wcdma_1800_tx_lin_vs_temp_0;
  nvi_wcdma_1800_tx_lin_vs_temp_1_type             wcdma_1800_tx_lin_vs_temp_1;
  nvi_wcdma_1800_tx_lin_vs_temp_2_type             wcdma_1800_tx_lin_vs_temp_2;
  nvi_wcdma_1800_tx_lin_vs_temp_3_type             wcdma_1800_tx_lin_vs_temp_3;
  nvi_wcdma_1800_tx_slp_vs_temp_0_type             wcdma_1800_tx_slp_vs_temp_0;
  nvi_wcdma_1800_tx_slp_vs_temp_1_type             wcdma_1800_tx_slp_vs_temp_1;
  nvi_wcdma_1800_tx_slp_vs_temp_2_type             wcdma_1800_tx_slp_vs_temp_2;
  nvi_wcdma_1800_tx_slp_vs_temp_3_type             wcdma_1800_tx_slp_vs_temp_3;
  nvi_uint16_type                                  wcdma_1800_r1_rise;
  nvi_uint16_type                                  wcdma_1800_r1_fall;
  nvi_wcdma_1800_tx_lim_vs_temp_type               wcdma_1800_tx_lim_vs_temp;
  nvi_wcdma_1800_tx_lim_vs_freq_type               wcdma_1800_tx_lim_vs_freq;
  nvi_uint8_type                                   wcdma_1800_adj_factor;
  nvi_wcdma_1800_exp_hdet_vs_agc_type              wcdma_1800_exp_hdet_vs_agc;
  nvi_uint8_type                                   wcdma_1800_hdet_off;
  nvi_uint8_type                                   wcdma_1800_hdet_spn;
  nvi_int8_type                                    wcdma_1800_max_tx_power;
  nvi_int16_type                                   wcdma_1800_out_of_service_thresh;
  nvi_uint32_type                                  wcdma_1800_enc_btf;
  nvi_int16_type                                   wcdma_1800_rx_delay;
  nvi_uint16_type                                  wcdma_1800_agc_pa_on_rise_delay;
  nvi_uint16_type                                  wcdma_1800_agc_pa_on_fall_delay;
  nvi_uint16_type                                  wcdma_1800_agc_tx_on_rise_delay;
  nvi_uint16_type                                  wcdma_1800_agc_tx_on_fall_delay;
  nvi_uint16_type                                  wcdma_1800_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_1800_pa_gain_up_time;
  nvi_int16_type                                   wcdma_1800_pa_gain_down_time;
  nvi_uint16_type                                  wcdma_1800_tx_rot_angle_pa_state_00;
  nvi_uint16_type                                  wcdma_1800_tx_rot_angle_pa_state_01;
  nvi_uint16_type                                  wcdma_1800_tx_rot_angle_pa_state_10;
  nvi_uint16_type                                  wcdma_1800_tx_rot_angle_pa_state_11;
  nvi_rfr_vco_coarse_tuning_1800_type              rfr_vco_coarse_tuning_1800;
  nvi_int16_type                                   wcdma_1800_pa_compensate_up;
  nvi_int16_type                                   wcdma_1800_pa_compensate_down;
  nvi_int16_type                                   wcdma_1800_prach_r1_rise_offset;
  nvi_int16_type                                   wcdma_1800_prach_r1_fall_offset;
  nvi_wcdma_1800_tx_cal_chan_type                  wcdma_1800_tx_cal_chan;
  nvi_wcdma_1800_rx_cal_chan_type                  wcdma_1800_rx_cal_chan;
  nvi_uint16_type                                  wcdma_1800_r2_rise;
  nvi_uint16_type                                  wcdma_1800_r2_fall;
  nvi_uint16_type                                  wcdma_1800_r3_rise;
  nvi_uint16_type                                  wcdma_1800_r3_fall;
  nvi_int16_type                                   wcdma_1800_pa_compensate_up_r2;
  nvi_int16_type                                   wcdma_1800_pa_compensate_down_r2;
  nvi_int16_type                                   wcdma_1800_pa_compensate_up_r3;
  nvi_int16_type                                   wcdma_1800_pa_compensate_down_r3;
  nvi_int16_type                                   wcdma_1800_prach_r2_rise_offset;
  nvi_int16_type                                   wcdma_1800_prach_r2_fall_offset;
  nvi_int16_type                                   wcdma_1800_prach_r3_rise_offset;
  nvi_int16_type                                   wcdma_1800_prach_r3_fall_offset;
  nvi_wcdma_1800_pa_range_map_type                 wcdma_1800_pa_range_map;
  nvi_uint16_type                                  wcdma_1800_pa_range_for_dvs;
  nvi_wcdma_1800_pa_compensate_up_with_dvs_type    wcdma_1800_pa_compensate_up_with_dvs;
  nvi_wcdma_1800_pa_compensate_dn_with_dvs_type    wcdma_1800_pa_compensate_dn_with_dvs;
  nvi_wcdma_1800_max_pwr_backoff_voltages_type     wcdma_1800_max_pwr_backoff_voltages;
  nvi_wcdma_1800_max_pwr_backoff_volt1_type        wcdma_1800_max_pwr_backoff_volt1;
  nvi_wcdma_1800_max_pwr_backoff_volt2_type        wcdma_1800_max_pwr_backoff_volt2;
  nvi_wcdma_1800_max_pwr_backoff_volt3_type        wcdma_1800_max_pwr_backoff_volt3;
  nvi_int16_type                                   wcdma_1800_hs_r1_rise;
  nvi_int16_type                                   wcdma_1800_hs_r1_fall;
  nvi_int16_type                                   wcdma_1800_hs_r2_rise;
  nvi_int16_type                                   wcdma_1800_hs_r2_fall;
  nvi_int16_type                                   wcdma_1800_hs_r3_rise;
  nvi_int16_type                                   wcdma_1800_hs_r3_fall;
  nvi_int16_type                                   wcdma_1800_dch_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_1800_agc_tx_adj_pdm_delay;
  nvi_int16_type                                   wcdma_1900_dch_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_1900_agc_tx_adj_pdm_delay;
  nvi_int16_type                                   wcdma_800_dch_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_800_agc_tx_adj_pdm_delay;
  nvi_int16_type                                   wcdma_dch_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_agc_tx_adj_pdm_delay;
  nvi_wcdma_utran_tx_lim_vs_temp_offset_type       wcdma_utran_tx_lim_vs_temp_offset;
  nvi_wcdma_1800_utran_tx_lim_vs_temp_offset_type  wcdma_1800_utran_tx_lim_vs_temp_offset;
  nvi_wcdma_800_utran_tx_lim_vs_temp_offset_type   wcdma_800_utran_tx_lim_vs_temp_offset;
  nvi_wcdma_1900_utran_tx_lim_vs_temp_offset_type  wcdma_1900_utran_tx_lim_vs_temp_offset;
  nvi_rf_antsel_umts_1800_type                     rf_antsel_umts_1800;
  nvi_uint16_type                                  bc0_pa_dvs_voltage;
  nvi_uint16_type                                  bc1_pa_dvs_voltage;
  nvi_uint16_type                                  bc3_pa_dvs_voltage;
  nvi_uint16_type                                  bc4_pa_dvs_voltage;
  nvi_uint16_type                                  bc5_pa_dvs_voltage;
  nvi_uint16_type                                  bc6_pa_dvs_voltage;
  nvi_gsm_power_levels_type                        gsm_power_levels;
  nvi_dcs_power_levels_type                        dcs_power_levels;
  nvi_gsm_850_power_levels_type                    gsm_850_power_levels;
  nvi_gsm_1900_power_levels_type                   gsm_1900_power_levels;
  nvi_int16_type                                   gsm_pa_en_start;
  nvi_int16_type                                   gsm_ant_timing_rel_to_pa_en_start;
  nvi_int16_type                                   dcs_pa_en_start;
  nvi_int16_type                                   dcs_ant_timing_rel_to_pa_en_start;
  nvi_int16_type                                   gsm_850_pa_en_start;
  nvi_int16_type                                   gsm_1900_pa_en_start;
  nvi_int16_type                                   gsm_1900_ant_timing_rel_to_pa_en_start;
  nvi_int16_type                                   gsm_pa_en_stop;
  nvi_int16_type                                   gsm_ant_timing_rel_to_pa_en_stop;
  nvi_int16_type                                   dcs_pa_en_stop;
  nvi_int16_type                                   dcs_ant_timing_rel_to_pa_en_stop;
  nvi_int16_type                                   gsm_850_pa_en_stop;
  nvi_int16_type                                   gsm_850_ant_timing_rel_to_pa_en_stop;
  nvi_int16_type                                   gsm_1900_pa_en_stop;
  nvi_int16_type                                   gsm_1900_ant_timing_rel_to_pa_en_stop;
  nvi_gsm_amam_master_tbl_seg1_f3_type             gsm_amam_master_tbl_seg1_f3;
  nvi_gsm_amam_master_tbl_seg2_f3_type             gsm_amam_master_tbl_seg2_f3;
  nvi_gsm_amam_master_tbl_seg3_f3_type             gsm_amam_master_tbl_seg3_f3;
  nvi_gsm_amam_master_tbl_seg4_f3_type             gsm_amam_master_tbl_seg4_f3;
  nvi_gsm_amam_master_tbl_seg5_f3_type             gsm_amam_master_tbl_seg5_f3;
  nvi_gsm_amam_master_tbl_seg6_f3_type             gsm_amam_master_tbl_seg6_f3;
  nvi_gsm_amam_master_tbl_seg7_f3_type             gsm_amam_master_tbl_seg7_f3;
  nvi_gsm_amam_master_tbl_seg8_f3_type             gsm_amam_master_tbl_seg8_f3;
  nvi_dcs_amam_master_tbl_seg1_f3_type             dcs_amam_master_tbl_seg1_f3;
  nvi_dcs_amam_master_tbl_seg2_f3_type             dcs_amam_master_tbl_seg2_f3;
  nvi_dcs_amam_master_tbl_seg3_f3_type             dcs_amam_master_tbl_seg3_f3;
  nvi_dcs_amam_master_tbl_seg4_f3_type             dcs_amam_master_tbl_seg4_f3;
  nvi_dcs_amam_master_tbl_seg5_f3_type             dcs_amam_master_tbl_seg5_f3;
  nvi_dcs_amam_master_tbl_seg6_f3_type             dcs_amam_master_tbl_seg6_f3;
  nvi_dcs_amam_master_tbl_seg7_f3_type             dcs_amam_master_tbl_seg7_f3;
  nvi_dcs_amam_master_tbl_seg8_f3_type             dcs_amam_master_tbl_seg8_f3;
  nvi_gsm_850_amam_master_tbl_seg1_f3_type         gsm_850_amam_master_tbl_seg1_f3;
  nvi_gsm_850_amam_master_tbl_seg2_f3_type         gsm_850_amam_master_tbl_seg2_f3;
  nvi_gsm_850_amam_master_tbl_seg3_f3_type         gsm_850_amam_master_tbl_seg3_f3;
  nvi_gsm_850_amam_master_tbl_seg4_f3_type         gsm_850_amam_master_tbl_seg4_f3;
  nvi_gsm_850_amam_master_tbl_seg5_f3_type         gsm_850_amam_master_tbl_seg5_f3;
  nvi_gsm_850_amam_master_tbl_seg6_f3_type         gsm_850_amam_master_tbl_seg6_f3;
  nvi_gsm_850_amam_master_tbl_seg7_f3_type         gsm_850_amam_master_tbl_seg7_f3;
  nvi_gsm_850_amam_master_tbl_seg8_f3_type         gsm_850_amam_master_tbl_seg8_f3;
  nvi_gsm_1900_amam_master_tbl_seg1_f3_type        gsm_1900_amam_master_tbl_seg1_f3;
  nvi_gsm_1900_amam_master_tbl_seg2_f3_type        gsm_1900_amam_master_tbl_seg2_f3;
  nvi_gsm_1900_amam_master_tbl_seg3_f3_type        gsm_1900_amam_master_tbl_seg3_f3;
  nvi_gsm_1900_amam_master_tbl_seg4_f3_type        gsm_1900_amam_master_tbl_seg4_f3;
  nvi_gsm_1900_amam_master_tbl_seg5_f3_type        gsm_1900_amam_master_tbl_seg5_f3;
  nvi_gsm_1900_amam_master_tbl_seg6_f3_type        gsm_1900_amam_master_tbl_seg6_f3;
  nvi_gsm_1900_amam_master_tbl_seg7_f3_type        gsm_1900_amam_master_tbl_seg7_f3;
  nvi_gsm_1900_amam_master_tbl_seg8_f3_type        gsm_1900_amam_master_tbl_seg8_f3;
  nvi_gsm_ampm_master_tbl_seg1_f3_type             gsm_ampm_master_tbl_seg1_f3;
  nvi_gsm_ampm_master_tbl_seg2_f3_type             gsm_ampm_master_tbl_seg2_f3;
  nvi_gsm_ampm_master_tbl_seg3_f3_type             gsm_ampm_master_tbl_seg3_f3;
  nvi_gsm_ampm_master_tbl_seg4_f3_type             gsm_ampm_master_tbl_seg4_f3;
  nvi_gsm_ampm_master_tbl_seg5_f3_type             gsm_ampm_master_tbl_seg5_f3;
  nvi_gsm_ampm_master_tbl_seg6_f3_type             gsm_ampm_master_tbl_seg6_f3;
  nvi_gsm_ampm_master_tbl_seg7_f3_type             gsm_ampm_master_tbl_seg7_f3;
  nvi_gsm_ampm_master_tbl_seg8_f3_type             gsm_ampm_master_tbl_seg8_f3;
  nvi_dcs_ampm_master_tbl_seg1_f3_type             dcs_ampm_master_tbl_seg1_f3;
  nvi_dcs_ampm_master_tbl_seg2_f3_type             dcs_ampm_master_tbl_seg2_f3;
  nvi_dcs_ampm_master_tbl_seg3_f3_type             dcs_ampm_master_tbl_seg3_f3;
  nvi_dcs_ampm_master_tbl_seg4_f3_type             dcs_ampm_master_tbl_seg4_f3;
  nvi_dcs_ampm_master_tbl_seg5_f3_type             dcs_ampm_master_tbl_seg5_f3;
  nvi_dcs_ampm_master_tbl_seg6_f3_type             dcs_ampm_master_tbl_seg6_f3;
  nvi_dcs_ampm_master_tbl_seg7_f3_type             dcs_ampm_master_tbl_seg7_f3;
  nvi_dcs_ampm_master_tbl_seg8_f3_type             dcs_ampm_master_tbl_seg8_f3;
  nvi_gsm_850_ampm_master_tbl_seg1_f3_type         gsm_850_ampm_master_tbl_seg1_f3;
  nvi_gsm_850_ampm_master_tbl_seg2_f3_type         gsm_850_ampm_master_tbl_seg2_f3;
  nvi_gsm_850_ampm_master_tbl_seg3_f3_type         gsm_850_ampm_master_tbl_seg3_f3;
  nvi_gsm_850_ampm_master_tbl_seg4_f3_type         gsm_850_ampm_master_tbl_seg4_f3;
  nvi_gsm_850_ampm_master_tbl_seg5_f3_type         gsm_850_ampm_master_tbl_seg5_f3;
  nvi_gsm_850_ampm_master_tbl_seg6_f3_type         gsm_850_ampm_master_tbl_seg6_f3;
  nvi_gsm_850_ampm_master_tbl_seg7_f3_type         gsm_850_ampm_master_tbl_seg7_f3;
  nvi_gsm_850_ampm_master_tbl_seg8_f3_type         gsm_850_ampm_master_tbl_seg8_f3;
  nvi_gsm_1900_ampm_master_tbl_seg1_f3_type        gsm_1900_ampm_master_tbl_seg1_f3;
  nvi_gsm_1900_ampm_master_tbl_seg2_f3_type        gsm_1900_ampm_master_tbl_seg2_f3;
  nvi_gsm_1900_ampm_master_tbl_seg3_f3_type        gsm_1900_ampm_master_tbl_seg3_f3;
  nvi_gsm_1900_ampm_master_tbl_seg4_f3_type        gsm_1900_ampm_master_tbl_seg4_f3;
  nvi_gsm_1900_ampm_master_tbl_seg5_f3_type        gsm_1900_ampm_master_tbl_seg5_f3;
  nvi_gsm_1900_ampm_master_tbl_seg6_f3_type        gsm_1900_ampm_master_tbl_seg6_f3;
  nvi_gsm_1900_ampm_master_tbl_seg7_f3_type        gsm_1900_ampm_master_tbl_seg7_f3;
  nvi_gsm_1900_ampm_master_tbl_seg8_f3_type        gsm_1900_ampm_master_tbl_seg8_f3;
  nvi_uint16_type                                  gsm_amam_arfcn_f3;
  nvi_uint16_type                                  dcs_amam_arfcn_f3;
  nvi_uint16_type                                  gsm_850_amam_arfcn_f3;
  nvi_uint16_type                                  gsm_1900_amam_arfcn_f3;
  nvi_autocal_pwr_dac_type                         gsm_autocal_pwr_dac_f3;
  nvi_autocal_pwr_dac_type                         dcs_autocal_pwr_dac_f3;
  nvi_autocal_pwr_dac_type                         gsm_850_autocal_pwr_dac_f3;
  nvi_autocal_pwr_dac_type                         gsm_1900_autocal_pwr_dac_f3;
  nvi_int16_type                                   gsm_850_ant_timing_rel_to_pa_en_start;
  nvi_rtr6250_rsb_type                             gsm_rtr6250_rsb;
  nvi_rtr6250_rsb_type                             dcs_rtr6250_rsb;
  nvi_rtr6250_rsb_type                             gsm_850_rtr6250_rsb;
  nvi_rtr6250_rsb_type                             gsm_1900_rtr6250_rsb;
  nvi_bc0_vco_tune_2_type                          bc0_vco_tune_2;
  nvi_bc1_vco_tune_2_type                          bc1_vco_tune_2;
  nvi_bc3_vco_tune_2_type                          bc3_vco_tune_2;
  nvi_bc4_vco_tune_2_type                          bc4_vco_tune_2;
  nvi_bc5_vco_tune_2_type                          bc5_vco_tune_2;
  nvi_bc6_vco_tune_2_type                          bc6_vco_tune_2;
  nvi_rf_rx_im2_cal                                c0_bc0_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bc1_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bc3_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bc4_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bc5_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bc6_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bc0_im2_lpm_2;
  nvi_rf_rx_im2_cal                                c0_bc1_im2_lpm_2;
  nvi_rf_rx_im2_cal                                c0_bc3_im2_lpm_2;
  nvi_rf_rx_im2_cal                                c0_bc4_im2_lpm_2;
  nvi_rf_rx_im2_cal                                c0_bc5_im2_lpm_2;
  nvi_rf_rx_im2_cal                                c0_bc6_im2_lpm_2;
  nvi_c0_bc0_intelliceiver_cal_type                c0_bc0_intelliceiver_cal;
  nvi_c0_bc1_intelliceiver_cal_type                c0_bc1_intelliceiver_cal;
  nvi_c0_bc3_intelliceiver_cal_type                c0_bc3_intelliceiver_cal;
  nvi_c0_bc4_intelliceiver_cal_type                c0_bc4_intelliceiver_cal;
  nvi_c0_bc5_intelliceiver_cal_type                c0_bc5_intelliceiver_cal;
  nvi_c0_bc6_intelliceiver_cal_type                c0_bc6_intelliceiver_cal;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc0_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc1_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc3_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc4_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc5_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc6_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc0_lna_switchpoints_lpm_2;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc1_lna_switchpoints_lpm_2;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc3_lna_switchpoints_lpm_2;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc4_lna_switchpoints_lpm_2;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc5_lna_switchpoints_lpm_2;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc6_lna_switchpoints_lpm_2;
  nvi_rfr_vco_coarse_tuning_800_type               rfr_vco_coarse_tuning_800;
  nvi_gsm_polar_ramp_profile_type                  gsm_polar_ramp_profile;
  nvi_uint16_type                                  gsm_850_precharge;
  nvi_uint16_type                                  gsm_850_precharge_dur;
  nvi_uint16_type                                  gsm_1900_precharge;
  nvi_uint16_type                                  gsm_1900_precharge_dur;
  nvi_bc0_ant_quality_type                         bc0_ant_quality;
  nvi_bc1_ant_quality_type                         bc1_ant_quality;
  nvi_bc3_ant_quality_type                         bc3_ant_quality;
  nvi_bc4_ant_quality_type                         bc4_ant_quality;
  nvi_bc5_ant_quality_type                         bc5_ant_quality;
  nvi_bc6_ant_quality_type                         bc6_ant_quality;
  nvi_gsm_pa_transition_table_type                 gsm_pa_transition_table;
  nvi_int16_type                                   wcdma_min_tx_power;
  nvi_c0_bc0_intelliceiver_det_thresh_type         c0_bc0_intelliceiver_det_thresh;
  nvi_c0_bc1_intelliceiver_det_thresh_type         c0_bc1_intelliceiver_det_thresh;
  nvi_c0_bc3_intelliceiver_det_thresh_type         c0_bc3_intelliceiver_det_thresh;
  nvi_c0_bc4_intelliceiver_det_thresh_type         c0_bc4_intelliceiver_det_thresh;
  nvi_c0_bc5_intelliceiver_det_thresh_type         c0_bc5_intelliceiver_det_thresh;
  nvi_c0_bc6_intelliceiver_det_thresh_type         c0_bc6_intelliceiver_det_thresh;
  nvi_gainrange5_switchpoint_type                  gsm_gainrange5_switchpoints;
  nvi_gainrange5_switchpoint_type                  dcs_gainrange5_switchpoints;
  nvi_gainrange5_switchpoint_type                  gsm_850_gainrange5_switchpoints;
  nvi_gainrange5_switchpoint_type                  gsm_1900_gainrange5_switchpoints;
  nvi_gsm_polar_ramp_profile_type                  dcs_polar_ramp_profile;
  nvi_gsm_polar_ramp_profile_type                  gsm_1900_polar_ramp_profile;
  nvi_gsm_polar_ramp_profile_type                  gsm_850_polar_ramp_profile;
  nvi_uint32_type                                  wcdma_dl_freq;
  nvi_boolean_type                                 wcdma_dl_freq_enabled;
  nvi_tx_linearizer_type                           bc14_tx_lin_master0;
  nvi_tx_linearizer_type                           bc14_tx_lin_master1;
  nvi_tx_linearizer_type                           bc14_tx_lin_master2;
  nvi_tx_linearizer_type                           bc14_tx_lin_master3;
  nvi_uint16_type                                  bc14_gps1_rf_delay;
  nvi_bc14_tx_lim_vs_temp_type                     bc14_tx_lim_vs_temp;
  nvi_tx_comp_type                                 bc14_tx_comp0;
  nvi_tx_comp_type                                 bc14_tx_comp1;
  nvi_tx_comp_type                                 bc14_tx_comp2;
  nvi_tx_comp_type                                 bc14_tx_comp3;
  nvi_bc14_tx_lim_vs_freq_type                     bc14_tx_lim_vs_freq;
  nvi_uint8_type                                   bc14_pa_r1_rise;
  nvi_uint8_type                                   bc14_pa_r1_fall;
  nvi_uint8_type                                   bc14_pa_r2_rise;
  nvi_uint8_type                                   bc14_pa_r2_fall;
  nvi_uint8_type                                   bc14_pa_r3_rise;
  nvi_uint8_type                                   bc14_pa_r3_fall;
  nvi_uint8_type                                   bc14_hdet_off;
  nvi_uint8_type                                   bc14_hdet_spn;
  nvi_bc14_exp_hdet_vs_agc_type                    bc14_exp_hdet_vs_agc;
  nvi_uint32_type                                  bc14_enc_btf;
  nvi_bc14_vco_coarse_tune_table_type              bc14_vco_coarse_tune_table;
  nvi_bc14_vco_tune_2_type                         bc14_vco_tune_2;
  nvi_bc14_p1_rise_fall_off_type                   bc14_p1_rise_fall_off;
  nvi_bc14_hdr_p1_rise_fall_off_type               bc14_hdr_p1_rise_fall_off;
  nvi_c0_bc14_tx_cal_chan_type                     c0_bc14_tx_cal_chan;
  nvi_c0_bc14_rx_cal_chan_type                     c0_bc14_rx_cal_chan;
  nvi_c0_bc14_rx_cal_chan_lru_type                 c0_bc14_rx_cal_chan_lru;
  nvi_int16_type                                   c0_bc14_lna_1_offset;
  nvi_int16_type                                   c0_bc14_lna_2_offset;
  nvi_int16_type                                   c0_bc14_lna_3_offset;
  nvi_int16_type                                   c0_bc14_lna_4_offset;
  nvi_c0_bc14_lna_1_offset_vs_freq_type            c0_bc14_lna_1_offset_vs_freq;
  nvi_c0_bc14_lna_2_offset_vs_freq_type            c0_bc14_lna_2_offset_vs_freq;
  nvi_c0_bc14_lna_3_offset_vs_freq_type            c0_bc14_lna_3_offset_vs_freq;
  nvi_c0_bc14_lna_4_offset_vs_freq_type            c0_bc14_lna_4_offset_vs_freq;
  nvi_uint8_type                                   c0_bc14_im2_i_value;
  nvi_uint8_type                                   c0_bc14_im2_q_value;
  nvi_int16_type                                   c0_bc14_vga_gain_offset;
  nvi_c0_bc14_vga_gain_offset_vs_freq_type         c0_bc14_vga_gain_offset_vs_freq;
  nvi_uint8_type                                   c0_bc14_im2_transconductor_value;
  nvi_int8_type                                    c0_bc14_lna_1_rise;
  nvi_int8_type                                    c0_bc14_lna_1_fall;
  nvi_int8_type                                    c0_bc14_lna_2_rise;
  nvi_int8_type                                    c0_bc14_lna_2_fall;
  nvi_int8_type                                    c0_bc14_lna_3_rise;
  nvi_int8_type                                    c0_bc14_lna_3_fall;
  nvi_int8_type                                    c0_bc14_lna_4_rise;
  nvi_int8_type                                    c0_bc14_lna_4_fall;
  nvi_uint8_type                                   c0_bc14_im_level1;
  nvi_uint8_type                                   c0_bc14_im_level2;
  nvi_uint8_type                                   c0_bc14_im_level3;
  nvi_uint8_type                                   c0_bc14_im_level4;
  nvi_c1_bc14_tx_cal_chan_type                     c1_bc14_tx_cal_chan;
  nvi_c1_bc14_rx_cal_chan_type                     c1_bc14_rx_cal_chan;
  nvi_c1_bc14_lna_1_offset_vs_freq_type            c1_bc14_lna_1_offset_vs_freq;
  nvi_c1_bc14_lna_2_offset_vs_freq_type            c1_bc14_lna_2_offset_vs_freq;
  nvi_c1_bc14_lna_3_offset_vs_freq_type            c1_bc14_lna_3_offset_vs_freq;
  nvi_c1_bc14_lna_4_offset_vs_freq_type            c1_bc14_lna_4_offset_vs_freq;
  nvi_int16_type                                   c1_bc14_lna_1_offset;
  nvi_int16_type                                   c1_bc14_lna_2_offset;
  nvi_int16_type                                   c1_bc14_lna_3_offset;
  nvi_int16_type                                   c1_bc14_lna_4_offset;
  nvi_uint8_type                                   c1_bc14_im2_i_value;
  nvi_uint8_type                                   c1_bc14_im2_q_value;
  nvi_int16_type                                   c1_bc14_vga_gain_offset;
  nvi_c1_bc14_vga_gain_offset_vs_freq_type         c1_bc14_vga_gain_offset_vs_freq;
  nvi_uint8_type                                   c1_bc14_im2_transconductor_value;
  nvi_int8_type                                    c1_bc14_lna_1_rise;
  nvi_int8_type                                    c1_bc14_lna_1_fall;
  nvi_int8_type                                    c1_bc14_lna_2_rise;
  nvi_int8_type                                    c1_bc14_lna_2_fall;
  nvi_int8_type                                    c1_bc14_lna_3_rise;
  nvi_int8_type                                    c1_bc14_lna_3_fall;
  nvi_int8_type                                    c1_bc14_lna_4_rise;
  nvi_int8_type                                    c1_bc14_lna_4_fall;
  nvi_uint8_type                                   c1_bc14_im_level1;
  nvi_uint8_type                                   c1_bc14_im_level2;
  nvi_uint8_type                                   c1_bc14_im_level3;
  nvi_uint8_type                                   c1_bc14_im_level4;
  nvi_c1_bc14_vco_coarse_tune_table_type           c1_bc14_vco_coarse_tune_table;
  nvi_bc14_ant_quality_type                        bc14_ant_quality;
  nvi_uint16_type                                  bc14_pa_dvs_voltage;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc14_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc14_lna_switchpoints_lpm_2;
  nvi_rf_rx_im2_cal                                c0_bc14_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bc14_im2_lpm_2;
  nvi_c0_bc14_intelliceiver_cal_type               c0_bc14_intelliceiver_cal;
  nvi_c0_bc14_intelliceiver_det_thresh_type        c0_bc14_intelliceiver_det_thresh;
  nvi_c1_bc14_rx_cal_chan_lru_type                 c1_bc14_rx_cal_chan_lru;
  nvi_int16_type                                   wcdma_900_vga_gain_offset;
  nvi_wcdma_900_vga_gain_offset_vs_freq_type       wcdma_900_vga_gain_offset_vs_freq;
  nvi_wcdma_900_vga_gain_offset_vs_temp_type       wcdma_900_vga_gain_offset_vs_temp;
  nvi_int16_type                                   wcdma_900_lna_range_rise_2;
  nvi_int16_type                                   wcdma_900_lna_range_rise_3;
  nvi_int16_type                                   wcdma_900_lna_range_fall_2;
  nvi_int16_type                                   wcdma_900_lna_range_fall_3;
  nvi_int16_type                                   wcdma_900_im_level_2;
  nvi_int16_type                                   wcdma_900_im_level_3;
  nvi_int16_type                                   wcdma_900_lna_range_offset_2;
  nvi_int16_type                                   wcdma_900_lna_range_offset_3;
  nvi_wcdma_900_lna_offset_vs_freq_2_type          wcdma_900_lna_offset_vs_freq_2;
  nvi_wcdma_900_lna_offset_vs_freq_3_type          wcdma_900_lna_offset_vs_freq_3;
  nvi_uint8_type                                   wcdma_900_im2_i_value;
  nvi_uint8_type                                   wcdma_900_im2_q_value;
  nvi_uint8_type                                   wcdma_900_im2_transconductor_value;
  nvi_int16_type                                   wcdma_900_rx_agc_min_2;
  nvi_int16_type                                   wcdma_900_rx_agc_min_3;
  nvi_int8_type                                    wcdma_900_max_tx_power;
  nvi_int16_type                                   wcdma_900_out_of_service_thresh;
  nvi_int16_type                                   wcdma_900_lna_range_rise;
  nvi_int16_type                                   wcdma_900_lna_range_fall;
  nvi_int16_type                                   wcdma_900_im_level;
  nvi_uint8_type                                   wcdma_900_nonbypass_timer;
  nvi_uint16_type                                  wcdma_900_bypass_timer;
  nvi_int16_type                                   wcdma_900_lna_range_offset;
  nvi_wcdma_900_lna_offset_vs_freq_type            wcdma_900_lna_offset_vs_freq;
  nvi_int16_type                                   wcdma_900_rx_agc_min;
  nvi_int16_type                                   wcdma_900_rx_agc_max;
  nvi_uint8_type                                   wcdma_900_agc_phase_offset;
  nvi_wcdma_900_tx_lin_master_0_type               wcdma_900_tx_lin_master_0;
  nvi_wcdma_900_tx_lin_master_1_type               wcdma_900_tx_lin_master_1;
  nvi_wcdma_900_tx_comp_vs_freq_0_type             wcdma_900_tx_comp_vs_freq_0;
  nvi_wcdma_900_tx_comp_vs_freq_1_type             wcdma_900_tx_comp_vs_freq_1;
  nvi_wcdma_900_tx_lin_vs_temp_0_type              wcdma_900_tx_lin_vs_temp_0;
  nvi_wcdma_900_tx_lin_vs_temp_1_type              wcdma_900_tx_lin_vs_temp_1;
  nvi_wcdma_900_tx_slp_vs_temp_0_type              wcdma_900_tx_slp_vs_temp_0;
  nvi_wcdma_900_tx_slp_vs_temp_1_type              wcdma_900_tx_slp_vs_temp_1;
  nvi_uint16_type                                  wcdma_900_r1_rise;
  nvi_uint16_type                                  wcdma_900_r1_fall;
  nvi_wcdma_900_tx_lim_vs_temp_type                wcdma_900_tx_lim_vs_temp;
  nvi_wcdma_900_tx_lim_vs_freq_type                wcdma_900_tx_lim_vs_freq;
  nvi_uint8_type                                   wcdma_900_adj_factor;
  nvi_wcdma_900_exp_hdet_vs_agc_type               wcdma_900_exp_hdet_vs_agc;
  nvi_uint8_type                                   wcdma_900_hdet_off;
  nvi_uint8_type                                   wcdma_900_hdet_spn;
  nvi_uint32_type                                  wcdma_900_enc_btf;
  nvi_uint16_type                                  wcdma_900_agc_pa_on_rise_delay;
  nvi_uint16_type                                  wcdma_900_agc_pa_on_fall_delay;
  nvi_uint16_type                                  wcdma_900_agc_tx_on_rise_delay;
  nvi_uint16_type                                  wcdma_900_agc_tx_on_fall_delay;
  nvi_uint16_type                                  wcdma_900_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_900_prach_r1_rise_offset;
  nvi_int16_type                                   wcdma_900_prach_r1_fall_offset;
  nvi_wcdma_900_tx_cal_chan_type                   wcdma_900_tx_cal_chan;
  nvi_wcdma_900_rx_cal_chan_type                   wcdma_900_rx_cal_chan;
  nvi_wcdma_900_tx_lin_master_2_type               wcdma_900_tx_lin_master_2;
  nvi_wcdma_900_tx_lin_master_3_type               wcdma_900_tx_lin_master_3;
  nvi_wcdma_900_tx_comp_vs_freq_2_type             wcdma_900_tx_comp_vs_freq_2;
  nvi_wcdma_900_tx_comp_vs_freq_3_type             wcdma_900_tx_comp_vs_freq_3;
  nvi_wcdma_900_tx_lin_vs_temp_2_type              wcdma_900_tx_lin_vs_temp_2;
  nvi_wcdma_900_tx_lin_vs_temp_3_type              wcdma_900_tx_lin_vs_temp_3;
  nvi_wcdma_900_tx_slp_vs_temp_2_type              wcdma_900_tx_slp_vs_temp_2;
  nvi_wcdma_900_tx_slp_vs_temp_3_type              wcdma_900_tx_slp_vs_temp_3;
  nvi_uint16_type                                  wcdma_900_r2_rise;
  nvi_uint16_type                                  wcdma_900_r2_fall;
  nvi_uint16_type                                  wcdma_900_r3_rise;
  nvi_uint16_type                                  wcdma_900_r3_fall;
  nvi_int16_type                                   wcdma_900_pa_compensate_up_r2;
  nvi_int16_type                                   wcdma_900_pa_compensate_down_r2;
  nvi_int16_type                                   wcdma_900_pa_compensate_up_r3;
  nvi_int16_type                                   wcdma_900_pa_compensate_down_r3;
  nvi_uint16_type                                  wcdma_900_tx_rot_angle_pa_state_00;
  nvi_uint16_type                                  wcdma_900_tx_rot_angle_pa_state_01;
  nvi_uint16_type                                  wcdma_900_tx_rot_angle_pa_state_10;
  nvi_uint16_type                                  wcdma_900_tx_rot_angle_pa_state_11;
  nvi_int16_type                                   wcdma_900_prach_r2_rise_offset;
  nvi_int16_type                                   wcdma_900_prach_r2_fall_offset;
  nvi_int16_type                                   wcdma_900_prach_r3_rise_offset;
  nvi_int16_type                                   wcdma_900_prach_r3_fall_offset;
  nvi_wcdma_900_pa_range_map_type                  wcdma_900_pa_range_map;
  nvi_int16_type                                   wcdma_900_dch_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_900_agc_tx_adj_pdm_delay;
  nvi_wcdma_900_utran_tx_lim_vs_temp_offset_type   wcdma_900_utran_tx_lim_vs_temp_offset;
  nvi_int16_type                                   wcdma_900_pa_gain_up_time;
  nvi_int16_type                                   wcdma_900_pa_gain_down_time;
  nvi_int16_type                                   wcdma_900_pa_compensate_up;
  nvi_int16_type                                   wcdma_900_pa_compensate_down;
  nvi_int16_type                                   wcdma_900_rx_delay;
  nvi_uint16_type                                  wcdma_900_pa_range_for_dvs;
  nvi_wcdma_900_pa_compensate_up_with_dvs_type     wcdma_900_pa_compensate_up_with_dvs;
  nvi_wcdma_900_pa_compensate_dn_with_dvs_type     wcdma_900_pa_compensate_dn_with_dvs;
  nvi_wcdma_900_max_pwr_backoff_voltages_type      wcdma_900_max_pwr_backoff_voltages;
  nvi_wcdma_900_max_pwr_backoff_volt1_type         wcdma_900_max_pwr_backoff_volt1;
  nvi_wcdma_900_max_pwr_backoff_volt2_type         wcdma_900_max_pwr_backoff_volt2;
  nvi_wcdma_900_max_pwr_backoff_volt3_type         wcdma_900_max_pwr_backoff_volt3;
  nvi_int16_type                                   wcdma_900_hs_r1_rise;
  nvi_int16_type                                   wcdma_900_hs_r1_fall;
  nvi_int16_type                                   wcdma_900_hs_r2_rise;
  nvi_int16_type                                   wcdma_900_hs_r2_fall;
  nvi_int16_type                                   wcdma_900_hs_r3_rise;
  nvi_int16_type                                   wcdma_900_hs_r3_fall;
  nvi_rfr_vco_coarse_tuning_900_type               rfr_vco_coarse_tuning_900;
  nvi_int16_type                                   c1_wcdma_2100_vga_gain_offset;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_rise;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_fall;
  nvi_int16_type                                   c1_wcdma_2100_im_level;
  nvi_uint8_type                                   c1_wcdma_2100_nonbypass_timer;
  nvi_uint16_type                                  c1_wcdma_2100_bypass_timer;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_offset;
  nvi_c1_wcdma_2100_lna_offset_vs_freq_type        c1_wcdma_2100_lna_offset_vs_freq;
  nvi_c1_wcdma_2100_vga_gain_offset_vs_freq_type   c1_wcdma_2100_vga_gain_offset_vs_freq;
  nvi_c1_wcdma_2100_vga_gain_offset_vs_temp_type   c1_wcdma_2100_vga_gain_offset_vs_temp;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_rise_2;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_rise_3;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_rise_4;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_fall_2;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_fall_3;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_fall_4;
  nvi_int16_type                                   c1_wcdma_2100_im_level_2;
  nvi_int16_type                                   c1_wcdma_2100_im_level_3;
  nvi_int16_type                                   c1_wcdma_2100_im_level_4;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_offset_2;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_offset_3;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_offset_4;
  nvi_c1_wcdma_2100_lna_offset_vs_freq_2_type      c1_wcdma_2100_lna_offset_vs_freq_2;
  nvi_c1_wcdma_2100_lna_offset_vs_freq_3_type      c1_wcdma_2100_lna_offset_vs_freq_3;
  nvi_c1_wcdma_2100_lna_offset_vs_freq_4_type      c1_wcdma_2100_lna_offset_vs_freq_4;
  nvi_uint8_type                                   c1_wcdma_2100_im2_i_value;
  nvi_uint8_type                                   c1_wcdma_2100_im2_q_value;
  nvi_uint8_type                                   c1_wcdma_2100_im2_transconductor_value;
  nvi_c1_wcdma_2100_rx_cal_chan_type               c1_wcdma_2100_rx_cal_chan;
  nvi_c1_rf_antsel_umts_2100_type                  c1_rf_antsel_umts_2100;
  nvi_int16_type                                   c1_wcdma_1900_vga_gain_offset;
  nvi_c1_wcdma_1900_vga_gain_offset_vs_freq_type   c1_wcdma_1900_vga_gain_offset_vs_freq;
  nvi_c1_wcdma_1900_vga_gain_offset_vs_temp_type   c1_wcdma_1900_vga_gain_offset_vs_temp;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_rise;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_rise_2;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_rise_3;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_rise_4;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_fall;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_fall_2;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_fall_3;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_fall_4;
  nvi_int16_type                                   c1_wcdma_1900_im_level;
  nvi_int16_type                                   c1_wcdma_1900_im_level_2;
  nvi_int16_type                                   c1_wcdma_1900_im_level_3;
  nvi_int16_type                                   c1_wcdma_1900_im_level_4;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_offset_2;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_offset_3;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_offset_4;
  nvi_c1_wcdma_1900_lna_offset_vs_freq_2_type      c1_wcdma_1900_lna_offset_vs_freq_2;
  nvi_c1_wcdma_1900_lna_offset_vs_freq_3_type      c1_wcdma_1900_lna_offset_vs_freq_3;
  nvi_c1_wcdma_1900_lna_offset_vs_freq_4_type      c1_wcdma_1900_lna_offset_vs_freq_4;
  nvi_uint8_type                                   c1_wcdma_1900_im2_i_value;
  nvi_uint8_type                                   c1_wcdma_1900_im2_q_value;
  nvi_uint8_type                                   c1_wcdma_1900_im2_transconductor_value;
  nvi_uint8_type                                   c1_wcdma_1900_nonbypass_timer;
  nvi_uint16_type                                  c1_wcdma_1900_bypass_timer;
  nvi_int16_type                                   c1_wcdma_1900_lna_range_offset;
  nvi_c1_wcdma_1900_lna_offset_vs_freq_type        c1_wcdma_1900_lna_offset_vs_freq;
  nvi_c1_wcdma_1900_rx_cal_chan_type               c1_wcdma_1900_rx_cal_chan;
  nvi_c1_rf_antsel_umts_1900_type                  c1_rf_antsel_umts_1900;
  nvi_int16_type                                   c1_wcdma_800_vga_gain_offset;
  nvi_c1_wcdma_800_vga_gain_offset_vs_freq_type    c1_wcdma_800_vga_gain_offset_vs_freq;
  nvi_c1_wcdma_800_vga_gain_offset_vs_temp_type    c1_wcdma_800_vga_gain_offset_vs_temp;
  nvi_int16_type                                   c1_wcdma_800_lna_range_rise;
  nvi_uint16_type                                  c1_wcdma_800_lna_range_rise_2;
  nvi_int16_type                                   c1_wcdma_800_lna_range_rise_3;
  nvi_int16_type                                   c1_wcdma_800_lna_range_rise_4;
  nvi_int16_type                                   c1_wcdma_800_lna_range_fall;
  nvi_int16_type                                   c1_wcdma_800_lna_range_fall_2;
  nvi_int16_type                                   c1_wcdma_800_lna_range_fall_3;
  nvi_int16_type                                   c1_wcdma_800_lna_range_fall_4;
  nvi_int16_type                                   c1_wcdma_800_im_level;
  nvi_int16_type                                   c1_wcdma_800_im_level_2;
  nvi_int16_type                                   c1_wcdma_800_im_level_3;
  nvi_int16_type                                   c1_wcdma_800_im_level_4;
  nvi_int16_type                                   c1_wcdma_800_lna_range_offset;
  nvi_int16_type                                   c1_wcdma_800_lna_range_offset_2;
  nvi_int16_type                                   c1_wcdma_800_lna_range_offset_3;
  nvi_int16_type                                   c1_wcdma_800_lna_range_offset_4;
  nvi_c1_wcdma_800_lna_offset_vs_freq_type         c1_wcdma_800_lna_offset_vs_freq;
  nvi_c1_wcdma_800_lna_offset_vs_freq_2_type       c1_wcdma_800_lna_offset_vs_freq_2;
  nvi_c1_wcdma_800_lna_offset_vs_freq_3_type       c1_wcdma_800_lna_offset_vs_freq_3;
  nvi_c1_wcdma_800_lna_offset_vs_freq_4_type       c1_wcdma_800_lna_offset_vs_freq_4;
  nvi_uint8_type                                   c1_wcdma_800_im2_i_value;
  nvi_uint8_type                                   c1_wcdma_800_im2_q_value;
  nvi_uint8_type                                   c1_wcdma_800_im2_transconductor_value;
  nvi_uint8_type                                   c1_wcdma_800_nonbypass_timer;
  nvi_uint16_type                                  c1_wcdma_800_bypass_timer;
  nvi_c1_wcdma_800_rx_cal_chan_type                c1_wcdma_800_rx_cal_chan;
  nvi_c1_rf_antsel_umts_800_type                   c1_rf_antsel_umts_800;
  nvi_rfr_vco_coarse_tune_2_1900_type              rfr_vco_coarse_tune_2_1900;
  nvi_int8_type                                    rfr_wcdma_c0_c1_delay;
  nvi_bc11_vco_tune_2_type                         bc11_vco_tune_2;
  nvi_bc11_hdr_p1_rise_fall_off_type               bc11_hdr_p1_rise_fall_off;
  nvi_c0_bc11_rx_cal_chan_lru_type                 c0_bc11_rx_cal_chan_lru;
  nvi_c1_bc11_rx_cal_chan_lru_type                 c1_bc11_rx_cal_chan_lru;
  nvi_bc11_ant_quality_type                        bc11_ant_quality;
  nvi_rf_rx_im2_cal                                c0_bc11_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bc11_im2_lpm_2;
  nvi_c0_bc11_intelliceiver_cal_type               c0_bc11_intelliceiver_cal;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc11_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc11_lna_switchpoints_lpm_2;
  nvi_c0_bc11_intelliceiver_det_thresh_type        c0_bc11_intelliceiver_det_thresh;
  nvi_uint16_type                                  bc11_pa_dvs_voltage;
  nvi_wcdma_pa_comp_up_vs_freq_type                wcdma_pa_comp_up_vs_freq;
  nvi_wcdma_pa_comp_down_vs_freq_type              wcdma_pa_comp_down_vs_freq;
  nvi_wcdma_pa_comp_up_r2_vs_freq_type             wcdma_pa_comp_up_r2_vs_freq;
  nvi_wcdma_pa_comp_down_r2_vs_freq_type           wcdma_pa_comp_down_r2_vs_freq;
  nvi_wcdma_pa_comp_up_r3_vs_freq_type             wcdma_pa_comp_up_r3_vs_freq;
  nvi_wcdma_pa_comp_down_r3_vs_freq_type           wcdma_pa_comp_down_r3_vs_freq;
  nvi_wcdma_800_pa_comp_up_vs_freq_type            wcdma_800_pa_comp_up_vs_freq;
  nvi_wcdma_800_pa_comp_down_vs_freq_type          wcdma_800_pa_comp_down_vs_freq;
  nvi_wcdma_800_pa_comp_up_r2_vs_freq_type         wcdma_800_pa_comp_up_r2_vs_freq;
  nvi_wcdma_800_pa_comp_down_r2_vs_freq_type       wcdma_800_pa_comp_down_r2_vs_freq;
  nvi_wcdma_800_pa_comp_up_r3_vs_freq_type         wcdma_800_pa_comp_up_r3_vs_freq;
  nvi_wcdma_800_pa_comp_down_r3_vs_freq_type       wcdma_800_pa_comp_down_r3_vs_freq;
  nvi_wcdma_1900_pa_comp_up_vs_freq_type           wcdma_1900_pa_comp_up_vs_freq;
  nvi_wcdma_1900_pa_comp_down_vs_freq_type         wcdma_1900_pa_comp_down_vs_freq;
  nvi_wcdma_1900_pa_comp_up_r2_vs_freq_type        wcdma_1900_pa_comp_up_r2_vs_freq;
  nvi_wcdma_1900_pa_comp_down_r2_vs_freq_type      wcdma_1900_pa_comp_down_r2_vs_freq;
  nvi_wcdma_1900_pa_comp_up_r3_vs_freq_type        wcdma_1900_pa_comp_up_r3_vs_freq;
  nvi_wcdma_1900_pa_comp_down_r3_vs_freq_type      wcdma_1900_pa_comp_down_r3_vs_freq;
  nvi_wcdma_900_pa_comp_up_vs_freq_type            wcdma_900_pa_comp_up_vs_freq;
  nvi_wcdma_900_pa_comp_down_vs_freq_type          wcdma_900_pa_comp_down_vs_freq;
  nvi_wcdma_900_pa_comp_up_r2_vs_freq_type         wcdma_900_pa_comp_up_r2_vs_freq;
  nvi_wcdma_900_pa_comp_down_r2_vs_freq_type       wcdma_900_pa_comp_down_r2_vs_freq;
  nvi_wcdma_900_pa_comp_up_r3_vs_freq_type         wcdma_900_pa_comp_up_r3_vs_freq;
  nvi_wcdma_900_pa_comp_down_r3_vs_freq_type       wcdma_900_pa_comp_down_r3_vs_freq;
  nvi_wcdma_tx_pdm_lin_0_type                      wcdma_tx_pdm_lin_0;
  nvi_wcdma_tx_pdm_lin_1_type                      wcdma_tx_pdm_lin_1;
  nvi_wcdma_tx_pdm_lin_2_type                      wcdma_tx_pdm_lin_2;
  nvi_wcdma_tx_pdm_lin_3_type                      wcdma_tx_pdm_lin_3;
  nvi_wcdma_800_tx_pdm_lin_0_type                  wcdma_800_tx_pdm_lin_0;
  nvi_wcdma_800_tx_pdm_lin_1_type                  wcdma_800_tx_pdm_lin_1;
  nvi_wcdma_800_tx_pdm_lin_2_type                  wcdma_800_tx_pdm_lin_2;
  nvi_wcdma_800_tx_pdm_lin_3_type                  wcdma_800_tx_pdm_lin_3;
  nvi_wcdma_1900_tx_pdm_lin_0_type                 wcdma_1900_tx_pdm_lin_0;
  nvi_wcdma_1900_tx_pdm_lin_1_type                 wcdma_1900_tx_pdm_lin_1;
  nvi_wcdma_1900_tx_pdm_lin_2_type                 wcdma_1900_tx_pdm_lin_2;
  nvi_wcdma_1900_tx_pdm_lin_3_type                 wcdma_1900_tx_pdm_lin_3;
  nvi_wcdma_900_tx_pdm_lin_0_type                  wcdma_900_tx_pdm_lin_0;
  nvi_wcdma_900_tx_pdm_lin_1_type                  wcdma_900_tx_pdm_lin_1;
  nvi_wcdma_900_tx_pdm_lin_2_type                  wcdma_900_tx_pdm_lin_2;
  nvi_wcdma_900_tx_pdm_lin_3_type                  wcdma_900_tx_pdm_lin_3;
  nvi_wcdma_1800_pa_comp_up_vs_freq_type           wcdma_1800_pa_comp_up_vs_freq;
  nvi_wcdma_1800_pa_comp_down_vs_freq_type         wcdma_1800_pa_comp_down_vs_freq;
  nvi_wcdma_1800_pa_comp_up_r2_vs_freq_type        wcdma_1800_pa_comp_up_r2_vs_freq;
  nvi_wcdma_1800_pa_comp_down_r2_vs_freq_type      wcdma_1800_pa_comp_down_r2_vs_freq;
  nvi_wcdma_1800_pa_comp_up_r3_vs_freq_type        wcdma_1800_pa_comp_up_r3_vs_freq;
  nvi_wcdma_1800_pa_comp_down_r3_vs_freq_type      wcdma_1800_pa_comp_down_r3_vs_freq;
  nvi_wcdma_1800_tx_pdm_lin_0_type                 wcdma_1800_tx_pdm_lin_0;
  nvi_wcdma_1800_tx_pdm_lin_1_type                 wcdma_1800_tx_pdm_lin_1;
  nvi_wcdma_1800_tx_pdm_lin_2_type                 wcdma_1800_tx_pdm_lin_2;
  nvi_wcdma_1800_tx_pdm_lin_3_type                 wcdma_1800_tx_pdm_lin_3;
  nvi_int16_type                                   wcdma_bc4_vga_gain_offset;
  nvi_wcdma_bc4_vga_gain_offset_vs_freq_type       wcdma_bc4_vga_gain_offset_vs_freq;
  nvi_wcdma_bc4_vga_gain_offset_vs_temp_type       wcdma_bc4_vga_gain_offset_vs_temp;
  nvi_int16_type                                   wcdma_bc4_lna_range_rise_2;
  nvi_int16_type                                   wcdma_bc4_lna_range_rise_3;
  nvi_int16_type                                   wcdma_bc4_lna_range_fall_2;
  nvi_int16_type                                   wcdma_bc4_lna_range_fall_3;
  nvi_int16_type                                   wcdma_bc4_im_level_2;
  nvi_int16_type                                   wcdma_bc4_im_level_3;
  nvi_int16_type                                   wcdma_bc4_lna_range_offset_2;
  nvi_int16_type                                   wcdma_bc4_lna_range_offset_3;
  nvi_wcdma_bc4_lna_offset_vs_freq_2_type          wcdma_bc4_lna_offset_vs_freq_2;
  nvi_wcdma_bc4_lna_offset_vs_freq_3_type          wcdma_bc4_lna_offset_vs_freq_3;
  nvi_uint8_type                                   wcdma_bc4_im2_i_value;
  nvi_uint8_type                                   wcdma_bc4_im2_q_value;
  nvi_uint8_type                                   wcdma_bc4_im2_transconductor_value;
  nvi_int16_type                                   wcdma_bc4_rx_agc_min_2;
  nvi_int16_type                                   wcdma_bc4_rx_agc_min_3;
  nvi_int8_type                                    wcdma_bc4_max_tx_power;
  nvi_int16_type                                   wcdma_bc4_out_of_service_thresh;
  nvi_int16_type                                   wcdma_bc4_lna_range_rise;
  nvi_int16_type                                   wcdma_bc4_lna_range_fall;
  nvi_int16_type                                   wcdma_bc4_im_level;
  nvi_uint8_type                                   wcdma_bc4_nonbypass_timer;
  nvi_uint16_type                                  wcdma_bc4_bypass_timer;
  nvi_int16_type                                   wcdma_bc4_lna_range_offset;
  nvi_wcdma_bc4_lna_offset_vs_freq_type            wcdma_bc4_lna_offset_vs_freq;
  nvi_int16_type                                   wcdma_bc4_rx_agc_min;
  nvi_int16_type                                   wcdma_bc4_rx_agc_max;
  nvi_uint8_type                                   wcdma_bc4_agc_phase_offset;
  nvi_wcdma_bc4_tx_lin_master_0_type               wcdma_bc4_tx_lin_master_0;
  nvi_wcdma_bc4_tx_lin_master_1_type               wcdma_bc4_tx_lin_master_1;
  nvi_wcdma_bc4_tx_comp_vs_freq_0_type             wcdma_bc4_tx_comp_vs_freq_0;
  nvi_wcdma_bc4_tx_comp_vs_freq_1_type             wcdma_bc4_tx_comp_vs_freq_1;
  nvi_wcdma_bc4_tx_lin_vs_temp_0_type              wcdma_bc4_tx_lin_vs_temp_0;
  nvi_wcdma_bc4_tx_lin_vs_temp_1_type              wcdma_bc4_tx_lin_vs_temp_1;
  nvi_wcdma_bc4_tx_slp_vs_temp_0_type              wcdma_bc4_tx_slp_vs_temp_0;
  nvi_wcdma_bc4_tx_slp_vs_temp_1_type              wcdma_bc4_tx_slp_vs_temp_1;
  nvi_uint16_type                                  wcdma_bc4_r1_rise;
  nvi_uint16_type                                  wcdma_bc4_r1_fall;
  nvi_wcdma_bc4_tx_lim_vs_temp_type                wcdma_bc4_tx_lim_vs_temp;
  nvi_wcdma_bc4_tx_lim_vs_freq_type                wcdma_bc4_tx_lim_vs_freq;
  nvi_uint8_type                                   wcdma_bc4_adj_factor;
  nvi_wcdma_bc4_exp_hdet_vs_agc_type               wcdma_bc4_exp_hdet_vs_agc;
  nvi_uint8_type                                   wcdma_bc4_hdet_off;
  nvi_uint8_type                                   wcdma_bc4_hdet_spn;
  nvi_uint32_type                                  wcdma_bc4_enc_btf;
  nvi_uint16_type                                  wcdma_bc4_agc_pa_on_rise_delay;
  nvi_uint16_type                                  wcdma_bc4_agc_pa_on_fall_delay;
  nvi_uint16_type                                  wcdma_bc4_agc_tx_on_rise_delay;
  nvi_uint16_type                                  wcdma_bc4_agc_tx_on_fall_delay;
  nvi_uint16_type                                  wcdma_bc4_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_bc4_prach_r1_rise_offset;
  nvi_int16_type                                   wcdma_bc4_prach_r1_fall_offset;
  nvi_wcdma_bc4_tx_cal_chan_type                   wcdma_bc4_tx_cal_chan;
  nvi_wcdma_bc4_rx_cal_chan_type                   wcdma_bc4_rx_cal_chan;
  nvi_wcdma_bc4_tx_lin_master_2_type               wcdma_bc4_tx_lin_master_2;
  nvi_wcdma_bc4_tx_lin_master_3_type               wcdma_bc4_tx_lin_master_3;
  nvi_wcdma_bc4_tx_comp_vs_freq_2_type             wcdma_bc4_tx_comp_vs_freq_2;
  nvi_wcdma_bc4_tx_comp_vs_freq_3_type             wcdma_bc4_tx_comp_vs_freq_3;
  nvi_wcdma_bc4_tx_lin_vs_temp_2_type              wcdma_bc4_tx_lin_vs_temp_2;
  nvi_wcdma_bc4_tx_lin_vs_temp_3_type              wcdma_bc4_tx_lin_vs_temp_3;
  nvi_wcdma_bc4_tx_slp_vs_temp_2_type              wcdma_bc4_tx_slp_vs_temp_2;
  nvi_wcdma_bc4_tx_slp_vs_temp_3_type              wcdma_bc4_tx_slp_vs_temp_3;
  nvi_uint16_type                                  wcdma_bc4_r2_rise;
  nvi_uint16_type                                  wcdma_bc4_r2_fall;
  nvi_uint16_type                                  wcdma_bc4_r3_rise;
  nvi_uint16_type                                  wcdma_bc4_r3_fall;
  nvi_int16_type                                   wcdma_bc4_pa_compensate_up_r2;
  nvi_int16_type                                   wcdma_bc4_pa_compensate_down_r2;
  nvi_int16_type                                   wcdma_bc4_pa_compensate_up_r3;
  nvi_int16_type                                   wcdma_bc4_pa_compensate_down_r3;
  nvi_uint16_type                                  wcdma_bc4_tx_rot_angle_pa_state_00;
  nvi_uint16_type                                  wcdma_bc4_tx_rot_angle_pa_state_01;
  nvi_uint16_type                                  wcdma_bc4_tx_rot_angle_pa_state_10;
  nvi_uint16_type                                  wcdma_bc4_tx_rot_angle_pa_state_11;
  nvi_int16_type                                   wcdma_bc4_prach_r2_rise_offset;
  nvi_int16_type                                   wcdma_bc4_prach_r2_fall_offset;
  nvi_int16_type                                   wcdma_bc4_prach_r3_rise_offset;
  nvi_int16_type                                   wcdma_bc4_prach_r3_fall_offset;
  nvi_wcdma_bc4_pa_range_map_type                  wcdma_bc4_pa_range_map;
  nvi_int16_type                                   wcdma_bc4_dch_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_bc4_agc_tx_adj_pdm_delay;
  nvi_wcdma_bc4_utran_tx_lim_vs_temp_offset_type   wcdma_bc4_utran_tx_lim_vs_temp_offset;
  nvi_int16_type                                   wcdma_bc4_pa_gain_up_time;
  nvi_int16_type                                   wcdma_bc4_pa_gain_down_time;
  nvi_int16_type                                   wcdma_bc4_pa_compensate_up;
  nvi_int16_type                                   wcdma_bc4_pa_compensate_down;
  nvi_int16_type                                   wcdma_bc4_rx_delay;
  nvi_uint16_type                                  wcdma_bc4_pa_range_for_dvs;
  nvi_wcdma_bc4_pa_compensate_up_with_dvs_type     wcdma_bc4_pa_compensate_up_with_dvs;
  nvi_wcdma_bc4_pa_compensate_dn_with_dvs_type     wcdma_bc4_pa_compensate_dn_with_dvs;
  nvi_wcdma_bc4_max_pwr_backoff_voltages_type      wcdma_bc4_max_pwr_backoff_voltages;
  nvi_wcdma_bc4_max_pwr_backoff_volt1_type         wcdma_bc4_max_pwr_backoff_volt1;
  nvi_wcdma_bc4_max_pwr_backoff_volt2_type         wcdma_bc4_max_pwr_backoff_volt2;
  nvi_wcdma_bc4_max_pwr_backoff_volt3_type         wcdma_bc4_max_pwr_backoff_volt3;
  nvi_int16_type                                   wcdma_bc4_hs_r1_rise;
  nvi_int16_type                                   wcdma_bc4_hs_r1_fall;
  nvi_int16_type                                   wcdma_bc4_hs_r2_rise;
  nvi_int16_type                                   wcdma_bc4_hs_r2_fall;
  nvi_int16_type                                   wcdma_bc4_hs_r3_rise;
  nvi_int16_type                                   wcdma_bc4_hs_r3_fall;
  nvi_rfr_vco_coarse_tuning_bc4_type               rfr_vco_coarse_tuning_bc4;
  nvi_rf_antsel_umts_900_type                      rf_antsel_umts_900;
  nvi_rf_antsel_umts_bc4_type                      rf_antsel_umts_bc4;
  nvi_uint8_type                                   rtr_bb_filter;
  nvi_wcdma_bc4_tx_pdm_lin_0_type                  wcdma_bc4_tx_pdm_lin_0;
  nvi_wcdma_bc4_tx_pdm_lin_1_type                  wcdma_bc4_tx_pdm_lin_1;
  nvi_wcdma_bc4_tx_pdm_lin_2_type                  wcdma_bc4_tx_pdm_lin_2;
  nvi_wcdma_bc4_tx_pdm_lin_3_type                  wcdma_bc4_tx_pdm_lin_3;
  nvi_uint8_type                                   hsdpa_cat;
  nvi_int16_type                                   gsm_850_gmsk_multislot_2_tx_pwr;
  nvi_int16_type                                   gsm_850_gmsk_multislot_3_tx_pwr;
  nvi_int16_type                                   gsm_850_gmsk_multislot_4_tx_pwr;
  nvi_int16_type                                   gsm_850_gmsk_multislot_5_tx_pwr;
  nvi_int16_type                                   gsm_gmsk_multislot_2_tx_pwr;
  nvi_int16_type                                   gsm_gmsk_multislot_3_tx_pwr;
  nvi_int16_type                                   gsm_gmsk_multislot_4_tx_pwr;
  nvi_int16_type                                   gsm_gmsk_multislot_5_tx_pwr;
  nvi_int16_type                                   dcs_gmsk_multislot_2_tx_pwr;
  nvi_int16_type                                   dcs_gmsk_multislot_3_tx_pwr;
  nvi_int16_type                                   dcs_gmsk_multislot_4_tx_pwr;
  nvi_int16_type                                   dcs_gmsk_multislot_5_tx_pwr;
  nvi_int16_type                                   gsm_1900_gmsk_multislot_2_tx_pwr;
  nvi_int16_type                                   gsm_1900_gmsk_multislot_3_tx_pwr;
  nvi_int16_type                                   gsm_1900_gmsk_multislot_4_tx_pwr;
  nvi_int16_type                                   gsm_1900_gmsk_multislot_5_tx_pwr;
  nvi_int16_type                                   gsm_850_8psk_multislot_2_tx_pwr;
  nvi_int16_type                                   gsm_850_8psk_multislot_3_tx_pwr;
  nvi_int16_type                                   gsm_850_8psk_multislot_4_tx_pwr;
  nvi_int16_type                                   gsm_850_8psk_multislot_5_tx_pwr;
  nvi_int16_type                                   gsm_8psk_multislot_2_tx_pwr;
  nvi_int16_type                                   gsm_8psk_multislot_3_tx_pwr;
  nvi_int16_type                                   gsm_8psk_multislot_4_tx_pwr;
  nvi_int16_type                                   gsm_8psk_multislot_5_tx_pwr;
  nvi_int16_type                                   dcs_8psk_multislot_2_tx_pwr;
  nvi_int16_type                                   dcs_8psk_multislot_3_tx_pwr;
  nvi_int16_type                                   dcs_8psk_multislot_4_tx_pwr;
  nvi_int16_type                                   dcs_8psk_multislot_5_tx_pwr;
  nvi_int16_type                                   gsm_1900_8psk_multislot_2_tx_pwr;
  nvi_int16_type                                   gsm_1900_8psk_multislot_3_tx_pwr;
  nvi_int16_type                                   gsm_1900_8psk_multislot_4_tx_pwr;
  nvi_int16_type                                   gsm_1900_8psk_multislot_5_tx_pwr;
  nvi_uint8_type                                   multislot_gmsk_power_profile;
  nvi_uint8_type                                   multislot_8psk_power_profile;
  nvi_uint8_type                                   hsdpa_compressed_mode_enabled;
  nvi_wcdma_iaccum_type                            wcdma_iaccum;
  nvi_wcdma_qaccum_type                            wcdma_qaccum;
  nvi_wcdma_1900_iaccum_type                       wcdma_1900_iaccum;
  nvi_wcdma_1900_qaccum_type                       wcdma_1900_qaccum;
  nvi_wcdma_1800_iaccum_type                       wcdma_1800_iaccum;
  nvi_wcdma_1800_qaccum_type                       wcdma_1800_qaccum;
  nvi_wcdma_bc4_iaccum_type                        wcdma_bc4_iaccum;
  nvi_wcdma_bc4_qaccum_type                        wcdma_bc4_qaccum;
  nvi_wcdma_800_iaccum_type                        wcdma_800_iaccum;
  nvi_wcdma_800_qaccum_type                        wcdma_800_qaccum;
  nvi_wcdma_900_iaccum_type                        wcdma_900_iaccum;
  nvi_wcdma_900_qaccum_type                        wcdma_900_qaccum;
  nvi_gsm_im2_type                                 gsm_im2_850;
  nvi_gsm_im2_type                                 gsm_im2_900;
  nvi_gsm_im2_type                                 gsm_im2_1800;
  nvi_gsm_im2_type                                 gsm_im2_1900;
  nvi_tx_rsb_corr_type                             gsm_tx_rsb_corr;
  nvi_tx_rsb_corr_type                             dcs_tx_rsb_corr;
  nvi_tx_rsb_corr_type                             gsm_850_tx_rsb_corr;
  nvi_tx_rsb_corr_type                             gsm_1900_tx_rsb_corr;
  nvi_wcdma_1800_drx_mode_sel_type                 wcdma_1800_drx_mode_sel;
  nvi_wcdma_1900_drx_mode_sel_type                 wcdma_1900_drx_mode_sel;
  nvi_wcdma_2100_drx_mode_sel_type                 wcdma_2100_drx_mode_sel;
  nvi_wcdma_800_drx_mode_sel_type                  wcdma_800_drx_mode_sel;
  nvi_wcdma_900_drx_mode_sel_type                  wcdma_900_drx_mode_sel;
  nvi_wcdma_bc4_drx_mode_sel_type                  wcdma_bc4_drx_mode_sel;
  nvi_gps_drx_mode_sel_type                        gps_drx_mode_sel;
  nvi_xo_trim_vals_type                            xo_trim_values;
  nvi_gsm_path_delay_comp_freq_tbl_type            gsm_path_delay_comp_freq_tbl;
  nvi_gsm_850_path_delay_comp_freq_tbl_type        gsm_850_path_delay_comp_freq_tbl;
  nvi_gsm_path_delay_cold_temp_vs_freq_type        gsm_path_delay_cold_temp_vs_freq;
  nvi_gsm_path_delay_room_temp_vs_freq_type        gsm_path_delay_room_temp_vs_freq;
  nvi_gsm_path_delay_hot_temp_vs_freq_type         gsm_path_delay_hot_temp_vs_freq;
  nvi_gsm_850_path_delay_cold_temp_vs_freq_type    gsm_850_path_delay_cold_temp_vs_freq;
  nvi_gsm_850_path_delay_room_temp_vs_freq_type    gsm_850_path_delay_room_temp_vs_freq;
  nvi_gsm_850_path_delay_hot_temp_vs_freq_type     gsm_850_path_delay_hot_temp_vs_freq;
  nvi_int8_type                                    therm_value_t1;
  nvi_int8_type                                    therm_value_t2;
  nvi_int8_type                                    therm_value_t3;
  nvi_int8_type                                    therm_value_t4;
  nvi_int8_type                                    therm_temp_min;
  nvi_int8_type                                    therm_temp_max;
  nvi_uint8_type                                   rf_pm_config;
  nvi_tx_linearizer_type                           bc15_tx_lin_master0;
  nvi_tx_linearizer_type                           bc15_tx_lin_master1;
  nvi_tx_linearizer_type                           bc15_tx_lin_master2;
  nvi_tx_linearizer_type                           bc15_tx_lin_master3;
  nvi_uint16_type                                  bc15_gps1_rf_delay;
  nvi_bc15_tx_lim_vs_temp_type                     bc15_tx_lim_vs_temp;
  nvi_tx_comp_type                                 bc15_tx_comp0;
  nvi_tx_comp_type                                 bc15_tx_comp1;
  nvi_tx_comp_type                                 bc15_tx_comp2;
  nvi_tx_comp_type                                 bc15_tx_comp3;
  nvi_bc15_tx_lim_vs_freq_type                     bc15_tx_lim_vs_freq;
  nvi_uint8_type                                   bc15_pa_r1_rise;
  nvi_uint8_type                                   bc15_pa_r1_fall;
  nvi_uint8_type                                   bc15_pa_r2_rise;
  nvi_uint8_type                                   bc15_pa_r2_fall;
  nvi_uint8_type                                   bc15_pa_r3_rise;
  nvi_uint8_type                                   bc15_pa_r3_fall;
  nvi_uint8_type                                   bc15_hdet_off;
  nvi_uint8_type                                   bc15_hdet_spn;
  nvi_bc15_exp_hdet_vs_agc_type                    bc15_exp_hdet_vs_agc;
  nvi_uint32_type                                  bc15_enc_btf;
  nvi_bc15_vco_coarse_tune_table_type              bc15_vco_coarse_tune_table;
  nvi_bc15_vco_tune_2_type                         bc15_vco_tune_2;
  nvi_bc15_p1_rise_fall_off_type                   bc15_p1_rise_fall_off;
  nvi_bc15_hdr_p1_rise_fall_off_type               bc15_hdr_p1_rise_fall_off;
  nvi_c0_bc15_tx_cal_chan_type                     c0_bc15_tx_cal_chan;
  nvi_c0_bc15_rx_cal_chan_type                     c0_bc15_rx_cal_chan;
  nvi_c0_bc15_rx_cal_chan_lru_type                 c0_bc15_rx_cal_chan_lru;
  nvi_int16_type                                   c0_bc15_lna_1_offset;
  nvi_int16_type                                   c0_bc15_lna_2_offset;
  nvi_int16_type                                   c0_bc15_lna_3_offset;
  nvi_int16_type                                   c0_bc15_lna_4_offset;
  nvi_c0_bc15_lna_1_offset_vs_freq_type            c0_bc15_lna_1_offset_vs_freq;
  nvi_c0_bc15_lna_2_offset_vs_freq_type            c0_bc15_lna_2_offset_vs_freq;
  nvi_c0_bc15_lna_3_offset_vs_freq_type            c0_bc15_lna_3_offset_vs_freq;
  nvi_c0_bc15_lna_4_offset_vs_freq_type            c0_bc15_lna_4_offset_vs_freq;
  nvi_uint8_type                                   c0_bc15_im2_i_value;
  nvi_uint8_type                                   c0_bc15_im2_q_value;
  nvi_int16_type                                   c0_bc15_vga_gain_offset;
  nvi_c0_bc15_vga_gain_offset_vs_freq_type         c0_bc15_vga_gain_offset_vs_freq;
  nvi_uint8_type                                   c0_bc15_im2_transconductor_value;
  nvi_int8_type                                    c0_bc15_lna_1_rise;
  nvi_int8_type                                    c0_bc15_lna_1_fall;
  nvi_int8_type                                    c0_bc15_lna_2_rise;
  nvi_int8_type                                    c0_bc15_lna_2_fall;
  nvi_int8_type                                    c0_bc15_lna_3_rise;
  nvi_int8_type                                    c0_bc15_lna_3_fall;
  nvi_int8_type                                    c0_bc15_lna_4_rise;
  nvi_int8_type                                    c0_bc15_lna_4_fall;
  nvi_uint8_type                                   c0_bc15_im_level1;
  nvi_uint8_type                                   c0_bc15_im_level2;
  nvi_uint8_type                                   c0_bc15_im_level3;
  nvi_uint8_type                                   c0_bc15_im_level4;
  nvi_c1_bc15_tx_cal_chan_type                     c1_bc15_tx_cal_chan;
  nvi_c1_bc15_rx_cal_chan_type                     c1_bc15_rx_cal_chan;
  nvi_c1_bc15_lna_1_offset_vs_freq_type            c1_bc15_lna_1_offset_vs_freq;
  nvi_c1_bc15_lna_2_offset_vs_freq_type            c1_bc15_lna_2_offset_vs_freq;
  nvi_c1_bc15_lna_3_offset_vs_freq_type            c1_bc15_lna_3_offset_vs_freq;
  nvi_c1_bc15_lna_4_offset_vs_freq_type            c1_bc15_lna_4_offset_vs_freq;
  nvi_int16_type                                   c1_bc15_lna_1_offset;
  nvi_int16_type                                   c1_bc15_lna_2_offset;
  nvi_int16_type                                   c1_bc15_lna_3_offset;
  nvi_int16_type                                   c1_bc15_lna_4_offset;
  nvi_uint8_type                                   c1_bc15_im2_i_value;
  nvi_uint8_type                                   c1_bc15_im2_q_value;
  nvi_int16_type                                   c1_bc15_vga_gain_offset;
  nvi_c1_bc15_vga_gain_offset_vs_freq_type         c1_bc15_vga_gain_offset_vs_freq;
  nvi_uint8_type                                   c1_bc15_im2_transconductor_value;
  nvi_int8_type                                    c1_bc15_lna_1_rise;
  nvi_int8_type                                    c1_bc15_lna_1_fall;
  nvi_int8_type                                    c1_bc15_lna_2_rise;
  nvi_int8_type                                    c1_bc15_lna_2_fall;
  nvi_int8_type                                    c1_bc15_lna_3_rise;
  nvi_int8_type                                    c1_bc15_lna_3_fall;
  nvi_int8_type                                    c1_bc15_lna_4_rise;
  nvi_int8_type                                    c1_bc15_lna_4_fall;
  nvi_uint8_type                                   c1_bc15_im_level1;
  nvi_uint8_type                                   c1_bc15_im_level2;
  nvi_uint8_type                                   c1_bc15_im_level3;
  nvi_uint8_type                                   c1_bc15_im_level4;
  nvi_c1_bc15_vco_coarse_tune_table_type           c1_bc15_vco_coarse_tune_table;
  nvi_bc15_ant_quality_type                        bc15_ant_quality;
  nvi_uint16_type                                  bc15_pa_dvs_voltage;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc15_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc15_lna_switchpoints_lpm_2;
  nvi_rf_rx_im2_cal                                c0_bc15_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bc15_im2_lpm_2;
  nvi_c0_bc15_intelliceiver_cal_type               c0_bc15_intelliceiver_cal;
  nvi_c0_bc15_intelliceiver_det_thresh_type        c0_bc15_intelliceiver_det_thresh;
  nvi_c1_bc15_rx_cal_chan_lru_type                 c1_bc15_rx_cal_chan_lru;
  nvi_gsm_850_pa_temp_comp_max_pwr_type            gsm_850_pa_temp_comp_max_pwr;
  nvi_gsm_pa_temp_comp_max_pwr_type                gsm_pa_temp_comp_max_pwr;
  nvi_dcs_pa_temp_comp_max_pwr_type                dcs_pa_temp_comp_max_pwr;
  nvi_gsm_1900_pa_temp_comp_max_pwr_type           gsm_1900_pa_temp_comp_max_pwr;
  nvi_gsm_rssi_temp_values_type                    gsm_rssi_temp_values;
  nvi_gsm_850_rx_gain_range_1_temp_comp_type       gsm_850_rx_gain_range_1_temp_comp;
  nvi_gsm_rx_gain_range_1_temp_comp_type           gsm_rx_gain_range_1_temp_comp;
  nvi_dcs_rx_gain_range_1_temp_comp_type           dcs_rx_gain_range_1_temp_comp;
  nvi_gsm_1900_rx_gain_range_1_temp_comp_type      gsm_1900_rx_gain_range_1_temp_comp;
  nvi_gsm_850_rx_gain_range_2_temp_comp_type       gsm_850_rx_gain_range_2_temp_comp;
  nvi_gsm_rx_gain_range_2_temp_comp_type           gsm_rx_gain_range_2_temp_comp;
  nvi_dcs_rx_gain_range_2_temp_comp_type           dcs_rx_gain_range_2_temp_comp;
  nvi_gsm_1900_rx_gain_range_2_temp_comp_type      gsm_1900_rx_gain_range_2_temp_comp;
  nvi_gsm_850_rx_gain_range_3_temp_comp_type       gsm_850_rx_gain_range_3_temp_comp;
  nvi_gsm_rx_gain_range_3_temp_comp_type           gsm_rx_gain_range_3_temp_comp;
  nvi_dcs_rx_gain_range_3_temp_comp_type           dcs_rx_gain_range_3_temp_comp;
  nvi_gsm_1900_rx_gain_range_3_temp_comp_type      gsm_1900_rx_gain_range_3_temp_comp;
  nvi_gsm_850_rx_gain_range_4_temp_comp_type       gsm_850_rx_gain_range_4_temp_comp;
  nvi_gsm_rx_gain_range_4_temp_comp_type           gsm_rx_gain_range_4_temp_comp;
  nvi_dcs_rx_gain_range_4_temp_comp_type           dcs_rx_gain_range_4_temp_comp;
  nvi_gsm_1900_rx_gain_range_4_temp_comp_type      gsm_1900_rx_gain_range_4_temp_comp;
  nvi_gsm_850_rx_gain_range_5_temp_comp_type       gsm_850_rx_gain_range_5_temp_comp;
  nvi_gsm_rx_gain_range_5_temp_comp_type           gsm_rx_gain_range_5_temp_comp;
  nvi_dcs_rx_gain_range_5_temp_comp_type           dcs_rx_gain_range_5_temp_comp;
  nvi_gsm_1900_rx_gain_range_5_temp_comp_type      gsm_1900_rx_gain_range_5_temp_comp;
  nvi_int16_type                                   wcdma_im_level_4;
  nvi_wcdma_lna_offset_vs_freq_4_type              wcdma_lna_offset_vs_freq_4;
  nvi_int16_type                                   wcdma_lna_range_fall_4;
  nvi_int16_type                                   wcdma_lna_range_offset_4;
  nvi_int16_type                                   wcdma_lna_range_rise_4;
  nvi_int16_type                                   wcdma_1900_im_level_4;
  nvi_wcdma_1900_lna_offset_vs_freq_4_type         wcdma_1900_lna_offset_vs_freq_4;
  nvi_int16_type                                   wcdma_1900_lna_range_fall_4;
  nvi_int16_type                                   wcdma_1900_lna_range_offset_4;
  nvi_int16_type                                   wcdma_1900_lna_range_rise_4;
  nvi_int16_type                                   wcdma_800_im_level_4;
  nvi_wcdma_800_lna_offset_vs_freq_4_type          wcdma_800_lna_offset_vs_freq_4;
  nvi_int16_type                                   wcdma_800_lna_range_fall_4;
  nvi_int16_type                                   wcdma_800_lna_range_offset_4;
  nvi_int16_type                                   wcdma_800_lna_range_rise_4;
  nvi_int16_type                                   wcdma_1800_im_level_4;
  nvi_wcdma_1800_lna_offset_vs_freq_4_type         wcdma_1800_lna_offset_vs_freq_4;
  nvi_int16_type                                   wcdma_1800_lna_range_fall_4;
  nvi_int16_type                                   wcdma_1800_lna_range_offset_4;
  nvi_int16_type                                   wcdma_1800_lna_range_rise_4;
  nvi_int16_type                                   wcdma_900_im_level_4;
  nvi_wcdma_900_lna_offset_vs_freq_4_type          wcdma_900_lna_offset_vs_freq_4;
  nvi_int16_type                                   wcdma_900_lna_range_fall_4;
  nvi_int16_type                                   wcdma_900_lna_range_offset_4;
  nvi_int16_type                                   wcdma_900_lna_range_rise_4;
  nvi_int16_type                                   wcdma_bc4_im_level_4;
  nvi_wcdma_bc4_lna_offset_vs_freq_4_type          wcdma_bc4_lna_offset_vs_freq_4;
  nvi_int16_type                                   wcdma_bc4_lna_range_fall_4;
  nvi_int16_type                                   wcdma_bc4_lna_range_offset_4;
  nvi_int16_type                                   wcdma_bc4_lna_range_rise_4;
  nvi_int16_type                                   c1_wcdma_1800_vga_gain_offset;
  nvi_c1_wcdma_1800_vga_gain_offset_vs_freq_type   c1_wcdma_1800_vga_gain_offset_vs_freq;
  nvi_c1_wcdma_1800_vga_gain_offset_vs_temp_type   c1_wcdma_1800_vga_gain_offset_vs_temp;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_rise;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_rise_2;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_rise_3;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_rise_4;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_fall;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_fall_2;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_fall_3;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_fall_4;
  nvi_int16_type                                   c1_wcdma_1800_im_level;
  nvi_int16_type                                   c1_wcdma_1800_im_level_2;
  nvi_int16_type                                   c1_wcdma_1800_im_level_3;
  nvi_int16_type                                   c1_wcdma_1800_im_level_4;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_offset_2;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_offset_3;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_offset_4;
  nvi_c1_wcdma_1800_lna_offset_vs_freq_2_type      c1_wcdma_1800_lna_offset_vs_freq_2;
  nvi_c1_wcdma_1800_lna_offset_vs_freq_3_type      c1_wcdma_1800_lna_offset_vs_freq_3;
  nvi_c1_wcdma_1800_lna_offset_vs_freq_4_type      c1_wcdma_1800_lna_offset_vs_freq_4;
  nvi_uint8_type                                   c1_wcdma_1800_im2_i_value;
  nvi_uint8_type                                   c1_wcdma_1800_im2_q_value;
  nvi_uint8_type                                   c1_wcdma_1800_im2_transconductor_value;
  nvi_uint8_type                                   c1_wcdma_1800_nonbypass_timer;
  nvi_uint16_type                                  c1_wcdma_1800_bypass_timer;
  nvi_int16_type                                   c1_wcdma_1800_lna_range_offset;
  nvi_c1_wcdma_1800_lna_offset_vs_freq_type        c1_wcdma_1800_lna_offset_vs_freq;
  nvi_c1_wcdma_1800_rx_cal_chan_type               c1_wcdma_1800_rx_cal_chan;
  nvi_int16_type                                   c1_wcdma_900_vga_gain_offset;
  nvi_c1_wcdma_900_vga_gain_offset_vs_freq_type    c1_wcdma_900_vga_gain_offset_vs_freq;
  nvi_c1_wcdma_900_vga_gain_offset_vs_temp_type    c1_wcdma_900_vga_gain_offset_vs_temp;
  nvi_int16_type                                   c1_wcdma_900_lna_range_rise;
  nvi_int16_type                                   c1_wcdma_900_lna_range_rise_2;
  nvi_int16_type                                   c1_wcdma_900_lna_range_rise_3;
  nvi_int16_type                                   c1_wcdma_900_lna_range_rise_4;
  nvi_int16_type                                   c1_wcdma_900_lna_range_fall;
  nvi_int16_type                                   c1_wcdma_900_lna_range_fall_2;
  nvi_int16_type                                   c1_wcdma_900_lna_range_fall_3;
  nvi_int16_type                                   c1_wcdma_900_lna_range_fall_4;
  nvi_int16_type                                   c1_wcdma_900_im_level;
  nvi_int16_type                                   c1_wcdma_900_im_level_2;
  nvi_int16_type                                   c1_wcdma_900_im_level_3;
  nvi_int16_type                                   c1_wcdma_900_im_level_4;
  nvi_int16_type                                   c1_wcdma_900_lna_range_offset_2;
  nvi_int16_type                                   c1_wcdma_900_lna_range_offset_3;
  nvi_int16_type                                   c1_wcdma_900_lna_range_offset_4;
  nvi_c1_wcdma_900_lna_offset_vs_freq_2_type       c1_wcdma_900_lna_offset_vs_freq_2;
  nvi_c1_wcdma_900_lna_offset_vs_freq_3_type       c1_wcdma_900_lna_offset_vs_freq_3;
  nvi_c1_wcdma_900_lna_offset_vs_freq_4_type       c1_wcdma_900_lna_offset_vs_freq_4;
  nvi_uint8_type                                   c1_wcdma_900_im2_i_value;
  nvi_uint8_type                                   c1_wcdma_900_im2_q_value;
  nvi_uint8_type                                   c1_wcdma_900_im2_transconductor_value;
  nvi_uint8_type                                   c1_wcdma_900_nonbypass_timer;
  nvi_uint16_type                                  c1_wcdma_900_bypass_timer;
  nvi_int16_type                                   c1_wcdma_900_lna_range_offset;
  nvi_c1_wcdma_900_lna_offset_vs_freq_type         c1_wcdma_900_lna_offset_vs_freq;
  nvi_c1_wcdma_900_rx_cal_chan_type                c1_wcdma_900_rx_cal_chan;
  nvi_int16_type                                   c1_wcdma_bc4_vga_gain_offset;
  nvi_c1_wcdma_bc4_vga_gain_offset_vs_freq_type    c1_wcdma_bc4_vga_gain_offset_vs_freq;
  nvi_c1_wcdma_bc4_vga_gain_offset_vs_temp_type    c1_wcdma_bc4_vga_gain_offset_vs_temp;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_rise;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_rise_2;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_rise_3;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_rise_4;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_fall;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_fall_2;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_fall_3;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_fall_4;
  nvi_int16_type                                   c1_wcdma_bc4_im_level;
  nvi_int16_type                                   c1_wcdma_bc4_im_level_2;
  nvi_int16_type                                   c1_wcdma_bc4_im_level_3;
  nvi_int16_type                                   c1_wcdma_bc4_im_level_4;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_offset_2;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_offset_3;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_offset_4;
  nvi_c1_wcdma_bc4_lna_offset_vs_freq_2_type       c1_wcdma_bc4_lna_offset_vs_freq_2;
  nvi_c1_wcdma_bc4_lna_offset_vs_freq_3_type       c1_wcdma_bc4_lna_offset_vs_freq_3;
  nvi_c1_wcdma_bc4_lna_offset_vs_freq_4_type       c1_wcdma_bc4_lna_offset_vs_freq_4;
  nvi_uint8_type                                   c1_wcdma_bc4_im2_i_value;
  nvi_uint8_type                                   c1_wcdma_bc4_im2_q_value;
  nvi_uint8_type                                   c1_wcdma_bc4_im2_transconductor_value;
  nvi_uint8_type                                   c1_wcdma_bc4_nonbypass_timer;
  nvi_uint16_type                                  c1_wcdma_bc4_bypass_timer;
  nvi_int16_type                                   c1_wcdma_bc4_lna_range_offset;
  nvi_c1_wcdma_bc4_lna_offset_vs_freq_type         c1_wcdma_bc4_lna_offset_vs_freq;
  nvi_c1_wcdma_bc4_rx_cal_chan_type                c1_wcdma_bc4_rx_cal_chan;
  nvi_bc0_tx_pdm_lin_0_type                        bc0_tx_pdm_lin_0;
  nvi_bc0_tx_pdm_lin_1_type                        bc0_tx_pdm_lin_1;
  nvi_bc0_tx_pdm_lin_2_type                        bc0_tx_pdm_lin_2;
  nvi_bc0_tx_pdm_lin_3_type                        bc0_tx_pdm_lin_3;
  nvi_bc1_tx_pdm_lin_0_type                        bc1_tx_pdm_lin_0;
  nvi_bc1_tx_pdm_lin_1_type                        bc1_tx_pdm_lin_1;
  nvi_bc1_tx_pdm_lin_2_type                        bc1_tx_pdm_lin_2;
  nvi_bc1_tx_pdm_lin_3_type                        bc1_tx_pdm_lin_3;
  nvi_bc3_tx_pdm_lin_0_type                        bc3_tx_pdm_lin_0;
  nvi_bc3_tx_pdm_lin_1_type                        bc3_tx_pdm_lin_1;
  nvi_bc3_tx_pdm_lin_2_type                        bc3_tx_pdm_lin_2;
  nvi_bc3_tx_pdm_lin_3_type                        bc3_tx_pdm_lin_3;
  nvi_bc4_tx_pdm_lin_0_type                        bc4_tx_pdm_lin_0;
  nvi_bc4_tx_pdm_lin_1_type                        bc4_tx_pdm_lin_1;
  nvi_bc4_tx_pdm_lin_2_type                        bc4_tx_pdm_lin_2;
  nvi_bc4_tx_pdm_lin_3_type                        bc4_tx_pdm_lin_3;
  nvi_bc5_tx_pdm_lin_0_type                        bc5_tx_pdm_lin_0;
  nvi_bc5_tx_pdm_lin_1_type                        bc5_tx_pdm_lin_1;
  nvi_bc5_tx_pdm_lin_2_type                        bc5_tx_pdm_lin_2;
  nvi_bc5_tx_pdm_lin_3_type                        bc5_tx_pdm_lin_3;
  nvi_bc6_tx_pdm_lin_0_type                        bc6_tx_pdm_lin_0;
  nvi_bc6_tx_pdm_lin_1_type                        bc6_tx_pdm_lin_1;
  nvi_bc6_tx_pdm_lin_2_type                        bc6_tx_pdm_lin_2;
  nvi_bc6_tx_pdm_lin_3_type                        bc6_tx_pdm_lin_3;
  nvi_bc11_tx_pdm_lin_0_type                       bc11_tx_pdm_lin_0;
  nvi_bc11_tx_pdm_lin_1_type                       bc11_tx_pdm_lin_1;
  nvi_bc11_tx_pdm_lin_2_type                       bc11_tx_pdm_lin_2;
  nvi_bc11_tx_pdm_lin_3_type                       bc11_tx_pdm_lin_3;
  nvi_bc14_tx_pdm_lin_0_type                       bc14_tx_pdm_lin_0;
  nvi_bc14_tx_pdm_lin_1_type                       bc14_tx_pdm_lin_1;
  nvi_bc14_tx_pdm_lin_2_type                       bc14_tx_pdm_lin_2;
  nvi_bc14_tx_pdm_lin_3_type                       bc14_tx_pdm_lin_3;
  nvi_bc15_tx_pdm_lin_0_type                       bc15_tx_pdm_lin_0;
  nvi_bc15_tx_pdm_lin_1_type                       bc15_tx_pdm_lin_1;
  nvi_bc15_tx_pdm_lin_2_type                       bc15_tx_pdm_lin_2;
  nvi_bc15_tx_pdm_lin_3_type                       bc15_tx_pdm_lin_3;
  nvi_uint32_type                                  ftm_mode_boot_count;
  nvi_uint8_type                                   nas_release_compliance;
  nvi_int16_type                                   wcdma_bc4_hs_im_level_4;
  nvi_int16_type                                   wcdma_bc4_hs_im_level_3;
  nvi_int16_type                                   wcdma_bc4_hs_im_level_2;
  nvi_int16_type                                   wcdma_bc4_hs_im_level;
  nvi_int16_type                                   wcdma_bc4_hs_lna_range_rise_4;
  nvi_int16_type                                   wcdma_bc4_hs_lna_range_rise_3;
  nvi_int16_type                                   wcdma_bc4_hs_lna_range_rise_2;
  nvi_int16_type                                   wcdma_bc4_hs_lna_range_rise;
  nvi_int16_type                                   wcdma_bc4_hs_lna_range_fall_2;
  nvi_int16_type                                   wcdma_bc4_hs_lna_range_fall_3;
  nvi_int16_type                                   wcdma_bc4_hs_lna_range_fall_4;
  nvi_int16_type                                   wcdma_bc4_hs_lna_range_fall;
  nvi_int16_type                                   wcdma_900_hs_lna_range_rise_2;
  nvi_int16_type                                   wcdma_900_hs_lna_range_rise;
  nvi_int16_type                                   wcdma_900_hs_lna_range_rise_3;
  nvi_int16_type                                   wcdma_900_hs_lna_range_rise_4;
  nvi_int16_type                                   wcdma_900_hs_lna_range_fall_4;
  nvi_int16_type                                   wcdma_900_hs_lna_range_fall_3;
  nvi_int16_type                                   wcdma_900_hs_lna_range_fall_2;
  nvi_int16_type                                   wcdma_900_hs_lna_range_fall;
  nvi_int16_type                                   wcdma_900_hs_im_level_2;
  nvi_int16_type                                   wcdma_900_hs_im_level_3;
  nvi_int16_type                                   wcdma_900_hs_im_level;
  nvi_int16_type                                   wcdma_900_hs_im_level_4;
  nvi_int16_type                                   wcdma_1800_hs_lna_range_rise_3;
  nvi_int16_type                                   wcdma_1800_hs_lna_range_rise_4;
  nvi_int16_type                                   wcdma_1800_hs_lna_range_rise_2;
  nvi_int16_type                                   wcdma_1800_hs_lna_range_rise;
  nvi_int16_type                                   wcdma_1800_hs_lna_range_fall_3;
  nvi_int16_type                                   wcdma_1800_hs_lna_range_fall_2;
  nvi_int16_type                                   wcdma_1800_hs_lna_range_fall_4;
  nvi_int16_type                                   wcdma_1800_hs_lna_range_fall;
  nvi_int16_type                                   wcdma_1800_hs_im_level_4;
  nvi_int16_type                                   wcdma_1800_hs_im_level_3;
  nvi_int16_type                                   wcdma_1800_hs_im_level_2;
  nvi_int16_type                                   wcdma_1800_hs_im_level;
  nvi_int16_type                                   wcdma_1900_hs_lna_range_fall_4;
  nvi_int16_type                                   wcdma_1900_hs_lna_range_fall_3;
  nvi_int16_type                                   wcdma_1900_hs_lna_range_fall_2;
  nvi_int16_type                                   wcdma_1900_hs_lna_range_fall;
  nvi_int16_type                                   wcdma_1900_hs_lna_range_rise_4;
  nvi_int16_type                                   wcdma_1900_hs_lna_range_rise_3;
  nvi_int16_type                                   wcdma_1900_hs_lna_range_rise_2;
  nvi_int16_type                                   wcdma_1900_hs_lna_range_rise;
  nvi_int16_type                                   wcdma_1900_hs_im_level_2;
  nvi_int16_type                                   wcdma_1900_hs_im_level;
  nvi_int16_type                                   wcdma_1900_hs_im_level_3;
  nvi_int16_type                                   wcdma_1900_hs_im_level_4;
  nvi_int16_type                                   wcdma_800_hs_lna_range_rise_4;
  nvi_int16_type                                   wcdma_800_hs_lna_range_rise_3;
  nvi_int16_type                                   wcdma_800_hs_lna_range_rise_2;
  nvi_int16_type                                   wcdma_800_hs_lna_range_rise;
  nvi_int16_type                                   wcdma_800_hs_lna_range_fall_2;
  nvi_int16_type                                   wcdma_800_hs_lna_range_fall;
  nvi_int16_type                                   wcdma_800_hs_lna_range_fall_3;
  nvi_int16_type                                   wcdma_800_hs_lna_range_fall_4;
  nvi_int16_type                                   wcdma_800_hs_im_level_3;
  nvi_int16_type                                   wcdma_800_hs_im_level_2;
  nvi_int16_type                                   wcdma_800_hs_im_level;
  nvi_int16_type                                   wcdma_800_hs_im_level_4;
  nvi_int16_type                                   wcdma_hs_im_level_2;
  nvi_int16_type                                   wcdma_hs_im_level_3;
  nvi_int16_type                                   wcdma_hs_im_level_4;
  nvi_int16_type                                   wcdma_hs_im_level;
  nvi_int16_type                                   wcdma_hs_lna_range_fall_4;
  nvi_int16_type                                   wcdma_hs_lna_range_fall_3;
  nvi_int16_type                                   wcdma_hs_lna_range_fall_2;
  nvi_int16_type                                   wcdma_hs_lna_range_fall;
  nvi_int16_type                                   wcdma_hs_lna_range_rise_4;
  nvi_int16_type                                   wcdma_hs_lna_range_rise_3;
  nvi_int16_type                                   wcdma_hs_lna_range_rise_2;
  nvi_int16_type                                   wcdma_hs_lna_range_rise;
  nvi_bc0_tx_pdm_0_type                            bc0_tx_pdm_0;
  nvi_bc0_tx_pdm_1_type                            bc0_tx_pdm_1;
  nvi_bc0_tx_pdm_2_type                            bc0_tx_pdm_2;
  nvi_bc0_tx_pdm_3_type                            bc0_tx_pdm_3;
  nvi_bc1_tx_pdm_0_type                            bc1_tx_pdm_0;
  nvi_bc1_tx_pdm_1_type                            bc1_tx_pdm_1;
  nvi_bc1_tx_pdm_2_type                            bc1_tx_pdm_2;
  nvi_bc1_tx_pdm_3_type                            bc1_tx_pdm_3;
  nvi_bc3_tx_pdm_0_type                            bc3_tx_pdm_0;
  nvi_bc3_tx_pdm_1_type                            bc3_tx_pdm_1;
  nvi_bc3_tx_pdm_2_type                            bc3_tx_pdm_2;
  nvi_bc3_tx_pdm_3_type                            bc3_tx_pdm_3;
  nvi_bc4_tx_pdm_0_type                            bc4_tx_pdm_0;
  nvi_bc4_tx_pdm_1_type                            bc4_tx_pdm_1;
  nvi_bc4_tx_pdm_2_type                            bc4_tx_pdm_2;
  nvi_bc4_tx_pdm_3_type                            bc4_tx_pdm_3;
  nvi_bc5_tx_pdm_0_type                            bc5_tx_pdm_0;
  nvi_bc5_tx_pdm_1_type                            bc5_tx_pdm_1;
  nvi_bc5_tx_pdm_2_type                            bc5_tx_pdm_2;
  nvi_bc5_tx_pdm_3_type                            bc5_tx_pdm_3;
  nvi_bc6_tx_pdm_0_type                            bc6_tx_pdm_0;
  nvi_bc6_tx_pdm_1_type                            bc6_tx_pdm_1;
  nvi_bc6_tx_pdm_2_type                            bc6_tx_pdm_2;
  nvi_bc6_tx_pdm_3_type                            bc6_tx_pdm_3;
  nvi_bc11_tx_pdm_0_type                           bc11_tx_pdm_0;
  nvi_bc11_tx_pdm_1_type                           bc11_tx_pdm_1;
  nvi_bc11_tx_pdm_2_type                           bc11_tx_pdm_2;
  nvi_bc11_tx_pdm_3_type                           bc11_tx_pdm_3;
  nvi_bc14_tx_pdm_0_type                           bc14_tx_pdm_0;
  nvi_bc14_tx_pdm_1_type                           bc14_tx_pdm_1;
  nvi_bc14_tx_pdm_2_type                           bc14_tx_pdm_2;
  nvi_bc14_tx_pdm_3_type                           bc14_tx_pdm_3;
  nvi_bc15_tx_pdm_0_type                           bc15_tx_pdm_0;
  nvi_bc15_tx_pdm_1_type                           bc15_tx_pdm_1;
  nvi_bc15_tx_pdm_2_type                           bc15_tx_pdm_2;
  nvi_bc15_tx_pdm_3_type                           bc15_tx_pdm_3;
  nvi_bc0_tx_lin_0_type                            bc0_tx_lin_0;
  nvi_bc0_tx_lin_1_type                            bc0_tx_lin_1;
  nvi_bc0_tx_lin_2_type                            bc0_tx_lin_2;
  nvi_bc0_tx_lin_3_type                            bc0_tx_lin_3;
  nvi_bc1_tx_lin_0_type                            bc1_tx_lin_0;
  nvi_bc1_tx_lin_1_type                            bc1_tx_lin_1;
  nvi_bc1_tx_lin_2_type                            bc1_tx_lin_2;
  nvi_bc1_tx_lin_3_type                            bc1_tx_lin_3;
  nvi_bc3_tx_lin_0_type                            bc3_tx_lin_0;
  nvi_bc3_tx_lin_1_type                            bc3_tx_lin_1;
  nvi_bc3_tx_lin_2_type                            bc3_tx_lin_2;
  nvi_bc3_tx_lin_3_type                            bc3_tx_lin_3;
  nvi_bc4_tx_lin_0_type                            bc4_tx_lin_0;
  nvi_bc4_tx_lin_1_type                            bc4_tx_lin_1;
  nvi_bc4_tx_lin_2_type                            bc4_tx_lin_2;
  nvi_bc4_tx_lin_3_type                            bc4_tx_lin_3;
  nvi_bc5_tx_lin_0_type                            bc5_tx_lin_0;
  nvi_bc5_tx_lin_1_type                            bc5_tx_lin_1;
  nvi_bc5_tx_lin_2_type                            bc5_tx_lin_2;
  nvi_bc5_tx_lin_3_type                            bc5_tx_lin_3;
  nvi_bc6_tx_lin_0_type                            bc6_tx_lin_0;
  nvi_bc6_tx_lin_1_type                            bc6_tx_lin_1;
  nvi_bc6_tx_lin_2_type                            bc6_tx_lin_2;
  nvi_bc6_tx_lin_3_type                            bc6_tx_lin_3;
  nvi_bc11_tx_lin_0_type                           bc11_tx_lin_0;
  nvi_bc11_tx_lin_1_type                           bc11_tx_lin_1;
  nvi_bc11_tx_lin_2_type                           bc11_tx_lin_2;
  nvi_bc11_tx_lin_3_type                           bc11_tx_lin_3;
  nvi_bc14_tx_lin_0_type                           bc14_tx_lin_0;
  nvi_bc14_tx_lin_1_type                           bc14_tx_lin_1;
  nvi_bc14_tx_lin_2_type                           bc14_tx_lin_2;
  nvi_bc14_tx_lin_3_type                           bc14_tx_lin_3;
  nvi_bc15_tx_lin_0_type                           bc15_tx_lin_0;
  nvi_bc15_tx_lin_1_type                           bc15_tx_lin_1;
  nvi_bc15_tx_lin_2_type                           bc15_tx_lin_2;
  nvi_bc15_tx_lin_3_type                           bc15_tx_lin_3;
  nvi_gsm_carrier_suppression_type                 gsm_carrier_suppression;
  nvi_gsm_850_carrier_suppression_type             gsm_850_carrier_suppression;
  nvi_gsm_dcs_carrier_suppression_type             gsm_dcs_carrier_suppression;
  nvi_gsm_1900_carrier_suppression_type            gsm_1900_carrier_suppression;
  nvi_uint8_type                                   bc0_pa_r_map;
  nvi_uint8_type                                   bc1_pa_r_map;
  nvi_uint8_type                                   bc3_pa_r_map;
  nvi_uint8_type                                   bc4_pa_r_map;
  nvi_uint8_type                                   bc5_pa_r_map;
  nvi_uint8_type                                   bc6_pa_r_map;
  nvi_uint8_type                                   bc11_pa_r_map;
  nvi_uint8_type                                   bc14_pa_r_map;
  nvi_uint8_type                                   bc15_pa_r_map;
  nvi_mbp_rf_dvbh_cal_freq_type                    mbp_rf_dvbh_cal_freq;
  nvi_mbp_rf_dvbh_gs0_cal_type                     mbp_rf_dvbh_gs0_cal;
  nvi_mbp_rf_dvbh_gs1_cal_type                     mbp_rf_dvbh_gs1_cal;
  nvi_mbp_rf_dvbh_gs2_cal_type                     mbp_rf_dvbh_gs2_cal;
  nvi_mbp_rf_dvbh_gs3_cal_type                     mbp_rf_dvbh_gs3_cal;
  nvi_mbp_rf_dvbh_gs4_cal_type                     mbp_rf_dvbh_gs4_cal;
  nvi_mbp_rf_dvbh_gs5_cal_type                     mbp_rf_dvbh_gs5_cal;
  nvi_mbp_rf_mflo_cal_freq_type                    mbp_rf_mflo_cal_freq;
  nvi_mbp_rf_mflo_gs0_cal_type                     mbp_rf_mflo_gs0_cal;
  nvi_mbp_rf_mflo_gs1_cal_type                     mbp_rf_mflo_gs1_cal;
  nvi_mbp_rf_mflo_gs2_cal_type                     mbp_rf_mflo_gs2_cal;
  nvi_mbp_rf_mflo_gs3_cal_type                     mbp_rf_mflo_gs3_cal;
  nvi_mbp_rf_mflo_gs4_cal_type                     mbp_rf_mflo_gs4_cal;
  nvi_mbp_rf_mflo_gs5_cal_type                     mbp_rf_mflo_gs5_cal;
  nvi_uint8_type                                   diag_ftm_mode_switch;
  nvi_int8_type                                    wcdma_1900_c0_c1_delay;
  nvi_int8_type                                    wcdma_1800_c0_c1_delay;
  nvi_int8_type                                    wcdma_bc4_c0_c1_delay;
  nvi_int8_type                                    wcdma_900_c0_c1_delay;
  nvi_int8_type                                    wcdma_800_c0_c1_delay;
  nvi_wcdma_rel6_tx_beta_scaling_comp_type         wcdma_rel6_tx_beta_scaling_comp;
  nvi_wcdma_rel6_tx_agc_offset_type                wcdma_rel6_tx_agc_offset;
  nvi_wcdma_rel6_tx_mpr_backoff_type               wcdma_rel6_tx_mpr_backoff;
  nvi_wcdma_1900_rel6_tx_beta_scaling_comp_type    wcdma_1900_rel6_tx_beta_scaling_comp;
  nvi_wcdma_1900_rel6_tx_agc_offset_type           wcdma_1900_rel6_tx_agc_offset;
  nvi_wcdma_1900_rel6_tx_mpr_backoff_type          wcdma_1900_rel6_tx_mpr_backoff;
  nvi_wcdma_800_rel6_tx_beta_scaling_comp_type     wcdma_800_rel6_tx_beta_scaling_comp;
  nvi_wcdma_800_rel6_tx_agc_offset_type            wcdma_800_rel6_tx_agc_offset;
  nvi_wcdma_800_rel6_tx_mpr_backoff_type           wcdma_800_rel6_tx_mpr_backoff;
  nvi_wcdma_bc4_rel6_tx_beta_scaling_comp_type     wcdma_bc4_rel6_tx_beta_scaling_comp;
  nvi_wcdma_bc4_rel6_tx_agc_offset_type            wcdma_bc4_rel6_tx_agc_offset;
  nvi_wcdma_bc4_rel6_tx_mpr_backoff_type           wcdma_bc4_rel6_tx_mpr_backoff;
  nvi_xo_cal_field_data_type                       xo_field_calibration;
  nvi_xo_cal_fac_data_type                         xo_factory_calibration;
  nvi_xo_cal_ft_conv_type                          xo_cal_conv;
  nvi_wcdma_lna_phase_ctl_type                     wcdma_lna_phase_ctl;
  nvi_c1_wcdma_lna_phase_ctl_type                  c1_wcdma_lna_phase_ctl;
  nvi_wcdma_tx_comp_vs_freq_0_secondary_type       wcdma_tx_comp_vs_freq_0_secondary;
  nvi_wcdma_tx_comp_vs_freq_1_secondary_type       wcdma_tx_comp_vs_freq_1_secondary;
  nvi_wcdma_tx_comp_vs_freq_2_secondary_type       wcdma_tx_comp_vs_freq_2_secondary;
  nvi_wcdma_tx_comp_vs_freq_3_secondary_type       wcdma_tx_comp_vs_freq_3_secondary;
  nvi_wcdma_tx_comp_vs_freq_sec_pdm_list_type      wcdma_tx_comp_vs_freq_sec_pdm_list;
  nvi_wcdma_1900_tx_comp_vs_freq_0_secondary_type  wcdma_1900_tx_comp_vs_freq_0_secondary;
  nvi_wcdma_1900_tx_comp_vs_freq_1_secondary_type  wcdma_1900_tx_comp_vs_freq_1_secondary;
  nvi_wcdma_1900_tx_comp_vs_freq_2_secondary_type  wcdma_1900_tx_comp_vs_freq_2_secondary;
  nvi_wcdma_1900_tx_comp_vs_freq_3_secondary_type  wcdma_1900_tx_comp_vs_freq_3_secondary;
  nvi_wcdma_1900_tx_comp_vs_freq_sec_pdm_list_type wcdma_1900_tx_comp_vs_freq_sec_pdm_list;
  nvi_wcdma_800_tx_comp_vs_freq_0_secondary_type   wcdma_800_tx_comp_vs_freq_0_secondary;
  nvi_wcdma_800_tx_comp_vs_freq_1_secondary_type   wcdma_800_tx_comp_vs_freq_1_secondary;
  nvi_wcdma_800_tx_comp_vs_freq_2_secondary_type   wcdma_800_tx_comp_vs_freq_2_secondary;
  nvi_wcdma_800_tx_comp_vs_freq_3_secondary_type   wcdma_800_tx_comp_vs_freq_3_secondary;
  nvi_wcdma_800_tx_comp_vs_freq_sec_pdm_list_type  wcdma_800_tx_comp_vs_freq_sec_pdm_list;
  nvi_wcdma_1800_tx_comp_vs_freq_0_secondary_type  wcdma_1800_tx_comp_vs_freq_0_secondary;
  nvi_wcdma_1800_tx_comp_vs_freq_1_secondary_type  wcdma_1800_tx_comp_vs_freq_1_secondary;
  nvi_wcdma_1800_tx_comp_vs_freq_2_secondary_type  wcdma_1800_tx_comp_vs_freq_2_secondary;
  nvi_wcdma_1800_tx_comp_vs_freq_3_secondary_type  wcdma_1800_tx_comp_vs_freq_3_secondary;
  nvi_wcdma_1800_tx_comp_vs_freq_sec_pdm_list_type wcdma_1800_tx_comp_vs_freq_sec_pdm_list;
  nvi_wcdma_bc4_tx_comp_vs_freq_0_secondary_type   wcdma_bc4_tx_comp_vs_freq_0_secondary;
  nvi_wcdma_bc4_tx_comp_vs_freq_1_secondary_type   wcdma_bc4_tx_comp_vs_freq_1_secondary;
  nvi_wcdma_bc4_tx_comp_vs_freq_2_secondary_type   wcdma_bc4_tx_comp_vs_freq_2_secondary;
  nvi_wcdma_bc4_tx_comp_vs_freq_3_secondary_type   wcdma_bc4_tx_comp_vs_freq_3_secondary;
  nvi_wcdma_bc4_tx_comp_vs_freq_sec_pdm_list_type  wcdma_bc4_tx_comp_vs_freq_sec_pdm_list;
  nvi_wcdma_900_tx_comp_vs_freq_0_secondary_type   wcdma_900_tx_comp_vs_freq_0_secondary;
  nvi_wcdma_900_tx_comp_vs_freq_1_secondary_type   wcdma_900_tx_comp_vs_freq_1_secondary;
  nvi_wcdma_900_tx_comp_vs_freq_2_secondary_type   wcdma_900_tx_comp_vs_freq_2_secondary;
  nvi_wcdma_900_tx_comp_vs_freq_3_secondary_type   wcdma_900_tx_comp_vs_freq_3_secondary;
  nvi_wcdma_900_tx_comp_vs_freq_sec_pdm_list_type  wcdma_900_tx_comp_vs_freq_sec_pdm_list;
  nvi_tx_pwr_temp_freq_based_comp_type             bc0_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bc0_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bc0_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bc0_tx_pwr_comp3;
  nvi_tx_pwr_temp_freq_based_comp_type             bc1_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bc1_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bc1_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bc1_tx_pwr_comp3;
  nvi_tx_pwr_temp_freq_based_comp_type             bc3_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bc3_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bc3_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bc3_tx_pwr_comp3;
  nvi_tx_pwr_temp_freq_based_comp_type             bc5_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bc5_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bc5_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bc5_tx_pwr_comp3;
  nvi_tx_pwr_temp_freq_based_comp_type             bc6_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bc6_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bc6_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bc6_tx_pwr_comp3;
  nvi_tx_pwr_temp_freq_based_comp_type             bc11_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bc11_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bc11_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bc11_tx_pwr_comp3;
  nvi_tx_pwr_temp_freq_based_comp_type             bc14_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bc14_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bc14_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bc14_tx_pwr_comp3;
  nvi_tx_pwr_temp_freq_based_comp_type             bc15_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bc15_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bc15_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bc15_tx_pwr_comp3;
  nvi_therm_bins_type                              therm_bins;
  nvi_tx_pwr_temp_freq_based_comp_type             bc4_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bc4_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bc4_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bc4_tx_pwr_comp3;
  nvi_int16_type                                   wcdma_800_timer_hysterisis;
  nvi_int16_type                                   wcdma_900_timer_hysterisis;
  nvi_int16_type                                   wcdma_bc4_timer_hysterisis;
  nvi_int16_type                                   wcdma_1800_timer_hysterisis;
  nvi_int16_type                                   wcdma_1900_timer_hysterisis;
  nvi_int16_type                                   wcdma_2100_timer_hysterisis;
  nvi_wcdma_800_tx_lin_master_0_enh_type           wcdma_800_tx_lin_master_0_enh;
  nvi_wcdma_900_tx_lin_master_0_enh_type           wcdma_900_tx_lin_master_0_enh;
  nvi_wcdma_bc4_tx_lin_master_0_enh_type           wcdma_bc4_tx_lin_master_0_enh;
  nvi_wcdma_1800_tx_lin_master_0_enh_type          wcdma_1800_tx_lin_master_0_enh;
  nvi_wcdma_1900_tx_lin_master_0_enh_type          wcdma_1900_tx_lin_master_0_enh;
  nvi_wcdma_2100_tx_lin_master_0_enh_type          wcdma_2100_tx_lin_master_0_enh;
  nvi_wcdma_800_tx_pdm_lin_0_enh_type              wcdma_800_tx_pdm_lin_0_enh;
  nvi_wcdma_900_tx_pdm_lin_0_enh_type              wcdma_900_tx_pdm_lin_0_enh;
  nvi_wcdma_bc4_tx_pdm_lin_0_enh_type              wcdma_bc4_tx_pdm_lin_0_enh;
  nvi_wcdma_1800_tx_pdm_lin_0_enh_type             wcdma_1800_tx_pdm_lin_0_enh;
  nvi_wcdma_1900_tx_pdm_lin_0_enh_type             wcdma_1900_tx_pdm_lin_0_enh;
  nvi_wcdma_2100_tx_pdm_lin_0_enh_type             wcdma_2100_tx_pdm_lin_0_enh;
  nvi_uint32_type                                  gsm_850_kv_cal;
  nvi_uint32_type                                  gsm_900_kv_cal;
  nvi_uint32_type                                  gsm_1800_kv_cal;
  nvi_uint32_type                                  gsm_1900_kv_cal;
  nvi_uint16_type                                  bc1_balun_ctl;
  nvi_uint16_type                                  bc2_balun_ctl;
  nvi_uint16_type                                  bc3_balun_ctl;
  nvi_uint16_type                                  bc4_balun_ctl;
  nvi_uint16_type                                  bc6_balun_ctl;
  nvi_uint16_type                                  bc8_balun_ctl;
  nvi_uint16_type                                  bc9_balun_ctl;
  nvi_gsm_850_smps_pdm_tbl_type                    gsm_850_smps_pdm_tbl;
  nvi_gsm_900_smps_pdm_tbl_type                    gsm_900_smps_pdm_tbl;
  nvi_gsm_1800_smps_pdm_tbl_type                   gsm_1800_smps_pdm_tbl;
  nvi_gsm_1900_smps_pdm_tbl_type                   gsm_1900_smps_pdm_tbl;
  nvi_wcdma_1900_lna_phase_ctl_type                wcdma_1900_lna_phase_ctl;
  nvi_c1_wcdma_1900_lna_phase_ctl_type             c1_wcdma_1900_lna_phase_ctl;
  nvi_wcdma_800_lna_phase_ctl_type                 wcdma_800_lna_phase_ctl;
  nvi_c1_wcdma_800_lna_phase_ctl_type              c1_wcdma_800_lna_phase_ctl;
  nvi_wcdma_bc4_lna_phase_ctl_type                 wcdma_bc4_lna_phase_ctl;
  nvi_c1_wcdma_bc4_lna_phase_ctl_type              c1_wcdma_bc4_lna_phase_ctl;
  nvi_wcdma_900_lna_phase_ctl_type                 wcdma_900_lna_phase_ctl;
  nvi_c1_wcdma_900_lna_phase_ctl_type              c1_wcdma_900_lna_phase_ctl;
  nvi_wcdma_1800_lna_phase_ctl_type                wcdma_1800_lna_phase_ctl;
  nvi_c1_wcdma_1800_lna_phase_ctl_type             c1_wcdma_1800_lna_phase_ctl;
  nvi_uint16_type                                  diag_diagbuf_tx_sleep_time_nv;
  nvi_uint16_type                                  diag_diagbuf_tx_sleep_threshold_nv;
  nvi_bc0_p2_rise_fall_off_type                    bc0_p2_rise_fall_off;
  nvi_bc1_p2_rise_fall_off_type                    bc1_p2_rise_fall_off;
  nvi_bc3_p2_rise_fall_off_type                    bc3_p2_rise_fall_off;
  nvi_bc4_p2_rise_fall_off_type                    bc4_p2_rise_fall_off;
  nvi_bc5_p2_rise_fall_off_type                    bc5_p2_rise_fall_off;
  nvi_bc6_p2_rise_fall_off_type                    bc6_p2_rise_fall_off;
  nvi_bc11_p2_rise_fall_off_type                   bc11_p2_rise_fall_off;
  nvi_bc14_p2_rise_fall_off_type                   bc14_p2_rise_fall_off;
  nvi_bc15_p2_rise_fall_off_type                   bc15_p2_rise_fall_off;
  nvi_bcx_block_p2_rise_fall_off_type              bcx_block_p2_rise_fall_off;
  nvi_bc0_p3_rise_fall_off_type                    bc0_p3_rise_fall_off;
  nvi_bc1_p3_rise_fall_off_type                    bc1_p3_rise_fall_off;
  nvi_bc3_p3_rise_fall_off_type                    bc3_p3_rise_fall_off;
  nvi_bc4_p3_rise_fall_off_type                    bc4_p3_rise_fall_off;
  nvi_bc5_p3_rise_fall_off_type                    bc5_p3_rise_fall_off;
  nvi_bc6_p3_rise_fall_off_type                    bc6_p3_rise_fall_off;
  nvi_bc11_p3_rise_fall_off_type                   bc11_p3_rise_fall_off;
  nvi_bc14_p3_rise_fall_off_type                   bc14_p3_rise_fall_off;
  nvi_bc15_p3_rise_fall_off_type                   bc15_p3_rise_fall_off;
  nvi_bcx_block_p3_rise_fall_off_type              bcx_block_p3_rise_fall_off;
  nvi_bc0_hdr_p2_rise_fall_off_type                bc0_hdr_p2_rise_fall_off;
  nvi_bc1_hdr_p2_rise_fall_off_type                bc1_hdr_p2_rise_fall_off;
  nvi_bc3_hdr_p2_rise_fall_off_type                bc3_hdr_p2_rise_fall_off;
  nvi_bc4_hdr_p2_rise_fall_off_type                bc4_hdr_p2_rise_fall_off;
  nvi_bc5_hdr_p2_rise_fall_off_type                bc5_hdr_p2_rise_fall_off;
  nvi_bc6_hdr_p2_rise_fall_off_type                bc6_hdr_p2_rise_fall_off;
  nvi_bc11_hdr_p2_rise_fall_off_type               bc11_hdr_p2_rise_fall_off;
  nvi_bc14_hdr_p2_rise_fall_off_type               bc14_hdr_p2_rise_fall_off;
  nvi_bc15_hdr_p2_rise_fall_off_type               bc15_hdr_p2_rise_fall_off;
  nvi_bcx_block_hdr_p2_rise_fall_off_type          bcx_block_hdr_p2_rise_fall_off;
  nvi_bc0_hdr_p3_rise_fall_off_type                bc0_hdr_p3_rise_fall_off;
  nvi_bc1_hdr_p3_rise_fall_off_type                bc1_hdr_p3_rise_fall_off;
  nvi_bc3_hdr_p3_rise_fall_off_type                bc3_hdr_p3_rise_fall_off;
  nvi_bc4_hdr_p3_rise_fall_off_type                bc4_hdr_p3_rise_fall_off;
  nvi_bc5_hdr_p3_rise_fall_off_type                bc5_hdr_p3_rise_fall_off;
  nvi_bc6_hdr_p3_rise_fall_off_type                bc6_hdr_p3_rise_fall_off;
  nvi_bc11_hdr_p3_rise_fall_off_type               bc11_hdr_p3_rise_fall_off;
  nvi_bc14_hdr_p3_rise_fall_off_type               bc14_hdr_p3_rise_fall_off;
  nvi_bc15_hdr_p3_rise_fall_off_type               bc15_hdr_p3_rise_fall_off;
  nvi_bcx_block_hdr_p3_rise_fall_off_type          bcx_block_hdr_p3_rise_fall_off;
  nvi_int8_type                                    bt_tx_rfcal;
  nvi_tx_linearizer_type                           bc10_tx_lin_master0;
  nvi_tx_linearizer_type                           bc10_tx_lin_master1;
  nvi_tx_linearizer_type                           bc10_tx_lin_master2;
  nvi_tx_linearizer_type                           bc10_tx_lin_master3;
  nvi_uint16_type                                  bc10_gps1_rf_delay;
  nvi_bc10_tx_lim_vs_temp_type                     bc10_tx_lim_vs_temp;
  nvi_tx_comp_type                                 bc10_tx_comp0;
  nvi_tx_comp_type                                 bc10_tx_comp1;
  nvi_tx_comp_type                                 bc10_tx_comp2;
  nvi_tx_comp_type                                 bc10_tx_comp3;
  nvi_bc10_tx_lim_vs_freq_type                     bc10_tx_lim_vs_freq;
  nvi_uint8_type                                   bc10_pa_r1_rise;
  nvi_uint8_type                                   bc10_pa_r1_fall;
  nvi_uint8_type                                   bc10_pa_r2_rise;
  nvi_uint8_type                                   bc10_pa_r2_fall;
  nvi_uint8_type                                   bc10_pa_r3_rise;
  nvi_uint8_type                                   bc10_pa_r3_fall;
  nvi_uint8_type                                   bc10_hdet_off;
  nvi_uint8_type                                   bc10_hdet_spn;
  nvi_bc10_exp_hdet_vs_agc_type                    bc10_exp_hdet_vs_agc;
  nvi_uint32_type                                  bc10_enc_btf;
  nvi_bc10_vco_coarse_tune_table_type              bc10_vco_coarse_tune_table;
  nvi_bc10_vco_tune_2_type                         bc10_vco_tune_2;
  nvi_bc10_p1_rise_fall_off_type                   bc10_p1_rise_fall_off;
  nvi_bc10_hdr_p1_rise_fall_off_type               bc10_hdr_p1_rise_fall_off;
  nvi_bc10_ant_quality_type                        bc10_ant_quality;
  nvi_uint16_type                                  bc10_pa_dvs_voltage;
  nvi_bc10_tx_pdm_lin_0_type                       bc10_tx_pdm_lin_0;
  nvi_bc10_tx_pdm_lin_1_type                       bc10_tx_pdm_lin_1;
  nvi_bc10_tx_pdm_lin_2_type                       bc10_tx_pdm_lin_2;
  nvi_bc10_tx_pdm_lin_3_type                       bc10_tx_pdm_lin_3;
  nvi_bc10_tx_pdm_0_type                           bc10_tx_pdm_0;
  nvi_bc10_tx_pdm_1_type                           bc10_tx_pdm_1;
  nvi_bc10_tx_pdm_2_type                           bc10_tx_pdm_2;
  nvi_bc10_tx_pdm_3_type                           bc10_tx_pdm_3;
  nvi_bc10_tx_lin_0_type                           bc10_tx_lin_0;
  nvi_bc10_tx_lin_1_type                           bc10_tx_lin_1;
  nvi_bc10_tx_lin_2_type                           bc10_tx_lin_2;
  nvi_bc10_tx_lin_3_type                           bc10_tx_lin_3;
  nvi_uint8_type                                   bc10_pa_r_map;
  nvi_tx_pwr_temp_freq_based_comp_type             bc10_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bc10_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bc10_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bc10_tx_pwr_comp3;
  nvi_c0_bc10_tx_cal_chan_type                     c0_bc10_tx_cal_chan;
  nvi_c0_bc10_rx_cal_chan_type                     c0_bc10_rx_cal_chan;
  nvi_c0_bc10_rx_cal_chan_lru_type                 c0_bc10_rx_cal_chan_lru;
  nvi_int16_type                                   c0_bc10_lna_1_offset;
  nvi_int16_type                                   c0_bc10_lna_2_offset;
  nvi_int16_type                                   c0_bc10_lna_3_offset;
  nvi_int16_type                                   c0_bc10_lna_4_offset;
  nvi_c0_bc10_lna_1_offset_vs_freq_type            c0_bc10_lna_1_offset_vs_freq;
  nvi_c0_bc10_lna_2_offset_vs_freq_type            c0_bc10_lna_2_offset_vs_freq;
  nvi_c0_bc10_lna_3_offset_vs_freq_type            c0_bc10_lna_3_offset_vs_freq;
  nvi_c0_bc10_lna_4_offset_vs_freq_type            c0_bc10_lna_4_offset_vs_freq;
  nvi_uint8_type                                   c0_bc10_im2_i_value;
  nvi_uint8_type                                   c0_bc10_im2_q_value;
  nvi_int16_type                                   c0_bc10_vga_gain_offset;
  nvi_c0_bc10_vga_gain_offset_vs_freq_type         c0_bc10_vga_gain_offset_vs_freq;
  nvi_uint8_type                                   c0_bc10_im2_transconductor_value;
  nvi_int8_type                                    c0_bc10_lna_1_rise;
  nvi_int8_type                                    c0_bc10_lna_1_fall;
  nvi_int8_type                                    c0_bc10_lna_2_rise;
  nvi_int8_type                                    c0_bc10_lna_2_fall;
  nvi_int8_type                                    c0_bc10_lna_3_rise;
  nvi_int8_type                                    c0_bc10_lna_3_fall;
  nvi_int8_type                                    c0_bc10_lna_4_rise;
  nvi_int8_type                                    c0_bc10_lna_4_fall;
  nvi_uint8_type                                   c0_bc10_im_level1;
  nvi_uint8_type                                   c0_bc10_im_level2;
  nvi_uint8_type                                   c0_bc10_im_level3;
  nvi_uint8_type                                   c0_bc10_im_level4;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc10_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bc10_lna_switchpoints_lpm_2;
  nvi_rf_rx_im2_cal                                c0_bc10_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bc10_im2_lpm_2;
  nvi_c0_bc10_intelliceiver_cal_type               c0_bc10_intelliceiver_cal;
  nvi_c0_bc10_intelliceiver_det_thresh_type        c0_bc10_intelliceiver_det_thresh;
  nvi_c1_bc10_tx_cal_chan_type                     c1_bc10_tx_cal_chan;
  nvi_c1_bc10_rx_cal_chan_type                     c1_bc10_rx_cal_chan;
  nvi_c1_bc10_rx_cal_chan_lru_type                 c1_bc10_rx_cal_chan_lru;
  nvi_c1_bc10_lna_1_offset_vs_freq_type            c1_bc10_lna_1_offset_vs_freq;
  nvi_c1_bc10_lna_2_offset_vs_freq_type            c1_bc10_lna_2_offset_vs_freq;
  nvi_c1_bc10_lna_3_offset_vs_freq_type            c1_bc10_lna_3_offset_vs_freq;
  nvi_c1_bc10_lna_4_offset_vs_freq_type            c1_bc10_lna_4_offset_vs_freq;
  nvi_int16_type                                   c1_bc10_lna_1_offset;
  nvi_int16_type                                   c1_bc10_lna_2_offset;
  nvi_int16_type                                   c1_bc10_lna_3_offset;
  nvi_int16_type                                   c1_bc10_lna_4_offset;
  nvi_uint8_type                                   c1_bc10_im2_i_value;
  nvi_uint8_type                                   c1_bc10_im2_q_value;
  nvi_int16_type                                   c1_bc10_vga_gain_offset;
  nvi_c1_bc10_vga_gain_offset_vs_freq_type         c1_bc10_vga_gain_offset_vs_freq;
  nvi_uint8_type                                   c1_bc10_im2_transconductor_value;
  nvi_int8_type                                    c1_bc10_lna_1_rise;
  nvi_int8_type                                    c1_bc10_lna_1_fall;
  nvi_int8_type                                    c1_bc10_lna_2_rise;
  nvi_int8_type                                    c1_bc10_lna_2_fall;
  nvi_int8_type                                    c1_bc10_lna_3_rise;
  nvi_int8_type                                    c1_bc10_lna_3_fall;
  nvi_int8_type                                    c1_bc10_lna_4_rise;
  nvi_int8_type                                    c1_bc10_lna_4_fall;
  nvi_uint8_type                                   c1_bc10_im_level1;
  nvi_uint8_type                                   c1_bc10_im_level2;
  nvi_uint8_type                                   c1_bc10_im_level3;
  nvi_uint8_type                                   c1_bc10_im_level4;
  nvi_c1_bc10_vco_coarse_tune_table_type           c1_bc10_vco_coarse_tune_table;
  nvi_kv_cal_chan_type                             gsm_850_kv_cal_chan;
  nvi_kv_cal_chan_type                             gsm_900_kv_cal_chan;
  nvi_kv_cal_chan_type                             gsm_1800_kv_cal_chan;
  nvi_kv_cal_chan_type                             gsm_1900_kv_cal_chan;
  nvi_wcdma_900_rel6_tx_beta_scaling_comp_type     wcdma_900_rel6_tx_beta_scaling_comp;
  nvi_wcdma_900_rel6_tx_agc_offset_type            wcdma_900_rel6_tx_agc_offset;
  nvi_wcdma_900_rel6_tx_mpr_backoff_type           wcdma_900_rel6_tx_mpr_backoff;
  nvi_wcdma_1800_rel6_tx_beta_scaling_comp_type    wcdma_1800_rel6_tx_beta_scaling_comp;
  nvi_wcdma_1800_rel6_tx_agc_offset_type           wcdma_1800_rel6_tx_agc_offset;
  nvi_wcdma_1800_rel6_tx_mpr_backoff_type          wcdma_1800_rel6_tx_mpr_backoff;
  nvi_gsm_850_padac_dc_offset_tbl_type             gsm_850_padac_dc_offset_tbl;
  nvi_gsm_900_padac_dc_offset_tbl_type             gsm_900_padac_dc_offset_tbl;
  nvi_gsm_1800_padac_dc_offset_tbl_type            gsm_1800_padac_dc_offset_tbl;
  nvi_gsm_1900_padac_dc_offset_tbl_type            gsm_1900_padac_dc_offset_tbl;
  nvi_gsm_850_rgi_g0_f1_type                       gsm_850_rgi_g0_f1;
  nvi_gsm_850_rgi_g1_f1_type                       gsm_850_rgi_g1_f1;
  nvi_gsm_850_rgi_g2_f1_type                       gsm_850_rgi_g2_f1;
  nvi_gsm_850_rgi_g3_f1_type                       gsm_850_rgi_g3_f1;
  nvi_gsm_850_rgi_g0_f2_type                       gsm_850_rgi_g0_f2;
  nvi_gsm_850_rgi_g1_f2_type                       gsm_850_rgi_g1_f2;
  nvi_gsm_850_rgi_g2_f2_type                       gsm_850_rgi_g2_f2;
  nvi_gsm_850_rgi_g3_f2_type                       gsm_850_rgi_g3_f2;
  nvi_gsm_900_rgi_g0_f1_type                       gsm_900_rgi_g0_f1;
  nvi_gsm_900_rgi_g1_f1_type                       gsm_900_rgi_g1_f1;
  nvi_gsm_900_rgi_g2_f1_type                       gsm_900_rgi_g2_f1;
  nvi_gsm_900_rgi_g3_f1_type                       gsm_900_rgi_g3_f1;
  nvi_gsm_900_rgi_g0_f2_type                       gsm_900_rgi_g0_f2;
  nvi_gsm_900_rgi_g1_f2_type                       gsm_900_rgi_g1_f2;
  nvi_gsm_900_rgi_g2_f2_type                       gsm_900_rgi_g2_f2;
  nvi_gsm_900_rgi_g3_f2_type                       gsm_900_rgi_g3_f2;
  nvi_gsm_1800_rgi_g0_f1_type                      gsm_1800_rgi_g0_f1;
  nvi_gsm_1800_rgi_g1_f1_type                      gsm_1800_rgi_g1_f1;
  nvi_gsm_1800_rgi_g2_f1_type                      gsm_1800_rgi_g2_f1;
  nvi_gsm_1800_rgi_g3_f1_type                      gsm_1800_rgi_g3_f1;
  nvi_gsm_1800_rgi_g0_f2_type                      gsm_1800_rgi_g0_f2;
  nvi_gsm_1800_rgi_g1_f2_type                      gsm_1800_rgi_g1_f2;
  nvi_gsm_1800_rgi_g2_f2_type                      gsm_1800_rgi_g2_f2;
  nvi_gsm_1800_rgi_g3_f2_type                      gsm_1800_rgi_g3_f2;
  nvi_gsm_1900_rgi_g0_f1_type                      gsm_1900_rgi_g0_f1;
  nvi_gsm_1900_rgi_g1_f1_type                      gsm_1900_rgi_g1_f1;
  nvi_gsm_1900_rgi_g2_f1_type                      gsm_1900_rgi_g2_f1;
  nvi_gsm_1900_rgi_g3_f1_type                      gsm_1900_rgi_g3_f1;
  nvi_gsm_1900_rgi_g0_f2_type                      gsm_1900_rgi_g0_f2;
  nvi_gsm_1900_rgi_g1_f2_type                      gsm_1900_rgi_g1_f2;
  nvi_gsm_1900_rgi_g2_f2_type                      gsm_1900_rgi_g2_f2;
  nvi_gsm_1900_rgi_g3_f2_type                      gsm_1900_rgi_g3_f2;
  nvi_gsm_850_pmeas_g0_f1_type                     gsm_850_pmeas_g0_f1;
  nvi_gsm_850_pmeas_g1_f1_type                     gsm_850_pmeas_g1_f1;
  nvi_gsm_850_pmeas_g2_f1_type                     gsm_850_pmeas_g2_f1;
  nvi_gsm_850_pmeas_g3_f1_type                     gsm_850_pmeas_g3_f1;
  nvi_gsm_850_pmeas_g0_f2_type                     gsm_850_pmeas_g0_f2;
  nvi_gsm_850_pmeas_g1_f2_type                     gsm_850_pmeas_g1_f2;
  nvi_gsm_850_pmeas_g2_f2_type                     gsm_850_pmeas_g2_f2;
  nvi_gsm_850_pmeas_g3_f2_type                     gsm_850_pmeas_g3_f2;
  nvi_gsm_900_pmeas_g0_f1_type                     gsm_900_pmeas_g0_f1;
  nvi_gsm_900_pmeas_g1_f1_type                     gsm_900_pmeas_g1_f1;
  nvi_gsm_900_pmeas_g2_f1_type                     gsm_900_pmeas_g2_f1;
  nvi_gsm_900_pmeas_g3_f1_type                     gsm_900_pmeas_g3_f1;
  nvi_gsm_900_pmeas_g0_f2_type                     gsm_900_pmeas_g0_f2;
  nvi_gsm_900_pmeas_g1_f2_type                     gsm_900_pmeas_g1_f2;
  nvi_gsm_900_pmeas_g2_f2_type                     gsm_900_pmeas_g2_f2;
  nvi_gsm_900_pmeas_g3_f2_type                     gsm_900_pmeas_g3_f2;
  nvi_gsm_1800_pmeas_g0_f1_type                    gsm_1800_pmeas_g0_f1;
  nvi_gsm_1800_pmeas_g1_f1_type                    gsm_1800_pmeas_g1_f1;
  nvi_gsm_1800_pmeas_g2_f1_type                    gsm_1800_pmeas_g2_f1;
  nvi_gsm_1800_pmeas_g3_f1_type                    gsm_1800_pmeas_g3_f1;
  nvi_gsm_1800_pmeas_g0_f2_type                    gsm_1800_pmeas_g0_f2;
  nvi_gsm_1800_pmeas_g1_f2_type                    gsm_1800_pmeas_g1_f2;
  nvi_gsm_1800_pmeas_g2_f2_type                    gsm_1800_pmeas_g2_f2;
  nvi_gsm_1800_pmeas_g3_f2_type                    gsm_1800_pmeas_g3_f2;
  nvi_gsm_1900_pmeas_g0_f1_type                    gsm_1900_pmeas_g0_f1;
  nvi_gsm_1900_pmeas_g1_f1_type                    gsm_1900_pmeas_g1_f1;
  nvi_gsm_1900_pmeas_g2_f1_type                    gsm_1900_pmeas_g2_f1;
  nvi_gsm_1900_pmeas_g3_f1_type                    gsm_1900_pmeas_g3_f1;
  nvi_gsm_1900_pmeas_g0_f2_type                    gsm_1900_pmeas_g0_f2;
  nvi_gsm_1900_pmeas_g1_f2_type                    gsm_1900_pmeas_g1_f2;
  nvi_gsm_1900_pmeas_g2_f2_type                    gsm_1900_pmeas_g2_f2;
  nvi_gsm_1900_pmeas_g3_f2_type                    gsm_1900_pmeas_g3_f2;
  nvi_uint16_type                                  gsm_1800_pa_r1_to_r2;
  nvi_uint16_type                                  gsm_1800_pa_r2_to_r4;
  nvi_uint16_type                                  gsm_1900_pa_r1_to_r2;
  nvi_uint16_type                                  gsm_1900_pa_r2_to_r4;
  nvi_uint16_type                                  gsm_850_pa_r1_to_r2;
  nvi_uint16_type                                  gsm_850_pa_r2_to_r3;
  nvi_uint16_type                                  gsm_850_pa_r3_to_r4;
  nvi_uint16_type                                  gsm_900_pa_r1_to_r2;
  nvi_uint16_type                                  gsm_900_pa_r2_to_r3;
  nvi_uint16_type                                  gsm_900_pa_r3_to_r4;
  nvi_uint16_type                                  gsm_850_pa_predist_swpt1;
  nvi_uint16_type                                  gsm_850_pa_predist_swpt2;
  nvi_uint16_type                                  gsm_900_pa_predist_swpt1;
  nvi_uint16_type                                  gsm_900_pa_predist_swpt2;
  nvi_uint16_type                                  gsm_1800_pa_predist_swpt1;
  nvi_uint16_type                                  gsm_1800_pa_predist_swpt2;
  nvi_uint16_type                                  gsm_1900_pa_predist_swpt1;
  nvi_uint16_type                                  gsm_1900_pa_predist_swpt2;
  nvi_bc10_p2_rise_fall_off_type                   bc10_p2_rise_fall_off;
  nvi_bc10_p3_rise_fall_off_type                   bc10_p3_rise_fall_off;
  nvi_bc10_hdr_p2_rise_fall_off_type               bc10_hdr_p2_rise_fall_off;
  nvi_bc10_hdr_p3_rise_fall_off_type               bc10_hdr_p3_rise_fall_off;
  nvi_uint16_type                                  gsm_900_edge_pa_ultra_lo_to_lo;
  nvi_uint16_type                                  gsm_900_edge_pa_lo_to_mid;
  nvi_uint16_type                                  gsm_900_edge_pa_mid_to_hi;
  nvi_uint16_type                                  gsm_850_edge_pa_ultra_lo_to_lo;
  nvi_uint16_type                                  gsm_850_edge_pa_lo_to_mid;
  nvi_uint16_type                                  gsm_850_edge_pa_mid_to_hi;
  nvi_uint16_type                                  gsm_1800_edge_pa_lo_to_mid;
  nvi_uint16_type                                  gsm_1800_edge_pa_mid_to_hi;
  nvi_uint16_type                                  gsm_1900_edge_pa_lo_to_mid;
  nvi_uint16_type                                  gsm_1900_edge_pa_mid_to_hi;
  nvi_gsm_850_rgi_g0_f3_type                       gsm_850_rgi_g0_f3;
  nvi_gsm_850_rgi_g1_f3_type                       gsm_850_rgi_g1_f3;
  nvi_gsm_850_rgi_g2_f3_type                       gsm_850_rgi_g2_f3;
  nvi_gsm_850_rgi_g3_f3_type                       gsm_850_rgi_g3_f3;
  nvi_gsm_900_rgi_g0_f3_type                       gsm_900_rgi_g0_f3;
  nvi_gsm_900_rgi_g1_f3_type                       gsm_900_rgi_g1_f3;
  nvi_gsm_900_rgi_g2_f3_type                       gsm_900_rgi_g2_f3;
  nvi_gsm_900_rgi_g3_f3_type                       gsm_900_rgi_g3_f3;
  nvi_gsm_1800_rgi_g0_f3_type                      gsm_1800_rgi_g0_f3;
  nvi_gsm_1800_rgi_g1_f3_type                      gsm_1800_rgi_g1_f3;
  nvi_gsm_1800_rgi_g2_f3_type                      gsm_1800_rgi_g2_f3;
  nvi_gsm_1800_rgi_g3_f3_type                      gsm_1800_rgi_g3_f3;
  nvi_gsm_1900_rgi_g0_f3_type                      gsm_1900_rgi_g0_f3;
  nvi_gsm_1900_rgi_g1_f3_type                      gsm_1900_rgi_g1_f3;
  nvi_gsm_1900_rgi_g2_f3_type                      gsm_1900_rgi_g2_f3;
  nvi_gsm_1900_rgi_g3_f3_type                      gsm_1900_rgi_g3_f3;
  nvi_gsm_850_pmeas_g0_f3_type                     gsm_850_pmeas_g0_f3;
  nvi_gsm_850_pmeas_g1_f3_type                     gsm_850_pmeas_g1_f3;
  nvi_gsm_850_pmeas_g2_f3_type                     gsm_850_pmeas_g2_f3;
  nvi_gsm_850_pmeas_g3_f3_type                     gsm_850_pmeas_g3_f3;
  nvi_gsm_900_pmeas_g0_f3_type                     gsm_900_pmeas_g0_f3;
  nvi_gsm_900_pmeas_g1_f3_type                     gsm_900_pmeas_g1_f3;
  nvi_gsm_900_pmeas_g2_f3_type                     gsm_900_pmeas_g2_f3;
  nvi_gsm_900_pmeas_g3_f3_type                     gsm_900_pmeas_g3_f3;
  nvi_gsm_1800_pmeas_g0_f3_type                    gsm_1800_pmeas_g0_f3;
  nvi_gsm_1800_pmeas_g1_f3_type                    gsm_1800_pmeas_g1_f3;
  nvi_gsm_1800_pmeas_g2_f3_type                    gsm_1800_pmeas_g2_f3;
  nvi_gsm_1800_pmeas_g3_f3_type                    gsm_1800_pmeas_g3_f3;
  nvi_gsm_1900_pmeas_g0_f3_type                    gsm_1900_pmeas_g0_f3;
  nvi_gsm_1900_pmeas_g1_f3_type                    gsm_1900_pmeas_g1_f3;
  nvi_gsm_1900_pmeas_g2_f3_type                    gsm_1900_pmeas_g2_f3;
  nvi_gsm_1900_pmeas_g3_f3_type                    gsm_1900_pmeas_g3_f3;
  nvi_process_cal_type                             process_cal;
  nvi_lo_cal_type                                  c0_bc0_lo_cal;
  nvi_lo_cal_type                                  c0_bc1_lo_cal;
  nvi_lo_cal_type                                  c0_bc2_lo_cal;
  nvi_lo_cal_type                                  c0_bc3_lo_cal;
  nvi_lo_cal_type                                  c0_bc4_lo_cal;
  nvi_lo_cal_type                                  c0_bc5_lo_cal;
  nvi_lo_cal_type                                  c0_bc6_lo_cal;
  nvi_lo_cal_type                                  c0_bc7_lo_cal;
  nvi_lo_cal_type                                  c0_bc8_lo_cal;
  nvi_lo_cal_type                                  c0_bc9_lo_cal;
  nvi_lo_cal_type                                  c0_bc10_lo_cal;
  nvi_lo_cal_type                                  c0_bc11_lo_cal;
  nvi_lo_cal_type                                  c0_bc12_lo_cal;
  nvi_lo_cal_type                                  c0_bc13_lo_cal;
  nvi_lo_cal_type                                  c0_bc14_lo_cal;
  nvi_lo_cal_type                                  c0_bc15_lo_cal;
  nvi_dc_cal_type                                  dc_cal;
  nvi_uint64_type                                  diag_diagbuf_tx_sleep_threshold_ext;
  nvi_wcdma_2100_exp_hdet_vs_agc_v2_type           wcdma_2100_exp_hdet_vs_agc_v2;
  nvi_wcdma_1900_exp_hdet_vs_agc_v2_type           wcdma_1900_exp_hdet_vs_agc_v2;
  nvi_wcdma_800_exp_hdet_vs_agc_v2_type            wcdma_800_exp_hdet_vs_agc_v2;
  nvi_wcdma_bc4_exp_hdet_vs_agc_v2_type            wcdma_bc4_exp_hdet_vs_agc_v2;
  nvi_wcdma_1800_exp_hdet_vs_agc_v2_type           wcdma_1800_exp_hdet_vs_agc_v2;
  nvi_wcdma_900_exp_hdet_vs_agc_v2_type            wcdma_900_exp_hdet_vs_agc_v2;
  nvi_uint16_type                                  wcdma_2100_hdet_off_v2;
  nvi_uint16_type                                  wcdma_1900_hdet_off_v2;
  nvi_uint16_type                                  wcdma_800_hdet_off_v2;
  nvi_uint16_type                                  wcdma_bc4_hdet_off_v2;
  nvi_uint16_type                                  wcdma_1800_hdet_off_v2;
  nvi_uint16_type                                  wcdma_900_hdet_off_v2;
  nvi_uint16_type                                  wcdma_2100_hdet_spn_v2;
  nvi_uint16_type                                  wcdma_1900_hdet_spn_v2;
  nvi_uint16_type                                  wcdma_800_hdet_spn_v2;
  nvi_uint16_type                                  wcdma_bc4_hdet_spn_v2;
  nvi_uint16_type                                  wcdma_1800_hdet_spn_v2;
  nvi_uint16_type                                  wcdma_900_hdet_spn_v2;
  nvi_uint16_type                                  gsm_linear_tx_gain_param;
  nvi_uint16_type                                  edge_linear_tx_gain_param;
  nvi_therm_type                                   enh_therm;
  nvi_edge_850_rgi_g0_f1_type                      edge_850_rgi_g0_f1;
  nvi_edge_850_rgi_g1_f1_type                      edge_850_rgi_g1_f1;
  nvi_edge_850_rgi_g2_f1_type                      edge_850_rgi_g2_f1;
  nvi_edge_850_rgi_g3_f1_type                      edge_850_rgi_g3_f1;
  nvi_edge_850_rgi_g0_f2_type                      edge_850_rgi_g0_f2;
  nvi_edge_850_rgi_g1_f2_type                      edge_850_rgi_g1_f2;
  nvi_edge_850_rgi_g2_f2_type                      edge_850_rgi_g2_f2;
  nvi_edge_850_rgi_g3_f2_type                      edge_850_rgi_g3_f2;
  nvi_edge_850_rgi_g0_f3_type                      edge_850_rgi_g0_f3;
  nvi_edge_850_rgi_g1_f3_type                      edge_850_rgi_g1_f3;
  nvi_edge_850_rgi_g2_f3_type                      edge_850_rgi_g2_f3;
  nvi_edge_850_rgi_g3_f3_type                      edge_850_rgi_g3_f3;
  nvi_edge_900_rgi_g0_f1_type                      edge_900_rgi_g0_f1;
  nvi_edge_900_rgi_g1_f1_type                      edge_900_rgi_g1_f1;
  nvi_edge_900_rgi_g2_f1_type                      edge_900_rgi_g2_f1;
  nvi_edge_900_rgi_g3_f1_type                      edge_900_rgi_g3_f1;
  nvi_edge_900_rgi_g0_f2_type                      edge_900_rgi_g0_f2;
  nvi_edge_900_rgi_g1_f2_type                      edge_900_rgi_g1_f2;
  nvi_edge_900_rgi_g2_f2_type                      edge_900_rgi_g2_f2;
  nvi_edge_900_rgi_g3_f2_type                      edge_900_rgi_g3_f2;
  nvi_edge_900_rgi_g0_f3_type                      edge_900_rgi_g0_f3;
  nvi_edge_900_rgi_g1_f3_type                      edge_900_rgi_g1_f3;
  nvi_edge_900_rgi_g2_f3_type                      edge_900_rgi_g2_f3;
  nvi_edge_900_rgi_g3_f3_type                      edge_900_rgi_g3_f3;
  nvi_edge_1800_rgi_g0_f1_type                     edge_1800_rgi_g0_f1;
  nvi_edge_1800_rgi_g1_f1_type                     edge_1800_rgi_g1_f1;
  nvi_edge_1800_rgi_g2_f1_type                     edge_1800_rgi_g2_f1;
  nvi_edge_1800_rgi_g3_f1_type                     edge_1800_rgi_g3_f1;
  nvi_edge_1800_rgi_g0_f2_type                     edge_1800_rgi_g0_f2;
  nvi_edge_1800_rgi_g1_f2_type                     edge_1800_rgi_g1_f2;
  nvi_edge_1800_rgi_g2_f2_type                     edge_1800_rgi_g2_f2;
  nvi_edge_1800_rgi_g3_f2_type                     edge_1800_rgi_g3_f2;
  nvi_edge_1800_rgi_g0_f3_type                     edge_1800_rgi_g0_f3;
  nvi_edge_1800_rgi_g1_f3_type                     edge_1800_rgi_g1_f3;
  nvi_edge_1800_rgi_g2_f3_type                     edge_1800_rgi_g2_f3;
  nvi_edge_1800_rgi_g3_f3_type                     edge_1800_rgi_g3_f3;
  nvi_edge_1900_rgi_g0_f1_type                     edge_1900_rgi_g0_f1;
  nvi_edge_1900_rgi_g1_f1_type                     edge_1900_rgi_g1_f1;
  nvi_edge_1900_rgi_g2_f1_type                     edge_1900_rgi_g2_f1;
  nvi_edge_1900_rgi_g3_f1_type                     edge_1900_rgi_g3_f1;
  nvi_edge_1900_rgi_g0_f2_type                     edge_1900_rgi_g0_f2;
  nvi_edge_1900_rgi_g1_f2_type                     edge_1900_rgi_g1_f2;
  nvi_edge_1900_rgi_g2_f2_type                     edge_1900_rgi_g2_f2;
  nvi_edge_1900_rgi_g3_f2_type                     edge_1900_rgi_g3_f2;
  nvi_edge_1900_rgi_g0_f3_type                     edge_1900_rgi_g0_f3;
  nvi_edge_1900_rgi_g1_f3_type                     edge_1900_rgi_g1_f3;
  nvi_edge_1900_rgi_g2_f3_type                     edge_1900_rgi_g2_f3;
  nvi_edge_1900_rgi_g3_f3_type                     edge_1900_rgi_g3_f3;
  nvi_edge_850_pmeas_g0_f1_type                    edge_850_pmeas_g0_f1;
  nvi_edge_850_pmeas_g1_f1_type                    edge_850_pmeas_g1_f1;
  nvi_edge_850_pmeas_g2_f1_type                    edge_850_pmeas_g2_f1;
  nvi_edge_850_pmeas_g3_f1_type                    edge_850_pmeas_g3_f1;
  nvi_edge_850_pmeas_g0_f2_type                    edge_850_pmeas_g0_f2;
  nvi_edge_850_pmeas_g1_f2_type                    edge_850_pmeas_g1_f2;
  nvi_edge_850_pmeas_g2_f2_type                    edge_850_pmeas_g2_f2;
  nvi_edge_850_pmeas_g3_f2_type                    edge_850_pmeas_g3_f2;
  nvi_edge_850_pmeas_g0_f3_type                    edge_850_pmeas_g0_f3;
  nvi_edge_850_pmeas_g1_f3_type                    edge_850_pmeas_g1_f3;
  nvi_edge_850_pmeas_g2_f3_type                    edge_850_pmeas_g2_f3;
  nvi_edge_850_pmeas_g3_f3_type                    edge_850_pmeas_g3_f3;
  nvi_edge_900_pmeas_g0_f1_type                    edge_900_pmeas_g0_f1;
  nvi_edge_900_pmeas_g1_f1_type                    edge_900_pmeas_g1_f1;
  nvi_edge_900_pmeas_g2_f1_type                    edge_900_pmeas_g2_f1;
  nvi_edge_900_pmeas_g3_f1_type                    edge_900_pmeas_g3_f1;
  nvi_edge_900_pmeas_g0_f2_type                    edge_900_pmeas_g0_f2;
  nvi_edge_900_pmeas_g1_f2_type                    edge_900_pmeas_g1_f2;
  nvi_edge_900_pmeas_g2_f2_type                    edge_900_pmeas_g2_f2;
  nvi_edge_900_pmeas_g3_f2_type                    edge_900_pmeas_g3_f2;
  nvi_edge_900_pmeas_g0_f3_type                    edge_900_pmeas_g0_f3;
  nvi_edge_900_pmeas_g1_f3_type                    edge_900_pmeas_g1_f3;
  nvi_edge_900_pmeas_g2_f3_type                    edge_900_pmeas_g2_f3;
  nvi_edge_900_pmeas_g3_f3_type                    edge_900_pmeas_g3_f3;
  nvi_edge_1800_pmeas_g0_f1_type                   edge_1800_pmeas_g0_f1;
  nvi_edge_1800_pmeas_g1_f1_type                   edge_1800_pmeas_g1_f1;
  nvi_edge_1800_pmeas_g2_f1_type                   edge_1800_pmeas_g2_f1;
  nvi_edge_1800_pmeas_g3_f1_type                   edge_1800_pmeas_g3_f1;
  nvi_edge_1800_pmeas_g0_f2_type                   edge_1800_pmeas_g0_f2;
  nvi_edge_1800_pmeas_g1_f2_type                   edge_1800_pmeas_g1_f2;
  nvi_edge_1800_pmeas_g2_f2_type                   edge_1800_pmeas_g2_f2;
  nvi_edge_1800_pmeas_g3_f2_type                   edge_1800_pmeas_g3_f2;
  nvi_edge_1800_pmeas_g0_f3_type                   edge_1800_pmeas_g0_f3;
  nvi_edge_1800_pmeas_g1_f3_type                   edge_1800_pmeas_g1_f3;
  nvi_edge_1800_pmeas_g2_f3_type                   edge_1800_pmeas_g2_f3;
  nvi_edge_1800_pmeas_g3_f3_type                   edge_1800_pmeas_g3_f3;
  nvi_edge_1900_pmeas_g0_f1_type                   edge_1900_pmeas_g0_f1;
  nvi_edge_1900_pmeas_g1_f1_type                   edge_1900_pmeas_g1_f1;
  nvi_edge_1900_pmeas_g2_f1_type                   edge_1900_pmeas_g2_f1;
  nvi_edge_1900_pmeas_g3_f1_type                   edge_1900_pmeas_g3_f1;
  nvi_edge_1900_pmeas_g0_f2_type                   edge_1900_pmeas_g0_f2;
  nvi_edge_1900_pmeas_g1_f2_type                   edge_1900_pmeas_g1_f2;
  nvi_edge_1900_pmeas_g2_f2_type                   edge_1900_pmeas_g2_f2;
  nvi_edge_1900_pmeas_g3_f2_type                   edge_1900_pmeas_g3_f2;
  nvi_edge_1900_pmeas_g0_f3_type                   edge_1900_pmeas_g0_f3;
  nvi_edge_1900_pmeas_g1_f3_type                   edge_1900_pmeas_g1_f3;
  nvi_edge_1900_pmeas_g2_f3_type                   edge_1900_pmeas_g2_f3;
  nvi_edge_1900_pmeas_g3_f3_type                   edge_1900_pmeas_g3_f3;
  nvi_uint16_type                                  supply;
  nvi_im2_cal_type                                 c0_bc0_im2_cal;
  nvi_im2_cal_type                                 c0_bc1_im2_cal;
  nvi_im2_cal_type                                 c0_bc2_im2_cal;
  nvi_im2_cal_type                                 c0_bc3_im2_cal;
  nvi_im2_cal_type                                 c0_bc4_im2_cal;
  nvi_im2_cal_type                                 c0_bc5_im2_cal;
  nvi_im2_cal_type                                 c0_bc6_im2_cal;
  nvi_im2_cal_type                                 c0_bc7_im2_cal;
  nvi_im2_cal_type                                 c0_bc8_im2_cal;
  nvi_im2_cal_type                                 c0_bc9_im2_cal;
  nvi_im2_cal_type                                 c0_bc10_im2_cal;
  nvi_im2_cal_type                                 c0_bc11_im2_cal;
  nvi_im2_cal_type                                 c0_bc12_im2_cal;
  nvi_im2_cal_type                                 c0_bc13_im2_cal;
  nvi_im2_cal_type                                 c0_bc14_im2_cal;
  nvi_im2_cal_type                                 c0_bc15_im2_cal;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangea_f1_seg1;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangea_f1_seg2;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangeb_f1_seg1;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangeb_f1_seg2;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangea_f2_seg1;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangea_f2_seg2;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangeb_f2_seg1;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangeb_f2_seg2;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangea_f3_seg1;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangea_f3_seg2;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangeb_f3_seg1;
  nvi_amam_linear_seg_type                         gsm_850_amam_linear_pa_rangeb_f3_seg2;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangea_f1_seg1;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangea_f1_seg2;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangeb_f1_seg1;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangeb_f1_seg2;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangea_f2_seg1;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangea_f2_seg2;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangeb_f2_seg1;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangeb_f2_seg2;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangea_f3_seg1;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangea_f3_seg2;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangeb_f3_seg1;
  nvi_amam_linear_seg_type                         gsm_900_amam_linear_pa_rangeb_f3_seg2;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangea_f1_seg1;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangea_f1_seg2;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangeb_f1_seg1;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangeb_f1_seg2;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangea_f2_seg1;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangea_f2_seg2;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangeb_f2_seg1;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangeb_f2_seg2;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangea_f3_seg1;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangea_f3_seg2;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangeb_f3_seg1;
  nvi_amam_linear_seg_type                         gsm_1800_amam_linear_pa_rangeb_f3_seg2;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangea_f1_seg1;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangea_f1_seg2;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangeb_f1_seg1;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangeb_f1_seg2;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangea_f2_seg1;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangea_f2_seg2;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangeb_f2_seg1;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangeb_f2_seg2;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangea_f3_seg1;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangea_f3_seg2;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangeb_f3_seg1;
  nvi_amam_linear_seg_type                         gsm_1900_amam_linear_pa_rangeb_f3_seg2;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangea_f1_seg1;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangea_f1_seg2;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangeb_f1_seg1;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangeb_f1_seg2;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangea_f2_seg1;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangea_f2_seg2;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangeb_f2_seg1;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangeb_f2_seg2;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangea_f3_seg1;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangea_f3_seg2;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangeb_f3_seg1;
  nvi_ampm_linear_seg_type                         gsm_850_ampm_linear_pa_rangeb_f3_seg2;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangea_f1_seg1;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangea_f1_seg2;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangeb_f1_seg1;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangeb_f1_seg2;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangea_f2_seg1;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangea_f2_seg2;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangeb_f2_seg1;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangeb_f2_seg2;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangea_f3_seg1;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangea_f3_seg2;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangeb_f3_seg1;
  nvi_ampm_linear_seg_type                         gsm_900_ampm_linear_pa_rangeb_f3_seg2;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangea_f1_seg1;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangea_f1_seg2;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangeb_f1_seg1;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangeb_f1_seg2;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangea_f2_seg1;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangea_f2_seg2;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangeb_f2_seg1;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangeb_f2_seg2;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangea_f3_seg1;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangea_f3_seg2;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangeb_f3_seg1;
  nvi_ampm_linear_seg_type                         gsm_1800_ampm_linear_pa_rangeb_f3_seg2;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangea_f1_seg1;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangea_f1_seg2;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangeb_f1_seg1;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangeb_f1_seg2;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangea_f2_seg1;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangea_f2_seg2;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangeb_f2_seg1;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangeb_f2_seg2;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangea_f3_seg1;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangea_f3_seg2;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangeb_f3_seg1;
  nvi_ampm_linear_seg_type                         gsm_1900_ampm_linear_pa_rangeb_f3_seg2;
  nvi_uint16_type                                  gsm_850_tx_agc_setting_for_pred;
  nvi_uint16_type                                  gsm_900_tx_agc_setting_for_pred;
  nvi_uint16_type                                  gsm_1800_tx_agc_setting_for_pred;
  nvi_uint16_type                                  gsm_1900_tx_agc_setting_for_pred;
  nvi_bc0_exp_hdet_vs_agc_v2_type                  bc0_exp_hdet_vs_agc_v2;
  nvi_bc1_exp_hdet_vs_agc_v2_type                  bc1_exp_hdet_vs_agc_v2;
  nvi_bc2_exp_hdet_vs_agc_v2_type                  bc2_exp_hdet_vs_agc_v2;
  nvi_bc3_exp_hdet_vs_agc_v2_type                  bc3_exp_hdet_vs_agc_v2;
  nvi_bc4_exp_hdet_vs_agc_v2_type                  bc4_exp_hdet_vs_agc_v2;
  nvi_bc5_exp_hdet_vs_agc_v2_type                  bc5_exp_hdet_vs_agc_v2;
  nvi_bc6_exp_hdet_vs_agc_v2_type                  bc6_exp_hdet_vs_agc_v2;
  nvi_bc7_exp_hdet_vs_agc_v2_type                  bc7_exp_hdet_vs_agc_v2;
  nvi_bc8_exp_hdet_vs_agc_v2_type                  bc8_exp_hdet_vs_agc_v2;
  nvi_bc9_exp_hdet_vs_agc_v2_type                  bc9_exp_hdet_vs_agc_v2;
  nvi_bc10_exp_hdet_vs_agc_v2_type                 bc10_exp_hdet_vs_agc_v2;
  nvi_bc11_exp_hdet_vs_agc_v2_type                 bc11_exp_hdet_vs_agc_v2;
  nvi_bc12_exp_hdet_vs_agc_v2_type                 bc12_exp_hdet_vs_agc_v2;
  nvi_bc13_exp_hdet_vs_agc_v2_type                 bc13_exp_hdet_vs_agc_v2;
  nvi_bc14_exp_hdet_vs_agc_v2_type                 bc14_exp_hdet_vs_agc_v2;
  nvi_bc15_exp_hdet_vs_agc_v2_type                 bc15_exp_hdet_vs_agc_v2;
  nvi_uint16_type                                  bc0_hdet_off_v2;
  nvi_uint16_type                                  bc1_hdet_off_v2;
  nvi_uint16_type                                  bc2_hdet_off_v2;
  nvi_uint16_type                                  bc3_hdet_off_v2;
  nvi_uint16_type                                  bc4_hdet_off_v2;
  nvi_uint16_type                                  bc5_hdet_off_v2;
  nvi_uint16_type                                  bc6_hdet_off_v2;
  nvi_uint16_type                                  bc7_hdet_off_v2;
  nvi_uint16_type                                  bc8_hdet_off_v2;
  nvi_uint16_type                                  bc9_hdet_off_v2;
  nvi_uint16_type                                  bc10_hdet_off_v2;
  nvi_uint16_type                                  bc11_hdet_off_v2;
  nvi_uint16_type                                  bc12_hdet_off_v2;
  nvi_uint16_type                                  bc13_hdet_off_v2;
  nvi_uint16_type                                  bc14_hdet_off_v2;
  nvi_uint16_type                                  bc15_hdet_off_v2;
  nvi_uint16_type                                  bc0_hdet_spn_v2;
  nvi_uint16_type                                  bc1_hdet_spn_v2;
  nvi_uint16_type                                  bc2_hdet_spn_v2;
  nvi_uint16_type                                  bc3_hdet_spn_v2;
  nvi_uint16_type                                  bc4_hdet_spn_v2;
  nvi_uint16_type                                  bc5_hdet_spn_v2;
  nvi_uint16_type                                  bc6_hdet_spn_v2;
  nvi_uint16_type                                  bc7_hdet_spn_v2;
  nvi_uint16_type                                  bc8_hdet_spn_v2;
  nvi_uint16_type                                  bc9_hdet_spn_v2;
  nvi_uint16_type                                  bc10_hdet_spn_v2;
  nvi_uint16_type                                  bc11_hdet_spn_v2;
  nvi_uint16_type                                  bc12_hdet_spn_v2;
  nvi_uint16_type                                  bc13_hdet_spn_v2;
  nvi_uint16_type                                  bc14_hdet_spn_v2;
  nvi_uint16_type                                  bc15_hdet_spn_v2;
  nvi_bc0_hdr_reva_tx_predistort_type              bc0_hdr_reva_tx_predistort;
  nvi_bc1_hdr_reva_tx_predistort_type              bc1_hdr_reva_tx_predistort;
  nvi_bc3_hdr_reva_tx_predistort_type              bc3_hdr_reva_tx_predistort;
  nvi_bc4_hdr_reva_tx_predistort_type              bc4_hdr_reva_tx_predistort;
  nvi_bc6_hdr_reva_tx_predistort_type              bc6_hdr_reva_tx_predistort;
  nvi_bc5_hdr_reva_tx_predistort_type              bc5_hdr_reva_tx_predistort;
  nvi_bc10_hdr_reva_tx_predistort_type             bc10_hdr_reva_tx_predistort;
  nvi_bc11_hdr_reva_tx_predistort_type             bc11_hdr_reva_tx_predistort;
  nvi_bc14_hdr_reva_tx_predistort_type             bc14_hdr_reva_tx_predistort;
  nvi_bc15_hdr_reva_tx_predistort_type             bc15_hdr_reva_tx_predistort;
  nvi_bcx_hdr_reva_tx_predistort_type              bcx_hdr_reva_tx_predistort;
  nvi_boolean_type                                 mgrf_supported;
  nvi_int16_type                                   wcdma_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   wcdma_rxf_mis_comp_b_coeff;
  nvi_int16_type                                   c1_wcdma_2100_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   c1_wcdma_2100_rxf_mis_comp_b_coeff;
  nvi_int16_type                                   wcdma_1900_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   wcdma_1900_rxf_mis_comp_b_coeff;
  nvi_int16_type                                   c1_wcdma_1900_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   c1_wcdma_1900_rxf_mis_comp_b_coeff;
  nvi_int16_type                                   wcdma_bc4_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   wcdma_bc4_rxf_mis_comp_b_coeff;
  nvi_int16_type                                   c1_wcdma_bc4_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   c1_wcdma_bc4_rxf_mis_comp_b_coeff;
  nvi_int16_type                                   wcdma_800_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   wcdma_800_rxf_mis_comp_b_coeff;
  nvi_int16_type                                   c1_wcdma_800_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   c1_wcdma_800_rxf_mis_comp_b_coeff;
  nvi_uint32_type                                  wcdma_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  wcdma_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  wcdma_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  wcdma_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  wcdma_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  wcdma_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  wcdma_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  wcdma_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  wcdma_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  wcdma_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  wcdma_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  wcdma_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  wcdma_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  wcdma_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  wcdma_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  wcdma_rxf_ici_q_coef14_15;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  c1_wcdma_2100_rxf_ici_q_coef14_15;
  nvi_uint8_type                                   wcdma_rxf_ici_iq_trunc;
  nvi_uint8_type                                   c1_wcdma_2100_rxf_ici_iq_trunc;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  wcdma_1900_rxf_ici_q_coef14_15;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  c1_wcdma_1900_rxf_ici_q_coef14_15;
  nvi_uint8_type                                   wcdma_1900_rxf_ici_iq_trunc;
  nvi_uint8_type                                   c1_wcdma_1900_rxf_ici_iq_trunc;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  wcdma_bc4_rxf_ici_q_coef14_15;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  c1_wcdma_bc4_rxf_ici_q_coef14_15;
  nvi_uint8_type                                   wcdma_bc4_rxf_ici_iq_trunc;
  nvi_uint8_type                                   c1_wcdma_bc4_rxf_ici_iq_trunc;
  nvi_uint32_type                                  wcdma_800_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  wcdma_800_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  wcdma_800_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  wcdma_800_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  wcdma_800_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  wcdma_800_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  wcdma_800_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  wcdma_800_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  wcdma_800_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  wcdma_800_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  wcdma_800_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  wcdma_800_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  wcdma_800_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  wcdma_800_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  wcdma_800_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  wcdma_800_rxf_ici_q_coef14_15;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  c1_wcdma_800_rxf_ici_q_coef14_15;
  nvi_uint8_type                                   wcdma_800_rxf_ici_iq_trunc;
  nvi_uint8_type                                   c1_wcdma_800_rxf_ici_iq_trunc;
  nvi_wcdma_2100_hs_switchpoints_shift_type        wcdma_2100_hs_switchpoints_shift;
  nvi_wcdma_1900_hs_switchpoints_shift_type        wcdma_1900_hs_switchpoints_shift;
  nvi_wcdma_1800_hs_switchpoints_shift_type        wcdma_1800_hs_switchpoints_shift;
  nvi_wcdma_900_hs_switchpoints_shift_type         wcdma_900_hs_switchpoints_shift;
  nvi_wcdma_800_hs_switchpoints_shift_type         wcdma_800_hs_switchpoints_shift;
  nvi_wcdma_bc4_hs_switchpoints_shift_type         wcdma_bc4_hs_switchpoints_shift;
  nvi_int16_type                                   bcx_block_1_gps1_rf_delay;
  nvi_uint8_type                                   bcx_block_1_rf_tune_reserved;
  nvi_bcx_block_1_tx_lim_vs_temp_type              bcx_block_1_tx_lim_vs_temp;
  nvi_tx_linearizer_type                           bcx_block_1_tx_lin_master0;
  nvi_tx_linearizer_type                           bcx_block_1_tx_lin_master1;
  nvi_tx_linearizer_type                           bcx_block_1_tx_lin_master2;
  nvi_tx_linearizer_type                           bcx_block_1_tx_lin_master3;
  nvi_tx_comp_type                                 bcx_block_1_tx_comp0;
  nvi_tx_comp_type                                 bcx_block_1_tx_comp1;
  nvi_tx_comp_type                                 bcx_block_1_tx_comp2;
  nvi_tx_comp_type                                 bcx_block_1_tx_comp3;
  nvi_bcx_block_1_tx_lim_vs_freq_type              bcx_block_1_tx_lim_vs_freq;
  nvi_uint8_type                                   bcx_block_1_pa_r1_rise;
  nvi_uint8_type                                   bcx_block_1_pa_r1_fall;
  nvi_uint8_type                                   bcx_block_1_pa_r2_rise;
  nvi_uint8_type                                   bcx_block_1_pa_r2_fall;
  nvi_uint8_type                                   bcx_block_1_pa_r3_rise;
  nvi_uint8_type                                   bcx_block_1_pa_r3_fall;
  nvi_uint8_type                                   bcx_block_1_hdet_off;
  nvi_uint8_type                                   bcx_block_1_hdet_spn;
  nvi_bcx_block_1_exp_hdet_vs_agc_type             bcx_block_1_exp_hdet_vs_agc;
  nvi_uint32_type                                  bcx_block_1_enc_btf;
  nvi_bcx_block_1_vco_coarse_tune_table_type       bcx_block_1_vco_coarse_tune_table;
  nvi_bcx_block_1_p1_rise_fall_off_type            bcx_block_1_p1_rise_fall_off;
  nvi_c0_bcx_block_1_tx_cal_chan_type              c0_bcx_block_1_tx_cal_chan;
  nvi_c0_bcx_block_1_rx_cal_chan_type              c0_bcx_block_1_rx_cal_chan;
  nvi_c0_bcx_block_1_lna_1_offset_vs_freq_type     c0_bcx_block_1_lna_1_offset_vs_freq;
  nvi_c0_bcx_block_1_lna_2_offset_vs_freq_type     c0_bcx_block_1_lna_2_offset_vs_freq;
  nvi_c0_bcx_block_1_lna_3_offset_vs_freq_type     c0_bcx_block_1_lna_3_offset_vs_freq;
  nvi_c0_bcx_block_1_lna_4_offset_vs_freq_type     c0_bcx_block_1_lna_4_offset_vs_freq;
  nvi_int16_type                                   c0_bcx_block_1_lna_1_offset;
  nvi_int16_type                                   c0_bcx_block_1_lna_2_offset;
  nvi_int16_type                                   c0_bcx_block_1_lna_3_offset;
  nvi_int16_type                                   c0_bcx_block_1_lna_4_offset;
  nvi_uint8_type                                   c0_bcx_block_1_im2_i_value;
  nvi_uint8_type                                   c0_bcx_block_1_im2_q_value;
  nvi_int16_type                                   c0_bcx_block_1_vga_gain_offset;
  nvi_c0_bcx_block_1_vga_gain_offset_vs_freq_type  c0_bcx_block_1_vga_gain_offset_vs_freq;
  nvi_uint8_type                                   c0_bcx_block_1_im2_transconductor_value;
  nvi_int8_type                                    c0_bcx_block_1_lna_1_rise;
  nvi_int8_type                                    c0_bcx_block_1_lna_1_fall;
  nvi_int8_type                                    c0_bcx_block_1_lna_2_rise;
  nvi_int8_type                                    c0_bcx_block_1_lna_2_fall;
  nvi_int8_type                                    c0_bcx_block_1_lna_3_rise;
  nvi_int8_type                                    c0_bcx_block_1_lna_3_fall;
  nvi_int8_type                                    c0_bcx_block_1_lna_4_rise;
  nvi_int8_type                                    c0_bcx_block_1_lna_4_fall;
  nvi_uint8_type                                   c0_bcx_block_1_im_level1;
  nvi_uint8_type                                   c0_bcx_block_1_im_level2;
  nvi_uint8_type                                   c0_bcx_block_1_im_level3;
  nvi_uint8_type                                   c0_bcx_block_1_im_level4;
  nvi_c1_bcx_block_1_tx_cal_chan_type              c1_bcx_block_1_tx_cal_chan;
  nvi_c1_bcx_block_1_rx_cal_chan_type              c1_bcx_block_1_rx_cal_chan;
  nvi_c1_bcx_block_1_lna_1_offset_vs_freq_type     c1_bcx_block_1_lna_1_offset_vs_freq;
  nvi_c1_bcx_block_1_lna_2_offset_vs_freq_type     c1_bcx_block_1_lna_2_offset_vs_freq;
  nvi_c1_bcx_block_1_lna_3_offset_vs_freq_type     c1_bcx_block_1_lna_3_offset_vs_freq;
  nvi_c1_bcx_block_1_lna_4_offset_vs_freq_type     c1_bcx_block_1_lna_4_offset_vs_freq;
  nvi_int16_type                                   c1_bcx_block_1_lna_1_offset;
  nvi_int16_type                                   c1_bcx_block_1_lna_2_offset;
  nvi_int16_type                                   c1_bcx_block_1_lna_3_offset;
  nvi_int16_type                                   c1_bcx_block_1_lna_4_offset;
  nvi_uint8_type                                   c1_bcx_block_1_im2_i_value;
  nvi_uint8_type                                   c1_bcx_block_1_im2_q_value;
  nvi_int16_type                                   c1_bcx_block_1_vga_gain_offset;
  nvi_c1_bcx_block_1_vga_gain_offset_vs_freq_type  c1_bcx_block_1_vga_gain_offset_vs_freq;
  nvi_uint8_type                                   c1_bcx_block_1_im2_transconductor_value;
  nvi_int8_type                                    c1_bcx_block_1_lna_1_rise;
  nvi_int8_type                                    c1_bcx_block_1_lna_1_fall;
  nvi_int8_type                                    c1_bcx_block_1_lna_2_rise;
  nvi_int8_type                                    c1_bcx_block_1_lna_2_fall;
  nvi_int8_type                                    c1_bcx_block_1_lna_3_rise;
  nvi_int8_type                                    c1_bcx_block_1_lna_3_fall;
  nvi_int8_type                                    c1_bcx_block_1_lna_4_rise;
  nvi_int8_type                                    c1_bcx_block_1_lna_4_fall;
  nvi_uint8_type                                   c1_bcx_block_1_im_level1;
  nvi_uint8_type                                   c1_bcx_block_1_im_level2;
  nvi_uint8_type                                   c1_bcx_block_1_im_level3;
  nvi_uint8_type                                   c1_bcx_block_1_im_level4;
  nvi_bcx_block_1_p2_rise_fall_off_type            bcx_block_1_p2_rise_fall_off;
  nvi_bcx_block_1_p3_rise_fall_off_type            bcx_block_1_p3_rise_fall_off;
  nvi_bcx_block_1_hdr_p2_rise_fall_off_type        bcx_block_1_hdr_p2_rise_fall_off;
  nvi_bcx_block_1_hdr_p3_rise_fall_off_type        bcx_block_1_hdr_p3_rise_fall_off;
  nvi_uint8_type                                   bcx_block_vco_coarse_tune_2;
  nvi_c1_bcx_block_vco_coarse_tune_table_type      c1_bcx_block_vco_coarse_tune_table;
  nvi_c0_bcx_block_rx_cal_chan_lru_type            c0_bcx_block_rx_cal_chan_lru;
  nvi_c1_bcx_block_rx_cal_chan_lru_type            c1_bcx_block_rx_cal_chan_lru;
  nvi_bcx_block_hdr_p1_rise_fall_off_type          bcx_block_hdr_p1_rise_fall_off;
  nvi_uint16_type                                  bcx_block_pa_dvs_voltage;
  nvi_bcx_block_vco_tune_2_type                    bcx_block_vco_tune_2;
  nvi_rf_rx_im2_cal                                c0_bcx_block_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bcx_block_im2_lpm_2;
  nvi_c0_bcx_block_intelliceiver_cal_type          c0_bcx_block_intelliceiver_cal;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bcx_block_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bcx_block_lna_switchpoints_lpm_2;
  nvi_bcx_block_ant_quality_type                   bcx_block_ant_quality;
  nvi_c0_bcx_block_intelliceiver_det_thresh_type   c0_bcx_block_intelliceiver_det_thresh;
  nvi_bcx_block_tx_pdm_lin_0_type                  bcx_block_tx_pdm_lin_0;
  nvi_bcx_block_tx_pdm_lin_1_type                  bcx_block_tx_pdm_lin_1;
  nvi_bcx_block_tx_pdm_lin_2_type                  bcx_block_tx_pdm_lin_2;
  nvi_bcx_block_tx_pdm_lin_3_type                  bcx_block_tx_pdm_lin_3;
  nvi_bcx_block_tx_pdm_0_type                      bcx_block_tx_pdm_0;
  nvi_bcx_block_tx_pdm_1_type                      bcx_block_tx_pdm_1;
  nvi_bcx_block_tx_pdm_2_type                      bcx_block_tx_pdm_2;
  nvi_bcx_block_tx_pdm_3_type                      bcx_block_tx_pdm_3;
  nvi_bcx_block_tx_lin_0_type                      bcx_block_tx_lin_0;
  nvi_bcx_block_tx_lin_1_type                      bcx_block_tx_lin_1;
  nvi_bcx_block_tx_lin_2_type                      bcx_block_tx_lin_2;
  nvi_bcx_block_tx_lin_3_type                      bcx_block_tx_lin_3;
  nvi_uint8_type                                   bcx_block_pa_r_map;
  nvi_tx_pwr_temp_freq_based_comp_type             bcx_block_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bcx_block_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bcx_block_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bcx_block_tx_pwr_comp3;
  nvi_lo_cal_type                                  c0_bcx_block_lo_cal;
  nvi_im2_cal_type                                 c0_bcx_block_im2_cal;
  nvi_bcx_block_exp_hdet_vs_agc_v2_type            bcx_block_exp_hdet_vs_agc_v2;
  nvi_uint16_type                                  bcx_block_hdet_off_v2;
  nvi_uint16_type                                  bcx_block_hdet_spn_v2;
  nvi_uint8_type                                   bcx_block_1_vco_coarse_tune_2;
  nvi_c1_bcx_block_1_vco_coarse_tune_table_type    c1_bcx_block_1_vco_coarse_tune_table;
  nvi_c0_bcx_block_1_rx_cal_chan_lru_type          c0_bcx_block_1_rx_cal_chan_lru;
  nvi_c1_bcx_block_1_rx_cal_chan_lru_type          c1_bcx_block_1_rx_cal_chan_lru;
  nvi_bcx_block_1_hdr_p1_rise_fall_off_type        bcx_block_1_hdr_p1_rise_fall_off;
  nvi_uint16_type                                  bcx_block_1_pa_dvs_voltage;
  nvi_bcx_block_1_vco_tune_2_type                  bcx_block_1_vco_tune_2;
  nvi_rf_rx_im2_cal                                c0_bcx_block_1_im2_lpm_1;
  nvi_rf_rx_im2_cal                                c0_bcx_block_1_im2_lpm_2;
  nvi_c0_bcx_block_1_intelliceiver_cal_type        c0_bcx_block_1_intelliceiver_cal;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bcx_block_1_lna_switchpoints_lpm_1;
  nvi_rf_rx_agc_lpm_switchpoints                   c0_bcx_block_1_lna_switchpoints_lpm_2;
  nvi_bcx_block_1_ant_quality_type                 bcx_block_1_ant_quality;
  nvi_c0_bcx_block_1_intelliceiver_det_thresh_type c0_bcx_block_1_intelliceiver_det_thresh;
  nvi_bcx_block_1_tx_pdm_lin_0_type                bcx_block_1_tx_pdm_lin_0;
  nvi_bcx_block_1_tx_pdm_lin_1_type                bcx_block_1_tx_pdm_lin_1;
  nvi_bcx_block_1_tx_pdm_lin_2_type                bcx_block_1_tx_pdm_lin_2;
  nvi_bcx_block_1_tx_pdm_lin_3_type                bcx_block_1_tx_pdm_lin_3;
  nvi_bcx_block_1_tx_pdm_0_type                    bcx_block_1_tx_pdm_0;
  nvi_bcx_block_1_tx_pdm_1_type                    bcx_block_1_tx_pdm_1;
  nvi_bcx_block_1_tx_pdm_2_type                    bcx_block_1_tx_pdm_2;
  nvi_bcx_block_1_tx_pdm_3_type                    bcx_block_1_tx_pdm_3;
  nvi_bcx_block_1_tx_lin_0_type                    bcx_block_1_tx_lin_0;
  nvi_bcx_block_1_tx_lin_1_type                    bcx_block_1_tx_lin_1;
  nvi_bcx_block_1_tx_lin_2_type                    bcx_block_1_tx_lin_2;
  nvi_bcx_block_1_tx_lin_3_type                    bcx_block_1_tx_lin_3;
  nvi_uint8_type                                   bcx_block_1_pa_r_map;
  nvi_tx_pwr_temp_freq_based_comp_type             bcx_block_1_tx_pwr_comp0;
  nvi_tx_pwr_temp_freq_based_comp_type             bcx_block_1_tx_pwr_comp1;
  nvi_tx_pwr_temp_freq_based_comp_type             bcx_block_1_tx_pwr_comp2;
  nvi_tx_pwr_temp_freq_based_comp_type             bcx_block_1_tx_pwr_comp3;
  nvi_lo_cal_type                                  c0_bcx_block_1_lo_cal;
  nvi_im2_cal_type                                 c0_bcx_block_1_im2_cal;
  nvi_bcx_block_1_exp_hdet_vs_agc_v2_type          bcx_block_1_exp_hdet_vs_agc_v2;
  nvi_uint16_type                                  bcx_block_1_hdet_off_v2;
  nvi_uint16_type                                  bcx_block_1_hdet_spn_v2;
  nvi_uint8_type                                   bcx_block_band_class;
  nvi_uint8_type                                   bcx_block_1_band_class;
  nvi_uint32_type                                  bcx_block_subclass_mask;
  nvi_uint32_type                                  bcx_block_1_subclass_mask;
  nvi_uint32_type                                  bc0_subclass_mask;
  nvi_uint32_type                                  bc1_subclass_mask;
  nvi_uint32_type                                  bc2_subclass_mask;
  nvi_uint32_type                                  bc3_subclass_mask;
  nvi_uint32_type                                  bc4_subclass_mask;
  nvi_uint32_type                                  bc5_subclass_mask;
  nvi_uint32_type                                  bc6_subclass_mask;
  nvi_uint32_type                                  bc7_subclass_mask;
  nvi_uint32_type                                  bc8_subclass_mask;
  nvi_uint32_type                                  bc9_subclass_mask;
  nvi_uint32_type                                  bc10_subclass_mask;
  nvi_uint32_type                                  bc11_subclass_mask;
  nvi_uint32_type                                  bc12_subclass_mask;
  nvi_uint32_type                                  bc13_subclass_mask;
  nvi_uint32_type                                  bc14_subclass_mask;
  nvi_uint32_type                                  bc15_subclass_mask;
  nvi_uint8_type                                   rfr_multi_chipset_1_bb_filter;
  nvi_uint8_type                                   c1_rfr_multi_chipset_1_bb_filter;
  nvi_uint8_type                                   rfr_multi_chipset_1_iq_line_resistor;
  nvi_intelliceiver_rc_tune_cal_type               bc0_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc1_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc2_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc3_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc4_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc5_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc6_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc7_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc8_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc9_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc10_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc11_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc12_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc13_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc14_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bc15_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bcx_block_intelliceiver_rc_tune_cal;
  nvi_intelliceiver_rc_tune_cal_type               bcx_block_1_intelliceiver_rc_tune_cal;
  nvi_int16_type                                   gsm_850_linear_envdc_cal_val;
  nvi_int16_type                                   gsm_900_linear_envdc_cal_val;
  nvi_int16_type                                   gsm_1800_linear_envdc_cal_val;
  nvi_int16_type                                   gsm_1900_linear_envdc_cal_val;
  nvi_mbp_rf_isdbt_cal_freq_type                   mbp_rf_isdbt_cal_freq;
  nvi_mbp_rf_isdbt_gs0_cal_type                    mbp_rf_isdbt_gs0_cal;
  nvi_mbp_rf_isdbt_gs1_cal_type                    mbp_rf_isdbt_gs1_cal;
  nvi_mbp_rf_isdbt_gs2_cal_type                    mbp_rf_isdbt_gs2_cal;
  nvi_mbp_rf_isdbt_gs3_cal_type                    mbp_rf_isdbt_gs3_cal;
  nvi_mbp_rf_isdbt_gs4_cal_type                    mbp_rf_isdbt_gs4_cal;
  nvi_mbp_rf_isdbt_gs5_cal_type                    mbp_rf_isdbt_gs5_cal;
  nvi_mbp_rf_isdbt_gs6_cal_type                    mbp_rf_isdbt_gs6_cal;
  nvi_mbp_rf_dvbh_gs6_cal_type                     mbp_rf_dvbh_gs6_cal;
  nvi_gsm_850_linear_pa_r0_temp_comp_type          gsm_850_linear_pa_r0_temp_comp;
  nvi_gsm_850_linear_pa_r1_temp_comp_type          gsm_850_linear_pa_r1_temp_comp;
  nvi_gsm_850_linear_pa_r2_temp_comp_type          gsm_850_linear_pa_r2_temp_comp;
  nvi_gsm_850_linear_pa_r3_temp_comp_type          gsm_850_linear_pa_r3_temp_comp;
  nvi_gsm_900_linear_pa_r0_temp_comp_type          gsm_900_linear_pa_r0_temp_comp;
  nvi_gsm_900_linear_pa_r1_temp_comp_type          gsm_900_linear_pa_r1_temp_comp;
  nvi_gsm_900_linear_pa_r2_temp_comp_type          gsm_900_linear_pa_r2_temp_comp;
  nvi_gsm_900_linear_pa_r3_temp_comp_type          gsm_900_linear_pa_r3_temp_comp;
  nvi_gsm_1800_linear_pa_r0_temp_comp_type         gsm_1800_linear_pa_r0_temp_comp;
  nvi_gsm_1800_linear_pa_r1_temp_comp_type         gsm_1800_linear_pa_r1_temp_comp;
  nvi_gsm_1800_linear_pa_r2_temp_comp_type         gsm_1800_linear_pa_r2_temp_comp;
  nvi_gsm_1800_linear_pa_r3_temp_comp_type         gsm_1800_linear_pa_r3_temp_comp;
  nvi_gsm_1900_linear_pa_r0_temp_comp_type         gsm_1900_linear_pa_r0_temp_comp;
  nvi_gsm_1900_linear_pa_r1_temp_comp_type         gsm_1900_linear_pa_r1_temp_comp;
  nvi_gsm_1900_linear_pa_r2_temp_comp_type         gsm_1900_linear_pa_r2_temp_comp;
  nvi_gsm_1900_linear_pa_r3_temp_comp_type         gsm_1900_linear_pa_r3_temp_comp;
  nvi_int16_type                                   gsm_850_linear_pa_r0_vbatt_lo_comp;
  nvi_int16_type                                   gsm_850_linear_pa_r0_vbatt_hi_comp;
  nvi_int16_type                                   gsm_850_linear_pa_r1_vbatt_lo_comp;
  nvi_int16_type                                   gsm_850_linear_pa_r1_vbatt_hi_comp;
  nvi_int16_type                                   gsm_850_linear_pa_r2_vbatt_lo_comp;
  nvi_int16_type                                   gsm_850_linear_pa_r2_vbatt_hi_comp;
  nvi_int16_type                                   gsm_850_linear_pa_r3_vbatt_lo_comp;
  nvi_int16_type                                   gsm_850_linear_pa_r3_vbatt_hi_comp;
  nvi_int16_type                                   gsm_900_linear_pa_r0_vbatt_lo_comp;
  nvi_int16_type                                   gsm_900_linear_pa_r0_vbatt_hi_comp;
  nvi_int16_type                                   gsm_900_linear_pa_r1_vbatt_lo_comp;
  nvi_int16_type                                   gsm_900_linear_pa_r1_vbatt_hi_comp;
  nvi_int16_type                                   gsm_900_linear_pa_r2_vbatt_lo_comp;
  nvi_int16_type                                   gsm_900_linear_pa_r2_vbatt_hi_comp;
  nvi_int16_type                                   gsm_900_linear_pa_r3_vbatt_lo_comp;
  nvi_int16_type                                   gsm_900_linear_pa_r3_vbatt_hi_comp;
  nvi_int16_type                                   gsm_1800_linear_pa_r0_vbatt_lo_comp;
  nvi_int16_type                                   gsm_1800_linear_pa_r0_vbatt_hi_comp;
  nvi_int16_type                                   gsm_1800_linear_pa_r1_vbatt_lo_comp;
  nvi_int16_type                                   gsm_1800_linear_pa_r1_vbatt_hi_comp;
  nvi_int16_type                                   gsm_1800_linear_pa_r2_vbatt_lo_comp;
  nvi_int16_type                                   gsm_1800_linear_pa_r2_vbatt_hi_comp;
  nvi_int16_type                                   gsm_1800_linear_pa_r3_vbatt_lo_comp;
  nvi_int16_type                                   gsm_1800_linear_pa_r3_vbatt_hi_comp;
  nvi_int16_type                                   gsm_1900_linear_pa_r0_vbatt_lo_comp;
  nvi_int16_type                                   gsm_1900_linear_pa_r0_vbatt_hi_comp;
  nvi_int16_type                                   gsm_1900_linear_pa_r1_vbatt_lo_comp;
  nvi_int16_type                                   gsm_1900_linear_pa_r1_vbatt_hi_comp;
  nvi_int16_type                                   gsm_1900_linear_pa_r2_vbatt_lo_comp;
  nvi_int16_type                                   gsm_1900_linear_pa_r2_vbatt_hi_comp;
  nvi_int16_type                                   gsm_1900_linear_pa_r3_vbatt_lo_comp;
  nvi_int16_type                                   gsm_1900_linear_pa_r3_vbatt_hi_comp;
  nvi_int16_type                                   wcdma_1800_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   wcdma_1800_rxf_mis_comp_b_coeff;
  nvi_int16_type                                   c1_wcdma_1800_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   c1_wcdma_1800_rxf_mis_comp_b_coeff;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  wcdma_1800_rxf_ici_q_coef14_15;
  nvi_uint8_type                                   wcdma_1800_rxf_ici_iq_trunc;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  c1_wcdma_1800_rxf_ici_q_coef14_15;
  nvi_uint8_type                                   c1_wcdma_1800_rxf_ici_iq_trunc;
  nvi_int16_type                                   wcdma_900_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   wcdma_900_rxf_mis_comp_b_coeff;
  nvi_int16_type                                   c1_wcdma_900_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   c1_wcdma_900_rxf_mis_comp_b_coeff;
  nvi_uint32_type                                  wcdma_900_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  wcdma_900_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  wcdma_900_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  wcdma_900_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  wcdma_900_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  wcdma_900_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  wcdma_900_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  wcdma_900_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  wcdma_900_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  wcdma_900_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  wcdma_900_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  wcdma_900_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  wcdma_900_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  wcdma_900_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  wcdma_900_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  wcdma_900_rxf_ici_q_coef14_15;
  nvi_uint8_type                                   wcdma_900_rxf_ici_iq_trunc;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  c1_wcdma_900_rxf_ici_q_coef14_15;
  nvi_uint8_type                                   c1_wcdma_900_rxf_ici_iq_trunc;
  nvi_uint16_type                                  gsm_850_linear_tx_gain_param;
  nvi_uint16_type                                  gsm_1800_linear_tx_gain_param;
  nvi_uint16_type                                  gsm_1900_linear_tx_gain_param;
  nvi_uint16_type                                  edge_850_linear_tx_gain_param;
  nvi_uint16_type                                  edge_1800_linear_tx_gain_param;
  nvi_uint16_type                                  edge_1900_linear_tx_gain_param;
  nvi_boolean_type                                 pdp_deactivate_before_detach_supported;
  nvi_wcdma_rel7_pa_mpr_backoff_type               wcdma_rel7_pa_mpr_backoff;
  nvi_uint16_type                                  wcdma_iq_gain;
  nvi_uint32_type                                  adc_vbatt_slope;
  nvi_uint32_type                                  adc_vbatt_offset;
  nvi_oem_item_1_type                              oem_item_1;
  nvi_oem_item_2_type                              oem_item_2;
  nvi_oem_item_3_type                              oem_item_3;
  nvi_oem_item_4_type                              oem_item_4;
  nvi_oem_item_5_type                              oem_item_5;
  nvi_oem_item_6_type                              oem_item_6;
  nvi_oem_item_7_type                              oem_item_7;
  nvi_oem_item_8_type                              oem_item_8;
  nvi_rc_process_errors_type                       rc_process_errors;
  nvi_bc0_pa_smps_pdm_level_type                   bc0_pa_smps_pdm_level;
  nvi_bc1_pa_smps_pdm_level_type                   bc1_pa_smps_pdm_level;
  nvi_bc3_pa_smps_pdm_level_type                   bc3_pa_smps_pdm_level;
  nvi_bc4_pa_smps_pdm_level_type                   bc4_pa_smps_pdm_level;
  nvi_bc5_pa_smps_pdm_level_type                   bc5_pa_smps_pdm_level;
  nvi_bc6_pa_smps_pdm_level_type                   bc6_pa_smps_pdm_level;
  nvi_bc10_pa_smps_pdm_level_type                  bc10_pa_smps_pdm_level;
  nvi_bc14_pa_smps_pdm_level_type                  bc14_pa_smps_pdm_level;
  nvi_bc15_pa_smps_pdm_level_type                  bc15_pa_smps_pdm_level;
  nvi_int16_type                                   wcdma_2100_lna_range_offset_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_offset_2_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_offset_3_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_offset_4_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_offset_5_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_offset_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_offset_2_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_offset_3_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_offset_4_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_offset_5_car1;
  nvi_int16_type                                   wcdma_2100_vga_gain_offset_car0;
  nvi_int16_type                                   wcdma_2100_vga_gain_offset_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_rise_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_rise_2_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_rise_3_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_rise_4_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_rise_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_rise_2_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_rise_3_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_rise_4_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_fall_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_fall_2_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_fall_4_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_fall_3_car0;
  nvi_int16_type                                   wcdma_2100_lna_range_fall_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_fall_2_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_fall_3_car1;
  nvi_int16_type                                   wcdma_2100_lna_range_fall_4_car1;
  nvi_int16_type                                   wcdma_1500_vga_gain_offset;
  nvi_wcdma_1500_vga_gain_offset_vs_freq_type      wcdma_1500_vga_gain_offset_vs_freq;
  nvi_wcdma_1500_vga_gain_offset_vs_temp_type      wcdma_1500_vga_gain_offset_vs_temp;
  nvi_int16_type                                   wcdma_1500_lna_range_rise_2;
  nvi_int16_type                                   wcdma_1500_lna_range_rise_3;
  nvi_int16_type                                   wcdma_1500_lna_range_fall_2;
  nvi_int16_type                                   wcdma_1500_lna_range_fall_3;
  nvi_int16_type                                   wcdma_1500_im_level_2;
  nvi_int16_type                                   wcdma_1500_im_level_3;
  nvi_int16_type                                   wcdma_1500_lna_range_offset_2;
  nvi_int16_type                                   wcdma_1500_lna_range_offset_3;
  nvi_wcdma_1500_lna_offset_vs_freq_2_type         wcdma_1500_lna_offset_vs_freq_2;
  nvi_wcdma_1500_lna_offset_vs_freq_3_type         wcdma_1500_lna_offset_vs_freq_3;
  nvi_uint8_type                                   wcdma_1500_im2_i_value;
  nvi_uint8_type                                   wcdma_1500_im2_q_value;
  nvi_uint8_type                                   wcdma_1500_im2_transconductor_value;
  nvi_int16_type                                   wcdma_1500_rx_agc_min_2;
  nvi_int16_type                                   wcdma_1500_rx_agc_min_3;
  nvi_int8_type                                    wcdma_1500_max_tx_power;
  nvi_int16_type                                   wcdma_1500_out_of_service_thresh;
  nvi_int16_type                                   wcdma_1500_lna_range_rise;
  nvi_int16_type                                   wcdma_1500_lna_range_fall;
  nvi_int16_type                                   wcdma_1500_im_level;
  nvi_uint8_type                                   wcdma_1500_nonbypass_timer;
  nvi_uint16_type                                  wcdma_1500_bypass_timer;
  nvi_int16_type                                   wcdma_1500_lna_range_offset;
  nvi_wcdma_1500_lna_offset_vs_freq_type           wcdma_1500_lna_offset_vs_freq;
  nvi_int16_type                                   wcdma_1500_rx_agc_min;
  nvi_int16_type                                   wcdma_1500_rx_agc_max;
  nvi_uint8_type                                   wcdma_1500_agc_phase_offset;
  nvi_wcdma_1500_tx_lin_master_0_type              wcdma_1500_tx_lin_master_0;
  nvi_wcdma_1500_tx_lin_master_1_type              wcdma_1500_tx_lin_master_1;
  nvi_wcdma_1500_tx_comp_vs_freq_0_type            wcdma_1500_tx_comp_vs_freq_0;
  nvi_wcdma_1500_tx_comp_vs_freq_1_type            wcdma_1500_tx_comp_vs_freq_1;
  nvi_wcdma_1500_tx_lin_vs_temp_0_type             wcdma_1500_tx_lin_vs_temp_0;
  nvi_wcdma_1500_tx_lin_vs_temp_1_type             wcdma_1500_tx_lin_vs_temp_1;
  nvi_wcdma_1500_tx_slp_vs_temp_0_type             wcdma_1500_tx_slp_vs_temp_0;
  nvi_wcdma_1500_tx_slp_vs_temp_1_type             wcdma_1500_tx_slp_vs_temp_1;
  nvi_uint16_type                                  wcdma_1500_r1_rise;
  nvi_uint16_type                                  wcdma_1500_r1_fall;
  nvi_wcdma_1500_tx_lim_vs_temp_type               wcdma_1500_tx_lim_vs_temp;
  nvi_wcdma_1500_tx_lim_vs_freq_type               wcdma_1500_tx_lim_vs_freq;
  nvi_uint8_type                                   wcdma_1500_adj_factor;
  nvi_wcdma_1500_exp_hdet_vs_agc_type              wcdma_1500_exp_hdet_vs_agc;
  nvi_uint8_type                                   wcdma_1500_hdet_off;
  nvi_uint8_type                                   wcdma_1500_hdet_spn;
  nvi_uint32_type                                  wcdma_1500_enc_btf;
  nvi_int16_type                                   wcdma_1500_pa_compensate_up;
  nvi_int16_type                                   wcdma_1500_pa_compensate_down;
  nvi_uint16_type                                  wcdma_1500_agc_pa_on_rise_delay;
  nvi_uint16_type                                  wcdma_1500_agc_pa_on_fall_delay;
  nvi_uint16_type                                  wcdma_1500_agc_tx_on_rise_delay;
  nvi_uint16_type                                  wcdma_1500_agc_tx_on_fall_delay;
  nvi_uint16_type                                  wcdma_1500_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_1500_prach_r1_rise_offset;
  nvi_int16_type                                   wcdma_1500_prach_r1_fall_offset;
  nvi_int16_type                                   wcdma_1500_rx_delay;
  nvi_wcdma_1500_tx_lin_master_2_type              wcdma_1500_tx_lin_master_2;
  nvi_wcdma_1500_tx_lin_master_3_type              wcdma_1500_tx_lin_master_3;
  nvi_wcdma_1500_tx_comp_vs_freq_2_type            wcdma_1500_tx_comp_vs_freq_2;
  nvi_wcdma_1500_tx_comp_vs_freq_3_type            wcdma_1500_tx_comp_vs_freq_3;
  nvi_wcdma_1500_tx_lin_vs_temp_2_type             wcdma_1500_tx_lin_vs_temp_2;
  nvi_wcdma_1500_tx_lin_vs_temp_3_type             wcdma_1500_tx_lin_vs_temp_3;
  nvi_wcdma_1500_tx_slp_vs_temp_2_type             wcdma_1500_tx_slp_vs_temp_2;
  nvi_wcdma_1500_tx_slp_vs_temp_3_type             wcdma_1500_tx_slp_vs_temp_3;
  nvi_uint16_type                                  wcdma_1500_r2_rise;
  nvi_uint16_type                                  wcdma_1500_r2_fall;
  nvi_uint16_type                                  wcdma_1500_r3_rise;
  nvi_uint16_type                                  wcdma_1500_r3_fall;
  nvi_int16_type                                   wcdma_1500_pa_compensate_up_r2;
  nvi_int16_type                                   wcdma_1500_pa_compensate_down_r2;
  nvi_int16_type                                   wcdma_1500_pa_compensate_up_r3;
  nvi_int16_type                                   wcdma_1500_pa_compensate_down_r3;
  nvi_uint16_type                                  wcdma_1500_tx_rot_angle_pa_state_00;
  nvi_uint16_type                                  wcdma_1500_tx_rot_angle_pa_state_01;
  nvi_uint16_type                                  wcdma_1500_tx_rot_angle_pa_state_10;
  nvi_uint16_type                                  wcdma_1500_tx_rot_angle_pa_state_11;
  nvi_int16_type                                   wcdma_1500_prach_r2_rise_offset;
  nvi_int16_type                                   wcdma_1500_prach_r2_fall_offset;
  nvi_int16_type                                   wcdma_1500_prach_r3_rise_offset;
  nvi_int16_type                                   wcdma_1500_prach_r3_fall_offset;
  nvi_wcdma_1500_pa_range_map_type                 wcdma_1500_pa_range_map;
  nvi_wcdma_1500_tx_cal_chan_type                  wcdma_1500_tx_cal_chan;
  nvi_wcdma_1500_rx_cal_chan_type                  wcdma_1500_rx_cal_chan;
  nvi_int16_type                                   wcdma_1500_pa_range_for_dvs;
  nvi_wcdma_1500_pa_compensate_up_with_dvs_type    wcdma_1500_pa_compensate_up_with_dvs;
  nvi_wcdma_1500_pa_compensate_dn_with_dvs_type    wcdma_1500_pa_compensate_dn_with_dvs;
  nvi_int16_type                                   wcdma_1500_dch_agc_update_tx_agc_time;
  nvi_int16_type                                   wcdma_1500_agc_tx_adj_pdm_delay;
  nvi_wcdma_1500_utran_tx_lim_vs_temp_offset_type  wcdma_1500_utran_tx_lim_vs_temp_offset;
  nvi_wcdma_1500_max_pwr_backoff_voltages_type     wcdma_1500_max_pwr_backoff_voltages;
  nvi_wcdma_1500_max_pwr_backoff_volt1_type        wcdma_1500_max_pwr_backoff_volt1;
  nvi_wcdma_1500_max_pwr_backoff_volt2_type        wcdma_1500_max_pwr_backoff_volt2;
  nvi_wcdma_1500_max_pwr_backoff_volt3_type        wcdma_1500_max_pwr_backoff_volt3;
  nvi_int16_type                                   wcdma_1500_pa_gain_up_time;
  nvi_int16_type                                   wcdma_1500_pa_gain_down_time;
  nvi_wcdma_1500_tx_pdm_lin_0_type                 wcdma_1500_tx_pdm_lin_0;
  nvi_wcdma_1500_tx_pdm_lin_1_type                 wcdma_1500_tx_pdm_lin_1;
  nvi_wcdma_1500_tx_pdm_lin_2_type                 wcdma_1500_tx_pdm_lin_2;
  nvi_wcdma_1500_tx_pdm_lin_3_type                 wcdma_1500_tx_pdm_lin_3;
  nvi_wcdma_1500_iaccum_type                       wcdma_1500_iaccum;
  nvi_wcdma_1500_qaccum_type                       wcdma_1500_qaccum;
  nvi_int16_type                                   wcdma_1500_im_level_4;
  nvi_wcdma_1500_lna_offset_vs_freq_4_type         wcdma_1500_lna_offset_vs_freq_4;
  nvi_int16_type                                   wcdma_1500_lna_range_fall_4;
  nvi_int16_type                                   wcdma_1500_lna_range_offset_4;
  nvi_int16_type                                   wcdma_1500_lna_range_rise_4;
  nvi_int8_type                                    wcdma_1500_c0_c1_delay;
  nvi_wcdma_1500_rel6_tx_beta_scaling_comp_type    wcdma_1500_rel6_tx_beta_scaling_comp;
  nvi_wcdma_1500_rel6_tx_agc_offset_type           wcdma_1500_rel6_tx_agc_offset;
  nvi_wcdma_1500_rel6_tx_mpr_backoff_type          wcdma_1500_rel6_tx_mpr_backoff;
  nvi_wcdma_1500_tx_comp_vs_freq_0_secondary_type  wcdma_1500_tx_comp_vs_freq_0_secondary;
  nvi_wcdma_1500_tx_comp_vs_freq_1_secondary_type  wcdma_1500_tx_comp_vs_freq_1_secondary;
  nvi_wcdma_1500_tx_comp_vs_freq_2_secondary_type  wcdma_1500_tx_comp_vs_freq_2_secondary;
  nvi_wcdma_1500_tx_comp_vs_freq_3_secondary_type  wcdma_1500_tx_comp_vs_freq_3_secondary;
  nvi_wcdma_1500_tx_comp_vs_freq_sec_pdm_list_type wcdma_1500_tx_comp_vs_freq_sec_pdm_list;
  nvi_wcdma_1500_tx_lin_master_0_enh_type          wcdma_1500_tx_lin_master_0_enh;
  nvi_wcdma_1500_tx_pdm_lin_0_enh_type             wcdma_1500_tx_pdm_lin_0_enh;
  nvi_wcdma_1500_lna_phase_ctl_type                wcdma_1500_lna_phase_ctl;
  nvi_int16_type                                   wcdma_1500_timer_hysterisis;
  nvi_int16_type                                   wcdma_1500_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   wcdma_1500_rxf_mis_comp_b_coeff;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  wcdma_1500_rxf_ici_q_coef14_15;
  nvi_uint8_type                                   wcdma_1500_rxf_ici_iq_trunc;
  nvi_int16_type                                   wcdma_1500_hs_r1_rise;
  nvi_int16_type                                   wcdma_1500_hs_r1_fall;
  nvi_int16_type                                   wcdma_1500_hs_r2_rise;
  nvi_int16_type                                   wcdma_1500_hs_r2_fall;
  nvi_int16_type                                   wcdma_1500_hs_r3_rise;
  nvi_int16_type                                   wcdma_1500_hs_r3_fall;
  nvi_int16_type                                   wcdma_1500_hs_lna_range_fall_4;
  nvi_int16_type                                   wcdma_1500_hs_lna_range_fall_3;
  nvi_int16_type                                   wcdma_1500_hs_lna_range_fall_2;
  nvi_int16_type                                   wcdma_1500_hs_lna_range_fall;
  nvi_int16_type                                   wcdma_1500_hs_lna_range_rise_4;
  nvi_int16_type                                   wcdma_1500_hs_lna_range_rise_3;
  nvi_int16_type                                   wcdma_1500_hs_lna_range_rise_2;
  nvi_int16_type                                   wcdma_1500_hs_lna_range_rise;
  nvi_int16_type                                   wcdma_1500_hs_im_level_2;
  nvi_int16_type                                   wcdma_1500_hs_im_level;
  nvi_int16_type                                   wcdma_1500_hs_im_level_3;
  nvi_int16_type                                   wcdma_1500_hs_im_level_4;
  nvi_wcdma_1500_hs_switchpoints_shift_type        wcdma_1500_hs_switchpoints_shift;
  nvi_wcdma_1500_drx_mode_sel_type                 wcdma_1500_drx_mode_sel;
  nvi_int16_type                                   c1_wcdma_1500_vga_gain_offset;
  nvi_c1_wcdma_1500_vga_gain_offset_vs_freq_type   c1_wcdma_1500_vga_gain_offset_vs_freq;
  nvi_c1_wcdma_1500_vga_gain_offset_vs_temp_type   c1_wcdma_1500_vga_gain_offset_vs_temp;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_rise;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_rise_2;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_rise_3;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_rise_4;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_fall;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_fall_2;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_fall_3;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_fall_4;
  nvi_int16_type                                   c1_wcdma_1500_im_level;
  nvi_int16_type                                   c1_wcdma_1500_im_level_2;
  nvi_int16_type                                   c1_wcdma_1500_im_level_3;
  nvi_int16_type                                   c1_wcdma_1500_im_level_4;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_offset_2;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_offset_3;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_offset_4;
  nvi_c1_wcdma_1500_lna_offset_vs_freq_2_type      c1_wcdma_1500_lna_offset_vs_freq_2;
  nvi_c1_wcdma_1500_lna_offset_vs_freq_3_type      c1_wcdma_1500_lna_offset_vs_freq_3;
  nvi_c1_wcdma_1500_lna_offset_vs_freq_4_type      c1_wcdma_1500_lna_offset_vs_freq_4;
  nvi_uint8_type                                   c1_wcdma_1500_im2_i_value;
  nvi_uint8_type                                   c1_wcdma_1500_im2_q_value;
  nvi_uint8_type                                   c1_wcdma_1500_im2_transconductor_value;
  nvi_uint8_type                                   c1_wcdma_1500_nonbypass_timer;
  nvi_uint16_type                                  c1_wcdma_1500_bypass_timer;
  nvi_int16_type                                   c1_wcdma_1500_lna_range_offset;
  nvi_c1_wcdma_1500_lna_offset_vs_freq_type        c1_wcdma_1500_lna_offset_vs_freq;
  nvi_c1_wcdma_1500_rx_cal_chan_type               c1_wcdma_1500_rx_cal_chan;
  nvi_c1_rf_antsel_umts_1500_type                  c1_rf_antsel_umts_1500;
  nvi_c1_wcdma_1500_lna_phase_ctl_type             c1_wcdma_1500_lna_phase_ctl;
  nvi_int16_type                                   c1_wcdma_1500_rxf_mis_comp_a_coeff;
  nvi_int16_type                                   c1_wcdma_1500_rxf_mis_comp_b_coeff;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_i_coef0_1;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_i_coef2_3;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_i_coef4_5;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_i_coef6_7;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_i_coef8_9;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_i_coef10_11;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_i_coef12_13;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_i_coef14_15;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_q_coef0_1;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_q_coef2_3;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_q_coef4_5;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_q_coef6_7;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_q_coef8_9;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_q_coef10_11;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_q_coef12_13;
  nvi_uint32_type                                  c1_wcdma_1500_rxf_ici_q_coef14_15;
  nvi_uint8_type                                   c1_wcdma_1500_rxf_ici_iq_trunc;
  nvi_wcdma_1500_pa_comp_up_vs_freq_type           wcdma_1500_pa_comp_up_vs_freq;
  nvi_wcdma_1500_pa_comp_down_vs_freq_type         wcdma_1500_pa_comp_down_vs_freq;
  nvi_wcdma_1500_pa_comp_up_r2_vs_freq_type        wcdma_1500_pa_comp_up_r2_vs_freq;
  nvi_wcdma_1500_pa_comp_down_r2_vs_freq_type      wcdma_1500_pa_comp_down_r2_vs_freq;
  nvi_wcdma_1500_pa_comp_up_r3_vs_freq_type        wcdma_1500_pa_comp_up_r3_vs_freq;
  nvi_wcdma_1500_pa_comp_down_r3_vs_freq_type      wcdma_1500_pa_comp_down_r3_vs_freq;
  nvi_wcdma_1500_exp_hdet_vs_agc_v2_type           wcdma_1500_exp_hdet_vs_agc_v2;
  nvi_uint16_type                                  wcdma_1500_hdet_off_v2;
  nvi_uint16_type                                  wcdma_1500_hdet_spn_v2;
  nvi_wcdma_2100_tx_lin_master_3_enh_type          wcdma_2100_tx_lin_master_3_enh;
  nvi_wcdma_800_tx_lin_master_3_enh_type           wcdma_800_tx_lin_master_3_enh;
  nvi_wcdma_900_tx_lin_master_3_enh_type           wcdma_900_tx_lin_master_3_enh;
  nvi_wcdma_bc4_tx_lin_master_3_enh_type           wcdma_bc4_tx_lin_master_3_enh;
  nvi_wcdma_1800_tx_lin_master_3_enh_type          wcdma_1800_tx_lin_master_3_enh;
  nvi_wcdma_1900_tx_lin_master_3_enh_type          wcdma_1900_tx_lin_master_3_enh;
  nvi_wcdma_1500_tx_lin_master_3_enh_type          wcdma_1500_tx_lin_master_3_enh;
  nvi_wcdma_2100_tx_pdm_lin_3_enh_type             wcdma_2100_tx_pdm_lin_3_enh;
  nvi_wcdma_800_tx_pdm_lin_3_enh_type              wcdma_800_tx_pdm_lin_3_enh;
  nvi_wcdma_900_tx_pdm_lin_3_enh_type              wcdma_900_tx_pdm_lin_3_enh;
  nvi_wcdma_bc4_tx_pdm_lin_3_enh_type              wcdma_bc4_tx_pdm_lin_3_enh;
  nvi_wcdma_1800_tx_pdm_lin_3_enh_type             wcdma_1800_tx_pdm_lin_3_enh;
  nvi_wcdma_1900_tx_pdm_lin_3_enh_type             wcdma_1900_tx_pdm_lin_3_enh;
  nvi_wcdma_1500_tx_pdm_lin_3_enh_type             wcdma_1500_tx_pdm_lin_3_enh;
  nvi_wcdma_2100_rxf_ici_cal_data_car0_type        wcdma_2100_rxf_ici_cal_data_car0;
  nvi_wcdma_2100_rxf_ici_cal_data_car1_type        wcdma_2100_rxf_ici_cal_data_car1;
  nvi_c1_wcdma_2100_rxf_ici_cal_data_car0_type     c1_wcdma_2100_rxf_ici_cal_data_car0;
  nvi_c1_wcdma_2100_rxf_ici_cal_data_car1_type     c1_wcdma_2100_rxf_ici_cal_data_car1;
  nvi_wcdma_800_rxf_ici_cal_data_car0_type         wcdma_800_rxf_ici_cal_data_car0;
  nvi_wcdma_800_rxf_ici_cal_data_car1_type         wcdma_800_rxf_ici_cal_data_car1;
  nvi_c1_wcdma_800_rxf_ici_cal_data_car0_type      c1_wcdma_800_rxf_ici_cal_data_car0;
  nvi_c1_wcdma_800_rxf_ici_cal_data_car1_type      c1_wcdma_800_rxf_ici_cal_data_car1;
  nvi_uint8_type                                   hdet_autocal_offset;
  nvi_int16_type                                   wcdma_dc1_lna_range_offset_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_offset_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_offset_2_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_offset_2_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_offset_3_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_offset_3_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_offset_4_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_offset_4_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_offset_5_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_offset_5_car1;
  nvi_int16_type                                   wcdma_dc1_vga_gain_offset_car1;
  nvi_int16_type                                   wcdma_dc2_vga_gain_offset_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_rise_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_rise_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_rise_2_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_rise_2_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_rise_3_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_rise_3_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_rise_4_car1;
  nvi_uint8_type                                   wcdma_dc2_lna_range_rise_4_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_rise_5_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_rise_5_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_fall_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_fall_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_fall_2_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_fall_2_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_fall_3_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_fall_3_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_fall_4_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_fall_4_car1;
  nvi_int16_type                                   wcdma_dc1_lna_range_fall_5_car1;
  nvi_int16_type                                   wcdma_dc2_lna_range_fall_5_car1;
  nvi_wcdma_dc1_rxf_ici_cal_data_car0_type         wcdma_dc1_rxf_ici_cal_data_car0;
  nvi_wcdma_dc2_rxf_ici_cal_data_car0_type         wcdma_dc2_rxf_ici_cal_data_car0;
  nvi_wcdma_dc1_rxf_ici_cal_data_car1_type         wcdma_dc1_rxf_ici_cal_data_car1;
  nvi_wcdma_dc2_rxf_ici_cal_data_car1_type         wcdma_dc2_rxf_ici_cal_data_car1;
  nvi_c1_wcdma_dc1_rxf_ici_cal_data_car0_type      c1_wcdma_dc1_rxf_ici_cal_data_car0;
  nvi_c1_wcdma_dc2_rxf_ici_cal_data_car0_type      c1_wcdma_dc2_rxf_ici_cal_data_car0;
  nvi_c1_wcdma_dc1_rxf_ici_cal_data_car1_type      c1_wcdma_dc1_rxf_ici_cal_data_car1;
  nvi_c1_wcdma_dc2_rxf_ici_cal_data_car1_type      c1_wcdma_dc2_rxf_ici_cal_data_car1;
  nvi_int16_type                                   c1_wcdma_dc1_lna_range_offset_car1;
  nvi_int16_type                                   c1_wcdma_dc2_lna_range_offset_car1;
  nvi_int16_type                                   c1_wcdma_dc1_lna_range_offset_2_car1;
  nvi_int16_type                                   c1_wcdma_dc2_lna_range_offset_2_car1;
  nvi_int16_type                                   c1_wcdma_dc1_lna_range_offset_3_car1;
  nvi_int16_type                                   c1_wcdma_dc2_lna_range_offset_3_car1;
  nvi_int16_type                                   c1_wcdma_dc1_lna_range_offset_4_car1;
  nvi_int16_type                                   c1_wcdma_dc2_lna_range_offset_4_car1;
  nvi_int16_type                                   c1_wcdma_dc1_lna_range_offset_5_car1;
  nvi_int16_type                                   c1_wcdma_dc2_lna_range_offset_5_car1;
  nvi_int16_type                                   c1_wcdma_dc1_vga_gain_offset_car1;
  nvi_int16_type                                   c1_wcdma_dc2_vga_gain_offset_car1;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_offset_car1;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_offset_2_car1;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_offset_3_car1;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_offset_4_car1;
  nvi_int16_type                                   c1_wcdma_2100_lna_range_offset_5_car1;
  nvi_int16_type                                   c1_wcdma_2100_vga_gain_offset_car1;
  nvi_therm_bins_2_type                            therm_bins_2;
} nvim_factory_contents_type;

/* File nvm_display */
typedef PACKED struct PACKED_POST{
  nvi_run_time_type                                life_timer_g;
  nvi_run_time_type                                call_timer_g;
  nvi_boolean_type                                 vrhfk_enabled;
  nvi_boolean_type                                 vrhfk_voice_answer;
  nvi_call_time_type                               air_timer[2];
  nvi_call_time_type                               roam_timer[2];
  nvi_uint8_type                                   dtmf;
  nvi_boolean_type                                 sms_utc;
  nvi_boolean_type                                 sms_auto_delete;
  nvi_byte_type                                    sms_reminder_tone;
  nvi_word_type                                    sms_bc_service_table_size;
  nvi_sms_bc_service_table_type                    sms_bc_service_table[128];
  nvi_byte_type                                    sms_bc_config;
  nvi_byte_type                                    sms_bc_user_pref;
  nvi_sms_vm_number_type                           sms_vm_number;
  nvi_sms_gw_parms_type                            sms_gw_parms;
  nvi_sms_routing_type                             sms_cfg_routing;
  nvi_sms_cd_parms_type                            sms_cd_parms[20];
  nvi_sms_bc_service_table_options_type            sms_bc_service_table_options[128];
  nvi_byte_type                                    sms_gw_bearer_pref;
  nvi_sms_default_template_type                    sms_gw_default_template;
  nvi_sms_default_template_type                    sms_cd_default_template;
  nvi_dial_type                                    dial[110];
  nvi_stdial_type                                  stack[NV_MAX_STACK_DIALS];
  nvi_stack_idx_type                               stack_idx;
  nvi_byte_type                                    ear_level;
  nvi_byte_type                                    speaker_level;
  nvi_byte_type                                    ringer_level;
  nvi_byte_type                                    beep_level;
  nvi_boolean_type                                 call_beep;
  nvi_boolean_type                                 cont_key_dtmf;
  nvi_boolean_type                                 cont_str_dtmf;
  nvi_boolean_type                                 svc_area_alert;
  nvi_boolean_type                                 call_fade_alert;
  nvi_name_type                                    banner;
  nvi_byte_type                                    auto_power;
  nvi_auto_answer_type                             auto_answer;
  nvi_auto_redial_type                             auto_redial;
  nvi_boolean_type                                 auto_hyphen;
  nvi_byte_type                                    back_light;
  nvi_boolean_type                                 auto_mute;
  nvi_boolean_type                                 horn_alert;
  nvi_byte_type                                    init_mute;
  nvi_boolean_type                                 onetouch_dial;
  nvi_byte_type                                    alerts_lvl;
  nvi_byte_type                                    alerts_lvl_shadow;
  nvi_byte_type                                    ringer_lvl_shadow;
  nvi_byte_type                                    beep_lvl_shadow;
  nvi_byte_type                                    ear_lvl_shadow;
  nvi_boolean_type                                 time_show;
  nvi_call_cnt_type                                air_cnt[2];
  nvi_call_cnt_type                                roam_cnt[2];
  nvi_dword_type                                   life_cnt;
  nvi_byte_type                                    voice_priv;
  nvi_dword_type                                   pwr_dwn_cnt;
  nvi_dial_type                                    redial;
  nvi_boolean_type                                 timed_pref_mode;
  nvi_byte_type                                    ringer_type;
  nvi_boolean_type                                 any_key_answer;
  nvi_byte_type                                    back_light_hfk;
  nvi_enum_type                                    key_sound;
  nvi_enum_type                                    sorting_method;
  nvi_enum_type                                    language_selection;
  nvi_enum_type                                    menu_format;
  nvi_byte_type                                    ringer_spkr_lvl;
  nvi_byte_type                                    beep_spkr_lvl;
  nvi_byte_type                                    vibrator;
  nvi_boolean_type                                 flip_answers;
  nvi_byte_type                                    voice_priv_alert;
  nvi_dtaco_control_type                           dtaco_control;
  nvi_byte_type                                    dtaco_interdigit_timeout;
  nvi_boolean_type                                 full_system_pref;
  nvi_byte_type                                    roam_ringer;
  nvi_boolean_type                                 srda_enabled;
  nvi_boolean_type                                 auto_volume_enabled;
  nvi_roam_msg_type                                roam_msg[6];
  nvi_int2_type                                    btf_adjust;
  nvi_boolean_type                                 full_pref_mode;
  nvi_enum_type                                    time_fmt_selection;
  nvi_byte_type                                    tty;
  nvi_byte_type                                    mm_sdac_lvl;
  nvi_byte_type                                    beep_sdac_lvl;
  nvi_byte_type                                    sdac_lvl;
  nvi_byte_type                                    mm_lvl;
  nvi_byte_type                                    mm_lvl_shadow;
  nvi_byte_type                                    mm_speaker_lvl;
  nvi_byte_type                                    mm_play_mode;
  nvi_byte_type                                    mm_repeat_mode;
  nvi_boolean_type                                 sp_ecc_enabled;
  nvi_ecc_list_type                                ecc_list;
  nvi_uint8_type                                   lcd_id;
  nvi_int32_type                                   auto_power_off;
  nvi_boolean_type                                 fast_search;
  nvi_boolean_type                                 manual_plmn_sel;
  nvi_boolean_type                                 manual_plmn_selection;
  nvi_uint8_type                                   ccbs_sel;
  nvi_uint8_type                                   back_light_intensity;
  nvi_uint32_type                                  display_duration;
  nvi_boolean_type                                 auto_time_enable;
  nvi_boolean_type                                 game_mode_persist;
  nvi_boolean_type                                 game_mode;
  nvi_uint32_type                                  rodem_off_display;
} nvim_display_contents_type;

/* File nvm_gps */
typedef PACKED struct PACKED_POST{
  nvi_byte_type                                    gps1_gps_rf_loss;
  nvi_dword_type                                   gps1_lock;
  nvi_int16_type                                   gps1_lo_cal;
  nvi_int16_type                                   gps1_ant_off_db;
  nvi_int16_type                                   gps1_pcs_rf_delay;
  nvi_int16_type                                   gps1_gps_rf_delay;
  nvi_int16_type                                   gps1_cdma_rf_delay;
  nvi_byte_type                                    gps_dopp_sdev;
  nvi_byte_type                                    gps_rf_config;
  nvi_appx5_pref_type                              appx5_pref;
  nvi_uint8_type                                   gps1_vx_lcs_agent;
  nvi_uint8_type                                   gps1_vx_app_trusted_settings;
  nvi_uint16_type                                  gps1_vx_ni_teleservice_id;
  nvi_boolean_type                                 gps1_vx_lcs_agent_prev6_only;
  nvi_uint32_type                                  gps1_vx_mo_max_duration;
  nvi_uint8_type                                   gps1_oos_operation_pref;
  nvi_uint8_type                                   gps1_vx_gps_during_voice_call;
  nvi_uint8_type                                   gps1_min_num_svs;
  nvi_uint8_type                                   gps1_position_report;
  nvi_uint8_type                                   gps1_msb_back_off_factor;
  nvi_uint32_type                                  gps1_msb_back_off_min;
  nvi_uint32_type                                  gps1_msb_back_off_max;
  nvi_uint32_type                                  gps1_msb_back_off_reset;
  nvi_boolean_type                                 gps1_msb_throttle_enable;
  nvi_uint8_type                                   gps1_num_searcher_tasks;
  nvi_uint8_type                                   gps1_cross_corr_threshold_dbhz;
  nvi_uint8_type                                   gps1_cme_t_track_threshold;
  nvi_boolean_type                                 gps1_vx_lcsagent_v2_handoff_enable;
  nvi_uint16_type                                  gps1_vx_lcsagent_mo_backoff_duration;
  nvi_uint16_type                                  gps1_seedpos_option;
  nvi_uint8_type                                   gps1_dynamic_mode;
  nvi_uint8_type                                   gps1_nmea_output;
  nvi_uint16_type                                  gps1_cme_max_throttle_duration;
  nvi_gpsone_password_type                         gpsone_password;
  nvi_uint8_type                                   gps1_sec_update_rate;
  nvi_boolean_type                                 gps1_xtra_enabled;
  nvi_uint16_type                                  gps1_xtra_download_interval;
  nvi_uint8_type                                   gps1_xtra_num_download_attempts;
  nvi_uint8_type                                   gps1_xtra_time_between_attempts;
  nvi_boolean_type                                 gps1_xtra_auto_download_enabled;
  nvi_gps1_xtra_primary_server_url_type            gps1_xtra_primary_server_url;
  nvi_gps1_xtra_secondary_server_url_type          gps1_xtra_secondary_server_url;
  nvi_gps1_xtra_tertiary_server_url_type           gps1_xtra_tertiary_server_url;
  nvi_uint8_type                                   gps1_xtra_time_info_enabled;
  nvi_uint16_type                                  gps1_xtra_time_info_unc_thresh;
  nvi_uint16_type                                  gps1_xtra_time_info_delay_thresh;
  nvi_gps1_xtra_primary_sntp_server_url_type       gps1_xtra_primary_sntp_server_url;
  nvi_gps1_xtra_secondary_sntp_server_url_type     gps1_xtra_secondary_sntp_server_url;
  nvi_gps1_xtra_tertiary_sntp_server_url_type      gps1_xtra_tertiary_sntp_server_url;
  nvi_int16_type                                   gps1_gps_rfic_im2cal_im2dac_i_channel;
  nvi_int16_type                                   gps1_gps_rfic_im2cal_im2dac_q_channel;
  nvi_uint16_type                                  gps1_er_curve_fit_interval;
  nvi_uint32_type                                  gps_default_operating_mode;
  nvi_uint32_type                                  gps_default_tbf;
} nvim_gps_contents_type;

/* File nvm_cdma */
typedef PACKED struct PACKED_POST{
  nvi_byte_type                                    lo_bias_update_cnt;
  nvi_uint16_type                                  avcd_call_duration;
  nvi_uint16_type                                  avcd_time_between_calls;
  nvi_uint16_type                                  avcd_number_of_calls;
  nvi_uint16_type                                  avcd_so;
  nvi_pref_serv_type                               cdma_pref_serv[2];
  nvi_sid_lock_type                                cdma_sid_lock[2];
  nvi_sid_acq_type                                 cdma_sid_acq[2];
  nvi_cdmach_type                                  pcdmach[2];
  nvi_cdmach_type                                  scdmach[2];
  nvi_mob_term_type                                mob_term_home[2];
  nvi_mob_term_type                                mob_term_for_sid[2];
  nvi_mob_term_type                                mob_term_for_nid[2];
  nvi_zone_list_type                               zone_list;
  nvi_sid_nid_list_type                            sid_nid_list;
  nvi_dist_reg_type                                dist_reg;
  nvi_cdmach_type                                  last_cdmach[2];
  nvi_call_time_type                               call_timer[2];
  nvi_call_time_type                               life_timer[2];
  nvi_imsi_mcc_type                                imsi_mcc[2];
  nvi_imsi_11_12_type                              imsi_11_12[2];
  nvi_dir_number_type                              dir_number[2];
  nvi_imsi_addr_num_type                           imsi_addr_num[2];
  nvi_tmsi_zone_length_type                        assigning_tmsi_zone_length[2];
  nvi_tmsi_zone_type                               assigning_tmsi_zone[2];
  nvi_tmsi_code_type                               tmsi_code[2];
  nvi_tmsi_exp_time_type                           tmsi_exp_timer[2];
  nvi_mob_dir_data_type                            mob_dir_number[2];
  nvi_sid_nid_lock_type                            sid_nid_lock[2];
  nvi_home_sid_nid_type                            home_sid_nid[2];
  nvi_min1_type                                    imsi_t_s1[2];
  nvi_min2_type                                    imsi_t_s2[2];
  nvi_imsi_mcc_type                                imsi_t_mcc[2];
  nvi_imsi_11_12_type                              imsi_t_11_12[2];
  nvi_imsi_addr_num_type                           imsi_t_addr_num[2];
  nvi_pn_id_type                                   pn_id;
  nvi_qword_type                                   cdma_powerup_reg_performed;
  nvi_uint8_type                                   jcdma_m511_mode;
  nvi_uint8_type                                   jcdma_m512_mode;
  nvi_uint8_type                                   jcdma_m513_mode;
  nvi_cdmach_type                                  jtacs_pcdmach[2];
  nvi_cdmach_type                                  jtacs_scdmach[2];
  nvi_mru2_table_type                              mru2_table[2];
  nvi_band_pref_type                               band_pref[2];
  nvi_roam_pref_type                               roam_pref[2];
  nvi_min1_type                                    min1[2];
  nvi_min2_type                                    min2[2];
  nvi_sid_nid_type                                 sid_nid[2];
  nvi_enum_type                                    pref_for_rc;
  nvi_word_type                                    cdma_rx_diversity_ctrl;
  nvi_acq_db_type                                  acq_db;
  nvi_acq_list1_type                               acq_list_1;
  nvi_acq_list1_type                               acq_list_2;
  nvi_acq_list2_type                               acq_list_3;
  nvi_acq_list2_type                               acq_list_4;
  nvi_boolean_type                                 rrc_integrity_enabled;
  nvi_boolean_type                                 rrc_ciphering_enabled;
  nvi_boolean_type                                 rrc_fake_security_enabled;
  nvi_uint64_type                                  rf_bc_config;
  nvi_byte_type                                    rf_hw_config;
  nvi_prl_pref_type                                prl_pref[2];
  nvi_wlan_tech_pref_type                          wlan_tech_pref[2];
  nvi_wlan_scan_pref_type                          wlan_scan_pref[2];
  nvi_cdma_rx_chain_sel_thresh_type                cdma_rx_chain_sel_thresh;
  nvi_uint64_type                                  srch_dbg_mask;
  nvi_ddtm_settings_s_type                         ddtm_settings;
  nvi_boolean_type                                 cdma_so68_enabled;
  nvi_boolean_type                                 cdma_so70_enabled;
  nvi_uint8_type                                   npt_count;
  nvi_uint64_type                                  rf_bc_config_div;
  nvi_uint32_type                                  cdma_rx_div_bc_enable_mask;
  nvi_uint16_type                                  home_mcc;
  nvi_usr_sid_to_mcc_assoc_type                    usr_sid_to_mcc_assoc_tbl;
  nvi_uint8_type                                   hs_based_plus_dial_setting;
  nvi_csim_static_1x_app                           csim_static_1x_app;
  nvi_uint32_type                                  hard_fail_thr_time;
  nvi_ddtm_allow_so_list_s_type                    ddtm_allow_so_pages;
  nvi_boolean_type                                 cdma_so73_enabled;
} nvim_cdma_contents_type;

/* File nvm_amps */
typedef PACKED struct PACKED_POST{
  nvi_pref_serv_type                               analog_pref_serv[2];
  nvi_sid_lock_type                                analog_sid_lock[2];
  nvi_sid_acq_type                                 analog_sid_acq[2];
  nvi_firstchp_type                                analog_firstchp[2];
  nvi_sid_type                                     analog_home_sid[2];
  nvi_analog_reg_type                              analog_reg[2];
  nvi_dword_type                                   nxtreg;
  nvi_word_type                                    lstsid;
  nvi_word_type                                    locaid;
  nvi_boolean_type                                 pureg;
} nvim_amps_contents_type;

/* File nvm_feature */
typedef PACKED struct PACKED_POST{
  nvi_enum_type                                    ps_data_orig_pref;
  nvi_enum_type                                    uim_first_inst_class;
  nvi_err_fatal_options_type                       err_fatal_options;
  nvi_enum_type                                    uim_pref_protocol;
  nvi_df_type                                      df;
  nvi_boolean_type                                 gprs_anite_gcf;
  nvi_trk_lo_adj_vs_temp_type                      trk_lo_adj_vs_temp;
  nvi_rot_freq_vs_temp_type                        rot_freq_vs_temp;
  nvi_boolean_type                                 uim_use_cave_for_an_auth;
  nvi_byte_type                                    gps1_call_related;
  nvi_uint8_type                                   ccm_version_info;
  nvi_uint32_type                                  turnoff_counter;
  nvi_boolean_type                                 powerdown_status;
  nvi_uint8_type                                   phone_power_on_status;
  nvi_uint32_type                                  first_power_on_time;
  nvi_sw_version_info_type                         sw_version_info;
  nvi_boolean_type                                 ens_enabled;
  nvi_uint8_type                                   wcdma_rrc_version;
  nvi_uint8_type                                   wcdma_rx_diversity_ctrl;
  nvi_uint8_type                                   wcdma_equalizer_ctrl;
  nvi_uint8_type                                   wcdma_hsupa_category;
  nvi_uint32_type                                  wcdma_optional_feature_list;
  nvi_boolean_type                                 cpu_based_flow_control;
  nvi_enum_type                                    scudif_callsetup_pref;
  nvi_boolean_type                                 ruim_no_support;
  nvi_boolean_type                                 uim_select_default_usim_app;
  nvi_boolean_type                                 wcdma_hsupa_cm_ctrl;
  nvi_uint32_type                                  wcdma_cltd_fbi_ber_thresh;
  nvi_boolean_type                                 toolkit_env_retry_flag;
  nvi_boolean_type                                 toolkit_cs_ps_parallel;
  nvi_uint8_type                                   wcdma_mimo_ctrl;
  nvi_boolean_type                                 hs_usb_host_mode_enabled;
  nvi_uint8_type                                   wcdma_qice_ctrl;
  nvi_uint8_type                                   wcdma_qice_lmmse_oride;
  nvi_uint32_type                                  wcdma_qice_sf16_oride;
  nvi_uint32_type                                  wcdma_qice_sf16_nonlinear_oride;
  nvi_uint8_type                                   board_capabilities;
  nvi_boolean_type                                 wcdma_cs_voice_over_hspa_enabled;
} nvim_feature_contents_type;

/* File nvm_obsolete */
typedef PACKED struct PACKED_POST{
  nvi_enum_type                                    ds_default_baud;
  nvi_enum_type                                    diag_default_baud;
  nvi_hdr_srch_params_type                         hdr_srch_params;
  nvi_uint32_type                                  hdrsmp_keep_alive_start;
  nvi_uint32_type                                  hdrsmp_keep_alive_sent;
  nvi_uint32_type                                  hdrscp_bcmcs_enable;
} nvim_obsolete_contents_type;

/* File nvm_hdr */
typedef PACKED struct PACKED_POST{
  nvi_uint32_type                                  hdr_con_suspend;
  nvi_uint8_type                                   hdr_pre_cc_cyc_enabled;
  nvi_uint16_type                                  hdr_pre_cc_cyc;
  nvi_uint16_type                                  hdrsmp_keep_alive_req_int;
  nvi_hdramp_address_data_type                     hdramp_address_data;
  nvi_enum_type                                    hdrscp_session_status;
  nvi_uint16_type                                  hdrscp_token;
  nvi_hdrscp_protocol_subtype_type                 hdrscp_protocol_subtype;
  nvi_uint32_type                                  hdramp_dual_expire_time;
  nvi_hdrstream_curr_stream_cfg_type               hdrstream_curr_stream_cfg;
  nvi_hdr_chan_mgmt_params_type                    hdr_set_mngmt_same_chan;
  nvi_hdr_chan_mgmt_params_type                    hdr_set_mngmt_diff_chan;
  nvi_boolean_type                                 hdrlup_unsolicited_enabled;
  nvi_hdramac_initial_config_type                  hdramac_initial_config;
  nvi_hdramac_power_params_type                    hdramac_power_params;
  nvi_uint8_type                                   hdrfmac_drc_gating;
  nvi_hdrfmac_handoff_delays_type                  hdrfmac_handoff_delays;
  nvi_hdrrmac_power_params_type                    hdrrmac_power_params;
  nvi_hdrrmac_rate_params_type                     hdrrmac_rate_params;
  nvi_uint8_type                                   hdrslp_reset_seqno;
  nvi_hdrfmac_drc_lock_type                        hdrfmac_drc_lock;
  nvi_byte_type                                    hybrid_pref;
  nvi_hdr_an_auth_nai_type                         hdr_an_auth_nai;
  nvi_hdr_an_auth_password_type                    hdr_an_auth_password;
  nvi_hdrkep_config_type                           hdrkep_config;
  nvi_hdrauth_config_type                          hdrauth_config;
  nvi_uint16_type                                  colloc_disallowed_time;
  nvi_uint16_type                                  hold_hdr_time;
  nvi_boolean_type                                 hdrscp_an_auth_status;
  nvi_qword_type                                   hdrsmpka_start_time;
  nvi_qword_type                                   hdrsmpka_sent_time;
  nvi_uint8_type                                   hdr_rx_diversity_ctrl;
  nvi_hdrrup_srch_params_type                      hdrrup_srch_params;
  nvi_boolean_type                                 hdr_do_not_disturb;
  nvi_uint8_type                                   hdrrup_override_allowed;
  nvi_hdr_an_ppp_nai_type                          hdr_an_ppp_user_id;
  nvi_hdr_an_ppp_password_type                     hdr_an_ppp_password;
  nvi_hdr_an_auth_passwd_long_type                 hdr_an_auth_passwd_long;
  nvi_hdr_an_auth_user_id_long_type                hdr_an_auth_user_id_long;
  nvi_uint32_type                                  hdramp_hardware_id;
  nvi_boolean_type                                 sn_ppp_status;
  nvi_int1_type                                    bc0_hdr_im_fall;
  nvi_int1_type                                    bc0_hdr_im_rise;
  nvi_int1_type                                    bc0_hdr_im_level;
  nvi_uint8_type                                   hdrbcmcs_ovhd_period;
  nvi_uint8_type                                   hdrbcmcs_page_reg_period;
  nvi_uint8_type                                   hdrbcmcs_dyn_reg_period;
  nvi_uint8_type                                   hdrbcmcs_monitor_period;
  nvi_uint8_type                                   hdrbcmcs_num_periods;
  nvi_uint8_type                                   hdr_equalizer_ctrl;
  nvi_uint16_type                                  hdrmrlp_num_bytes_to_log;
  nvi_int8_type                                    bc0_hdr_g0_im_fall;
  nvi_int8_type                                    bc0_hdr_g0_im_rise;
  nvi_int8_type                                    bc0_hdr_g0_im_level;
  nvi_hdrscp_custom_config_type                    hdrscp_subtype_custom_config;
  nvi_hdridle_enhanced_config_type                 hdridle_enhanced_config;
  nvi_hdridle_slot_cycle_timeouts_type             hdridle_slot_cycle_timeouts;
  nvi_hdrrmac_config_type                          hdrrmac_config;
  nvi_uint8_type                                   hdrbcmcs_disable_one_time_reg;
  nvi_uint8_type                                   hdrbcmcs_disable_subnet_reg;
  nvi_boolean_type                                 hdr_min_uati_mode;
  nvi_hdridle_desired_slotted_mode_config          hdridle_desired_slotted_mode_config;
  nvi_uint8_type                                   hdrscp_force_rel0_config;
  nvi_hdrscmdb_secure_config_type                  hdrscmdb_secure_config;
  nvi_hdramp_location_type                         hdramp_location;
  nvi_hdrl1_dbg_msk_type                           hdrl1_dbg_msk;
  nvi_uint8_type                                   hdr_qos_flow_priority;
  nvi_hdridle_pref_slotted_mode_config_type        hdridle_pref_slotted_mode_config;
  nvi_uint8_type                                   hdr_empa_supported;
  nvi_uint32_type                                  hdr_rx_div_bc_enable_mask;
  nvi_hdrsrch_dbg_msk_type                         hdrsrch_dbg_msk;
  nvi_enum_type                                    hdrscp_force_at_config;
  nvi_enum_type                                    hdrscp_select_bcmcs_config;
  nvi_hdrmrlparda_param_type                       hdrmrlparda_param;
  nvi_hdr_is683a_scan_list_type                    hdr_is683a_scan_list[2];
  nvi_boolean_type                                 hdrscp_force_restricted_cf;
} nvim_hdr_contents_type;

/* File nvm_sounds */
typedef PACKED struct PACKED_POST{
  nvi_mm_ringer_file_type                          mm_ringer_file;
  nvi_byte_type                                    mm_storage_device;
  nvi_int16_type                                   voc_hs_mic_gain_adjust;
} nvim_sounds_contents_type;

/* File nvm_gpsone */
typedef PACKED struct PACKED_POST{
  nvi_boolean_type                                 gps1_cellbased_sms;
  nvi_word_type                                    gps1_teleservice_id;
  nvi_byte_type                                    gps1_net_dbm_size;
} nvim_gpsone_contents_type;

/* File nvm_gsm */
typedef PACKED struct PACKED_POST{
  nvi_gsm_cal_arfcn_type                           gsm_cal_arfcn;
  nvi_dcs_cal_arfcn_type                           dcs_cal_arfcn;
  nvi_gsm_rx_gain_range_1_freq_comp_type           gsm_rx_gain_range_1_freq_comp;
  nvi_gsm_rx_gain_range_2_freq_comp_type           gsm_rx_gain_range_2_freq_comp;
  nvi_gsm_rx_gain_range_3_freq_comp_type           gsm_rx_gain_range_3_freq_comp;
  nvi_gsm_rx_gain_range_4_freq_comp_type           gsm_rx_gain_range_4_freq_comp;
  nvi_dcs_rx_gain_range_1_freq_comp_type           dcs_rx_gain_range_1_freq_comp;
  nvi_dcs_rx_gain_range_2_freq_comp_type           dcs_rx_gain_range_2_freq_comp;
  nvi_dcs_rx_gain_range_3_freq_comp_type           dcs_rx_gain_range_3_freq_comp;
  nvi_dcs_rx_gain_range_4_freq_comp_type           dcs_rx_gain_range_4_freq_comp;
  nvi_uint16_type                                  gsm_trk_lo_adj_pdm_init_val;
  nvi_uint16_type                                  gsm_trk_lo_adj_pdm_gain_slope;
  nvi_gsmumts_imsi_type                            gsmumts_imsi;
  nvi_gsm_pa_temp_comp_index_14_type               gsm_pa_temp_comp_index_14;
  nvi_dcs_pa_temp_comp_index_15_type               dcs_pa_temp_comp_index_15;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_00;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_01;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_02;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_03;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_04;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_05;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_06;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_07;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_08;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_09;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_10;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_11;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_12;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_index_13;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_00;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_01;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_02;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_03;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_04;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_05;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_06;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_07;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_08;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_09;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_10;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_11;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_12;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_13;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_index_14;
  nvi_boolean_type                                 gsm_amr_call_config;
  nvi_pa_temp_comp_index_type                      gsm_pa_temp_comp_int8_index_14;
  nvi_pa_temp_comp_index_type                      dcs_pa_temp_comp_int8_index_15;
  nvi_boolean_type                                 amr;
  nvi_rr_stored_last_best_arfcns_band_type         rr_stored_last_best_arfcns_band;
  nvi_gsm_rx_gain_range_5_freq_comp_type           gsm_rx_gain_range_5_freq_comp;
  nvi_dcs_rx_gain_range_5_freq_comp_type           dcs_rx_gain_range_5_freq_comp;
  nvi_gsm_850_rx_gain_range_5_freq_comp_type       gsm_850_rx_gain_range_5_freq_comp;
  nvi_gsm_1900_rx_gain_range_5_freq_comp_type      gsm_1900_rx_gain_range_5_freq_comp;
  nvi_boolean_type                                 umts_call_vt_codec_list;
  nvi_rr_acq_db_chunk_00_type                      rr_acq_db_chunk_00;
  nvi_rr_acq_db_chunk_01_type                      rr_acq_db_chunk_01;
  nvi_rr_acq_db_chunk_02_type                      rr_acq_db_chunk_02;
  nvi_rr_acq_db_chunk_03_type                      rr_acq_db_chunk_03;
  nvi_rr_acq_db_chunk_04_type                      rr_acq_db_chunk_04;
  nvi_rr_acq_db_chunk_05_type                      rr_acq_db_chunk_05;
  nvi_rr_acq_db_chunk_06_type                      rr_acq_db_chunk_06;
  nvi_rr_acq_db_chunk_07_type                      rr_acq_db_chunk_07;
  nvi_uint16_type                                  repeated_acch;
  nvi_gsm_850_kv_vs_temp_type                      gsm_850_kv_vs_temp;
  nvi_gsm_900_kv_vs_temp_type                      gsm_900_kv_vs_temp;
  nvi_gsm_1800_kv_vs_temp_type                     gsm_1800_kv_vs_temp;
  nvi_gsm_1900_kv_vs_temp_type                     gsm_1900_kv_vs_temp;
  nvi_gsm_850_linear_pa_temp_comp_type             gsm_850_linear_pa_temp_comp;
  nvi_gsm_900_linear_pa_temp_comp_type             gsm_900_linear_pa_temp_comp;
  nvi_gsm_1800_linear_pa_temp_comp_type            gsm_1800_linear_pa_temp_comp;
  nvi_gsm_1900_linear_pa_temp_comp_type            gsm_1900_linear_pa_temp_comp;
  nvi_csim_static_gw_app                           csim_static_gw_app;
  nvi_uint8_type                                   umts_amr_codec_preference_config;
  nvi_boolean_type                                 lu_reject_auto_enabled;
} nvim_gsm_contents_type;

/* File nvm_gprs */
typedef PACKED struct PACKED_POST{
  nvi_byte_type                                    multislot_class;
  nvi_byte_type                                    non_drx_timer;
  nvi_byte_type                                    split_paging_cycle;
  nvi_boolean_type                                 edge_feature_support;
  nvi_uint8_type                                   edge_multislot_class;
  nvi_uint8_type                                   edge_8psk_power_class;
  nvi_uint8_type                                   edge_8psk_power_capability;
  nvi_uint8_type                                   geran_feature_pack_1;
  nvi_boolean_type                                 dtm_feature_support;
  nvi_uint8_type                                   dtm_multislot_class;
  nvi_boolean_type                                 eda_feature_support;
  nvi_uint8_type                                   interrat_nacc_support;
  nvi_uint8_type                                   darp_feature_support;
  nvi_boolean_type                                 edtm_feature_support;
  nvi_uint8_type                                   gprs_gea_algorithms_supported;
  nvi_boolean_type                                 psho_feature_support;
} nvim_gprs_contents_type;

/* File nvm_item_file */
typedef PACKED struct PACKED_POST{
  nvi_word_type                                    qvp_app_default_capability_type;
  nvi_sys_struct_fct_file_name_type                sys_struct_fct_file_name;
  nvi_uint32_type                                  sys_struct_fct_file_xsum;
  nvi_sys_custom_ini_file_name_type                sys_custom_ini_file_name;
  nvi_uint32_type                                  sys_custom_ini_file_xsum;
  nvi_int16_type                                   sys_std_map_file_ver;
  nvi_uint32_type                                  sys_std_map_file_xsum;
  nvi_uint16_type                                  sys_spc_delta_file_ver;
  nvi_uint32_type                                  sys_spc_delta_file_xsum;
  nvi_uint32_type                                  aagps_max_osc_unc;
  nvi_uint32_type                                  aagps_max_osc_unc_rate;
  nvi_uint32_type                                  aagps_processing_losses;
  nvi_uint32_type                                  aagps_max_platform_velocity;
  nvi_uint32_type                                  aagps_max_platform_accl;
  nvi_uint32_type                                  aagps_default_qos_time;
  nvi_uint32_type                                  aagps_rapid_fix_report_max_latency;
  nvi_uint32_type                                  aagps_positioning_modes_supported;
  nvi_uint32_type                                  aagps_default_ref_time_unc;
  nvi_uint32_type                                  aagps_default_ref_position_unc;
  nvi_uint32_type                                  aagps_app_tracking_gpsidle_thsld;
  nvi_byte_type                                    aagps_gps_lock_control;
  nvi_aagps_default_url_type                       aagps_default_url;
  nvi_aagps_default_ip_address_type                aagps_default_ip_address;
  nvi_byte_type                                    aagps_transport_type;
  nvi_byte_type                                    aagps_2g_mo_lrsupport;
  nvi_byte_type                                    aagps_emergency_services_spprt;
  nvi_byte_type                                    aagps_protocol_select;
  nvi_uint32_type                                  aagps_app_trkg_periodic_req_dly_margin;
  nvi_uint32_type                                  aagps_default_qos_unc;
  nvi_uint32_type                                  aagps_app_tracking_gpson_thsld;
  nvi_byte_type                                    aagps_mt_lrsupport;
  nvi_uint16_type                                  aagps_default_ip_port;
  nvi_byte_type                                    aagps_3g_mo_lrsupport;
  nvi_uint32_type                                  aagps_development_test_control;
  nvi_uint32_type                                  aagps_development_test_control2;
  nvi_uint32_type                                  aagps_development_test_control3;
  nvi_uint32_type                                  aagps_development_test_control4;
  nvi_uint32_type                                  aagps_development_test_control5;
  nvi_uint32_type                                  aagps_default_allow_rrc;
  nvi_uint32_type                                  aagps_default_mtlr_guard_timer;
  nvi_uint32_type                                  aagps_default_smlc_comm_timeout;
  nvi_uint32_type                                  aagps_default_presupl_ue_timer1_value;
  nvi_uint32_type                                  aagps_default_presupl_ue_timer2_value;
  nvi_uint32_type                                  aagps_default_presupl_ue_timer3_value;
  nvi_enum_type                                    set_date_format;
  nvi_enum_type                                    set_time_format;
  nvi_boolean_type                                 set_show_time;
  nvi_boolean_type                                 set_auto_time;
  nvi_boolean_type                                 set_buddhist_year;
  nvi_sms_bmc_reading_pref_type                    sms_bmc_reading_pref;
  nvi_boolean_type                                 uploadmedia_album_menu_enabled;
  nvi_uploadmedia_album_addr_type                  uploadmedia_album_addr;
  nvi_boolean_type                                 uploadmedia_postcard_menu_enabled;
  nvi_uint8_type                                   uploadmedia_postcard_separator;
  nvi_uploadmedia_postcard_addr_type               uploadmedia_postcard_addr;
  nvi_uint16_type                                  uploadmedia_postcard_max_characters;
  nvi_uint8_type                                   uploadmedia_postcard_max_recipients;
  nvi_boolean_type                                 uploadmedia_postcard_auto_save;
  nvi_uint8_type                                   email_active_profile;
  nvi_boolean_type                                 bt_active;
  nvi_boolean_type                                 bt_visible;
  nvi_boolean_type                                 bt_sap_enable;
  nvi_enum_type                                    wclock_auto_nitz_zone_dst;
  nvi_enum_type                                    timezone;
  nvi_uint16_type                                  mms_max_msg_size1;
  nvi_uint16_type                                  mms_max_msg_size2;
  nvi_uint16_type                                  mms_max_msg_size3;
  nvi_boolean_type                                 mms_max_size_user_selectable;
  nvi_uint8_type                                   mms_active_max_msg_size;
  nvi_uint8_type                                   mms_active_profile;
  nvi_enum_type                                    mms_hide_number;
  nvi_boolean_type                                 mms_req_delivery_rpt;
  nvi_boolean_type                                 mms_req_read_rpt;
  nvi_enum_type                                    mms_priority;
  nvi_enum_type                                    mms_validity_period;
  nvi_enum_type                                    mms_slide_duration;
  nvi_enum_type                                    mms_retrieval_home;
  nvi_enum_type                                    mms_retrieval_roam;
  nvi_enum_type                                    mms_delivery_time;
  nvi_boolean_type                                 mms_allow_anon_msg;
  nvi_enum_type                                    mms_creation_mode;
  nvi_boolean_type                                 mms_autosig;
  nvi_boolean_type                                 mms_auto_save;
  nvi_boolean_type                                 mms_allow_read_rpt;
  nvi_boolean_type                                 mms_allow_delivery_rpt;
  nvi_uint8_type                                   mms_max_recipients;
  nvi_uint16_type                                  mms_max_stored_mms;
  nvi_uint8_type                                   mms_signature_active_template;
  nvi_boolean_type                                 bt_filelocation_ondevice;
  nvi_uint32_type                                  sendvia_cfg;
  nvi_boolean_type                                 pu_prompt_enabled;
  nvi_user_greeting_type                           user_greeting;
  nvi_enum_type                                    screensaver_style;
  nvi_uint32_type                                  screensaver_timeout;
  nvi_enum_type                                    messaging_font;
  nvi_uint8_type                                   syncml_dm_activeprofile;
  nvi_uint8_type                                   syncml_ds_activeprofile;
  nvi_enum_type                                    syncml_syncdirection;
  nvi_enum_type                                    syncml_datatosync;
  nvi_enum_type                                    syncml_appstosync;
  nvi_uint8_type                                   ms_sms_active_profile;
  nvi_enum_type                                    ms_sms_text_size;
  nvi_boolean_type                                 ms_sms_autoheader;
  nvi_boolean_type                                 ms_sms_autosignature;
  nvi_uint8_type                                   ms_sms_header_active_template;
  nvi_uint8_type                                   ms_sms_signature_active_template;
  nvi_boolean_type                                 ms_sms_autosave;
  nvi_boolean_type                                 ms_sms_autodelete;
  nvi_boolean_type                                 ms_sms_allow_emoticons;
  nvi_uint8_type                                   ms_sms_max_segments;
  nvi_uint8_type                                   ms_sms_max_recipients;
  nvi_uint16_type                                  ms_sms_max_number_of_sms;
  nvi_uint8_type                                   ms_sms_max_templates;
  nvi_ms_sms_opco_types_supported_type             ms_sms_opco_types_supported;
  nvi_ms_sms_smsc_address1_type                    ms_sms_smsc_address1;
  nvi_ms_sms_smsc_address2_type                    ms_sms_smsc_address2;
  nvi_ms_sms_smsc_address3_type                    ms_sms_smsc_address3;
  nvi_ms_sms_smsc_address4_type                    ms_sms_smsc_address4;
  nvi_ms_sms_smsc_address5_type                    ms_sms_smsc_address5;
  nvi_int16_type                                   wcdma_max_tx_power_dch_pc4;
  nvi_boolean_type                                 poc_show_pt_menu;
  nvi_poc_server_ip1_type                          poc_server_ip1;
  nvi_poc_server_ip2_type                          poc_server_ip2;
  nvi_uint16_type                                  poc_server_port;
  nvi_poc_nai_type                                 poc_nai;
  nvi_poc_billing_service_type                     poc_billing_service;
  nvi_poc_glm_password_type                        poc_glm_password;
  nvi_uint16_type                                  poc_rtp_port;
  nvi_uint16_type                                  poc_sip_port;
  nvi_uint8_type                                   poc_is_sig_comp;
  nvi_uint8_type                                   poc_max_auth_retries;
  nvi_uint8_type                                   poc_connection_profile;
  nvi_boolean_type                                 im_show_menu;
  nvi_uint8_type                                   im_connection_profile;
  nvi_im_primary_ip_addr_type                      im_primary_ip_addr;
  nvi_uint16_type                                  im_primary_port;
  nvi_enum_type                                    im_encoding_method;
  nvi_im_server_name_type                          im_server_name;
  nvi_enum_type                                    im_wv_version;
  nvi_boolean_type                                 ext_op_list_entry_valid;
  nvi_ext_op_list_entry_name_type                  ext_op_list_entry_name;
  nvi_ext_op_list_entry_plmn_type                  ext_op_list_entry_plmn;
  nvi_display_language_options_type                display_language_options;
  nvi_uint32_type                                  display_language;
  nvi_boolean_type                                 input_language_mode;
  nvi_input_language_options_type                  input_language_options;
  nvi_uint32_type                                  input_language;
  nvi_uint32_type                                  sys_convert_script_ver;
  nvi_uint32_type                                  sys_prod_spec_convert_script_ver;
  nvi_uint32_type                                  sys_manual_convert_script_ver;
  nvi_boolean_type                                 irda_active;
  nvi_enum_type                                    irda_file_location;
  nvi_boolean_type                                 display_language_auto;
  nvi_boolean_type                                 input_language_auto;
  nvi_boolean_type                                 browser_display_splash;
  nvi_boolean_type                                 browser_http_referer;
  nvi_uint8_type                                   browser_active_profile;
  nvi_boolean_type                                 browser_disable_image;
  nvi_boolean_type                                 browser_disable_sound;
  nvi_boolean_type                                 browser_disable_object;
  nvi_enum_type                                    browser_mailto_phonenum;
  nvi_enum_type                                    browser_mailto_email;
  nvi_boolean_type                                 browser_cookie_enable;
  nvi_boolean_type                                 browser_secure_prompt;
  nvi_boolean_type                                 browser_idcache;
  nvi_boolean_type                                 browser_title_region;
  nvi_boolean_type                                 browser_showsessioninfo;
  nvi_enum_type                                    currently_active_profile;
  nvi_boolean_type                                 allow_mp3_ringers;
  nvi_boolean_type                                 allow_aacplus_ringers;
  nvi_boolean_type                                 allow_non_drm_ringers;
  nvi_boolean_type                                 cbs_enabled;
  nvi_uint16_type                                  cbs_max_topic_index;
  nvi_uint16_type                                  cbs_min_topic_index;
  nvi_boolean_type                                 cbs_allow_receive;
  nvi_boolean_type                                 cbs_display_cell_info;
  nvi_uint16_type                                  cbs_num_selected_topics;
  nvi_irda_device_name_type                        irda_device_name;
  nvi_irda_pnp_device_id_type                      irda_pnp_device_id;
  nvi_irda_pnp_manufacturer_type                   irda_pnp_manufacturer;
  nvi_irda_pnp_name_type                           irda_pnp_name;
  nvi_irda_pnp_device_category_type                irda_pnp_device_category;
  nvi_uint32_type                                  irda_pnp_compatibility_count;
  nvi_uint32_type                                  irda_pnp_status;
  nvi_uint16_type                                  irda_pnp_version;
  nvi_uint16_type                                  display_language_group_num;
  nvi_boolean_type                                 poc_auto_answer;
  nvi_uint16_type                                  poc_incoming_call_timeout;
  nvi_enum_type                                    poc_auto_login;
  nvi_enum_type                                    poc_wildcards;
  nvi_uint8_type                                   poc_history_length;
  nvi_boolean_type                                 poc_secondary_pdp_context;
  nvi_boolean_type                                 poc_early_session;
  nvi_boolean_type                                 poc_qos_mode;
  nvi_uint8_type                                   poc_max_concurrent_user_limit1;
  nvi_uint8_type                                   poc_max_concurrent_user_limit2;
  nvi_uint8_type                                   poc_max_concurrent_user_limit3;
  nvi_uint16_type                                  poc_buffered_packets;
  nvi_boolean_type                                 poc_speaker_phone;
  nvi_enum_type                                    im_notification;
  nvi_boolean_type                                 im_auto_login;
  nvi_im_supported_bearers_type                    im_supported_bearers;
  nvi_im_supported_cir_methods_type                im_supported_cir_methods;
  nvi_uint16_type                                  im_max_search_results;
  nvi_boolean_type                                 im_short_login_sequence;
  nvi_boolean_type                                 im_no_contacts_exist;
  nvi_boolean_type                                 im_send_file_disabled;
  nvi_boolean_type                                 im_version_discovery;
  nvi_enum_type                                    im_login_type;
  nvi_enum_type                                    im_initial_delivery_method;
  nvi_boolean_type                                 im_any_content;
  nvi_uint16_type                                  im_accepted_char_sets;
  nvi_uint16_type                                  im_accepted_content_types;
  nvi_uint16_type                                  im_accepted_transfer_encodings;
  nvi_uint32_type                                  im_accepted_content_length;
  nvi_uint32_type                                  im_parser_size;
  nvi_uint16_type                                  im_max_saved_conversations;
  nvi_uint16_type                                  im_max_concurrent_conversations;
  nvi_uint16_type                                  im_supported_bearer_count;
  nvi_uint32_type                                  im_server_port;
  nvi_boolean_type                                 im_hide_server;
  nvi_boolean_type                                 im_allow_change_server;
  nvi_uint8_type                                   im_internet_profile;
  nvi_uint32_type                                  im_knock_service_timeout;
  nvi_im_password_type                             im_password;
  nvi_im_cir_port_type                             im_cir_port;
  nvi_uint16_type                                  im_schema_count;
  nvi_uint16_type                                  im_cir_methods_count;
  nvi_uint32_type                                  im_multiple_transactions;
  nvi_im_smsc_address_type                         im_smsc_address;
  nvi_im_optional_header_type                      im_optional_header;
  nvi_im_digest_schemas_type                       im_digest_schemas;
  nvi_uint8_type                                   poc_limit_selection;
  nvi_im_userid_type                               im_userid;
  nvi_uint8_type                                   enable_fasttrack;
  nvi_boolean_type                                 im_edit_messenger_id_pswd;
  nvi_boolean_type                                 im_safety_tip;
  nvi_im_start_string_type                         im_start_string;
  nvi_uint32_type                                  im_max_received_file_limit;
  nvi_boolean_type                                 wap_auto_connect;
  nvi_uint16_type                                  wap_lockout_time;
  nvi_boolean_type                                 poc_netinitdereg;
  nvi_uint8_type                                   poc_app_timeout;
  nvi_uint16_type                                  poc_registration_timeout;
  nvi_uint16_type                                  poc_glm_timeout;
  nvi_uint8_type                                   java_connection_profile_id;
  nvi_uint8_type                                   java_internet_profile_id;
  nvi_boolean_type                                 enable_ext_gps_antenna_pwr_supply;
  nvi_presupl_wap_gateway_address_type             presupl_wap_gateway_address;
  nvi_uint16_type                                  presupl_wap_gateway_port;
  nvi_enum_type                                    set_voice_call_tone;
  nvi_boolean_type                                 conn_profile_unpw_ro_override;
  nvi_boolean_type                                 internet_profile_unpw_ro_override;
  nvi_uint32_type                                  aagps_rti_validity_dur;
  nvi_boolean_type                                 poc_forbid_change_userid;
  nvi_poc_wtuser_password_type                     poc_wtuser_password;
  nvi_uint8_type                                   cbs_max_msg_per_topic;
  nvi_enum_type                                    browser_fwdurl_to;
  nvi_boolean_type                                 browser_wap_sim_combinelock;
  nvi_boolean_type                                 browser_startpage_readonly;
  nvi_boolean_type                                 cmgr_display_ro_for_missing_dcf;
  nvi_boolean_type                                 cmgr_prompt_for_ro_delete;
  nvi_boolean_type                                 cmgr_auto_redirect_to_license_server;
  nvi_boolean_type                                 set_drm_content_prompt;
  nvi_uint8_type                                   cmgr_wd_remaining_hours_1_threshold;
  nvi_uint8_type                                   cmgr_wd_remaining_hours_2_threshold;
  nvi_uint8_type                                   cmgr_wd_run_every_hours;
  nvi_boolean_type                                 set_drm_expire_warning;
  nvi_uint32_type                                  cmgr_max_preview_data_size;
  nvi_boolean_type                                 browser_disable_image_ro;
  nvi_boolean_type                                 browser_disable_sound_ro;
  nvi_enum_type                                    browser_timeout;
  nvi_boolean_type                                 browser_timeout_ro;
  nvi_boolean_type                                 browser_secure_prompt_ro;
  nvi_enum_type                                    browser_fontsize;
  nvi_enum_type                                    browser_textwrap;
  nvi_enum_type                                    browser_scrollstep;
  nvi_boolean_type                                 browser_exit_prompt;
  nvi_boolean_type                                 pu_force_on;
  nvi_browser_jump_portal_name_type                browser_jump_portal_name;
  nvi_browser_jump_embdlnk1_name_type              browser_jump_embdlnk1_name;
  nvi_browser_jump_embdlnk2_name_type              browser_jump_embdlnk2_name;
  nvi_browser_jump_embdlnk3_name_type              browser_jump_embdlnk3_name;
  nvi_browser_jump_embdlnk4_name_type              browser_jump_embdlnk4_name;
  nvi_browser_jump_embdlnk5_name_type              browser_jump_embdlnk5_name;
  nvi_browser_jump_embdlnk6_name_type              browser_jump_embdlnk6_name;
  nvi_browser_jump_embdlnk7_name_type              browser_jump_embdlnk7_name;
  nvi_browser_jump_embdlnk8_name_type              browser_jump_embdlnk8_name;
  nvi_voice_mail_line1_type                        voice_mail_line1;
  nvi_boolean_type                                 voice_mail_use_sim_number;
  nvi_boolean_type                                 voice_mail_notify;
  nvi_voice_mail_line2_type                        voice_mail_line2;
  nvi_uint8_type                                   camera_app_save_location;
  nvi_boolean_type                                 vt_show_my_image;
  nvi_boolean_type                                 vt_auto_redial;
  nvi_enum_type                                    set_ringer_volume;
  nvi_wcdma_c0_tx_lim_vs_freq_type                 wcdma_c0_tx_lim_vs_freq;
  nvi_boolean_type                                 sos_key_enabled;
  nvi_sos_number_type                              sos_number;
  nvi_wap_trusted_domain_type                      wap_trusted_domain;
  nvi_wap_push_autoload_type                       wap_push_autoload;
  nvi_im_server_address_type                       im_server_address;
  nvi_uint16_type                                  poc_timeout_scale;
  nvi_boolean_type                                 mr_defaults_stored;
  nvi_boolean_type                                 set_play_startup_sound;
  nvi_boolean_type                                 set_play_shutdown_sound;
  nvi_boolean_type                                 set_play_startup_animation;
  nvi_boolean_type                                 set_play_shutdown_animation;
  nvi_uint8_type                                   wlan_enable_ps_mode;
  nvi_uint16_type                                  mf_700_lna_rise_2;
  nvi_uint16_type                                  mf_700_lna_rise_3;
  nvi_uint16_type                                  mf_700_lna_rise_4;
  nvi_uint16_type                                  mf_700_lna_fall_2;
  nvi_uint16_type                                  mf_700_lna_fall_3;
  nvi_uint16_type                                  mf_700_lna_fall_4;
  nvi_mf_700_agc_vs_freq_type                      mf_700_agc_vs_freq;
  nvi_mf_700_rx_cal_chan_type                      mf_700_rx_cal_chan;
  nvi_uint16_type                                  mf_hw_config;
  nvi_uint16_type                                  mf_band_config;
  nvi_mf_afc_loop_params_type                      mf_afc_loop_params;
  nvi_int16_type                                   mms_max_chars_slide;
  nvi_uint8_type                                   mms_max_number_of_slides;
  nvi_uint8_type                                   mms_max_subject_size;
  nvi_uint16_type                                  qvp_app_default_audio_capability_type;
  nvi_uint16_type                                  qvp_app_default_video_capability_type;
  nvi_boolean_type                                 pb_recordasound;
  nvi_int32_type                                   pb_auto_power_off;
  nvi_int32_type                                   set_linger_time;
  nvi_enum_type                                    pb_sim_defaultnumberpriority_first;
  nvi_enum_type                                    pb_sim_defaultnumberpriority_second;
  nvi_enum_type                                    pb_sim_defaultnumberpriority_third;
  nvi_enum_type                                    pb_default_sorting;
  nvi_boolean_type                                 snd_send_restricted;
  nvi_boolean_type                                 poc_roamiing_alert_enabled;
  nvi_boolean_type                                 ms_sms_use_smsc_from_sim;
  nvi_boolean_type                                 browser_jump_menu_setting_enabled;
  nvi_uint32_type                                  browser_drm_wait_time;
  nvi_boolean_type                                 lc_enabled;
  nvi_lc_servicename_type                          lc_servicename;
  nvi_uint8_type                                   lc_connectionprofile;
  nvi_uint8_type                                   lc_internetprofile;
  nvi_lc_udppushservername_type                    lc_udppushservername;
  nvi_uint16_type                                  lc_udppushserverport;
  nvi_uint8_type                                   lc_udppushretrytimes;
  nvi_uint16_type                                  lc_udppushretryseconds;
  nvi_uint16_type                                  lc_msgassemblytimeout;
  nvi_uint16_type                                  lc_tickertimeout;
  nvi_enum_type                                    lc_tickerspeed;
  nvi_uint8_type                                   lc_tickerstartdelay;
  nvi_enum_type                                    lc_maxtickeritems;
  nvi_uint16_type                                  lc_backlighttimeout;
  nvi_lc_trusteddomain_type                        lc_trusteddomain;
  nvi_lc_suburl_key_label_type                     lc_suburl_key_label;
  nvi_boolean_type                                 homezone_enabled;
  nvi_uint16_type                                  media_player_min_udp_port;
  nvi_uint16_type                                  media_player_max_udp_port;
  nvi_uint8_type                                   media_player_conn_prof;
  nvi_boolean_type                                 media_player_qos_enable;
  nvi_boolean_type                                 home_screen_enabled;
  nvi_enum_type                                    home_screen_layout;
  nvi_boolean_type                                 is_thm_initialized;
  nvi_boolean_type                                 heaptracker_enabled;
  nvi_uint32_type                                  irda_inactivity_timer;
  nvi_uint8_type                                   mms_max_templates;
  nvi_enum_type                                    mms_text_size;
  nvi_uint8_type                                   video_app_save_location;
  nvi_camera_default_name_prefix_type              camera_default_name_prefix;
  nvi_video_default_name_prefix_type               video_default_name_prefix;
  nvi_boolean_type                                 camera_audio_record;
  nvi_uint8_type                                   camera_pict_resolution_front;
  nvi_uint8_type                                   camera_pict_resolution_back;
  nvi_uint8_type                                   camera_video_resolution_front;
  nvi_uint8_type                                   camera_video_resolution_back;
  nvi_boolean_type                                 set_linger_time_menu_enable;
  nvi_boolean_type                                 java_show_logo_on_start;
  nvi_ms_sms_header_template_file_type             ms_sms_header_template_file;
  nvi_ms_sms_signature_template_file_type          ms_sms_signature_template_file;
  nvi_enum_type                                    set_voice_volume;
  nvi_enum_type                                    set_media_volume;
  nvi_uint16_type                                  odm_backlight_intensity;
  nvi_int32_type                                   odm_power_save_timeout;
  nvi_int32_type                                   odm_backlight_timeout;
  nvi_uint16_type                                  timezone_city;
  nvi_uint32_type                                  sigmareject;
  nvi_uint32_type                                  velnoiseinonesecdrive;
  nvi_uint32_type                                  velnoiseinonesecped;
  nvi_uint32_type                                  velnoiseinonesecstatic;
  nvi_uint32_type                                  extraclockbiaserror;
  nvi_uint16_type                                  configmask;
  nvi_uint32_type                                  maxpropagationwonewmeas;
  nvi_uint8_type                                   configcontrolflag;
  nvi_uint32_type                                  aagps_development_test_control6;
  nvi_enum_type                                    set_alarm_clock_tone_setting;
  nvi_sys_default_efs_file_name_type               sys_default_efs_file_name;
  nvi_sys_efs_file_name_type                       sys_efs_file_name;
  nvi_sys_default_nv_ini_file_name_type            sys_default_nv_ini_file_name;
  nvi_sys_nv_ini_file_name_type                    sys_nv_ini_file_name;
  nvi_sys_script_file_name_type                    sys_script_file_name;
  nvi_wcdma_tx_lim_vs_temp_voice_call_active_type  wcdma_tx_lim_vs_temp_voice_call_active;
  nvi_boolean_type                                 set_auto_keylock;
  nvi_boolean_type                                 set_any_key_answer;
  nvi_uint32_type                                  vp_frame_rate;
  nvi_uint8_type                                   ms_send_attempts;
  nvi_uint16_type                                  ms_period_betw_send_attempts;
  nvi_boolean_type                                 ms_send_in_background;
  nvi_ms_sms_smsc_address6_type                    ms_sms_smsc_address6;
  nvi_ms_sms_smsc_address7_type                    ms_sms_smsc_address7;
  nvi_ms_sms_smsc_address8_type                    ms_sms_smsc_address8;
  nvi_ms_sms_smsc_address9_type                    ms_sms_smsc_address9;
  nvi_ms_sms_smsc_address10_type                   ms_sms_smsc_address10;
  nvi_uint8_type                                   sms_mo_retry_period;
  nvi_uint8_type                                   sms_mo_retry_interval;
  nvi_sys_variant_name_type                        sys_variant_name;
  nvi_boolean_type                                 set_ssaver_auto_keylock;
  nvi_uint16_type                                  mf_mru_chan;
  nvi_boolean_type                                 stride_active;
  nvi_uint16_type                                  voip_qos_evdo_sip_profile_id;
  nvi_uint16_type                                  voip_qos_evdo_rtp_profile_id;
  nvi_uint16_type                                  voip_qos_evdo_dscp;
  nvi_boolean_type                                 voip_dtx_enabled;
  nvi_uint8_type                                   mf_afc_inner_loop_gain;
  nvi_uint16_type                                  mf_afc_init_freq_offset;
  nvi_uint8_type                                   mf_c0_im2_i_value;
  nvi_uint8_type                                   mf_c0_im2_q_value;
  nvi_uint8_type                                   mf_c0_im2_transconductor_value;
  nvi_uint8_type                                   mf_c1_im2_i_value;
  nvi_uint8_type                                   mf_c1_im2_q_value;
  nvi_uint8_type                                   mf_c1_im2_transconductor_value;
  nvi_mf_afc_acquisition_params_type               mf_acq_parameters;
  nvi_uint16_type                                  cbs_max_msgs_per_topic;
  nvi_uint8_type                                   camera_type;
  nvi_uint8_type                                   aagps_use_transport_security;
  nvi_uint16_type                                  voip_wlan_prfrd_codec;
  nvi_uint16_type                                  voip_evdo_prfrd_codec;
  nvi_mf_chan_support_type                         mf_chan_support;
  nvi_mf_rf_path_config_type                       mf_rf_path_config;
  nvi_mf_rssi_cal_vs_freq_0_type                   mf_rssi_cal_vs_freq_0;
  nvi_mf_rssi_cal_vs_freq_1_type                   mf_rssi_cal_vs_freq_1;
  nvi_mf_rssi_cal_vs_freq_2_type                   mf_rssi_cal_vs_freq_2;
  nvi_mf_rssi_cal_vs_freq_3_type                   mf_rssi_cal_vs_freq_3;
  nvi_boolean_type                                 uploadmedia_postcard_server_readonly;
  nvi_uint8_type                                   set_display_layout;
  nvi_boolean_type                                 set_chinese_associated_switch;
  nvi_uint8_type                                   set_chinese_input_methods;
  nvi_enum_type                                    wlan_qos_mode;
  nvi_boolean_type                                 wcdma_rrc_pdcp_disabled;
  nvi_uint8_type                                   market_region_ui;
  nvi_boolean_type                                 voip_qos_enabled;
  nvi_boolean_type                                 voip_write_media_file_enabled;
  nvi_boolean_type                                 voip_read_media_file_enabled;
  nvi_uint8_type                                   ms_messagingdaemon_log_enabled;
  nvi_boolean_type                                 java_positioning_enabled;
  nvi_enum_type                                    wlan_oem_index;
  nvi_boolean_type                                 ms_notify_first_retry;
  nvi_uim_config_params_type                       uim_config_params;
  nvi_uint32_type                                  sms_max_payload_length;
  nvi_uint8_type                                   sms_mo_on_access_channel;
  nvi_boolean_type                                 sms_mo_on_traffic_channel;
  nvi_uint16_type                                  voip_confrd_uri;
  nvi_boolean_type                                 sms_tl_ack_enabled;
  nvi_uint32_type                                  pat_acq_timeout;
  nvi_uint32_type                                  pmt_acq_timeout;
  nvi_uint32_type                                  int_acq_timeout;
  nvi_uint8_type                                   voip_registration_mode;
  nvi_uint16_type                                  voip_callerid_mode;
  nvi_uint8_type                                   wlan_multidomain_capability_pref;
  nvi_uint16_type                                  voip_refer_subscription_expires_duration;
  nvi_uint16_type                                  voip_notify_refer_response_duration;
  nvi_uint32_type                                  sms_service_option;
  nvi_uint32_type                                  mmgsdi_me_config_param;
  nvi_mf_pref_rf_chan_list_type                    mf_pref_rf_chan_list;
  nvi_uint16_type                                  mf_ic_update_rate;
  nvi_sms_bearer_prefs_type                        sms_bearer_prefs;
  nvi_boolean_type                                 wlan_enable_bt_coex;
  nvi_boolean_type                                 aagps_xtra_enabled;
  nvi_uint16_type                                  aagps_xtra_download_interval;
  nvi_uint8_type                                   aagps_xtra_num_download_attempts;
  nvi_aagps_xtra_primary_server_url_type           aagps_xtra_primary_server_url;
  nvi_aagps_xtra_secondary_server_url_type         aagps_xtra_secondary_server_url;
  nvi_uint8_type                                   aagps_xtra_time_between_attempts;
  nvi_aagps_xtra_tertiary_server_url_type          aagps_xtra_tertiary_server_url;
  nvi_boolean_type                                 aagps_xtra_auto_download_enabled;
  nvi_uint8_type                                   aagps_xtra_time_info_enabled;
  nvi_uint16_type                                  aagps_xtra_time_info_unc_thresh;
  nvi_uint16_type                                  aagps_xtra_time_info_delay_thresh;
  nvi_aagps_xtra_primary_sntp_server_url_type      aagps_xtra_primary_sntp_server_url;
  nvi_aagps_xtra_secondary_sntp_server_url_type    aagps_xtra_secondary_sntp_server_url;
  nvi_aagps_xtra_tertiary_sntp_server_url_type     aagps_xtra_tertiary_sntp_server_url;
  nvi_boolean_type                                 voip_precondition_enable;
  nvi_aagps_ipc_dm_thread_mask_type                aagps_ipc_dm_thread_mask;
  nvi_mf_rf_override_desc                          mf_rf_override_desc;
  nvi_mf_dmtt_params                               mf_dmtt_params;
  nvi_uint8_type                                   camera_default_preview_rotation;
  nvi_wlan_mac_address_type                        wlan_mac_address;
  nvi_uint32_type                                  dvbh_pat_acq_timeout;
  nvi_uint32_type                                  dvbh_pmt_acq_timeout;
  nvi_uint32_type                                  dvbh_int_acq_timeout;
  nvi_dvbh_uhf_freq_band_range_type                dvbh_uhf_freq_band_range;
  nvi_dvbh_vhf_freq_band_range_type                dvbh_vhf_freq_band_range;
  nvi_dvbh_l_freq_band_range_type                  dvbh_l_freq_band_range;
  nvi_uint32_type                                  dvbh_uhf_band_bw;
  nvi_uint32_type                                  dvbh_uhf_band_offset;
  nvi_uint32_type                                  dvbh_vhf_band_bw;
  nvi_uint32_type                                  dvbh_vhf_band_offset;
  nvi_uint32_type                                  dvbh_l_band_bw;
  nvi_uint32_type                                  dvbh_l_band_offset;
  nvi_dvbh_platform_nw_id_list_type                dvbh_platform_nw_id_list;
  nvi_http_proxy_server_addr_type                  http_proxy_server_addr;
  nvi_http_proxy_server_addr_alt_type              http_proxy_server_addr_alternate;
  nvi_uint32_type                                  cgps_1x_pde_server_addr_ipv4;
  nvi_cgps_1x_pde_server_addr_ipv6_type            cgps_1x_pde_server_addr_ipv6;
  nvi_cgps_1x_pde_server_addr_url_type             cgps_1x_pde_server_addr_url;
  nvi_uint32_type                                  cgps_1x_mpc_server_addr_ipv4;
  nvi_cgps_1x_mpc_server_addr_ipv6_type            cgps_1x_mpc_server_addr_ipv6;
  nvi_cgps_1x_mpc_server_addr_url_type             cgps_1x_mpc_server_addr_url;
  nvi_uint32_type                                  cgps_umts_pde_server_addr_ipv4;
  nvi_cgps_umts_pde_server_addr_ipv6_type          cgps_umts_pde_server_addr_ipv6;
  nvi_cgps_umts_pde_server_addr_url_type           cgps_umts_pde_server_addr_url;
  nvi_uint32_type                                  cgps_1x_pde_server_port;
  nvi_uint32_type                                  cgps_1x_mpc_server_port;
  nvi_uint32_type                                  cgps_umts_pde_server_port;
  nvi_uint8_type                                   cgps_mo_method;
  nvi_uint8_type                                   cgps_nmea_sentence_type;
  nvi_uint32_type                                  cgps_max_osc_unc_active_sys;
  nvi_uint32_type                                  cgps_max_osc_unc_rgs;
  nvi_uint32_type                                  cgps_max_osc_unc_temp_tbl;
  nvi_uint32_type                                  cgps_max_osc_unc_rgs_old;
  nvi_uint8_type                                   cgps_max_carrier_code_filter;
  nvi_uint32_type                                  cgps_max_integrate_ms;
  nvi_uint32_type                                  cgps_me_reserved1;
  nvi_uint32_type                                  cgps_me_reserved2;
  nvi_uint32_type                                  cgps_me_reserved3;
  nvi_uint32_type                                  cgps_me_reserved4;
  nvi_mf_rssi_cal_vs_freq_4_type                   mf_rssi_cal_vs_freq_4;
  nvi_mf_rssi_cal_vs_freq_5_type                   mf_rssi_cal_vs_freq_5;
  nvi_boolean_type                                 dvbh_store_nw_info_to_efs;
  nvi_uint32_type                                  dvbh_efs_nw_info_expiry_time;
  nvi_boolean_type                                 dvbh_nw_acq_on_cell_id_mismatch;
  nvi_boolean_type                                 dvbh_wait_for_nit_other;
  nvi_uint32_type                                  dvbh_all_nit_acq_timeout;
  nvi_uint32_type                                  dvbh_lnkg_acq_timeout;
  nvi_boolean_type                                 display_update_power_test_mode;
  nvi_boolean_type                                 qvp_app_psvt_enable_flag;
  nvi_uint8_type                                   cgps_dgps_corrections_allowed;
  nvi_uint16_type                                  cgps_maximum_dgps_interval;
  nvi_uint8_type                                   cgps_use_fdic;
  nvi_uint8_type                                   cgps_altitude_hold_mode;
  nvi_uint8_type                                   cgps_pdop_mask;
  nvi_uint8_type                                   cgps_2d_pdop_mask;
  nvi_uint8_type                                   cgps_reference_mode;
  nvi_uint8_type                                   cgps_operation_mode;
  nvi_int8_type                                    cgps_elevation_mask;
  nvi_uint8_type                                   cgps_max_almanac_age_in_weeks;
  nvi_uint8_type                                   cgps_steering_on_startup;
  nvi_dvbh_uhf_band_freq_range_and_offset_1_type   dvbh_uhf_band_freq_range_and_offset_1;
  nvi_dvbh_uhf_band_freq_range_and_offset_2_type   dvbh_uhf_band_freq_range_and_offset_2;
  nvi_dvbh_cell_id_range_type                      dvbh_cell_id_range;
  nvi_jcdma_ruimid                                 jcdma_ruim_id;
  nvi_jcdma_uim_lock_data                          jcdma_uim_lock;
  nvi_mf_proxy_type                                mf_proxy;
  nvi_uint8_type                                   mf_proxy_len;
  nvi_uint8_type                                   ims_fw_api_enable_flag;
  nvi_uint16_type                                  cgps_qos_override_acc_threshold;
  nvi_uint8_type                                   cgps_qos_override_time;
  nvi_web_info_type                                web_info;
  nvi_uint8_type                                   siota_call_info;
  nvi_phone_boot_naiurl_type                       phone_boot_naiurl;
  nvi_phone_boot_url_type                          phone_boot_url;
  nvi_ds_phone_rdf_url_type                        ds_phone_rdf_url;
  nvi_browser_domain_trusted_type                  browser_domain_trusted;
  nvi_boolean_type                                 iota_commit;
  nvi_uint32_type                                  dvbh_nit_actual_acq_timeout;
  nvi_uint8_type                                   cgps_mem_config;
  nvi_nmea_config_info_type                        cgps_nmea_config_info;
  nvi_uint8_type                                   gps_engine_type;
  nvi_boolean_type                                 dvbh_do_freq_scan_after_sys_lost;
  nvi_uint32_type                                  dvbh_bat_acq_timeout;
  nvi_boolean_type                                 dvbh_use_nw_ids_for_complete_nw_acq;
  nvi_uint32_type                                  dvbh_inactivity_timeout;
  nvi_boolean_type                                 dvbh_get_platform_list_from_first_nit;
  nvi_boolean_type                                 dvbh_update_nw_info_from_ts;
  nvi_uint8_type                                   dvbh_do_freq_scan_after_int_acq;
  nvi_uint8_type                                   cgps_vco_age;
  nvi_uint8_type                                   cgps_optimistic_punc;
  nvi_hsupa_irq_flow_ctrl_2ms_pdu_size_336_type    hsupa_irq_flow_ctrl_2ms_pdu_size_336;
  nvi_hsupa_irq_flow_ctrl_2ms_pdu_size_656_type    hsupa_irq_flow_ctrl_2ms_pdu_size_656;
  nvi_uint8_type                                   mf_ipdc_supercedes_clipcast;
  nvi_mf_band_class_sp_info_type                   mf_band_class_sp_info;
  nvi_uint8_type                                   cgps_sbas_enabled;
  nvi_uint8_type                                   cgps_sbas_user_preference;
  nvi_uint8_type                                   cgps_dpo_control;
  nvi_uint8_type                                   cgps_on_demand_enabled;
  nvi_uint32_type                                  dvbh_max_ts_acq_attempts;
  nvi_uint32_type                                  dvbh_max_sys_acq_attempts;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_ebi2_ws;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_debug;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_use_acq_timeout;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_snooze;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_sleep;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_bw;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_t_scan_lockout_ms;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_t_scan_no_agc_ms;
  nvi_int32_type                                   ubm_dvbh_l1_cfg_scan_no_sig_trs_db_q6;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_t_scan_agc_ms;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_t_scan_tps_ms;
  nvi_int32_type                                   ubm_dvbh_l1_cfg_scan_enbld_trs_db_q6;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_handoff_thresh_db_q6;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_acq_timeout_ms;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_recovery_retries;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_total_recovery_cnt;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_acq_bailout;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_pre_jammer_cfg;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_jammer_notch_gain;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_post_jammer_cfg;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_cpce_enabled;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_fap_lap_sens;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_max_cand_paths;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_sig_recovered_trsh_q7;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_disable_cpce_iir;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_tt_cir_thresh;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_full_sleep_reacq;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_jammer_detect_thresh;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_cpce_lna_thresh;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_ce_irr_filt_gain;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_cpce_check_sym_count;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_cpce_cand_ps_qpsk_trs;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_add_rampup_symbols;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_cpce_chck_sym_ignre_cnt;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_recovery_min_good_rs1;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_recovery_max_drop_count;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_t_recovery_scan_ms;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_cand_per_trs_qpsk_q14;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_cpce_agc_var_thresh;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_cpce_agc_ignore_cnt;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_cpce_cand_ps_16qam_trs;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_cand_per_trs_16qam_q14;
  nvi_uint32_type                                  ubm_dvbh_l1_jammer_symbols_to_iir;
  nvi_uint32_type                                  ubm_dvbh_l1_jammer_iir_gain;
  nvi_uint32_type                                  ubm_dvbh_l1_cfg_jammer_peak_abs_trs;
  nvi_sbas_area_node_type                          cgps_sbas_waas_area_node1;
  nvi_sbas_area_node_type                          cgps_sbas_waas_area_node2;
  nvi_sbas_area_node_type                          cgps_sbas_waas_area_node3;
  nvi_sbas_area_node_type                          cgps_sbas_waas_area_node4;
  nvi_sbas_area_node_type                          cgps_sbas_waas_area_node5;
  nvi_sbas_area_node_type                          cgps_sbas_waas_area_node6;
  nvi_sbas_area_node_type                          cgps_sbas_egnos_area_node1;
  nvi_sbas_area_node_type                          cgps_sbas_egnos_area_node2;
  nvi_sbas_area_node_type                          cgps_sbas_egnos_area_node3;
  nvi_sbas_area_node_type                          cgps_sbas_egnos_area_node4;
  nvi_sbas_area_node_type                          cgps_sbas_egnos_area_node5;
  nvi_sbas_area_node_type                          cgps_sbas_egnos_area_node6;
  nvi_sbas_area_node_type                          cgps_sbas_msas_area_node1;
  nvi_sbas_area_node_type                          cgps_sbas_msas_area_node2;
  nvi_sbas_area_node_type                          cgps_sbas_msas_area_node3;
  nvi_sbas_area_node_type                          cgps_sbas_msas_area_node4;
  nvi_sbas_area_node_type                          cgps_sbas_msas_area_node5;
  nvi_sbas_area_node_type                          cgps_sbas_msas_area_node6;
  nvi_sbas_area_node_type                          cgps_sbas_gagan_area_node1;
  nvi_sbas_area_node_type                          cgps_sbas_gagan_area_node2;
  nvi_sbas_area_node_type                          cgps_sbas_gagan_area_node3;
  nvi_sbas_area_node_type                          cgps_sbas_gagan_area_node4;
  nvi_sbas_area_node_type                          cgps_sbas_gagan_area_node5;
  nvi_sbas_area_node_type                          cgps_sbas_gagan_area_node6;
  nvi_boolean_type                                 uim_par_err_workaround;
  nvi_uint8_type                                   cgps_er_enable;
  nvi_int16_type                                   cgps_er_start_time;
  nvi_uint16_type                                  cgps_er_slot_interval;
  nvi_uint8_type                                   cgps_er_slot_period;
  nvi_wlan_atheros_specific_cfg                    wlan_atheros_specific_cfg;
  nvi_enum_type                                    gan_mode_preference;
  nvi_int16_type                                   aagps_global_altitude;
  nvi_uint16_type                                  aagps_global_alt_unc;
  nvi_uint16_type                                  wlan_cpu_flow_control_cfg;
  nvi_uint32_type                                  aagps_acquisition_timer;
  nvi_uint32_type                                  cgps_minimum_gps_week_number;
  nvi_uint8_type                                   cgps_qwip_loc_engine_config;
  nvi_cgps_qwip_server_params_type                 cgps_qwip_server_config;
  nvi_cgps_qwip_tile_params_type                   cgps_qwip_tile_config;
  nvi_uint32_type                                  cgps_qwip_reserved_1;
  nvi_uint32_type                                  cgps_qwip_reserved_2;
  nvi_uint8_type                                   cgps_xtra_t_control;
  nvi_mf_rssi_cal_vs_freq_6_type                   mf_rssi_cal_vs_freq_6;
  nvi_mf_chan_support_l_band_type                  mf_chan_support_l_band;
  nvi_mf_rssi_cal_vs_l_band_freq_0_type            mf_rssi_cal_vs_l_band_freq_0;
  nvi_mf_rssi_cal_vs_l_band_freq_1_type            mf_rssi_cal_vs_l_band_freq_1;
  nvi_mf_rssi_cal_vs_l_band_freq_2_type            mf_rssi_cal_vs_l_band_freq_2;
  nvi_mf_rssi_cal_vs_l_band_freq_3_type            mf_rssi_cal_vs_l_band_freq_3;
  nvi_mf_rssi_cal_vs_l_band_freq_4_type            mf_rssi_cal_vs_l_band_freq_4;
  nvi_mf_rssi_cal_vs_l_band_freq_5_type            mf_rssi_cal_vs_l_band_freq_5;
  nvi_mf_rssi_cal_vs_l_band_freq_6_type            mf_rssi_cal_vs_l_band_freq_6;
  nvi_mf_chan_support_vhf_type                     mf_chan_support_vhf;
  nvi_mf_rssi_cal_vs_vhf_freq_0_type               mf_rssi_cal_vs_vhf_freq_0;
  nvi_mf_rssi_cal_vs_vhf_freq_1_type               mf_rssi_cal_vs_vhf_freq_1;
  nvi_mf_rssi_cal_vs_vhf_freq_2_type               mf_rssi_cal_vs_vhf_freq_2;
  nvi_mf_rssi_cal_vs_vhf_freq_3_type               mf_rssi_cal_vs_vhf_freq_3;
  nvi_mf_rssi_cal_vs_vhf_freq_4_type               mf_rssi_cal_vs_vhf_freq_4;
  nvi_mf_rssi_cal_vs_vhf_freq_5_type               mf_rssi_cal_vs_vhf_freq_5;
  nvi_mf_rssi_cal_vs_vhf_freq_6_type               mf_rssi_cal_vs_vhf_freq_6;
  nvi_uint16_type                                  mf_platform_config;
  nvi_uint16_type                                  rtp_manager_max_dejitter_delay;
  nvi_boolean_type                                 wb_cal_passed;
  nvi_boolean_type                                 all_outliers;
  nvi_uint32_type                                  rg_adj_ratio;
  nvi_uint32_type                                  bg_adj_ratio;
  nvi_uint32_type                                  rg_high_tol;
  nvi_uint32_type                                  rg_low_tol;
  nvi_uint32_type                                  bg_high_tol;
  nvi_uint32_type                                  bg_low_tol;
  nvi_uim_iccid_tpl_type                           uim_iccid_tpl;
  nvi_uint32_type                                  cgps_me_shallow_integ_stage1;
  nvi_uint32_type                                  cgps_me_shallow_integ_stage2;
  nvi_uint32_type                                  cgps_me_shallow_integ_stage3;
  nvi_wlan_uuid_type                               wlan_uuid;
  nvi_uint16_type                                  cgps_vel_unc_mask;
  nvi_cgps_qwip_hepe_params_type                   cgps_qwip_hepe_params;
  nvi_boolean_type                                 qdj_dequeue_log_enabled;
  nvi_uint8_type                                   cgps_utc_gps_time_offset;
  nvi_lte_b13_rx_cal_chan_type                     lte_b13_rx_cal_chan;
  nvi_int16_type                                   lte_b13_rx_delay;
  nvi_lte_b13_lna_range_rise_fall_type             lte_b13_lna_range_rise_fall;
  nvi_lte_nonbypass_bypass_timer_type              lte_b13_nonbypass_bypass_timer;
  nvi_lte_b13_im_level_type                        lte_b13_im_level;
  nvi_lte_b13_rx_gain_vs_temp_type                 lte_b13_rx_gain_vs_temp;
  nvi_lte_b13_rx_gain_type                         lte_b13_rx_gain;
  nvi_lte_b13_rx_gain_vs_freq_type                 lte_b13_rx_gain_vs_freq;
  nvi_lte_b13_lna_phase_ctrl_type                  lte_b13_lna_phase_ctrl;
  nvi_lte_im2_values_type                          lte_b13_im2_values;
  nvi_lte_rxf_mismatch_comp_type                   lte_b13_rxf_mismatch_comp;
  nvi_int32_type                                   lte_b13_enc_btf;
  nvi_int8_type                                    lte_b13_max_tx_power;
  nvi_lte_agc_pa_on_rise_fall_delay_type           lte_b13_agc_pa_on_rise_fall_delay;
  nvi_lte_agc_tx_on_rise_fall_delay_type           lte_b13_agc_tx_on_rise_fall_delay;
  nvi_lte_pa_gain_up_down_time_type                lte_b13_pa_gain_up_down_time;
  nvi_lte_b13_tx_rot_angle_pa_state_type           lte_b13_tx_rot_angle_pa_state;
  nvi_lte_b13_pa_compensate_up_down_type           lte_b13_pa_compensate_up_down;
  nvi_lte_b13_tx_lin_vs_temp_type                  lte_b13_tx_lin_vs_temp;
  nvi_lte_b13_pa_range_map_type                    lte_b13_pa_range_map;
  nvi_int16_type                                   lte_b13_timer_hysterisis;
  nvi_lte_b13_pa_rise_fall_threshold_type          lte_b13_pa_rise_fall_threshold;
  nvi_lte_b13_tx_cal_chan_type                     lte_b13_tx_cal_chan;
  nvi_lte_b13_tx_limit_vs_temp_type                lte_b13_tx_limit_vs_temp;
  nvi_lte_b13_mpr_based_pa_switchpoints_shift_type lte_b13_mpr_based_pa_switchpoints_shift;
  nvi_lte_b13_tx_mpr_backoff_type                  lte_b13_tx_mpr_backoff;
  nvi_lte_b13_tx_digital_gain_comp_type            lte_b13_tx_digital_gain_comp;
  nvi_lte_b13_tx_agc_offset_type                   lte_b13_tx_agc_offset;
  nvi_lte_b13_tx_lin_master_0_type                 lte_b13_tx_lin_master_0;
  nvi_lte_b13_tx_lin_master_1_type                 lte_b13_tx_lin_master_1;
  nvi_lte_b13_tx_lin_master_2_type                 lte_b13_tx_lin_master_2;
  nvi_lte_b13_tx_lin_master_3_type                 lte_b13_tx_lin_master_3;
  nvi_lte_b13_tx_gain_index_0_type                 lte_b13_tx_gain_index_0;
  nvi_lte_b13_tx_gain_index_1_type                 lte_b13_tx_gain_index_1;
  nvi_lte_b13_tx_gain_index_2_type                 lte_b13_tx_gain_index_2;
  nvi_lte_b13_tx_gain_index_3_type                 lte_b13_tx_gain_index_3;
  nvi_lte_b13_tx_comp_vs_freq_type                 lte_b13_tx_comp_vs_freq;
  nvi_lte_b13_exp_hdet_vs_agc_type                 lte_b13_exp_hdet_vs_agc;
  nvi_lte_b13_tx_limit_vs_freq_type                lte_b13_tx_limit_vs_freq;
  nvi_lte_hdet_off_span_type                       lte_b13_hdet_off_span;
  nvi_lte_b13_antsel_type                          lte_b13_antsel;
  nvi_lte_b13_c1_antsel_type                       lte_b13_c1_antsel;
  nvi_lte_c1_nonbypass_bypass_timer_type           lte_b13_c1_nonbypass_bypass_timer;
  nvi_lte_b13_c1_lna_range_rise_fall_type          lte_b13_c1_lna_range_rise_fall;
  nvi_lte_b13_c1_im_level_type                     lte_b13_c1_im_level;
  nvi_lte_b13_c1_rx_gain_vs_temp_type              lte_b13_c1_rx_gain_vs_temp;
  nvi_lte_b13_c1_lna_phase_ctrl_type               lte_b13_c1_lna_phase_ctrl;
  nvi_lte_b13_c1_rx_gain_type                      lte_b13_c1_rx_gain;
  nvi_lte_b13_c1_rx_gain_vs_freq_type              lte_b13_c1_rx_gain_vs_freq;
  nvi_lte_c1_im2_values_type                       lte_b13_c1_im2_values;
  nvi_lte_b13_c1_rx_cal_chan_type                  lte_b13_c1_rx_cal_chan;
  nvi_lte_nonbypass_bypass_timer_type              lte_b7_nonbypass_bypass_timer;
  nvi_int16_type                                   lte_b7_rx_delay;
  nvi_lte_b7_rx_cal_chan_type                      lte_b7_rx_cal_chan;
  nvi_lte_b7_lna_range_rise_fall_type              lte_b7_lna_range_rise_fall;
  nvi_lte_b7_im_level_type                         lte_b7_im_level;
  nvi_lte_b7_rx_gain_vs_temp_type                  lte_b7_rx_gain_vs_temp;
  nvi_lte_b7_rx_gain_type                          lte_b7_rx_gain;
  nvi_lte_b7_rx_gain_vs_freq_type                  lte_b7_rx_gain_vs_freq;
  nvi_lte_b7_lna_phase_ctrl_type                   lte_b7_lna_phase_ctrl;
  nvi_lte_im2_values_type                          lte_b7_im2_values;
  nvi_lte_rxf_mismatch_comp_type                   lte_b7_rxf_mismatch_comp;
  nvi_int32_type                                   lte_b7_enc_btf;
  nvi_int8_type                                    lte_b7_max_tx_power;
  nvi_lte_agc_pa_on_rise_fall_delay_type           lte_b7_agc_pa_on_rise_fall_delay;
  nvi_lte_agc_tx_on_rise_fall_delay_type           lte_b7_agc_tx_on_rise_fall_delay;
  nvi_lte_pa_gain_up_down_time_type                lte_b7_pa_gain_up_down_time;
  nvi_lte_b7_tx_rot_angle_pa_state_type            lte_b7_tx_rot_angle_pa_state;
  nvi_lte_b7_pa_compensate_up_down_type            lte_b7_pa_compensate_up_down;
  nvi_lte_b7_tx_lin_vs_temp_type                   lte_b7_tx_lin_vs_temp;
  nvi_lte_b7_pa_range_map_type                     lte_b7_pa_range_map;
  nvi_int16_type                                   lte_b7_timer_hysterisis;
  nvi_lte_b7_pa_rise_fall_threshold_type           lte_b7_pa_rise_fall_threshold;
  nvi_lte_b7_tx_cal_chan_type                      lte_b7_tx_cal_chan;
  nvi_lte_b7_tx_limit_vs_temp_type                 lte_b7_tx_limit_vs_temp;
  nvi_lte_b7_mpr_based_pa_switchpoints_shift_type  lte_b7_mpr_based_pa_switchpoints_shift;
  nvi_lte_b7_tx_mpr_backoff_type                   lte_b7_tx_mpr_backoff;
  nvi_lte_b7_tx_digital_gain_comp_type             lte_b7_tx_digital_gain_comp;
  nvi_lte_b7_tx_agc_offset_type                    lte_b7_tx_agc_offset;
  nvi_lte_b7_tx_lin_master_0_type                  lte_b7_tx_lin_master_0;
  nvi_lte_b7_tx_lin_master_1_type                  lte_b7_tx_lin_master_1;
  nvi_lte_b7_tx_lin_master_2_type                  lte_b7_tx_lin_master_2;
  nvi_lte_b7_tx_lin_master_3_type                  lte_b7_tx_lin_master_3;
  nvi_lte_b7_tx_gain_index_0_type                  lte_b7_tx_gain_index_0;
  nvi_lte_b7_tx_gain_index_1_type                  lte_b7_tx_gain_index_1;
  nvi_lte_b7_tx_gain_index_2_type                  lte_b7_tx_gain_index_2;
  nvi_lte_b7_tx_gain_index_3_type                  lte_b7_tx_gain_index_3;
  nvi_lte_b7_tx_comp_vs_freq_type                  lte_b7_tx_comp_vs_freq;
  nvi_lte_b7_exp_hdet_vs_agc_type                  lte_b7_exp_hdet_vs_agc;
  nvi_lte_b7_tx_limit_vs_freq_type                 lte_b7_tx_limit_vs_freq;
  nvi_lte_hdet_off_span_type                       lte_b7_hdet_off_span;
  nvi_lte_b7_antsel_type                           lte_b7_antsel;
  nvi_lte_b7_c1_antsel_type                        lte_b7_c1_antsel;
  nvi_lte_c1_nonbypass_bypass_timer_type           lte_b7_c1_nonbypass_bypass_timer;
  nvi_int8_type                                    lte_b7_c0_c1_delay;
  nvi_int8_type                                    lte_b13_c0_c1_delay;
  nvi_lte_b7_c1_lna_range_rise_fall_type           lte_b7_c1_lna_range_rise_fall;
  nvi_lte_b7_c1_im_level_type                      lte_b7_c1_im_level;
  nvi_lte_b7_c1_rx_gain_vs_temp_type               lte_b7_c1_rx_gain_vs_temp;
  nvi_lte_b7_c1_lna_phase_ctrl_type                lte_b7_c1_lna_phase_ctrl;
  nvi_lte_b7_c1_rx_gain_type                       lte_b7_c1_rx_gain;
  nvi_lte_b7_c1_rx_gain_vs_freq_type               lte_b7_c1_rx_gain_vs_freq;
  nvi_lte_im2_values_type                          lte_b7_c1_im2_values;
  nvi_lte_b7_c1_rx_cal_chan_type                   lte_b7_c1_rx_cal_chan;
  nvi_lte_nonbypass_bypass_timer_type              lte_b17_nonbypass_bypass_timer;
  nvi_int16_type                                   lte_b17_rx_delay;
  nvi_lte_b17_rx_cal_chan_type                     lte_b17_rx_cal_chan;
  nvi_lte_b17_lna_range_rise_fall_type             lte_b17_lna_range_rise_fall;
  nvi_lte_b17_im_level_type                        lte_b17_im_level;
  nvi_lte_b17_rx_gain_vs_temp_type                 lte_b17_rx_gain_vs_temp;
  nvi_lte_b17_rx_gain_type                         lte_b17_rx_gain;
  nvi_lte_b17_rx_gain_vs_freq_type                 lte_b17_rx_gain_vs_freq;
  nvi_lte_b17_lna_phase_ctrl_type                  lte_b17_lna_phase_ctrl;
  nvi_lte_im2_values_type                          lte_b17_im2_values;
  nvi_lte_rxf_mismatch_comp_type                   lte_b17_rxf_mismatch_comp;
  nvi_int16_type                                   lte_b17_enc_btf;
  nvi_int8_type                                    lte_b17_max_tx_power;
  nvi_lte_agc_pa_on_rise_fall_delay_type           lte_b17_agc_pa_on_rise_fall_delay;
  nvi_lte_agc_tx_on_rise_fall_delay_type           lte_b17_agc_tx_on_rise_fall_delay;
  nvi_lte_pa_gain_up_down_time_type                lte_b17_pa_gain_up_down_time;
  nvi_lte_b17_tx_rot_angle_pa_state_type           lte_b17_tx_rot_angle_pa_state;
  nvi_lte_b17_pa_compensate_up_down_type           lte_b17_pa_compensate_up_down;
  nvi_lte_b17_tx_lin_vs_temp_type                  lte_b17_tx_lin_vs_temp;
  nvi_lte_b17_pa_range_map_type                    lte_b17_pa_range_map;
  nvi_int16_type                                   lte_b17_timer_hysterisis;
  nvi_lte_b17_pa_rise_fall_threshold_type          lte_b17_pa_rise_fall_threshold;
  nvi_lte_b17_tx_cal_chan_type                     lte_b17_tx_cal_chan;
  nvi_lte_b17_tx_limit_vs_temp_type                lte_b17_tx_limit_vs_temp;
  nvi_lte_b17_tx_lin_master_0_type                 lte_b17_tx_lin_master_0;
  nvi_lte_b17_mpr_based_pa_switchpoints_shift_type lte_b17_mpr_based_pa_switchpoints_shift;
  nvi_lte_b17_tx_mpr_backoff_type                  lte_b17_tx_mpr_backoff;
  nvi_lte_b17_tx_digital_gain_comp_type            lte_b17_tx_digital_gain_comp;
  nvi_lte_b17_tx_agc_offset_type                   lte_b17_tx_agc_offset;
  nvi_lte_b17_tx_lin_master_1_type                 lte_b17_tx_lin_master_1;
  nvi_lte_b17_tx_lin_master_2_type                 lte_b17_tx_lin_master_2;
  nvi_lte_b17_tx_lin_master_3_type                 lte_b17_tx_lin_master_3;
  nvi_lte_b17_tx_gain_index_0_type                 lte_b17_tx_gain_index_0;
  nvi_lte_b17_tx_gain_index_1_type                 lte_b17_tx_gain_index_1;
  nvi_lte_b17_tx_gain_index_2_type                 lte_b17_tx_gain_index_2;
  nvi_lte_b17_tx_gain_index_3_type                 lte_b17_tx_gain_index_3;
  nvi_lte_b17_tx_comp_vs_freq_type                 lte_b17_tx_comp_vs_freq;
  nvi_lte_b17_exp_hdet_vs_agc_type                 lte_b17_exp_hdet_vs_agc;
  nvi_lte_b17_tx_limit_vs_freq_type                lte_b17_tx_limit_vs_freq;
  nvi_lte_hdet_off_span_type                       lte_b17_hdet_off_span;
  nvi_lte_b17_antsel_type                          lte_b17_antsel;
  nvi_lte_b17_c1_antsel_type                       lte_b17_c1_antsel;
  nvi_int8_type                                    lte_b17_c0_c1_delay;
  nvi_lte_b17_c1_lna_range_rise_fall_type          lte_b17_c1_lna_range_rise_fall;
  nvi_lte_b17_c1_im_level_type                     lte_b17_c1_im_level;
  nvi_lte_b17_c1_rx_gain_vs_temp_type              lte_b17_c1_rx_gain_vs_temp;
  nvi_lte_b17_c1_lna_phase_ctrl_type               lte_b17_c1_lna_phase_ctrl;
  nvi_lte_b17_c1_rx_gain_type                      lte_b17_c1_rx_gain;
  nvi_lte_b17_c1_rx_gain_vs_freq_type              lte_b17_c1_rx_gain_vs_freq;
  nvi_lte_c1_im2_values_type                       lte_b17_c1_im2_values;
  nvi_lte_b17_c1_rx_cal_chan_type                  lte_b17_c1_rx_cal_chan;
  nvi_lte_c1_nonbypass_bypass_timer_type           lte_b17_c1_nonbypass_bypass_timer;
  nvi_lte_nonbypass_bypass_timer_type              lte_b40_nonbypass_bypass_timer;
  nvi_int16_type                                   lte_b40_rx_delay;
  nvi_lte_b40_rx_cal_chan_type                     lte_b40_rx_cal_chan;
  nvi_lte_b40_lna_range_rise_fall_type             lte_b40_lna_range_rise_fall;
  nvi_lte_b40_im_level_type                        lte_b40_im_level;
  nvi_lte_b40_rx_gain_vs_temp_type                 lte_b40_rx_gain_vs_temp;
  nvi_lte_b40_rx_gain_type                         lte_b40_rx_gain;
  nvi_lte_b40_rx_gain_vs_freq_type                 lte_b40_rx_gain_vs_freq;
  nvi_lte_b40_lna_phase_ctrl_type                  lte_b40_lna_phase_ctrl;
  nvi_lte_im2_values_type                          lte_b40_im2_values;
  nvi_lte_rxf_mismatch_comp_type                   lte_b40_rxf_mismatch_comp;
  nvi_int32_type                                   lte_b40_enc_btf;
  nvi_int8_type                                    lte_b40_max_tx_power;
  nvi_lte_agc_pa_on_rise_fall_delay_type           lte_b40_agc_pa_on_rise_fall_delay;
  nvi_lte_agc_tx_on_rise_fall_delay_type           lte_b40_agc_tx_on_rise_fall_delay;
  nvi_lte_pa_gain_up_down_time_type                lte_b40_pa_gain_up_down_time;
  nvi_lte_b40_tx_rot_angle_pa_state_type           lte_b40_tx_rot_angle_pa_state;
  nvi_lte_b40_pa_compensate_up_down_type           lte_b40_pa_compensate_up_down;
  nvi_lte_b40_tx_lin_vs_temp_type                  lte_b40_tx_lin_vs_temp;
  nvi_lte_b40_pa_range_map_type                    lte_b40_pa_range_map;
  nvi_int16_type                                   lte_b40_timer_hysterisis;
  nvi_lte_b40_pa_rise_fall_threshold_type          lte_b40_pa_rise_fall_threshold;
  nvi_lte_b40_tx_cal_chan_type                     lte_b40_tx_cal_chan;
  nvi_lte_b40_tx_limit_vs_temp_type                lte_b40_tx_limit_vs_temp;
  nvi_lte_b40_mpr_based_pa_switchpoints_shift_type lte_b40_mpr_based_pa_switchpoints_shift;
  nvi_lte_b40_tx_mpr_backoff_type                  lte_b40_tx_mpr_backoff;
  nvi_lte_b40_tx_digital_gain_comp_type            lte_b40_tx_digital_gain_comp;
  nvi_lte_b40_tx_agc_offset_type                   lte_b40_tx_agc_offset;
  nvi_lte_b40_tx_lin_master_0_type                 lte_b40_tx_lin_master_0;
  nvi_lte_b40_tx_lin_master_1_type                 lte_b40_tx_lin_master_1;
  nvi_lte_b40_tx_lin_master_2_type                 lte_b40_tx_lin_master_2;
  nvi_lte_b40_tx_lin_master_3_type                 lte_b40_tx_lin_master_3;
  nvi_lte_b40_tx_gain_index_0_type                 lte_b40_tx_gain_index_0;
  nvi_lte_b40_tx_gain_index_1_type                 lte_b40_tx_gain_index_1;
  nvi_lte_b40_tx_gain_index_2_type                 lte_b40_tx_gain_index_2;
  nvi_lte_b40_tx_gain_index_3_type                 lte_b40_tx_gain_index_3;
  nvi_lte_b40_tx_comp_vs_freq_type                 lte_b40_tx_comp_vs_freq;
  nvi_lte_b40_exp_hdet_vs_agc_type                 lte_b40_exp_hdet_vs_agc;
  nvi_lte_b40_tx_limit_vs_freq_type                lte_b40_tx_limit_vs_freq;
  nvi_lte_hdet_off_span_type                       lte_b40_hdet_off_span;
  nvi_lte_b40_antsel_type                          lte_b40_antsel;
  nvi_lte_b40_c1_antsel_type                       lte_b40_c1_antsel;
  nvi_int8_type                                    lte_b40_c0_c1_delay;
  nvi_lte_c1_nonbypass_bypass_timer_type           lte_b40_c1_nonbypass_bypass_timer;
  nvi_lte_b40_c1_lna_range_rise_fall_type          lte_b40_c1_lna_range_rise_fall;
  nvi_lte_b40_c1_im_level_type                     lte_b40_c1_im_level;
  nvi_lte_b40_c1_rx_gain_vs_temp_type              lte_b40_c1_rx_gain_vs_temp;
  nvi_lte_b40_c1_lna_phase_ctrl_type               lte_b40_c1_lna_phase_ctrl;
  nvi_lte_b40_c1_rx_gain_type                      lte_b40_c1_rx_gain;
  nvi_lte_b40_c1_rx_gain_vs_freq_type              lte_b40_c1_rx_gain_vs_freq;
  nvi_lte_c1_im2_values_type                       lte_b40_c1_im2_values;
  nvi_lte_b40_c1_rx_cal_chan_type                  lte_b40_c1_rx_cal_chan;
  nvi_lte_nonbypass_bypass_timer_type              lte_b1_nonbypass_bypass_timer;
  nvi_int16_type                                   lte_b1_rx_delay;
  nvi_lte_b1_rx_cal_chan_type                      lte_b1_rx_cal_chan;
  nvi_lte_b1_lna_range_rise_fall_type              lte_b1_lna_range_rise_fall;
  nvi_lte_b1_im_level_type                         lte_b1_im_level;
  nvi_lte_b1_rx_gain_vs_temp_type                  lte_b1_rx_gain_vs_temp;
  nvi_lte_b1_rx_gain_type                          lte_b1_rx_gain;
  nvi_lte_b1_rx_gain_vs_freq_type                  lte_b1_rx_gain_vs_freq;
  nvi_lte_b1_lna_phase_ctrl_type                   lte_b1_lna_phase_ctrl;
  nvi_lte_im2_values_type                          lte_b1_im2_values;
  nvi_lte_rxf_mismatch_comp_type                   lte_b1_rxf_mismatch_comp;
  nvi_int32_type                                   lte_b1_enc_btf;
  nvi_int8_type                                    lte_b1_max_tx_power;
  nvi_lte_agc_pa_on_rise_fall_delay_type           lte_b1_agc_pa_on_rise_fall_delay;
  nvi_lte_agc_tx_on_rise_fall_delay_type           lte_b1_agc_tx_on_rise_fall_delay;
  nvi_lte_pa_gain_up_down_time_type                lte_b1_pa_gain_up_down_time;
  nvi_lte_b1_tx_rot_angle_pa_state_type            lte_b1_tx_rot_angle_pa_state;
  nvi_lte_b1_pa_compensate_up_down_type            lte_b1_pa_compensate_up_down;
  nvi_lte_b1_tx_lin_vs_temp_type                   lte_b1_tx_lin_vs_temp;
  nvi_lte_b1_pa_range_map_type                     lte_b1_pa_range_map;
  nvi_int16_type                                   lte_b1_timer_hysterisis;
  nvi_lte_b1_pa_rise_fall_threshold_type           lte_b1_pa_rise_fall_threshold;
  nvi_lte_b1_tx_cal_chan_type                      lte_b1_tx_cal_chan;
  nvi_lte_b1_tx_limit_vs_temp_type                 lte_b1_tx_limit_vs_temp;
  nvi_lte_b1_mpr_based_pa_switchpoints_shift_type  lte_b1_mpr_based_pa_switchpoints_shift;
  nvi_lte_b1_tx_mpr_backoff_type                   lte_b1_tx_mpr_backoff;
  nvi_lte_b1_tx_digital_gain_comp_type             lte_b1_tx_digital_gain_comp;
  nvi_lte_b1_tx_agc_offset_type                    lte_b1_tx_agc_offset;
  nvi_lte_b1_tx_lin_master_0_type                  lte_b1_tx_lin_master_0;
  nvi_lte_b1_tx_lin_master_1_type                  lte_b1_tx_lin_master_1;
  nvi_lte_b1_tx_lin_master_2_type                  lte_b1_tx_lin_master_2;
  nvi_lte_b1_tx_lin_master_3_type                  lte_b1_tx_lin_master_3;
  nvi_lte_b1_tx_gain_index_0_type                  lte_b1_tx_gain_index_0;
  nvi_lte_b1_tx_gain_index_1_type                  lte_b1_tx_gain_index_1;
  nvi_lte_b1_tx_gain_index_2_type                  lte_b1_tx_gain_index_2;
  nvi_lte_b1_tx_gain_index_3_type                  lte_b1_tx_gain_index_3;
  nvi_lte_b1_tx_comp_vs_freq_type                  lte_b1_tx_comp_vs_freq;
  nvi_lte_b1_exp_hdet_vs_agc_type                  lte_b1_exp_hdet_vs_agc;
  nvi_lte_b1_tx_limit_vs_freq_type                 lte_b1_tx_limit_vs_freq;
  nvi_lte_hdet_off_span_type                       lte_b1_hdet_off_span;
  nvi_lte_b1_antsel_type                           lte_b1_antsel;
  nvi_lte_b1_c1_antsel_type                        lte_b1_c1_antsel;
  nvi_int8_type                                    lte_b1_c0_c1_delay;
  nvi_lte_c1_nonbypass_bypass_timer_type           lte_b1_c1_nonbypass_bypass_timer;
  nvi_lte_b1_c1_lna_range_rise_fall_type           lte_b1_c1_lna_range_rise_fall;
  nvi_lte_b1_c1_im_level_type                      lte_b1_c1_im_level;
  nvi_lte_b1_c1_rx_gain_vs_temp_type               lte_b1_c1_rx_gain_vs_temp;
  nvi_lte_b1_c1_lna_phase_ctrl_type                lte_b1_c1_lna_phase_ctrl;
  nvi_lte_b1_c1_rx_gain_type                       lte_b1_c1_rx_gain;
  nvi_lte_b1_c1_rx_gain_vs_freq_type               lte_b1_c1_rx_gain_vs_freq;
  nvi_lte_c1_im2_values_type                       lte_b1_c1_im2_values;
  nvi_lte_b1_c1_rx_cal_chan_type                   lte_b1_c1_rx_cal_chan;
  nvi_lte_b13_drx_mode_sel_type                    lte_b13_drx_mode_sel;
  nvi_lte_b7_drx_mode_sel_type                     lte_b7_drx_mode_sel;
  nvi_lte_b17_drx_mode_sel_type                    lte_b17_drx_mode_sel;
  nvi_lte_b40_drx_mode_sel_type                    lte_b40_drx_mode_sel;
  nvi_lte_b1_drx_mode_sel_type                     lte_b1_drx_mode_sel;
  nvi_uint8_type                                   cgps_sensors_enable;
  nvi_uint8_type                                   gnss_gps_rxd_enable;
  nvi_uint8_type                                   gnss_system_control;
  nvi_uint8_type                                   gnss_glo_control;
  nvi_uint8_type                                   gnss_rxd_path_loss;
  nvi_uint8_type                                   gnss_hbw_path_loss;
  nvi_uint8_type                                   gnss_glo_path_loss_center_minus7;
  nvi_uint8_type                                   gnss_glo_path_loss_center_0;
  nvi_uint8_type                                   gnss_glo_path_loss_center_plus6;
  nvi_int16_type                                   gnss_lbw_rxd_group_delay_diff;
  nvi_uint8_type                                   gnss_timed_output_mode_selection;
  nvi_uint32_type                                  gnss_timed_output_fixed_bias_offset;
  nvi_uint8_type                                   gnss_max_m_rxd_tasks;
  nvi_uint8_type                                   gnss_max_gnss_tasks;
  nvi_uint16_type                                  gnss_shallow_first_dwell_duration;
  nvi_uint16_type                                  gnss_shallow_successive_dwells_duration;
  nvi_uint16_type                                  gnss_deep_first_dwell_duration;
  nvi_uint16_type                                  gnss_deep_second_dwell_duration;
  nvi_uint16_type                                  gnss_deep_third_dwell_duration;
  nvi_uint16_type                                  gnss_verification_dwell_duration;
  nvi_uint16_type                                  gnss_probationary_scan_dwell_duration;
  nvi_uint8_type                                   gnss_acquisition_sampling_mode;
  nvi_gnss_pp_reserved_type                        gnss_pp_reserved;
  nvi_uint8_type                                   gnss_max_num_gps_sv_measurements_in_fix;
  nvi_uint32_type                                  gnss_spcfc_gps_sv_measures_not_in_fix;
  nvi_uint8_type                                   gnss_max_num_glo_sv_measurements_in_fix;
  nvi_uint32_type                                  gnss_spcfc_glo_sv_measures_not_in_fix;
  nvi_uint8_type                                   gnss_disable_ggtb_constraint_in_wls;
  nvi_uint8_type                                   gnss_disable_glo_only_kf;
  nvi_uint8_type                                   gnss_enable_extended_on_feature_for_gnss;
  nvi_uint16_type                                  gnss_spcfc_glo_sv_nav_data_not_decoded;
  nvi_uint32_type                                  gnss_spcfc_gps_sv_nav_data_not_decoded;
  nvi_uint8_type                                   gnss_nmea_sentence_type;
  nvi_uint16_type                                  gnss_nmea_extended_sentence_type;
  nvi_uint8_type                                   gnss_801_b_protocol_support;
  nvi_uint32_type                                  gnss_supl_version;
  nvi_uint8_type                                   gnss_rrlp8_rrc8_supported;
  nvi_uint16_type                                  gnss_dpo_dwell_duration;
  nvi_uint32_type                                  cgps_dpo_entry_criteria_control;
  nvi_cgps_default_region_size_type                cgps_default_region_size;
  nvi_uint8_type                                   cgps_use_qwip_for_odp;
  nvi_uint8_type                                   gnss_mgp_error_recovery;
  nvi_uint8_type                                   gnss_hbw_control;
  nvi_lte_tx_mismatch_comp_type                    lte_b13_tx_mismatch_comp;
  nvi_lte_tx_mismatch_comp_type                    lte_b7_tx_mismatch_comp;
  nvi_lte_tx_mismatch_comp_type                    lte_b17_tx_mismatch_comp;
  nvi_lte_tx_mismatch_comp_type                    lte_b40_tx_mismatch_comp;
  nvi_lte_tx_mismatch_comp_type                    lte_b1_tx_mismatch_comp;
  nvi_lte_tx_carrier_feedthrough_comp_type         lte_b13_tx_carrier_feedthrough_comp;
  nvi_lte_tx_carrier_feedthrough_comp_type         lte_b7_tx_carrier_feedthrough_comp;
  nvi_lte_tx_carrier_feedthrough_comp_type         lte_b17_tx_carrier_feedthrough_comp;
  nvi_lte_tx_carrier_feedthrough_comp_type         lte_b40_tx_carrier_feedthrough_comp;
  nvi_lte_tx_carrier_feedthrough_comp_type         lte_b1_tx_carrier_feedthrough_comp;
  nvi_lte_bc_config_type                           lte_bc_config;
  nvi_lte_bc_config_div_type                       lte_bc_config_div;
  nvi_uint8_type                                   cs_to_voip_fallback_timer;
  nvi_uint8_type                                   voip_cancel_retry_timer;
  nvi_uint16_type                                  cgps_sensors_spi_opinterval;
  nvi_uint16_type                                  cgps_sensors_spi_detectthreshold;
  nvi_uint16_type                                  snsd_motion_scale_factor;
  nvi_uint16_type                                  snsd_motion_zmd_window_samples;
  nvi_uint8_type                                   snsd_motion_zmd_method;
  nvi_uint8_type                                   snsd_motion_transient_length;
  nvi_enum_type                                    wlan_pal_link_pref;
  nvi_uint8_type                                   gnss_embedded_xtra_client_enabled;
  nvi_enum_type                                    gnss_wwan_network_preference;
  nvi_uint8_type                                   gnss_medium_preferences_number;
  nvi_gnss_medium_preference_list_type             gnss_medium_preference_list;
  nvi_uint8_type                                   gnss_auto_nmea_comport_enabled;
  nvi_uint8_type                                   gnss_embedded_xtra_time_client_enabled;
  nvi_uint8_type                                   gnss_1xup_msa_trusted_mode_disable;
  nvi_enum_type                                    uim_hw_sim_config;
  nvi_uint8_type                                   gnss_enable_external_confidence_infor;
  nvi_gnss_internal_confidence_stationary_type     gnss_internal_confidence_stationary;
  nvi_gnss_internal_confidence_non_stationary_type gnss_internal_confidence_non_stationary;
  nvi_uint8_type                                   gnss_xspi_injection_timeout;
  nvi_cgps_sm_supl_network_params_type             cgps_sm_supl_network_params;
  nvi_uint32_type                                  gnss_oem_feature_mask;
  nvi_lte_b17_c1_rx_gain_vs_freq_i_type            lte_b17_c1_rx_gain_vs_freq_i;
  nvi_lte_b13_exp_lpm_hdet_vs_agc_type             lte_b13_exp_lpm_hdet_vs_agc;
  nvi_uint16_type                                  lte_b13_hdet_hpm_lpm_switch_point;
  nvi_lte_b13_tx_limit_vs_freq_lpm_type            lte_b13_tx_limit_vs_freq_lpm;
  nvi_uint16_type                                  lte_b1_hdet_hpm_lpm_switch_point;
  nvi_lte_b1_exp_lpm_hdet_vs_agc_type              lte_b1_exp_lpm_hdet_vs_agc;
  nvi_lte_b1_tx_limit_vs_freq_lpm_type             lte_b1_tx_limit_vs_freq_lpm;
  nvi_gsm_prui_00_type                             gsm_prui_00;
  nvi_gsm_prui_01_type                             gsm_prui_01;
  nvi_gsm_prui_02_type                             gsm_prui_02;
  nvi_gsm_prui_03_type                             gsm_prui_03;
  nvi_gsm_prui_04_type                             gsm_prui_04;
  nvi_gsm_prui_05_type                             gsm_prui_05;
  nvi_gsm_prui_06_type                             gsm_prui_06;
  nvi_gsm_prui_07_type                             gsm_prui_07;
  nvi_gsm_prui_08_type                             gsm_prui_08;
  nvi_gsm_prui_09_type                             gsm_prui_09;
  nvi_gsm_prui_10_type                             gsm_prui_10;
  nvi_gsm_prdi_00_type                             gsm_prdi_00;
  nvi_gsm_prdi_01_type                             gsm_prdi_01;
  nvi_gsm_prdi_02_type                             gsm_prdi_02;
  nvi_gsm_prdi_03_type                             gsm_prdi_03;
  nvi_gsm_prdi_04_type                             gsm_prdi_04;
  nvi_gsm_prdi_05_type                             gsm_prdi_05;
  nvi_gsm_prdi_06_type                             gsm_prdi_06;
  nvi_gsm_prdi_07_type                             gsm_prdi_07;
  nvi_gsm_prdi_08_type                             gsm_prdi_08;
  nvi_gsm_prdi_09_type                             gsm_prdi_09;
  nvi_gsm_prdi_10_type                             gsm_prdi_10;
  nvi_gsm_prdi_11_type                             gsm_prdi_11;
  nvi_dcs_prui_00_type                             dcs_prui_00;
  nvi_dcs_prui_01_type                             dcs_prui_01;
  nvi_dcs_prui_02_type                             dcs_prui_02;
  nvi_dcs_prui_03_type                             dcs_prui_03;
  nvi_dcs_prui_04_type                             dcs_prui_04;
  nvi_dcs_prui_05_type                             dcs_prui_05;
  nvi_dcs_prui_06_type                             dcs_prui_06;
  nvi_dcs_prui_07_type                             dcs_prui_07;
  nvi_dcs_prui_08_type                             dcs_prui_08;
  nvi_dcs_prui_09_type                             dcs_prui_09;
  nvi_dcs_prui_10_type                             dcs_prui_10;
  nvi_dcs_prui_11_type                             dcs_prui_11;
  nvi_dcs_prui_12_type                             dcs_prui_12;
  nvi_dcs_prdi_00_type                             dcs_prdi_00;
  nvi_dcs_prdi_01_type                             dcs_prdi_01;
  nvi_dcs_prdi_02_type                             dcs_prdi_02;
  nvi_dcs_prdi_03_type                             dcs_prdi_03;
  nvi_dcs_prdi_04_type                             dcs_prdi_04;
  nvi_dcs_prdi_05_type                             dcs_prdi_05;
  nvi_dcs_prdi_06_type                             dcs_prdi_06;
  nvi_dcs_prdi_07_type                             dcs_prdi_07;
  nvi_dcs_prdi_08_type                             dcs_prdi_08;
  nvi_dcs_prdi_09_type                             dcs_prdi_09;
  nvi_dcs_prdi_10_type                             dcs_prdi_10;
  nvi_dcs_prdi_11_type                             dcs_prdi_11;
  nvi_dcs_prdi_12_type                             dcs_prdi_12;
  nvi_gsm_1900_prui_00_type                        gsm_1900_prui_00;
  nvi_gsm_1900_prui_01_type                        gsm_1900_prui_01;
  nvi_gsm_1900_prui_02_type                        gsm_1900_prui_02;
  nvi_gsm_1900_prui_03_type                        gsm_1900_prui_03;
  nvi_gsm_1900_prui_04_type                        gsm_1900_prui_04;
  nvi_gsm_1900_prui_05_type                        gsm_1900_prui_05;
  nvi_gsm_1900_prui_06_type                        gsm_1900_prui_06;
  nvi_gsm_1900_prui_07_type                        gsm_1900_prui_07;
  nvi_gsm_1900_prui_08_type                        gsm_1900_prui_08;
  nvi_gsm_1900_prui_09_type                        gsm_1900_prui_09;
  nvi_gsm_1900_prui_10_type                        gsm_1900_prui_10;
  nvi_gsm_1900_prui_11_type                        gsm_1900_prui_11;
  nvi_gsm_1900_prui_12_type                        gsm_1900_prui_12;
  nvi_gsm_1900_prdi_02_type                        gsm_1900_prdi_02;
  nvi_gsm_1900_prdi_03_type                        gsm_1900_prdi_03;
  nvi_gsm_1900_prdi_04_type                        gsm_1900_prdi_04;
  nvi_gsm_1900_prdi_05_type                        gsm_1900_prdi_05;
  nvi_gsm_1900_prdi_06_type                        gsm_1900_prdi_06;
  nvi_gsm_1900_prdi_07_type                        gsm_1900_prdi_07;
  nvi_gsm_1900_prdi_09_type                        gsm_1900_prdi_09;
  nvi_gsm_1900_prdi_10_type                        gsm_1900_prdi_10;
  nvi_gsm_1900_prdi_12_type                        gsm_1900_prdi_12;
  nvi_gsm_vl_tl_brui_14_type                       gsm_vl_tl_brui_14;
  nvi_gsm_vl_tl_brui_13_type                       gsm_vl_tl_brui_13;
  nvi_gsm_vl_tl_brui_12_type                       gsm_vl_tl_brui_12;
  nvi_gsm_vl_tl_brdi_14_type                       gsm_vl_tl_brdi_14;
  nvi_gsm_vl_tl_brdi_13_type                       gsm_vl_tl_brdi_13;
  nvi_gsm_vl_tl_brdi_12_type                       gsm_vl_tl_brdi_12;
  nvi_dcs_vl_tl_brui_15_type                       dcs_vl_tl_brui_15;
  nvi_dcs_vl_tl_brui_14_type                       dcs_vl_tl_brui_14;
  nvi_dcs_vl_tl_brui_13_type                       dcs_vl_tl_brui_13;
  nvi_dcs_vl_tl_brdi_15_type                       dcs_vl_tl_brdi_15;
  nvi_dcs_vl_tl_brdi_14_type                       dcs_vl_tl_brdi_14;
  nvi_dcs_vl_tl_brdi_13_type                       dcs_vl_tl_brdi_13;
  nvi_gsm_1900_vl_tl_brui_15_type                  gsm_1900_vl_tl_brui_15;
  nvi_gsm_1900_vl_tl_brui_14_type                  gsm_1900_vl_tl_brui_14;
  nvi_gsm_1900_vl_tl_brui_13_type                  gsm_1900_vl_tl_brui_13;
  nvi_gsm_1900_vl_tl_brdi_15_type                  gsm_1900_vl_tl_brdi_15;
  nvi_gsm_1900_vl_tl_brdi_14_type                  gsm_1900_vl_tl_brdi_14;
  nvi_gsm_1900_vl_tl_brdi_13_type                  gsm_1900_vl_tl_brdi_13;
  nvi_gsm_vm_tl_brui_14_type                       gsm_vm_tl_brui_14;
  nvi_gsm_vm_tl_brui_13_type                       gsm_vm_tl_brui_13;
  nvi_gsm_vm_tl_brui_12_type                       gsm_vm_tl_brui_12;
  nvi_gsm_vm_tl_brdi_14_type                       gsm_vm_tl_brdi_14;
  nvi_gsm_vm_tl_brdi_13_type                       gsm_vm_tl_brdi_13;
  nvi_gsm_vm_tl_brdi_12_type                       gsm_vm_tl_brdi_12;
  nvi_dcs_vm_tl_brui_15_type                       dcs_vm_tl_brui_15;
  nvi_dcs_vm_tl_brui_14_type                       dcs_vm_tl_brui_14;
  nvi_dcs_vm_tl_brui_13_type                       dcs_vm_tl_brui_13;
  nvi_dcs_vm_tl_brdi_15_type                       dcs_vm_tl_brdi_15;
  nvi_dcs_vm_tl_brdi_14_type                       dcs_vm_tl_brdi_14;
  nvi_dcs_vm_tl_brdi_13_type                       dcs_vm_tl_brdi_13;
  nvi_gsm_1900_vm_tl_brui_15_type                  gsm_1900_vm_tl_brui_15;
  nvi_gsm_1900_vm_tl_brui_14_type                  gsm_1900_vm_tl_brui_14;
  nvi_gsm_1900_vm_tl_brui_13_type                  gsm_1900_vm_tl_brui_13;
  nvi_gsm_1900_vm_tl_brdi_15_type                  gsm_1900_vm_tl_brdi_15;
  nvi_gsm_1900_vm_tl_brdi_14_type                  gsm_1900_vm_tl_brdi_14;
  nvi_gsm_1900_vm_tl_brdi_13_type                  gsm_1900_vm_tl_brdi_13;
  nvi_gsm_vh_tl_brui_14_type                       gsm_vh_tl_brui_14;
  nvi_gsm_vh_tl_brui_13_type                       gsm_vh_tl_brui_13;
  nvi_gsm_vh_tl_brui_12_type                       gsm_vh_tl_brui_12;
  nvi_gsm_vh_tl_brdi_14_type                       gsm_vh_tl_brdi_14;
  nvi_gsm_vh_tl_brdi_13_type                       gsm_vh_tl_brdi_13;
  nvi_gsm_vh_tl_brdi_12_type                       gsm_vh_tl_brdi_12;
  nvi_dcs_vh_tl_brui_15_type                       dcs_vh_tl_brui_15;
  nvi_dcs_vh_tl_brui_14_type                       dcs_vh_tl_brui_14;
  nvi_dcs_vh_tl_brui_13_type                       dcs_vh_tl_brui_13;
  nvi_dcs_vh_tl_brdi_15_type                       dcs_vh_tl_brdi_15;
  nvi_dcs_vh_tl_brdi_14_type                       dcs_vh_tl_brdi_14;
  nvi_dcs_vh_tl_brdi_13_type                       dcs_vh_tl_brdi_13;
  nvi_gsm_1900_vh_tl_brui_15_type                  gsm_1900_vh_tl_brui_15;
  nvi_gsm_1900_vh_tl_brui_14_type                  gsm_1900_vh_tl_brui_14;
  nvi_gsm_1900_vh_tl_brui_13_type                  gsm_1900_vh_tl_brui_13;
  nvi_gsm_1900_vh_tl_brdi_15_type                  gsm_1900_vh_tl_brdi_15;
  nvi_gsm_1900_vh_tl_brdi_14_type                  gsm_1900_vh_tl_brdi_14;
  nvi_gsm_1900_vh_tl_brdi_13_type                  gsm_1900_vh_tl_brdi_13;
  nvi_gsm_vl_tm_brui_14_type                       gsm_vl_tm_brui_14;
  nvi_gsm_vl_tm_brui_13_type                       gsm_vl_tm_brui_13;
  nvi_gsm_vl_tm_brui_12_type                       gsm_vl_tm_brui_12;
  nvi_gsm_vl_tm_brdi_14_type                       gsm_vl_tm_brdi_14;
  nvi_gsm_vl_tm_brdi_13_type                       gsm_vl_tm_brdi_13;
  nvi_gsm_vl_tm_brdi_12_type                       gsm_vl_tm_brdi_12;
  nvi_dcs_vl_tm_brui_15_type                       dcs_vl_tm_brui_15;
  nvi_dcs_vl_tm_brui_14_type                       dcs_vl_tm_brui_14;
  nvi_dcs_vl_tm_brui_13_type                       dcs_vl_tm_brui_13;
  nvi_dcs_vl_tm_brdi_15_type                       dcs_vl_tm_brdi_15;
  nvi_dcs_vl_tm_brdi_14_type                       dcs_vl_tm_brdi_14;
  nvi_dcs_vl_tm_brdi_13_type                       dcs_vl_tm_brdi_13;
  nvi_gsm_1900_vl_tm_brui_15_type                  gsm_1900_vl_tm_brui_15;
  nvi_gsm_1900_vl_tm_brui_14_type                  gsm_1900_vl_tm_brui_14;
  nvi_gsm_1900_vl_tm_brui_13_type                  gsm_1900_vl_tm_brui_13;
  nvi_gsm_1900_vl_tm_brdi_15_type                  gsm_1900_vl_tm_brdi_15;
  nvi_gsm_1900_vl_tm_brdi_14_type                  gsm_1900_vl_tm_brdi_14;
  nvi_gsm_1900_vl_tm_brdi_13_type                  gsm_1900_vl_tm_brdi_13;
  nvi_gsm_vm_tm_brui_14_type                       gsm_vm_tm_brui_14;
  nvi_gsm_vm_tm_brui_13_type                       gsm_vm_tm_brui_13;
  nvi_gsm_vm_tm_brui_12_type                       gsm_vm_tm_brui_12;
  nvi_gsm_vm_tm_brdi_14_type                       gsm_vm_tm_brdi_14;
  nvi_gsm_vm_tm_brdi_13_type                       gsm_vm_tm_brdi_13;
  nvi_gsm_vm_tm_brdi_12_type                       gsm_vm_tm_brdi_12;
  nvi_dcs_vm_tm_brui_15_type                       dcs_vm_tm_brui_15;
  nvi_dcs_vm_tm_brui_14_type                       dcs_vm_tm_brui_14;
  nvi_dcs_vm_tm_brui_13_type                       dcs_vm_tm_brui_13;
  nvi_dcs_vm_tm_brdi_15_type                       dcs_vm_tm_brdi_15;
  nvi_dcs_vm_tm_brdi_14_type                       dcs_vm_tm_brdi_14;
  nvi_dcs_vm_tm_brdi_13_type                       dcs_vm_tm_brdi_13;
  nvi_gsm_1900_vm_tm_brui_15_type                  gsm_1900_vm_tm_brui_15;
  nvi_gsm_1900_vm_tm_brui_14_type                  gsm_1900_vm_tm_brui_14;
  nvi_gsm_1900_vm_tm_brui_13_type                  gsm_1900_vm_tm_brui_13;
  nvi_gsm_1900_vm_tm_brdi_15_type                  gsm_1900_vm_tm_brdi_15;
  nvi_gsm_1900_vm_tm_brdi_14_type                  gsm_1900_vm_tm_brdi_14;
  nvi_gsm_1900_vm_tm_brdi_13_type                  gsm_1900_vm_tm_brdi_13;
  nvi_gsm_vh_tm_brui_14_type                       gsm_vh_tm_brui_14;
  nvi_gsm_vh_tm_brui_13_type                       gsm_vh_tm_brui_13;
  nvi_gsm_vh_tm_brui_12_type                       gsm_vh_tm_brui_12;
  nvi_gsm_vh_tm_brdi_14_type                       gsm_vh_tm_brdi_14;
  nvi_gsm_vh_tm_brdi_13_type                       gsm_vh_tm_brdi_13;
  nvi_gsm_vh_tm_brdi_12_type                       gsm_vh_tm_brdi_12;
  nvi_dcs_vh_tm_brui_15_type                       dcs_vh_tm_brui_15;
  nvi_dcs_vh_tm_brui_14_type                       dcs_vh_tm_brui_14;
  nvi_dcs_vh_tm_brui_13_type                       dcs_vh_tm_brui_13;
  nvi_dcs_vh_tm_brdi_15_type                       dcs_vh_tm_brdi_15;
  nvi_dcs_vh_tm_brdi_14_type                       dcs_vh_tm_brdi_14;
  nvi_dcs_vh_tm_brdi_13_type                       dcs_vh_tm_brdi_13;
  nvi_gsm_1900_vh_tm_brui_15_type                  gsm_1900_vh_tm_brui_15;
  nvi_gsm_1900_vh_tm_brui_14_type                  gsm_1900_vh_tm_brui_14;
  nvi_gsm_1900_vh_tm_brui_13_type                  gsm_1900_vh_tm_brui_13;
  nvi_gsm_1900_vh_tm_brdi_15_type                  gsm_1900_vh_tm_brdi_15;
  nvi_gsm_1900_vh_tm_brdi_14_type                  gsm_1900_vh_tm_brdi_14;
  nvi_gsm_1900_vh_tm_brdi_13_type                  gsm_1900_vh_tm_brdi_13;
  nvi_gsm_vl_th_brui_14_type                       gsm_vl_th_brui_14;
  nvi_gsm_vl_th_brui_13_type                       gsm_vl_th_brui_13;
  nvi_gsm_vl_th_brui_12_type                       gsm_vl_th_brui_12;
  nvi_gsm_vl_th_brdi_14_type                       gsm_vl_th_brdi_14;
  nvi_gsm_vl_th_brdi_13_type                       gsm_vl_th_brdi_13;
  nvi_gsm_vl_th_brdi_12_type                       gsm_vl_th_brdi_12;
  nvi_dcs_vl_th_brui_15_type                       dcs_vl_th_brui_15;
  nvi_dcs_vl_th_brui_14_type                       dcs_vl_th_brui_14;
  nvi_dcs_vl_th_brui_13_type                       dcs_vl_th_brui_13;
  nvi_dcs_vl_th_brdi_15_type                       dcs_vl_th_brdi_15;
  nvi_dcs_vl_th_brdi_14_type                       dcs_vl_th_brdi_14;
  nvi_dcs_vl_th_brdi_13_type                       dcs_vl_th_brdi_13;
  nvi_gsm_1900_vl_th_brui_15_type                  gsm_1900_vl_th_brui_15;
  nvi_gsm_1900_vl_th_brui_14_type                  gsm_1900_vl_th_brui_14;
  nvi_gsm_1900_vl_th_brui_13_type                  gsm_1900_vl_th_brui_13;
  nvi_gsm_1900_vl_th_brdi_15_type                  gsm_1900_vl_th_brdi_15;
  nvi_gsm_1900_vl_th_brdi_14_type                  gsm_1900_vl_th_brdi_14;
  nvi_gsm_1900_vl_th_brdi_13_type                  gsm_1900_vl_th_brdi_13;
  nvi_gsm_vm_th_brui_14_type                       gsm_vm_th_brui_14;
  nvi_gsm_vm_th_brui_13_type                       gsm_vm_th_brui_13;
  nvi_gsm_vm_th_brui_12_type                       gsm_vm_th_brui_12;
  nvi_gsm_vm_th_brdi_14_type                       gsm_vm_th_brdi_14;
  nvi_gsm_vm_th_brdi_13_type                       gsm_vm_th_brdi_13;
  nvi_gsm_vm_th_brdi_12_type                       gsm_vm_th_brdi_12;
  nvi_dcs_vm_th_brui_15_type                       dcs_vm_th_brui_15;
  nvi_dcs_vm_th_brui_14_type                       dcs_vm_th_brui_14;
  nvi_dcs_vm_th_brui_13_type                       dcs_vm_th_brui_13;
  nvi_dcs_vm_th_brdi_15_type                       dcs_vm_th_brdi_15;
  nvi_dcs_vm_th_brdi_14_type                       dcs_vm_th_brdi_14;
  nvi_dcs_vm_th_brdi_13_type                       dcs_vm_th_brdi_13;
  nvi_gsm_1900_vm_th_brui_15_type                  gsm_1900_vm_th_brui_15;
  nvi_gsm_1900_vm_th_brui_14_type                  gsm_1900_vm_th_brui_14;
  nvi_gsm_1900_vm_th_brui_13_type                  gsm_1900_vm_th_brui_13;
  nvi_gsm_1900_vm_th_brdi_15_type                  gsm_1900_vm_th_brdi_15;
  nvi_gsm_1900_vm_th_brdi_14_type                  gsm_1900_vm_th_brdi_14;
  nvi_gsm_1900_vm_th_brdi_13_type                  gsm_1900_vm_th_brdi_13;
  nvi_gsm_vh_th_brui_14_type                       gsm_vh_th_brui_14;
  nvi_gsm_vh_th_brui_13_type                       gsm_vh_th_brui_13;
  nvi_gsm_vh_th_brui_12_type                       gsm_vh_th_brui_12;
  nvi_gsm_vh_th_brdi_14_type                       gsm_vh_th_brdi_14;
  nvi_gsm_vh_th_brdi_13_type                       gsm_vh_th_brdi_13;
  nvi_gsm_vh_th_brdi_12_type                       gsm_vh_th_brdi_12;
  nvi_dcs_vh_th_brui_15_type                       dcs_vh_th_brui_15;
  nvi_dcs_vh_th_brui_14_type                       dcs_vh_th_brui_14;
  nvi_dcs_vh_th_brui_13_type                       dcs_vh_th_brui_13;
  nvi_dcs_vh_th_brdi_15_type                       dcs_vh_th_brdi_15;
  nvi_dcs_vh_th_brdi_14_type                       dcs_vh_th_brdi_14;
  nvi_dcs_vh_th_brdi_13_type                       dcs_vh_th_brdi_13;
  nvi_gsm_1900_vh_th_brui_15_type                  gsm_1900_vh_th_brui_15;
  nvi_gsm_1900_vh_th_brui_14_type                  gsm_1900_vh_th_brui_14;
  nvi_gsm_1900_vh_th_brui_13_type                  gsm_1900_vh_th_brui_13;
  nvi_gsm_1900_vh_th_brdi_15_type                  gsm_1900_vh_th_brdi_15;
  nvi_gsm_1900_vh_th_brdi_14_type                  gsm_1900_vh_th_brdi_14;
  nvi_gsm_1900_vh_th_brdi_13_type                  gsm_1900_vh_th_brdi_13;
  nvi_gsm_c0_tx_freq_comp_type                     gsm_c0_tx_freq_comp;
  nvi_dcs_c0_tx_freq_comp_type                     dcs_c0_tx_freq_comp;
  nvi_gsm_1900_c0_tx_freq_comp_type                gsm_1900_c0_tx_freq_comp;
  nvi_gsm_c1_tx_freq_comp_type                     gsm_c1_tx_freq_comp;
  nvi_dcs_c1_tx_freq_comp_type                     dcs_c1_tx_freq_comp;
  nvi_gsm1900_c1_tx_freq_comp_type                 gsm1900_c1_tx_freq_comp;
  nvi_gsm_enable_tx_freq_comp_vs_pcl_type          gsm_enable_tx_freq_comp_vs_pcl;
  nvi_dcs_enable_tx_freq_comp_vs_pcl_type          dcs_enable_tx_freq_comp_vs_pcl;
  nvi_gsm_1900_enable_tx_freq_comp_vs_pcl_type     gsm_1900_enable_tx_freq_comp_vs_pcl;
  nvi_therm_comp_thresholds_type                   therm_comp_thresholds;
  nvi_vbatt_comp_thresholds_type                   vbatt_comp_thresholds;
  nvi_wcdma_c0_tx_comp_vs_freq_0_type              wcdma_c0_tx_comp_vs_freq_0;
  nvi_wcdma_c0_tx_comp_vs_freq_1_type              wcdma_c0_tx_comp_vs_freq_1;
  nvi_wcdma_c1_tx_comp_vs_freq_0_type              wcdma_c1_tx_comp_vs_freq_0;
  nvi_wcdma_c1_tx_comp_vs_freq_1_type              wcdma_c1_tx_comp_vs_freq_1;
  nvi_wcdma_tx_lim_vs_volt_offset_type             wcdma_tx_lim_vs_volt_offset;
  nvi_gsm_vl_tl_prui_14_type                       gsm_vl_tl_prui_14;
  nvi_gsm_vl_tl_prui_13_type                       gsm_vl_tl_prui_13;
  nvi_gsm_vl_tl_prui_12_type                       gsm_vl_tl_prui_12;
  nvi_gsm_vl_tl_prdi_14_type                       gsm_vl_tl_prdi_14;
  nvi_gsm_vl_tl_prdi_13_type                       gsm_vl_tl_prdi_13;
  nvi_gsm_vl_tl_prdi_12_type                       gsm_vl_tl_prdi_12;
  nvi_dcs_vl_tl_prui_15_type                       dcs_vl_tl_prui_15;
  nvi_dcs_vl_tl_prui_14_type                       dcs_vl_tl_prui_14;
  nvi_dcs_vl_tl_prui_13_type                       dcs_vl_tl_prui_13;
  nvi_dcs_vl_tl_prdi_15_type                       dcs_vl_tl_prdi_15;
  nvi_dcs_vl_tl_prdi_14_type                       dcs_vl_tl_prdi_14;
  nvi_dcs_vl_tl_prdi_13_type                       dcs_vl_tl_prdi_13;
  nvi_gsm_1900_vl_tl_prui_15_type                  gsm_1900_vl_tl_prui_15;
  nvi_gsm_1900_vl_tl_prui_14_type                  gsm_1900_vl_tl_prui_14;
  nvi_gsm_1900_vl_tl_prui_13_type                  gsm_1900_vl_tl_prui_13;
  nvi_gsm_1900_vl_tl_prdi_15_type                  gsm_1900_vl_tl_prdi_15;
  nvi_gsm_1900_vl_tl_prdi_14_type                  gsm_1900_vl_tl_prdi_14;
  nvi_gsm_1900_vl_tl_prdi_13_type                  gsm_1900_vl_tl_prdi_13;
  nvi_gsm_vm_tl_prui_14_type                       gsm_vm_tl_prui_14;
  nvi_gsm_vm_tl_prui_13_type                       gsm_vm_tl_prui_13;
  nvi_gsm_vm_tl_prui_12_type                       gsm_vm_tl_prui_12;
  nvi_gsm_vm_tl_prdi_14_type                       gsm_vm_tl_prdi_14;
  nvi_gsm_vm_tl_prdi_13_type                       gsm_vm_tl_prdi_13;
  nvi_gsm_vm_tl_prdi_12_type                       gsm_vm_tl_prdi_12;
  nvi_dcs_vm_tl_prui_15_type                       dcs_vm_tl_prui_15;
  nvi_dcs_vm_tl_prui_14_type                       dcs_vm_tl_prui_14;
  nvi_dcs_vm_tl_prui_13_type                       dcs_vm_tl_prui_13;
  nvi_dcs_vm_tl_prdi_15_type                       dcs_vm_tl_prdi_15;
  nvi_dcs_vm_tl_prdi_14_type                       dcs_vm_tl_prdi_14;
  nvi_dcs_vm_tl_prdi_13_type                       dcs_vm_tl_prdi_13;
  nvi_gsm_1900_vm_tl_prui_15_type                  gsm_1900_vm_tl_prui_15;
  nvi_gsm_1900_vm_tl_prui_14_type                  gsm_1900_vm_tl_prui_14;
  nvi_gsm_1900_vm_tl_prui_13_type                  gsm_1900_vm_tl_prui_13;
  nvi_gsm_1900_vm_tl_prdi_15_type                  gsm_1900_vm_tl_prdi_15;
  nvi_gsm_1900_vm_tl_prdi_14_type                  gsm_1900_vm_tl_prdi_14;
  nvi_gsm_1900_vm_tl_prdi_13_type                  gsm_1900_vm_tl_prdi_13;
  nvi_gsm_vh_tl_prui_14_type                       gsm_vh_tl_prui_14;
  nvi_gsm_vh_tl_prui_13_type                       gsm_vh_tl_prui_13;
  nvi_gsm_vh_tl_prui_12_type                       gsm_vh_tl_prui_12;
  nvi_gsm_vh_tl_prdi_14_type                       gsm_vh_tl_prdi_14;
  nvi_gsm_vh_tl_prdi_13_type                       gsm_vh_tl_prdi_13;
  nvi_gsm_vh_tl_prdi_12_type                       gsm_vh_tl_prdi_12;
  nvi_dcs_vh_tl_prui_15_type                       dcs_vh_tl_prui_15;
  nvi_dcs_vh_tl_prui_14_type                       dcs_vh_tl_prui_14;
  nvi_dcs_vh_tl_prui_13_type                       dcs_vh_tl_prui_13;
  nvi_dcs_vh_tl_prdi_15_type                       dcs_vh_tl_prdi_15;
  nvi_dcs_vh_tl_prdi_14_type                       dcs_vh_tl_prdi_14;
  nvi_dcs_vh_tl_prdi_13_type                       dcs_vh_tl_prdi_13;
  nvi_gsm_1900_vh_tl_prui_15_type                  gsm_1900_vh_tl_prui_15;
  nvi_gsm_1900_vh_tl_prui_14_type                  gsm_1900_vh_tl_prui_14;
  nvi_gsm_1900_vh_tl_prui_13_type                  gsm_1900_vh_tl_prui_13;
  nvi_gsm_1900_vh_tl_prdi_15_type                  gsm_1900_vh_tl_prdi_15;
  nvi_gsm_1900_vh_tl_prdi_14_type                  gsm_1900_vh_tl_prdi_14;
  nvi_gsm_1900_vh_tl_prdi_13_type                  gsm_1900_vh_tl_prdi_13;
  nvi_gsm_vl_tm_prui_14_type                       gsm_vl_tm_prui_14;
  nvi_gsm_vl_tm_prui_13_type                       gsm_vl_tm_prui_13;
  nvi_gsm_vl_tm_prui_12_type                       gsm_vl_tm_prui_12;
  nvi_gsm_vl_tm_prdi_14_type                       gsm_vl_tm_prdi_14;
  nvi_gsm_vl_tm_prdi_13_type                       gsm_vl_tm_prdi_13;
  nvi_gsm_vl_tm_prdi_12_type                       gsm_vl_tm_prdi_12;
  nvi_dcs_vl_tm_prui_15_type                       dcs_vl_tm_prui_15;
  nvi_dcs_vl_tm_prui_14_type                       dcs_vl_tm_prui_14;
  nvi_dcs_vl_tm_prui_13_type                       dcs_vl_tm_prui_13;
  nvi_dcs_vl_tm_prdi_15_type                       dcs_vl_tm_prdi_15;
  nvi_dcs_vl_tm_prdi_14_type                       dcs_vl_tm_prdi_14;
  nvi_dcs_vl_tm_prdi_13_type                       dcs_vl_tm_prdi_13;
  nvi_gsm_1900_vl_tm_prui_15_type                  gsm_1900_vl_tm_prui_15;
  nvi_gsm_1900_vl_tm_prui_14_type                  gsm_1900_vl_tm_prui_14;
  nvi_gsm_1900_vl_tm_prui_13_type                  gsm_1900_vl_tm_prui_13;
  nvi_gsm_1900_vl_tm_prdi_15_type                  gsm_1900_vl_tm_prdi_15;
  nvi_gsm_1900_vl_tm_prdi_14_type                  gsm_1900_vl_tm_prdi_14;
  nvi_gsm_1900_vl_tm_prdi_13_type                  gsm_1900_vl_tm_prdi_13;
  nvi_gsm_vm_tm_prui_14_type                       gsm_vm_tm_prui_14;
  nvi_gsm_vm_tm_prui_13_type                       gsm_vm_tm_prui_13;
  nvi_gsm_vm_tm_prui_12_type                       gsm_vm_tm_prui_12;
  nvi_gsm_vm_tm_prdi_14_type                       gsm_vm_tm_prdi_14;
  nvi_gsm_vm_tm_prdi_13_type                       gsm_vm_tm_prdi_13;
  nvi_gsm_vm_tm_prdi_12_type                       gsm_vm_tm_prdi_12;
  nvi_dcs_vm_tm_prui_15_type                       dcs_vm_tm_prui_15;
  nvi_dcs_vm_tm_prui_14_type                       dcs_vm_tm_prui_14;
  nvi_dcs_vm_tm_prui_13_type                       dcs_vm_tm_prui_13;
  nvi_dcs_vm_tm_prdi_15_type                       dcs_vm_tm_prdi_15;
  nvi_dcs_vm_tm_prdi_14_type                       dcs_vm_tm_prdi_14;
  nvi_dcs_vm_tm_prdi_13_type                       dcs_vm_tm_prdi_13;
  nvi_gsm_1900_vm_tm_prui_15_type                  gsm_1900_vm_tm_prui_15;
  nvi_gsm_1900_vm_tm_prui_14_type                  gsm_1900_vm_tm_prui_14;
  nvi_gsm_1900_vm_tm_prui_13_type                  gsm_1900_vm_tm_prui_13;
  nvi_gsm_1900_vm_tm_prdi_15_type                  gsm_1900_vm_tm_prdi_15;
  nvi_gsm_1900_vm_tm_prdi_14_type                  gsm_1900_vm_tm_prdi_14;
  nvi_gsm_1900_vm_tm_prdi_13_type                  gsm_1900_vm_tm_prdi_13;
  nvi_gsm_vh_tm_prui_14_type                       gsm_vh_tm_prui_14;
  nvi_gsm_vh_tm_prui_13_type                       gsm_vh_tm_prui_13;
  nvi_gsm_vh_tm_prui_12_type                       gsm_vh_tm_prui_12;
  nvi_gsm_vh_tm_prdi_14_type                       gsm_vh_tm_prdi_14;
  nvi_gsm_vh_tm_prdi_13_type                       gsm_vh_tm_prdi_13;
  nvi_gsm_vh_tm_prdi_12_type                       gsm_vh_tm_prdi_12;
  nvi_dcs_vh_tm_prui_15_type                       dcs_vh_tm_prui_15;
  nvi_dcs_vh_tm_prui_14_type                       dcs_vh_tm_prui_14;
  nvi_dcs_vh_tm_prui_13_type                       dcs_vh_tm_prui_13;
  nvi_dcs_vh_tm_prdi_15_type                       dcs_vh_tm_prdi_15;
  nvi_dcs_vh_tm_prdi_14_type                       dcs_vh_tm_prdi_14;
  nvi_dcs_vh_tm_prdi_13_type                       dcs_vh_tm_prdi_13;
  nvi_gsm_1900_vh_tm_prui_15_type                  gsm_1900_vh_tm_prui_15;
  nvi_gsm_1900_vh_tm_prui_14_type                  gsm_1900_vh_tm_prui_14;
  nvi_gsm_1900_vh_tm_prui_13_type                  gsm_1900_vh_tm_prui_13;
  nvi_gsm_1900_vh_tm_prdi_15_type                  gsm_1900_vh_tm_prdi_15;
  nvi_gsm_1900_vh_tm_prdi_14_type                  gsm_1900_vh_tm_prdi_14;
  nvi_gsm_1900_vh_tm_prdi_13_type                  gsm_1900_vh_tm_prdi_13;
  nvi_gsm_vl_th_prui_14_type                       gsm_vl_th_prui_14;
  nvi_gsm_vl_th_prui_13_type                       gsm_vl_th_prui_13;
  nvi_gsm_vl_th_prui_12_type                       gsm_vl_th_prui_12;
  nvi_gsm_vl_th_prdi_14_type                       gsm_vl_th_prdi_14;
  nvi_gsm_vl_th_prdi_13_type                       gsm_vl_th_prdi_13;
  nvi_gsm_vl_th_prdi_12_type                       gsm_vl_th_prdi_12;
  nvi_dcs_vl_th_prui_15_type                       dcs_vl_th_prui_15;
  nvi_dcs_vl_th_prui_14_type                       dcs_vl_th_prui_14;
  nvi_dcs_vl_th_prui_13_type                       dcs_vl_th_prui_13;
  nvi_dcs_vl_th_prdi_15_type                       dcs_vl_th_prdi_15;
  nvi_dcs_vl_th_prdi_14_type                       dcs_vl_th_prdi_14;
  nvi_dcs_vl_th_prdi_13_type                       dcs_vl_th_prdi_13;
  nvi_gsm_1900_vl_th_prui_15_type                  gsm_1900_vl_th_prui_15;
  nvi_gsm_1900_vl_th_prui_14_type                  gsm_1900_vl_th_prui_14;
  nvi_gsm_1900_vl_th_prui_13_type                  gsm_1900_vl_th_prui_13;
  nvi_gsm_1900_vl_th_prdi_15_type                  gsm_1900_vl_th_prdi_15;
  nvi_gsm_1900_vl_th_prdi_14_type                  gsm_1900_vl_th_prdi_14;
  nvi_gsm_1900_vl_th_prdi_13_type                  gsm_1900_vl_th_prdi_13;
  nvi_gsm_vm_th_prui_14_type                       gsm_vm_th_prui_14;
  nvi_gsm_vm_th_prui_13_type                       gsm_vm_th_prui_13;
  nvi_gsm_vm_th_prui_12_type                       gsm_vm_th_prui_12;
  nvi_gsm_vm_th_prdi_14_type                       gsm_vm_th_prdi_14;
  nvi_gsm_vm_th_prdi_13_type                       gsm_vm_th_prdi_13;
  nvi_gsm_vm_th_prdi_12_type                       gsm_vm_th_prdi_12;
  nvi_dcs_vm_th_prui_15_type                       dcs_vm_th_prui_15;
  nvi_dcs_vm_th_prui_14_type                       dcs_vm_th_prui_14;
  nvi_dcs_vm_th_prui_13_type                       dcs_vm_th_prui_13;
  nvi_dcs_vm_th_prdi_15_type                       dcs_vm_th_prdi_15;
  nvi_dcs_vm_th_prdi_14_type                       dcs_vm_th_prdi_14;
  nvi_dcs_vm_th_prdi_13_type                       dcs_vm_th_prdi_13;
  nvi_gsm_1900_vm_th_prui_15_type                  gsm_1900_vm_th_prui_15;
  nvi_gsm_1900_vm_th_prui_14_type                  gsm_1900_vm_th_prui_14;
  nvi_gsm_1900_vm_th_prui_13_type                  gsm_1900_vm_th_prui_13;
  nvi_gsm_1900_vm_th_prdi_15_type                  gsm_1900_vm_th_prdi_15;
  nvi_gsm_1900_vm_th_prdi_14_type                  gsm_1900_vm_th_prdi_14;
  nvi_gsm_1900_vm_th_prdi_13_type                  gsm_1900_vm_th_prdi_13;
  nvi_gsm_vh_th_prui_14_type                       gsm_vh_th_prui_14;
  nvi_gsm_vh_th_prui_13_type                       gsm_vh_th_prui_13;
  nvi_gsm_vh_th_prui_12_type                       gsm_vh_th_prui_12;
  nvi_gsm_vh_th_prdi_14_type                       gsm_vh_th_prdi_14;
  nvi_gsm_vh_th_prdi_13_type                       gsm_vh_th_prdi_13;
  nvi_gsm_vh_th_prdi_12_type                       gsm_vh_th_prdi_12;
  nvi_dcs_vh_th_prui_15_type                       dcs_vh_th_prui_15;
  nvi_dcs_vh_th_prui_14_type                       dcs_vh_th_prui_14;
  nvi_dcs_vh_th_prui_13_type                       dcs_vh_th_prui_13;
  nvi_dcs_vh_th_prdi_15_type                       dcs_vh_th_prdi_15;
  nvi_dcs_vh_th_prdi_14_type                       dcs_vh_th_prdi_14;
  nvi_dcs_vh_th_prdi_13_type                       dcs_vh_th_prdi_13;
  nvi_gsm_1900_vh_th_prui_15_type                  gsm_1900_vh_th_prui_15;
  nvi_gsm_1900_vh_th_prui_14_type                  gsm_1900_vh_th_prui_14;
  nvi_gsm_1900_vh_th_prui_13_type                  gsm_1900_vh_th_prui_13;
  nvi_gsm_1900_vh_th_prdi_15_type                  gsm_1900_vh_th_prdi_15;
  nvi_gsm_1900_vh_th_prdi_14_type                  gsm_1900_vh_th_prdi_14;
  nvi_gsm_1900_vh_th_prdi_13_type                  gsm_1900_vh_th_prdi_13;
  nvi_factory_data_1_type                          factory_data_1;
  nvi_factory_data_2_type                          factory_data_2;
  nvi_factory_data_3_type                          factory_data_3;
  nvi_factory_data_4_type                          factory_data_4;
  nvi_gsm_prui_11_type                             gsm_prui_11;
  nvi_gsm_1900_prdi_00_type                        gsm_1900_prdi_00;
  nvi_gsm_1900_prdi_01_type                        gsm_1900_prdi_01;
  nvi_gsm_1900_prdi_11_type                        gsm_1900_prdi_11;
  nvi_gsm_1900_prdi_08_type                        gsm_1900_prdi_08;
} nvim_item_file_type;

/* Names/handles of files containing item values */
#define NVIM_EFS_FILE_COUNT  25

#endif /* NVIM_ITEMS_H */
