
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_dfu/phy_tx.v; read_verilog ../../../usb_dfu/phy_rx.v; read_verilog ../../../usb_dfu/sie.v; read_verilog ../../../usb_dfu/ctrl_endp.v; read_verilog ../../../usb_dfu/in_fifo.v; read_verilog ../../../usb_dfu/out_fifo.v; read_verilog ../../../usb_dfu/fifo.v; read_verilog ../../../usb_dfu/usb_dfu.v; read_verilog ../../common/hdl/ice40/SB_RAM256x16.v; read_verilog ../../common/hdl/ice40/ram.v; read_verilog ../../common/hdl/ice40/dpram.v; read_verilog ../../common/hdl/flash/spi.v; read_verilog ../../common/hdl/flash/flash_spi.v; read_verilog ../../common/hdl/ram_if.v; read_verilog ../../common/hdl/ram_fifo_if.v; read_verilog ../hdl/loopback/dfu_app.v; read_verilog ../hdl/loopback/loopback.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_dfu/phy_tx.v
Parsing Verilog input from `../../../usb_dfu/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_dfu/phy_rx.v
Parsing Verilog input from `../../../usb_dfu/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_dfu/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_dfu/sie.v
Parsing Verilog input from `../../../usb_dfu/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_dfu/ctrl_endp.v
Parsing Verilog input from `../../../usb_dfu/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/ctrl_endp.v:917.4-1831.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_dfu/in_fifo.v
Parsing Verilog input from `../../../usb_dfu/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_dfu/out_fifo.v
Parsing Verilog input from `../../../usb_dfu/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_dfu/fifo.v
Parsing Verilog input from `../../../usb_dfu/fifo.v' to AST representation.
Generating RTLIL representation for module `\fifo'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_dfu/usb_dfu.v
Parsing Verilog input from `../../../usb_dfu/usb_dfu.v' to AST representation.
Generating RTLIL representation for module `\usb_dfu'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/ice40/SB_RAM256x16.v
Parsing Verilog input from `../../common/hdl/ice40/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/ice40/ram.v
Parsing Verilog input from `../../common/hdl/ice40/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../common/hdl/ice40/dpram.v
Parsing Verilog input from `../../common/hdl/ice40/dpram.v' to AST representation.
Generating RTLIL representation for module `\dpram'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../common/hdl/flash/spi.v
Parsing Verilog input from `../../common/hdl/flash/spi.v' to AST representation.
Generating RTLIL representation for module `\spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:131.4-198.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../common/hdl/flash/flash_spi.v
Parsing Verilog input from `../../common/hdl/flash/flash_spi.v' to AST representation.
Generating RTLIL representation for module `\flash_spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/flash_spi.v:208.4-678.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../common/hdl/ram_if.v
Parsing Verilog input from `../../common/hdl/ram_if.v' to AST representation.
Generating RTLIL representation for module `\ram_if'.
Note: Assuming pure combinatorial block at ../../common/hdl/ram_if.v:105.4-173.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../common/hdl/ram_fifo_if.v
Parsing Verilog input from `../../common/hdl/ram_fifo_if.v' to AST representation.
Generating RTLIL representation for module `\ram_fifo_if'.
Note: Assuming pure combinatorial block at ../../common/hdl/ram_fifo_if.v:79.4-112.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../hdl/loopback/dfu_app.v
Parsing Verilog input from `../hdl/loopback/dfu_app.v' to AST representation.
Generating RTLIL representation for module `\dfu_app'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ../hdl/loopback/loopback.v
Parsing Verilog input from `../hdl/loopback/loopback.v' to AST representation.
Generating RTLIL representation for module `\loopback'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top loopback; write_json output/loopback/loopback.json' --

18. Executing SYNTH_ICE40 pass.

18.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

18.2. Executing HIERARCHY pass (managing design hierarchy).

18.2.1. Analyzing design hierarchy..
Top module:  \loopback
Used module:     \usb_dfu
Used module:         \fifo
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \dfu_app
Used module:         \flash_spi
Used module:             \spi
Used module:         \dpram
Used module:             \SB_RAM256x16
Used module:         \ram_fifo_if
Used module:         \ram
Used module:         \ram_if
Parameter \BIT_SAMPLES = 4

18.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

18.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_dfu/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

18.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

18.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

18.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$b354769293250857bce6e01286286db12f3d3a99\fifo'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \RTI_STRING = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000
Parameter \SN_STRING = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000
Parameter \ALT_STRINGS = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000
Parameter \TRANSFER_SIZE = 64
Parameter \POLLTIMEOUT = 10
Parameter \MS20 = 1
Parameter \WCID = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

18.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \RTI_STRING = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000
Parameter \SN_STRING = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000
Parameter \ALT_STRINGS = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000
Parameter \TRANSFER_SIZE = 64
Parameter \POLLTIMEOUT = 10
Parameter \MS20 = 1
Parameter \WCID = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$c958fc6eb9f6bef1933dca116fc2779965cc796a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/ctrl_endp.v:917.4-1831.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

18.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

18.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

18.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \SCK_PERIOD_MULTIPLIER = 2

18.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Generating RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:131.4-198.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Parameter \CLK_PERIODS_PER_US = 16
Parameter \FLASH_SIZE = 1048576
Parameter \BLOCK_SIZE = 4096
Parameter \PAGE_SIZE = 256
Parameter \RESUME_US = 10
Parameter \BLOCK_ERASE_US = 60000
Parameter \PAGE_PROG_US = 700

18.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\flash_spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Parameter \CLK_PERIODS_PER_US = 16
Parameter \FLASH_SIZE = 1048576
Parameter \BLOCK_SIZE = 4096
Parameter \PAGE_SIZE = 256
Parameter \RESUME_US = 10
Parameter \BLOCK_ERASE_US = 60000
Parameter \PAGE_PROG_US = 700
Generating RTLIL representation for module `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/flash_spi.v:208.4-678.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VECTOR_LENGTH = 512
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 9

18.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \VECTOR_LENGTH = 512
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 9
Generating RTLIL representation for module `$paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram'.
Parameter \RAM_SIZE = 512

18.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_fifo_if'.
Parameter \RAM_SIZE = 512
Generating RTLIL representation for module `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000'.
Note: Assuming pure combinatorial block at ../../common/hdl/ram_fifo_if.v:79.4-112.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

18.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram'.
Parameter \RAM_SIZE = 1024

18.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_if'.
Parameter \RAM_SIZE = 1024
Generating RTLIL representation for module `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000'.
Note: Assuming pure combinatorial block at ../../common/hdl/ram_if.v:105.4-173.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110001
Parameter \RTI_STRING = 56'01010101010100110100001001011111010001000100011001010101
Parameter \SN_STRING = 24'010010010100010000110000
Parameter \ALT_STRINGS = 88'0100000100110000000010100100001000110001000010100100001100110010000010100100010000110011
Parameter \TRANSFER_SIZE = 256
Parameter \POLLTIMEOUT = 10
Parameter \MS20 = 1
Parameter \WCID = 1
Parameter \MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3

18.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_dfu'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110001
Parameter \RTI_STRING = 56'01010101010100110100001001011111010001000100011001010101
Parameter \SN_STRING = 24'010010010100010000110000
Parameter \ALT_STRINGS = 88'0100000100110000000010100100001000110001000010100100001100110010000010100100010000110011
Parameter \TRANSFER_SIZE = 256
Parameter \POLLTIMEOUT = 10
Parameter \MS20 = 1
Parameter \WCID = 1
Parameter \MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3
Generating RTLIL representation for module `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu'.

18.2.18. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu
Used module:         \fifo
Used module:             $paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo
Used module:             $paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \dfu_app
Used module:         $paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi
Used module:             \spi
Used module:         $paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram
Used module:             \SB_RAM256x16
Used module:         $paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:         $paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000
Parameter \SCK_PERIOD_MULTIPLIER = 2
Found cached RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3

18.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3
Generating RTLIL representation for module `$paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110001
Parameter \RTI_STRING = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010101010100110100001001011111010001000100011001010101
Parameter \SN_STRING = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010010100010000110000
Parameter \ALT_STRINGS = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000100110000000010100100001000110001000010100100001100110010000010100100010000110011
Parameter \TRANSFER_SIZE = 256
Parameter \POLLTIMEOUT = 10
Parameter \MS20 = 1
Parameter \WCID = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

18.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110001
Parameter \RTI_STRING = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010101010100110100001001011111010001000100011001010101
Parameter \SN_STRING = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010010100010000110000
Parameter \ALT_STRINGS = 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000100110000000010100100001000110001000010100100001100110010000010100100010000110011
Parameter \TRANSFER_SIZE = 256
Parameter \POLLTIMEOUT = 10
Parameter \MS20 = 1
Parameter \WCID = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/ctrl_endp.v:917.4-1831.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

18.2.21. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu
Used module:         $paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \dfu_app
Used module:         $paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:         $paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3

18.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3
Generating RTLIL representation for module `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_dfu/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3

18.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 3
Generating RTLIL representation for module `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo'.

18.2.24. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu
Used module:         $paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo
Used module:             $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo
Used module:             $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo
Used module:         $paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \dfu_app
Used module:         $paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:         $paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000

18.2.25. Analyzing design hierarchy..
Top module:  \loopback
Used module:     $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu
Used module:         $paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo
Used module:             $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo
Used module:             $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo
Used module:         $paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \dfu_app
Used module:         $paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:         $paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000
Removing unused module `$paramod$c958fc6eb9f6bef1933dca116fc2779965cc796a\ctrl_endp'.
Removing unused module `$paramod$b354769293250857bce6e01286286db12f3d3a99\fifo'.
Removing unused module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Removing unused module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Removing unused module `\ram_fifo_if'.
Removing unused module `\ram_if'.
Removing unused module `\flash_spi'.
Removing unused module `\spi'.
Removing unused module `\dpram'.
Removing unused module `\ram'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\usb_dfu'.
Removing unused module `\fifo'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 19 unused modules.

18.3. Executing PROC pass (convert processes to netlists).

18.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
Cleaned up 3 empty switches.

18.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$../../../usb_dfu/phy_tx.v:107$10372 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_dfu/phy_tx.v:107$10372 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/phy_tx.v:87$10370 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_dfu/phy_tx.v:69$10360 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$10208 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$10201 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$10197 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$10190 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$10187 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$10184 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$10181 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$10178 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$10170 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$10163 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$10159 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$10152 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$10149 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$10146 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$10143 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$10140 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$../hdl/loopback/dfu_app.v:110$9953 in module dfu_app.
Marked 1 switch rules as full_case in process $proc$../hdl/loopback/dfu_app.v:57$9890 in module dfu_app.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/usb_dfu.v:193$20205 in module $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/usb_dfu.v:185$20203 in module $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/usb_dfu.v:175$20200 in module $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/usb_dfu.v:261$20184 in module $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/usb_dfu.v:209$20107 in module $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/usb_dfu.v:107$20091 in module $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.
Marked 15 switch rules as full_case in process $proc$../../common/hdl/ram_if.v:105$20070 in module $paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/ram_if.v:80$20068 in module $paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.
Marked 6 switch rules as full_case in process $proc$../../common/hdl/ram_fifo_if.v:79$20017 in module $paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/ram_fifo_if.v:61$20015 in module $paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.
Marked 84 switch rules as full_case in process $proc$../../common/hdl/flash/flash_spi.v:208$19801 in module $paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/flash_spi.v:150$19761 in module $paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.
Removed 1 dead cases from process $proc$../../common/hdl/flash/spi.v:131$19744 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 9 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:131$19744 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:99$19737 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 76 switch rules as full_case in process $proc$../../../usb_dfu/sie.v:309$19290 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/sie.v:277$19288 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_dfu/sie.v:251$19274 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_dfu/in_fifo.v:250$48151 in module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_dfu/in_fifo.v:219$48107 in module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_dfu/in_fifo.v:107$48090 in module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_dfu/in_fifo.v:75$48072 in module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
Marked 2 switch rules as full_case in process $proc$../../../usb_dfu/out_fifo.v:254$48057 in module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_dfu/out_fifo.v:220$48036 in module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_dfu/out_fifo.v:98$48001 in module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/out_fifo.v:80$47999 in module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
Removed 1 dead cases from process $proc$../../../usb_dfu/ctrl_endp.v:917$47393 in module $paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.
Marked 198 switch rules as full_case in process $proc$../../../usb_dfu/ctrl_endp.v:917$47393 in module $paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/ctrl_endp.v:868$47381 in module $paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_dfu/ctrl_endp.v:839$47364 in module $paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/fifo.v:93$20211 in module $paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo.
Marked 15 switch rules as full_case in process $proc$../../../usb_dfu/phy_rx.v:200$10445 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 8 switch rules as full_case in process $proc$../../../usb_dfu/phy_rx.v:149$10429 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_dfu/phy_rx.v:97$10400 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_dfu/phy_rx.v:84$10390 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_dfu/phy_rx.v:68$10388 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 3 dead cases.

18.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 46 redundant assignments.
Promoted 175 assignments to connections.

18.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10211'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10207'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10200'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10196'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10189'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10186'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10183'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10180'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10177'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10173'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10169'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10162'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10158'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10151'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10148'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10145'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10142'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10139'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10137'.
  Set init value: \Q = 1'0

18.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:87$10370'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:69$10360'.
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$10208'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$10197'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$10187'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$10181'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$10170'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$10159'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$10149'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$10143'.
Found async reset \rstn in `\dfu_app.$proc$../hdl/loopback/dfu_app.v:110$9953'.
Found async reset \rstn_i in `\dfu_app.$proc$../hdl/loopback/dfu_app.v:57$9890'.
Found async reset \u_async_app.app_rstn in `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:193$20205'.
Found async reset \rstn_i in `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:185$20203'.
Found async reset \rstn in `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:175$20200'.
Found async reset \rstn in `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:261$20184'.
Found async reset \rstn in `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:209$20107'.
Found async reset \rstn_i in `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:107$20091'.
Found async reset \rstn_i in `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:80$20068'.
Found async reset \rstn_i in `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:61$20015'.
Found async reset \rstn_i in `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:150$19761'.
Found async reset \rstn_i in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$19737'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:251$19274'.
Found async reset \app_rstn_i in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:250$48151'.
Found async reset \rstn_i in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
Found async reset \rstn_i in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:107$48090'.
Found async reset \rstn_i in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:75$48072'.
Found async reset \app_rstn_i in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:254$48057'.
Found async reset \rstn_i in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:220$48036'.
Found async reset \rstn_i in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:80$47999'.
Found async reset \rstn in `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
Found async reset \rstn_i in `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:839$47364'.
Found async reset \rstn in `$paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo.$proc$../../../usb_dfu/fifo.v:93$20211'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:97$10400'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:68$10388'.

18.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~494 debug messages>

18.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:107$10372'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:87$10370'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:69$10360'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10211'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$10208'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10207'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$10201'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10200'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$10197'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10196'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$10190'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10189'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$10187'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10186'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$10184'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10183'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$10181'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10180'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$10178'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10177'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$10176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10175'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$10174'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10173'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$10170'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10169'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$10163'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10162'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$10159'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10158'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$10152'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10151'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$10149'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10148'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$10146'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10145'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$10143'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10142'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$10140'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10139'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$10138'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10137'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$10136'.
Creating decoders for process `\dfu_app.$proc$../hdl/loopback/dfu_app.v:110$9953'.
     1/1: $0\wait_cnt_q[7:0]
Creating decoders for process `\dfu_app.$proc$../hdl/loopback/dfu_app.v:57$9890'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:193$20205'.
     1/4: $0\u_async_app.dfu_clear_status_sq[1:0]
     2/4: $0\u_async_app.dfu_in_en_sq[1:0]
     3/4: $0\u_async_app.dfu_out_en_sq[1:0]
     4/4: $0\u_async_app.dfu_mode_sq[1:0]
Creating decoders for process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:185$20203'.
     1/1: $0\u_async_app.app_rstn_sq[1:0]
Creating decoders for process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:175$20200'.
     1/2: $0\u_async_app.dfu_status_sq[2:0]
     2/2: $0\u_async_app.dfu_busy_sq[1:0]
Creating decoders for process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:261$20184'.
     1/1: $0\fifo_in_full_q[0:0]
Creating decoders for process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:209$20107'.
     1/1: $0\dfu_clear_status_q[0:0]
Creating decoders for process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:107$20091'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:105$20070'.
     1/37: $7\ram_clke[0:0]
     2/37: $7\mem_addr_d[10:0]
     3/37: $5\mem_valid_d[0:0]
     4/37: $6\ram_clke[0:0]
     5/37: $6\mem_addr_d[10:0]
     6/37: $4\mem_valid_d[0:0]
     7/37: $5\ram_clke[0:0]
     8/37: $5\mem_addr_d[10:0]
     9/37: $3\mem_valid_d[0:0]
    10/37: $4\ram_clke[0:0]
    11/37: $4\mem_addr_d[10:0]
    12/37: $2\mem_valid_d[0:0]
    13/37: $7\status_d[3:0]
    14/37: $7\state_d[1:0]
    15/37: $6\state_d[1:0]
    16/37: $6\status_d[3:0]
    17/37: $5\status_d[3:0]
    18/37: $4\status_d[3:0]
    19/37: $3\ram_clke[0:0]
    20/37: $3\mem_addr_d[10:0]
    21/37: $2\ram_clke[0:0]
    22/37: $2\mem_addr_d[10:0]
    23/37: $2\out_ready[0:0]
    24/37: $2\ram_we[0:0]
    25/37: $3\status_d[3:0]
    26/37: $5\state_d[1:0]
    27/37: $2\status_d[3:0]
    28/37: $4\state_d[1:0]
    29/37: $3\state_d[1:0]
    30/37: $2\state_d[1:0]
    31/37: $1\mem_addr_d[10:0]
    32/37: $1\mem_valid_d[0:0]
    33/37: $1\status_d[3:0]
    34/37: $1\state_d[1:0]
    35/37: $1\ram_we[0:0]
    36/37: $1\ram_clke[0:0]
    37/37: $1\out_ready[0:0]
Creating decoders for process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:80$20068'.
     1/4: $0\mem_addr_q[10:0]
     2/4: $0\mem_valid_q[0:0]
     3/4: $0\status_q[3:0]
     4/4: $0\state_q[1:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$20042'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$20035'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:79$20017'.
     1/19: $5\out_clke[0:0]
     2/19: $5\out_addr_d[9:0]
     3/19: $5\out_valid_d[0:0]
     4/19: $4\out_clke[0:0]
     5/19: $4\out_valid_d[0:0]
     6/19: $4\out_addr_d[9:0]
     7/19: $3\out_clke[0:0]
     8/19: $3\out_valid_d[0:0]
     9/19: $3\out_addr_d[9:0]
    10/19: $2\out_clke[0:0]
    11/19: $2\out_valid_d[0:0]
    12/19: $2\out_addr_d[9:0]
    13/19: $2\in_clke[0:0]
    14/19: $2\in_addr_d[9:0]
    15/19: $1\out_valid_d[0:0]
    16/19: $1\out_addr_d[9:0]
    17/19: $1\in_addr_d[9:0]
    18/19: $1\out_clke[0:0]
    19/19: $1\in_clke[0:0]
Creating decoders for process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:61$20015'.
     1/3: $0\out_valid_q[0:0]
     2/3: $0\out_addr_q[9:0]
     3/3: $0\in_addr_q[9:0]
Creating decoders for process `$paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram.$proc$../../common/hdl/ice40/dpram.v:48$19982'.
     1/1: $0\u_8bit.byte_raddr_q[0:0]
Creating decoders for process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
     1/221: $1\page_addr_d[11:0] [11:4]
     2/221: $1\page_addr_d[11:0] [3:0]
     3/221: $53\byte_cnt_d[7:0]
     4/221: $52\byte_cnt_d[7:0]
     5/221: $9\spi_wr_valid[0:0]
     6/221: $13\spi_wr_data[7:0]
     7/221: $10\spi_en[0:0]
     8/221: $38\state_d[4:0]
     9/221: $40\state_d[4:0]
    10/221: $39\state_d[4:0]
    11/221: $37\state_d[4:0]
    12/221: $17\page_addr_d[11:0]
    13/221: $16\page_addr_d[11:0]
    14/221: $34\state_d[4:0]
    15/221: $15\page_addr_d[11:0]
    16/221: $33\state_d[4:0]
    17/221: $14\page_addr_d[11:0]
    18/221: $32\state_d[4:0]
    19/221: $13\page_addr_d[11:0]
    20/221: $31\state_d[4:0]
    21/221: $51\byte_cnt_d[7:0]
    22/221: $36\state_d[4:0]
    23/221: $30\state_d[4:0]
    24/221: $10\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19963
    25/221: $9\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19959
    26/221: $8\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19955
    27/221: $7\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19951
    28/221: $6\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19947
    29/221: $5\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19943
    30/221: $4\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19939
    31/221: $3\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19935
    32/221: $49\byte_cnt_d[7:0]
    33/221: $29\state_d[4:0]
    34/221: $7\crc16_d[15:0]
    35/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.i[3:0]$19932
    36/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19929
    37/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.crc[15:0]$19931
    38/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.data[7:0]$19930
    39/221: $35\state_d[4:0]
    40/221: $28\state_d[4:0]
    41/221: $6\crc16_d[15:0]
    42/221: $11\wait_cnt_d[15:0]
    43/221: $12\spi_wr_data[7:0]
    44/221: $10\wait_cnt_d[15:0]
    45/221: $47\byte_cnt_d[7:0]
    46/221: $27\state_d[4:0]
    47/221: $5\crc16_d[15:0]
    48/221: $46\byte_cnt_d[7:0]
    49/221: $50\byte_cnt_d[7:0]
    50/221: $45\byte_cnt_d[7:0]
    51/221: $44\byte_cnt_d[7:0]
    52/221: $43\byte_cnt_d[7:0]
    53/221: $42\byte_cnt_d[7:0]
    54/221: $41\byte_cnt_d[7:0]
    55/221: $40\byte_cnt_d[7:0]
    56/221: $8\spi_wr_valid[0:0]
    57/221: $11\spi_wr_data[7:0]
    58/221: $9\spi_en[0:0]
    59/221: $4\spi_rd_ready[0:0]
    60/221: $8\wait_cnt_d[15:0]
    61/221: $26\state_d[4:0]
    62/221: $48\byte_cnt_d[7:0]
    63/221: $11\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19913
    64/221: $10\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19909
    65/221: $9\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19905
    66/221: $8\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19901
    67/221: $7\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19897
    68/221: $6\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19893
    69/221: $5\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19889
    70/221: $4\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19885
    71/221: $24\state_d[4:0]
    72/221: $3\last_byte_d[7:0]
    73/221: $39\byte_cnt_d[7:0]
    74/221: $4\crc16_d[15:0]
    75/221: $3\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.i[3:0]$19882
    76/221: $3\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19879
    77/221: $3\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.crc[15:0]$19881
    78/221: $3\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.data[7:0]$19880
    79/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.i[3:0]$19877
    80/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.crc[15:0]$19876
    81/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.data[7:0]$19875
    82/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19874
    83/221: $2\last_byte_d[7:0]
    84/221: $38\byte_cnt_d[7:0]
    85/221: $23\state_d[4:0]
    86/221: $3\crc16_d[15:0]
    87/221: $2\out_ready[0:0]
    88/221: $7\spi_wr_valid[0:0]
    89/221: $10\spi_wr_data[7:0]
    90/221: $8\spi_en[0:0]
    91/221: $7\wait_cnt_d[15:0]
    92/221: $9\wait_cnt_d[15:0]
    93/221: $22\state_d[4:0]
    94/221: $9\spi_wr_data[7:0]
    95/221: $36\byte_cnt_d[7:0]
    96/221: $21\state_d[4:0]
    97/221: $2\crc16_d[15:0]
    98/221: $35\byte_cnt_d[7:0]
    99/221: $25\state_d[4:0]
   100/221: $33\byte_cnt_d[7:0]
   101/221: $6\spi_wr_valid[0:0]
   102/221: $8\spi_wr_data[7:0]
   103/221: $7\spi_en[0:0]
   104/221: $20\state_d[4:0]
   105/221: $37\byte_cnt_d[7:0]
   106/221: $34\byte_cnt_d[7:0]
   107/221: $18\state_d[4:0]
   108/221: $11\page_addr_d[11:0]
   109/221: $17\state_d[4:0]
   110/221: $32\byte_cnt_d[7:0]
   111/221: $10\page_addr_d[11:0]
   112/221: $31\byte_cnt_d[7:0]
   113/221: $16\state_d[4:0]
   114/221: $9\page_addr_d[11:0]
   115/221: $30\byte_cnt_d[7:0]
   116/221: $15\state_d[4:0]
   117/221: $19\state_d[4:0]
   118/221: $8\page_addr_d[3:0]
   119/221: $14\state_d[4:0]
   120/221: $7\spi_wr_data[7:0]
   121/221: $7\page_addr_d[3:0]
   122/221: $28\byte_cnt_d[7:0]
   123/221: $13\state_d[4:0]
   124/221: $27\byte_cnt_d[7:0]
   125/221: $6\wait_cnt_d[15:0]
   126/221: $26\byte_cnt_d[7:0]
   127/221: $25\byte_cnt_d[7:0]
   128/221: $24\byte_cnt_d[7:0]
   129/221: $23\byte_cnt_d[7:0]
   130/221: $22\byte_cnt_d[7:0]
   131/221: $21\byte_cnt_d[7:0]
   132/221: $5\spi_wr_valid[0:0]
   133/221: $6\spi_wr_data[7:0]
   134/221: $6\spi_en[0:0]
   135/221: $3\spi_rd_ready[0:0]
   136/221: $5\wait_cnt_d[15:0]
   137/221: $12\state_d[4:0]
   138/221: $12\page_addr_d[11:0]
   139/221: $19\byte_cnt_d[7:0]
   140/221: $18\byte_cnt_d[7:0]
   141/221: $17\byte_cnt_d[7:0]
   142/221: $16\byte_cnt_d[7:0]
   143/221: $4\spi_wr_valid[0:0]
   144/221: $5\spi_wr_data[7:0]
   145/221: $5\spi_en[0:0]
   146/221: $4\wait_cnt_d[15:0]
   147/221: $11\state_d[4:0]
   148/221: $29\byte_cnt_d[7:0]
   149/221: $14\byte_cnt_d[7:0]
   150/221: $3\spi_wr_valid[0:0]
   151/221: $4\spi_wr_data[7:0]
   152/221: $4\spi_en[0:0]
   153/221: $10\state_d[4:0]
   154/221: $20\byte_cnt_d[7:0]
   155/221: $6\in_en_d[0:0]
   156/221: $6\page_addr_d[11:0]
   157/221: $5\in_en_d[0:0]
   158/221: $5\page_addr_d[11:0]
   159/221: $13\byte_cnt_d[7:0]
   160/221: $4\in_en_d[0:0]
   161/221: $4\page_addr_d[11:0]
   162/221: $12\byte_cnt_d[7:0]
   163/221: $2\spi_rd_ready[0:0]
   164/221: $2\in_valid[0:0]
   165/221: $2\in_data[7:0]
   166/221: $3\spi_en[0:0]
   167/221: $9\state_d[4:0]
   168/221: $15\byte_cnt_d[7:0]
   169/221: $8\state_d[4:0]
   170/221: $3\spi_wr_data[7:0]
   171/221: $3\page_addr_d[3:0]
   172/221: $10\byte_cnt_d[7:0]
   173/221: $7\state_d[4:0]
   174/221: $9\byte_cnt_d[7:0]
   175/221: $7\in_en_d[0:0]
   176/221: $11\byte_cnt_d[7:0]
   177/221: $6\state_d[4:0]
   178/221: $7\byte_cnt_d[7:0]
   179/221: $5\state_d[4:0]
   180/221: $6\byte_cnt_d[7:0]
   181/221: $4\state_d[4:0]
   182/221: $2\page_addr_d[11:0] [11:4]
   183/221: $2\page_addr_d[11:0] [3:0]
   184/221: $5\byte_cnt_d[7:0]
   185/221: $4\byte_cnt_d[7:0]
   186/221: $3\byte_cnt_d[7:0]
   187/221: $2\byte_cnt_d[7:0]
   188/221: $2\spi_wr_valid[0:0]
   189/221: $2\spi_wr_data[7:0]
   190/221: $2\spi_en[0:0]
   191/221: $2\wait_cnt_d[15:0]
   192/221: $3\wait_cnt_d[15:0]
   193/221: $3\state_d[4:0]
   194/221: $3\in_en_d[0:0]
   195/221: $3\out_en_d[0:0]
   196/221: $2\in_en_d[0:0]
   197/221: $2\out_en_d[0:0]
   198/221: $2\state_d[4:0]
   199/221: $1\wait_cnt_d[15:0]
   200/221: $1\byte_cnt_d[7:0]
   201/221: $1\in_en_d[0:0]
   202/221: $1\out_en_d[0:0]
   203/221: $1\state_d[4:0]
   204/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.i[3:0]$19819
   205/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.crc[15:0]$19818
   206/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.data[7:0]$19817
   207/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19816
   208/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.i[3:0]$19815
   209/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.crc[15:0]$19814
   210/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.data[7:0]$19813
   211/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19812
   212/221: $1\out_ready[0:0]
   213/221: $1\spi_rd_ready[0:0]
   214/221: $1\spi_wr_valid[0:0]
   215/221: $1\spi_wr_data[7:0]
   216/221: $1\spi_en[0:0]
   217/221: $8\byte_cnt_d[7:0]
   218/221: $1\last_byte_d[7:0]
   219/221: $1\in_valid[0:0]
   220/221: $1\in_data[7:0]
   221/221: $1\crc16_d[15:0]
Creating decoders for process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:150$19761'.
     1/8: $0\in_en_q[0:0]
     2/8: $0\out_en_q[0:0]
     3/8: $0\last_byte_q[7:0]
     4/8: $0\crc16_q[15:0]
     5/8: $0\wait_cnt_q[15:0]
     6/8: $0\page_addr_q[11:0]
     7/8: $0\byte_cnt_q[7:0]
     8/8: $0\state_q[4:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$19744'.
     1/39: $9\state_d[1:0]
     2/39: $5\rd_data_d[7:0]
     3/39: $4\sck_d[0:0]
     4/39: $8\state_d[1:0]
     5/39: $8\wr_data_d[7:0]
     6/39: $3\sck_d[0:0]
     7/39: $4\rd_data_d[7:0]
     8/39: $2\sck_d[0:0]
     9/39: $3\rd_data_d[7:0]
    10/39: $7\wr_data_d[7:0]
    11/39: $7\state_d[1:0]
    12/39: $5\wr_ready[0:0]
    13/39: $6\wr_data_d[7:0]
    14/39: $6\state_d[1:0]
    15/39: $5\wr_data_d[7:0]
    16/39: $5\state_d[1:0]
    17/39: $4\wr_ready[0:0]
    18/39: $3\wr_ready[0:0]
    19/39: $4\wr_data_d[7:0]
    20/39: $4\state_d[1:0]
    21/39: $3\rd_valid[0:0]
    22/39: $3\bit_cnt_d[2:0]
    23/39: $2\rd_valid[0:0]
    24/39: $2\wr_ready[0:0]
    25/39: $3\wr_data_d[7:0]
    26/39: $3\state_d[1:0]
    27/39: $2\bit_cnt_d[2:0]
    28/39: $2\rd_data_d[7:0]
    29/39: $2\state_d[1:0]
    30/39: $2\wr_data_d[7:0]
    31/39: $2\en_d[0:0]
    32/39: $1\state_d[1:0]
    33/39: $1\rd_valid[0:0]
    34/39: $1\wr_ready[0:0]
    35/39: $1\sck_d[0:0]
    36/39: $1\en_d[0:0]
    37/39: $1\rd_data_d[7:0]
    38/39: $1\wr_data_d[7:0]
    39/39: $1\bit_cnt_d[2:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$19737'.
     1/6: $0\en_q[0:0]
     2/6: $0\sck_q[0:0]
     3/6: $0\rd_data_q[7:0]
     4/6: $0\wr_data_q[7:0]
     5/6: $0\state_q[1:0]
     6/6: $0\bit_cnt_q[2:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
     1/308: $2\rev8$func$../../../usb_dfu/sie.v:535$19262.$result[7:0]$19402 [7]
     2/308: $2\rev8$func$../../../usb_dfu/sie.v:535$19262.$result[7:0]$19402 [5]
     3/308: $2\rev8$func$../../../usb_dfu/sie.v:535$19262.$result[7:0]$19402 [4]
     4/308: $2\rev8$func$../../../usb_dfu/sie.v:535$19262.$result[7:0]$19402 [3]
     5/308: $2\rev8$func$../../../usb_dfu/sie.v:535$19262.$result[7:0]$19402 [2]
     6/308: $2\rev8$func$../../../usb_dfu/sie.v:535$19262.$result[7:0]$19402 [1]
     7/308: $2\rev8$func$../../../usb_dfu/sie.v:535$19262.$result[7:0]$19402 [0]
     8/308: $2\rev8$func$../../../usb_dfu/sie.v:530$19261.$result[7:0]$19399 [7]
     9/308: $2\rev8$func$../../../usb_dfu/sie.v:530$19261.$result[7:0]$19399 [4]
    10/308: $2\rev8$func$../../../usb_dfu/sie.v:530$19261.$result[7:0]$19399 [3]
    11/308: $2\rev8$func$../../../usb_dfu/sie.v:530$19261.$result[7:0]$19399 [2]
    12/308: $2\rev8$func$../../../usb_dfu/sie.v:530$19261.$result[7:0]$19399 [1]
    13/308: $2\rev8$func$../../../usb_dfu/sie.v:530$19261.$result[7:0]$19399 [0]
    14/308: $3\dataout_toggle_d[15:0] [15:1]
    15/308: $3\dataout_toggle_d[15:0] [0]
    16/308: $9\crc16$func$../../../usb_dfu/sie.v:524$19260.$result[15:0]$19722
    17/308: $8\crc16$func$../../../usb_dfu/sie.v:524$19260.$result[15:0]$19718
    18/308: $7\crc16$func$../../../usb_dfu/sie.v:524$19260.$result[15:0]$19714
    19/308: $6\crc16$func$../../../usb_dfu/sie.v:524$19260.$result[15:0]$19710
    20/308: $5\crc16$func$../../../usb_dfu/sie.v:524$19260.$result[15:0]$19706
    21/308: $4\crc16$func$../../../usb_dfu/sie.v:524$19260.$result[15:0]$19702
    22/308: $3\crc16$func$../../../usb_dfu/sie.v:524$19260.$result[15:0]$19698
    23/308: $25\phy_state_d[3:0]
    24/308: $6\in_ready[0:0]
    25/308: $3\datain_toggle_d[15:0] [0]
    26/308: $5\in_ready[0:0]
    27/308: $5\tx_data[7:0]
    28/308: $10\pid_d[3:0]
    29/308: $23\phy_state_d[3:0]
    30/308: $4\tx_data[7:0]
    31/308: $9\pid_d[3:0]
    32/308: $4\in_ready[0:0]
    33/308: $22\phy_state_d[3:0]
    34/308: $3\tx_data[7:0]
    35/308: $8\pid_d[3:0]
    36/308: $3\in_ready[0:0]
    37/308: $2\data_d[15:0] [15:8]
    38/308: $9\crc16$func$../../../usb_dfu/sie.v:473$19259.$result[15:0]$19659
    39/308: $8\crc16$func$../../../usb_dfu/sie.v:473$19259.$result[15:0]$19655
    40/308: $7\crc16$func$../../../usb_dfu/sie.v:473$19259.$result[15:0]$19651
    41/308: $6\crc16$func$../../../usb_dfu/sie.v:473$19259.$result[15:0]$19647
    42/308: $5\crc16$func$../../../usb_dfu/sie.v:473$19259.$result[15:0]$19643
    43/308: $4\crc16$func$../../../usb_dfu/sie.v:473$19259.$result[15:0]$19639
    44/308: $3\crc16$func$../../../usb_dfu/sie.v:473$19259.$result[15:0]$19635
    45/308: $7\pid_d[3:0]
    46/308: $14\dataout_toggle_d[15:0]
    47/308: $6$bitselwrite$data$../../../usb_dfu/sie.v:462$19257[15:0]$19620
    48/308: $6$bitselwrite$mask$../../../usb_dfu/sie.v:462$19256[15:0]$19619
    49/308: $6$bitselwrite$sel$../../../usb_dfu/sie.v:462$19258[3:0]$19621
    50/308: $6\pid_d[3:0]
    51/308: $5$bitselwrite$sel$../../../usb_dfu/sie.v:462$19258[3:0]$19617
    52/308: $5$bitselwrite$data$../../../usb_dfu/sie.v:462$19257[15:0]$19616
    53/308: $5$bitselwrite$mask$../../../usb_dfu/sie.v:462$19256[15:0]$19615
    54/308: $13\dataout_toggle_d[15:0]
    55/308: $15\out_eop[0:0]
    56/308: $12\dataout_toggle_d[15:0]
    57/308: $5$bitselwrite$data$../../../usb_dfu/sie.v:453$19254[15:0]$19599
    58/308: $5$bitselwrite$mask$../../../usb_dfu/sie.v:453$19253[15:0]$19598
    59/308: $5$bitselwrite$sel$../../../usb_dfu/sie.v:453$19255[3:0]$19600
    60/308: $5\out_err[0:0]
    61/308: $4$bitselwrite$sel$../../../usb_dfu/sie.v:462$19258[3:0]$19591
    62/308: $4$bitselwrite$data$../../../usb_dfu/sie.v:462$19257[15:0]$19590
    63/308: $4$bitselwrite$mask$../../../usb_dfu/sie.v:462$19256[15:0]$19589
    64/308: $11\dataout_toggle_d[15:0]
    65/308: $5\pid_d[3:0]
    66/308: $21\phy_state_d[3:0]
    67/308: $4$bitselwrite$sel$../../../usb_dfu/sie.v:453$19255[3:0]$19588
    68/308: $4$bitselwrite$data$../../../usb_dfu/sie.v:453$19254[15:0]$19587
    69/308: $4$bitselwrite$mask$../../../usb_dfu/sie.v:453$19253[15:0]$19586
    70/308: $14\out_eop[0:0]
    71/308: $4\out_err[0:0]
    72/308: $11\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19583
    73/308: $10\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19579
    74/308: $9\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19575
    75/308: $8\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19571
    76/308: $7\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19567
    77/308: $6\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19563
    78/308: $5\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19559
    79/308: $4\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19555
    80/308: $3\out_valid[0:0]
    81/308: $3$bitselwrite$sel$../../../usb_dfu/sie.v:462$19258[3:0]$19552
    82/308: $3$bitselwrite$data$../../../usb_dfu/sie.v:462$19257[15:0]$19551
    83/308: $3$bitselwrite$mask$../../../usb_dfu/sie.v:462$19256[15:0]$19550
    84/308: $3$bitselwrite$sel$../../../usb_dfu/sie.v:453$19255[3:0]$19549
    85/308: $3$bitselwrite$data$../../../usb_dfu/sie.v:453$19254[15:0]$19548
    86/308: $3$bitselwrite$mask$../../../usb_dfu/sie.v:453$19253[15:0]$19547
    87/308: $3\crc16$func$../../../usb_dfu/sie.v:450$19252.i[3:0]$19546
    88/308: $3\crc16$func$../../../usb_dfu/sie.v:450$19252.crc[15:0]$19545
    89/308: $3\crc16$func$../../../usb_dfu/sie.v:450$19252.data[7:0]$19544
    90/308: $3\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19543
    91/308: $13\out_eop[0:0]
    92/308: $3\out_err[0:0]
    93/308: $10\dataout_toggle_d[15:0]
    94/308: $4\pid_d[3:0]
    95/308: $20\phy_state_d[3:0]
    96/308: $2\rev8$func$../../../usb_dfu/sie.v:535$19262.$result[7:0]$19402 [6]
    97/308: $9\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19536
    98/308: $8\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19532
    99/308: $7\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19528
   100/308: $6\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19524
   101/308: $5\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19520
   102/308: $4\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19516
   103/308: $3\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19512
   104/308: $19\phy_state_d[3:0]
   105/308: $24\phy_state_d[3:0]
   106/308: $9\dataout_toggle_d[0:0]
   107/308: $13\datain_toggle_d[0:0]
   108/308: $18\phy_state_d[3:0]
   109/308: $11\out_eop[0:0]
   110/308: $8\dataout_toggle_d[0:0]
   111/308: $12\datain_toggle_d[0:0]
   112/308: $10\out_eop[0:0]
   113/308: $7\dataout_toggle_d[0:0]
   114/308: $11\datain_toggle_d[0:0]
   115/308: $17\phy_state_d[3:0]
   116/308: $5\frame_d[10:0]
   117/308: $9\out_eop[0:0]
   118/308: $6\dataout_toggle_d[0:0]
   119/308: $10\datain_toggle_d[0:0]
   120/308: $5\endp_d[3:0]
   121/308: $5\addr_d[6:0]
   122/308: $16\phy_state_d[3:0]
   123/308: $8\out_eop[0:0]
   124/308: $5\dataout_toggle_d[0:0]
   125/308: $9\datain_toggle_d[0:0]
   126/308: $4\frame_d[10:0]
   127/308: $4\endp_d[3:0]
   128/308: $4\addr_d[6:0]
   129/308: $15\phy_state_d[3:0]
   130/308: $14\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19501
   131/308: $13\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19497
   132/308: $12\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19493
   133/308: $11\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19489
   134/308: $10\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19485
   135/308: $9\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19481
   136/308: $8\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19477
   137/308: $7\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19473
   138/308: $6\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19469
   139/308: $5\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19465
   140/308: $4\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19461
   141/308: $7\out_eop[0:0]
   142/308: $4\dataout_toggle_d[0:0]
   143/308: $8\datain_toggle_d[0:0]
   144/308: $3\frame_d[10:0]
   145/308: $3\endp_d[3:0]
   146/308: $3\addr_d[6:0]
   147/308: $14\phy_state_d[3:0]
   148/308: $3\rev5$func$../../../usb_dfu/sie.v:416$19250.i[2:0]$19458
   149/308: $3\rev5$func$../../../usb_dfu/sie.v:416$19250.$result[4:0]$19456 [3]
   150/308: $3\rev5$func$../../../usb_dfu/sie.v:416$19250.$result[4:0]$19456 [2]
   151/308: $3\rev5$func$../../../usb_dfu/sie.v:416$19250.$result[4:0]$19456 [1]
   152/308: $3\rev5$func$../../../usb_dfu/sie.v:416$19250.$result[4:0]$19456 [0]
   153/308: $12\out_eop[0:0]
   154/308: $3\rev5$func$../../../usb_dfu/sie.v:416$19250.data[4:0]$19457
   155/308: $3\crc5$func$../../../usb_dfu/sie.v:416$19249.i[3:0]$19455
   156/308: $3\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19453
   157/308: $3\crc5$func$../../../usb_dfu/sie.v:416$19249.data[10:0]$19454
   158/308: $2\data_d[15:0] [7:0]
   159/308: $2\rev8$func$../../../usb_dfu/sie.v:530$19261.$result[7:0]$19399 [5]
   160/308: $3\rev5$func$../../../usb_dfu/sie.v:416$19250.$result[4:0]$19456 [4]
   161/308: $10\crc16$func$../../../usb_dfu/sie.v:473$19259.$result[15:0]$19663
   162/308: $13\phy_state_d[3:0]
   163/308: $11\phy_state_d[3:0]
   164/308: $6\in_data_ack[0:0]
   165/308: $6\out_eop[0:0]
   166/308: $7\datain_toggle_d[15:0]
   167/308: $6$bitselwrite$data$../../../usb_dfu/sie.v:382$19247[15:0]$19434
   168/308: $6$bitselwrite$mask$../../../usb_dfu/sie.v:382$19246[15:0]$19433
   169/308: $6$bitselwrite$sel$../../../usb_dfu/sie.v:382$19248[3:0]$19435
   170/308: $5$bitselwrite$sel$../../../usb_dfu/sie.v:382$19248[3:0]$19429
   171/308: $5$bitselwrite$data$../../../usb_dfu/sie.v:382$19247[15:0]$19428
   172/308: $5$bitselwrite$mask$../../../usb_dfu/sie.v:382$19246[15:0]$19427
   173/308: $5\in_data_ack[0:0]
   174/308: $5\out_eop[0:0]
   175/308: $6\datain_toggle_d[15:0]
   176/308: $10\phy_state_d[3:0]
   177/308: $9\phy_state_d[3:0]
   178/308: $8\phy_state_d[3:0]
   179/308: $7\phy_state_d[3:0]
   180/308: $6\phy_state_d[3:0]
   181/308: $4$bitselwrite$sel$../../../usb_dfu/sie.v:382$19248[3:0]$19414
   182/308: $4$bitselwrite$data$../../../usb_dfu/sie.v:382$19247[15:0]$19413
   183/308: $4$bitselwrite$mask$../../../usb_dfu/sie.v:382$19246[15:0]$19412
   184/308: $4\in_data_ack[0:0]
   185/308: $4\out_eop[0:0]
   186/308: $5\datain_toggle_d[15:0]
   187/308: $3$bitselwrite$sel$../../../usb_dfu/sie.v:382$19248[3:0]$19411
   188/308: $3$bitselwrite$data$../../../usb_dfu/sie.v:382$19247[15:0]$19410
   189/308: $3$bitselwrite$mask$../../../usb_dfu/sie.v:382$19246[15:0]$19409
   190/308: $3\in_data_ack[0:0]
   191/308: $3\out_eop[0:0]
   192/308: $4\datain_toggle_d[15:0]
   193/308: $5\phy_state_d[3:0]
   194/308: $3\pid_d[3:0]
   195/308: $4\phy_state_d[3:0]
   196/308: $3\phy_state_d[3:0]
   197/308: $2\phy_state_d[3:0]
   198/308: $2\rev8$func$../../../usb_dfu/sie.v:535$19262.i[3:0]$19404
   199/308: $2\rev8$func$../../../usb_dfu/sie.v:535$19262.data[7:0]$19403
   200/308: $2\rev8$func$../../../usb_dfu/sie.v:530$19261.$result[7:0]$19399 [6]
   201/308: $2\rev8$func$../../../usb_dfu/sie.v:530$19261.i[3:0]$19401
   202/308: $2\rev8$func$../../../usb_dfu/sie.v:530$19261.data[7:0]$19400
   203/308: $3\datain_toggle_d[15:0] [15:1]
   204/308: $2\crc16$func$../../../usb_dfu/sie.v:524$19260.i[3:0]$19398
   205/308: $2\crc16$func$../../../usb_dfu/sie.v:524$19260.crc[15:0]$19397
   206/308: $2\crc16$func$../../../usb_dfu/sie.v:524$19260.data[7:0]$19396
   207/308: $2\crc16$func$../../../usb_dfu/sie.v:524$19260.$result[15:0]$19395
   208/308: $2\crc16$func$../../../usb_dfu/sie.v:473$19259.i[3:0]$19394
   209/308: $2\crc16$func$../../../usb_dfu/sie.v:473$19259.crc[15:0]$19393
   210/308: $2\crc16$func$../../../usb_dfu/sie.v:473$19259.data[7:0]$19392
   211/308: $2\crc16$func$../../../usb_dfu/sie.v:473$19259.$result[15:0]$19391
   212/308: $2$bitselwrite$sel$../../../usb_dfu/sie.v:462$19258[3:0]$19390
   213/308: $2$bitselwrite$data$../../../usb_dfu/sie.v:462$19257[15:0]$19389
   214/308: $2$bitselwrite$mask$../../../usb_dfu/sie.v:462$19256[15:0]$19388
   215/308: $2$bitselwrite$sel$../../../usb_dfu/sie.v:453$19255[3:0]$19387
   216/308: $2$bitselwrite$data$../../../usb_dfu/sie.v:453$19254[15:0]$19386
   217/308: $2$bitselwrite$mask$../../../usb_dfu/sie.v:453$19253[15:0]$19385
   218/308: $2\crc16$func$../../../usb_dfu/sie.v:450$19252.i[3:0]$19384
   219/308: $2\crc16$func$../../../usb_dfu/sie.v:450$19252.crc[15:0]$19383
   220/308: $2\crc16$func$../../../usb_dfu/sie.v:450$19252.data[7:0]$19382
   221/308: $2\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19381
   222/308: $2\crc16$func$../../../usb_dfu/sie.v:444$19251.i[3:0]$19380
   223/308: $2\crc16$func$../../../usb_dfu/sie.v:444$19251.crc[15:0]$19379
   224/308: $2\crc16$func$../../../usb_dfu/sie.v:444$19251.data[7:0]$19378
   225/308: $2\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19377
   226/308: $2\rev5$func$../../../usb_dfu/sie.v:416$19250.i[2:0]$19376
   227/308: $2\rev5$func$../../../usb_dfu/sie.v:416$19250.data[4:0]$19375
   228/308: $2\rev5$func$../../../usb_dfu/sie.v:416$19250.$result[4:0]$19374
   229/308: $2\crc5$func$../../../usb_dfu/sie.v:416$19249.i[3:0]$19373
   230/308: $2\crc5$func$../../../usb_dfu/sie.v:416$19249.data[10:0]$19372
   231/308: $2\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19371
   232/308: $2$bitselwrite$sel$../../../usb_dfu/sie.v:382$19248[3:0]$19370
   233/308: $2$bitselwrite$data$../../../usb_dfu/sie.v:382$19247[15:0]$19369
   234/308: $2$bitselwrite$mask$../../../usb_dfu/sie.v:382$19246[15:0]$19368
   235/308: $2\in_req[0:0]
   236/308: $2\in_ready[0:0]
   237/308: $2\tx_valid[0:0]
   238/308: $2\tx_data[7:0]
   239/308: $2\in_data_ack[0:0]
   240/308: $2\out_eop[0:0]
   241/308: $2\out_err[0:0]
   242/308: $2\out_valid[0:0]
   243/308: $2\in_byte_d[3:0]
   244/308: $10\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19540
   245/308: $10\crc16$func$../../../usb_dfu/sie.v:524$19260.$result[15:0]$19726
   246/308: $2\crc16_d[15:0]
   247/308: $2\frame_d[10:0]
   248/308: $2\endp_d[3:0]
   249/308: $2\addr_d[6:0]
   250/308: $2\pid_d[3:0]
   251/308: $12\phy_state_d[3:0]
   252/308: $1\out_err[0:0]
   253/308: $1\phy_state_d[3:0]
   254/308: $1\rev8$func$../../../usb_dfu/sie.v:535$19262.i[3:0]$19367
   255/308: $1\rev8$func$../../../usb_dfu/sie.v:535$19262.data[7:0]$19366
   256/308: $1\rev8$func$../../../usb_dfu/sie.v:535$19262.$result[7:0]$19365
   257/308: $1\rev8$func$../../../usb_dfu/sie.v:530$19261.i[3:0]$19364
   258/308: $1\rev8$func$../../../usb_dfu/sie.v:530$19261.data[7:0]$19363
   259/308: $1\rev8$func$../../../usb_dfu/sie.v:530$19261.$result[7:0]$19362
   260/308: $1\crc16$func$../../../usb_dfu/sie.v:524$19260.i[3:0]$19361
   261/308: $1\crc16$func$../../../usb_dfu/sie.v:524$19260.crc[15:0]$19360
   262/308: $1\crc16$func$../../../usb_dfu/sie.v:524$19260.data[7:0]$19359
   263/308: $1\crc16$func$../../../usb_dfu/sie.v:524$19260.$result[15:0]$19358
   264/308: $1\crc16$func$../../../usb_dfu/sie.v:473$19259.i[3:0]$19357
   265/308: $1\crc16$func$../../../usb_dfu/sie.v:473$19259.crc[15:0]$19356
   266/308: $1\crc16$func$../../../usb_dfu/sie.v:473$19259.data[7:0]$19355
   267/308: $1\crc16$func$../../../usb_dfu/sie.v:473$19259.$result[15:0]$19354
   268/308: $1$bitselwrite$sel$../../../usb_dfu/sie.v:462$19258[3:0]$19353
   269/308: $1$bitselwrite$data$../../../usb_dfu/sie.v:462$19257[15:0]$19352
   270/308: $1$bitselwrite$mask$../../../usb_dfu/sie.v:462$19256[15:0]$19351
   271/308: $1$bitselwrite$sel$../../../usb_dfu/sie.v:453$19255[3:0]$19350
   272/308: $1$bitselwrite$data$../../../usb_dfu/sie.v:453$19254[15:0]$19349
   273/308: $1$bitselwrite$mask$../../../usb_dfu/sie.v:453$19253[15:0]$19348
   274/308: $1\crc16$func$../../../usb_dfu/sie.v:450$19252.i[3:0]$19347
   275/308: $1\crc16$func$../../../usb_dfu/sie.v:450$19252.crc[15:0]$19346
   276/308: $1\crc16$func$../../../usb_dfu/sie.v:450$19252.data[7:0]$19345
   277/308: $1\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19344
   278/308: $1\crc16$func$../../../usb_dfu/sie.v:444$19251.i[3:0]$19343
   279/308: $1\crc16$func$../../../usb_dfu/sie.v:444$19251.crc[15:0]$19342
   280/308: $1\crc16$func$../../../usb_dfu/sie.v:444$19251.data[7:0]$19341
   281/308: $1\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19340
   282/308: $1\rev5$func$../../../usb_dfu/sie.v:416$19250.i[2:0]$19339
   283/308: $1\rev5$func$../../../usb_dfu/sie.v:416$19250.data[4:0]$19338
   284/308: $1\rev5$func$../../../usb_dfu/sie.v:416$19250.$result[4:0]$19337
   285/308: $1\crc5$func$../../../usb_dfu/sie.v:416$19249.i[3:0]$19336
   286/308: $1\crc5$func$../../../usb_dfu/sie.v:416$19249.data[10:0]$19335
   287/308: $1\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19334
   288/308: $1$bitselwrite$sel$../../../usb_dfu/sie.v:382$19248[3:0]$19333
   289/308: $1$bitselwrite$data$../../../usb_dfu/sie.v:382$19247[15:0]$19332
   290/308: $1$bitselwrite$mask$../../../usb_dfu/sie.v:382$19246[15:0]$19331
   291/308: $1\in_req[0:0]
   292/308: $1\in_ready[0:0]
   293/308: $1\tx_valid[0:0]
   294/308: $1\tx_data[7:0]
   295/308: $1\in_data_ack[0:0]
   296/308: $1\out_eop[0:0]
   297/308: $1\out_valid[0:0]
   298/308: $1\in_byte_d[3:0]
   299/308: $2\dataout_toggle_d[15:0]
   300/308: $2\datain_toggle_d[15:0]
   301/308: $1\crc16_d[15:0]
   302/308: $1\frame_d[10:0]
   303/308: $1\endp_d[3:0]
   304/308: $1\addr_d[6:0]
   305/308: $1\pid_d[3:0]
   306/308: $1\data_d[15:0]
   307/308: $1\dataout_toggle_d[1:1]
   308/308: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:251$19274'.
     1/4: $0\in_data_ack_q[0:0]
     2/4: $0\out_eop_q[0:0]
     3/4: $0\out_err_q[0:0]
     4/4: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:250$48151'.
     1/3: $0\genblk1.u_ltx4_async_data.in_iready_sq[1:0]
     2/3: $0\genblk1.u_ltx4_async_data.in_data_q[7:0]
     3/3: $0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0]
Creating decoders for process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
     1/20: $4$lookahead\in_fifo_q$48106[71:0]$48134
     2/20: $4$bitselwrite$data$../../../usb_dfu/in_fifo.v:235$48067[71:0]$48132
     3/20: $4$bitselwrite$mask$../../../usb_dfu/in_fifo.v:235$48066[71:0]$48131
     4/20: $4$bitselwrite$sel$../../../usb_dfu/in_fifo.v:235$48068[31:0]$48133
     5/20: $3$lookahead\in_fifo_q$48106[71:0]$48127
     6/20: $3$bitselwrite$sel$../../../usb_dfu/in_fifo.v:235$48068[31:0]$48126
     7/20: $3$bitselwrite$data$../../../usb_dfu/in_fifo.v:235$48067[71:0]$48125
     8/20: $3$bitselwrite$mask$../../../usb_dfu/in_fifo.v:235$48066[71:0]$48124
     9/20: $2$lookahead\in_fifo_q$48106[71:0]$48121
    10/20: $2$bitselwrite$sel$../../../usb_dfu/in_fifo.v:235$48068[31:0]$48120
    11/20: $2$bitselwrite$data$../../../usb_dfu/in_fifo.v:235$48067[71:0]$48119
    12/20: $2$bitselwrite$mask$../../../usb_dfu/in_fifo.v:235$48066[71:0]$48118
    13/20: $1$lookahead\in_fifo_q$48106[71:0]$48116
    14/20: $1$bitselwrite$sel$../../../usb_dfu/in_fifo.v:235$48068[31:0]$48115
    15/20: $1$bitselwrite$data$../../../usb_dfu/in_fifo.v:235$48067[71:0]$48114
    16/20: $1$bitselwrite$mask$../../../usb_dfu/in_fifo.v:235$48066[71:0]$48113
    17/20: $0\genblk1.u_ltx4_async_data.in_ovalid_sq[1:0]
    18/20: $0\genblk1.u_ltx4_async_data.in_ovalid_mask_q[0:0]
    19/20: $0\delay_in_cnt_q[1:0]
    20/20: $0\in_last_q[3:0]
Creating decoders for process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:107$48090'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:75$48072'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:254$48057'.
     1/2: $0\genblk1.u_ltx4_async_data.out_ovalid_sq[1:0]
     2/2: $0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0]
Creating decoders for process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:220$48036'.
     1/6: $0\genblk1.u_ltx4_async_data.out_iready_sq[1:0]
     2/6: $0\genblk1.u_ltx4_async_data.out_data_q[7:0]
     3/6: $0\genblk1.u_ltx4_async_data.out_iready_mask_q[0:0]
     4/6: $0\delay_out_cnt_q[1:0]
     5/6: $0\out_full_q[0:0]
     6/6: $0\out_first_q[3:0]
Creating decoders for process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:98$48001'.
     1/26: $5\out_last_dd[3:0]
     2/26: $3\out_nak_d[0:0]
     3/26: $3\out_state_d[1:0]
     4/26: $3$bitselwrite$sel$../../../usb_dfu/out_fifo.v:122$47998[31:0]$48019
     5/26: $3$bitselwrite$data$../../../usb_dfu/out_fifo.v:122$47997[71:0]$48018
     6/26: $3$bitselwrite$mask$../../../usb_dfu/out_fifo.v:122$47996[71:0]$48017
     7/26: $4\out_last_dd[3:0]
     8/26: $3\out_fifo_d[71:0]
     9/26: $3\out_last_dd[3:0]
    10/26: $3\out_last_d[3:0]
    11/26: $2\out_last_dd[3:0]
    12/26: $2\out_last_d[3:0]
    13/26: $2\out_state_d[1:0]
    14/26: $2$bitselwrite$sel$../../../usb_dfu/out_fifo.v:122$47998[31:0]$48012
    15/26: $2$bitselwrite$data$../../../usb_dfu/out_fifo.v:122$47997[71:0]$48011
    16/26: $2$bitselwrite$mask$../../../usb_dfu/out_fifo.v:122$47996[71:0]$48010
    17/26: $2\out_nak_d[0:0]
    18/26: $2\out_fifo_d[71:0]
    19/26: $1\out_nak_d[0:0]
    20/26: $1\out_last_dd[3:0]
    21/26: $1\out_state_d[1:0]
    22/26: $1$bitselwrite$sel$../../../usb_dfu/out_fifo.v:122$47998[31:0]$48008
    23/26: $1$bitselwrite$data$../../../usb_dfu/out_fifo.v:122$47997[71:0]$48007
    24/26: $1$bitselwrite$mask$../../../usb_dfu/out_fifo.v:122$47996[71:0]$48006
    25/26: $1\out_last_d[3:0]
    26/26: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:80$47999'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
     1/413: $39\dfu_state_d[3:0]
     2/413: $24\state_d[1:0]
     3/413: $23\state_d[1:0]
     4/413: $38\dfu_state_d[3:0]
     5/413: $22\state_d[1:0]
     6/413: $37\dfu_state_d[3:0]
     7/413: $21\state_d[1:0]
     8/413: $36\dfu_state_d[3:0]
     9/413: $20\state_d[1:0]
    10/413: $35\dfu_state_d[3:0]
    11/413: $8\dfu_fifo[0:0]
    12/413: $22\in_valid[0:0]
    13/413: $22\in_data[7:0]
    14/413: $21\in_valid[0:0]
    15/413: $21\in_data[7:0]
    16/413: $20\in_valid[0:0]
    17/413: $20\in_data[7:0]
    18/413: $19\in_data[7:0]
    19/413: $19\in_valid[0:0]
    20/413: $18\in_data[7:0]
    21/413: $17\in_data[7:0]
    22/413: $16\in_data[7:0]
    23/413: $15\in_data[7:0]
    24/413: $14\in_data[7:0]
    25/413: $18\in_valid[0:0]
    26/413: $13\in_data[7:0]
    27/413: $17\in_valid[0:0]
    28/413: $12\in_data[7:0]
    29/413: $8\i[31:0]
    30/413: $11\in_data[7:0]
    31/413: $10\in_data[7:0]
    32/413: $16\in_valid[0:0]
    33/413: $9\in_data[7:0]
    34/413: $15\in_valid[0:0]
    35/413: $8\in_data[7:0]
    36/413: $14\in_valid[0:0]
    37/413: $7\in_data[7:0]
    38/413: $7\i[31:0]
    39/413: $12\byte_cnt_d[8:0]
    40/413: $34\dfu_state_d[3:0]
    41/413: $33\dfu_state_d[3:0]
    42/413: $19\state_d[1:0]
    43/413: $32\dfu_state_d[3:0]
    44/413: $18\state_d[1:0]
    45/413: $31\dfu_state_d[3:0]
    46/413: $17\state_d[1:0]
    47/413: $30\dfu_state_d[3:0]
    48/413: $6\i[31:0]
    49/413: $13\in_valid[0:0]
    50/413: $6\in_data[7:0]
    51/413: $11\byte_cnt_d[8:0]
    52/413: $9\string_done[0:0]
    53/413: $8\string_done[0:0]
    54/413: $7\string_done[0:0]
    55/413: $6\string_done[0:0]
    56/413: $12\in_valid[0:0]
    57/413: $12\in_zlp[0:0]
    58/413: $7\dfu_fifo[0:0]
    59/413: $6\dfu_fifo[0:0]
    60/413: $11\in_valid[0:0]
    61/413: $11\in_zlp[0:0]
    62/413: $16\state_d[1:0]
    63/413: $5\i[31:0]
    64/413: $5\string_done[0:0]
    65/413: $5\dfu_fifo[0:0]
    66/413: $10\in_valid[0:0]
    67/413: $10\in_zlp[0:0]
    68/413: $5\in_data[7:0]
    69/413: $10\byte_cnt_d[8:0]
    70/413: $29\dfu_state_d[3:0]
    71/413: $4\i[31:0]
    72/413: $4\string_done[0:0]
    73/413: $4\dfu_fifo[0:0]
    74/413: $9\in_valid[0:0]
    75/413: $9\in_zlp[0:0]
    76/413: $4\in_data[7:0]
    77/413: $9\byte_cnt_d[8:0]
    78/413: $15\state_d[1:0]
    79/413: $28\dfu_state_d[3:0]
    80/413: $27\dfu_state_d[3:0]
    81/413: $14\state_d[1:0]
    82/413: $13\state_d[1:0]
    83/413: $26\dfu_state_d[3:0]
    84/413: $25\dfu_state_d[3:0]
    85/413: $12\state_d[1:0]
    86/413: $24\dfu_state_d[3:0]
    87/413: $23\dfu_state_d[3:0]
    88/413: $22\dfu_state_d[3:0]
    89/413: $11\in_toggle_reset[0:0]
    90/413: $11\out_toggle_reset[0:0]
    91/413: $11\dev_state_dd[1:0]
    92/413: $10\dev_state_dd[1:0]
    93/413: $10\addr_dd[6:0]
    94/413: $10\out_toggle_reset[0:0]
    95/413: $10\in_toggle_reset[0:0]
    96/413: $13\alternate_setting_d[2:0]
    97/413: $11\state_d[1:0]
    98/413: $21\dfu_state_d[3:0]
    99/413: $9\out_toggle_reset[0:0]
   100/413: $9\in_toggle_reset[0:0]
   101/413: $9\addr_dd[6:0]
   102/413: $9\dev_state_dd[1:0]
   103/413: $12\alternate_setting_d[2:0]
   104/413: $10\state_d[1:0]
   105/413: $20\dfu_state_d[3:0]
   106/413: $8\out_toggle_reset[0:0]
   107/413: $8\in_toggle_reset[0:0]
   108/413: $8\addr_dd[6:0]
   109/413: $8\dev_state_dd[1:0]
   110/413: $11\alternate_setting_d[2:0]
   111/413: $9\state_d[1:0]
   112/413: $19\dfu_state_d[3:0]
   113/413: $8\in_valid[0:0]
   114/413: $8\in_zlp[0:0]
   115/413: $8\byte_cnt_d[8:0]
   116/413: $18\dfu_state_d[3:0]
   117/413: $17\dfu_state_d[3:0]
   118/413: $16\dfu_state_d[3:0]
   119/413: $15\dfu_state_d[3:0]
   120/413: $14\dfu_state_d[3:0]
   121/413: $13\dfu_state_d[3:0]
   122/413: $12\dfu_state_d[3:0]
   123/413: $11\dfu_state_d[3:0]
   124/413: $10\dfu_state_d[3:0]
   125/413: $9\dfu_state_d[3:0]
   126/413: $8\dfu_state_d[3:0]
   127/413: $8\state_d[1:0]
   128/413: $7\dfu_state_d[3:0]
   129/413: $7\out_toggle_reset[0:0]
   130/413: $7\in_toggle_reset[0:0]
   131/413: $7\in_valid[0:0]
   132/413: $7\in_zlp[0:0]
   133/413: $7\addr_dd[6:0]
   134/413: $7\dev_state_dd[1:0]
   135/413: $10\alternate_setting_d[2:0]
   136/413: $7\byte_cnt_d[8:0]
   137/413: $7\state_d[1:0]
   138/413: $6\out_toggle_reset[0:0]
   139/413: $6\in_toggle_reset[0:0]
   140/413: $6\in_valid[0:0]
   141/413: $6\in_zlp[0:0]
   142/413: $6\addr_dd[6:0]
   143/413: $6\dev_state_dd[1:0]
   144/413: $9\alternate_setting_d[2:0]
   145/413: $6\byte_cnt_d[8:0]
   146/413: $6\dfu_state_d[3:0]
   147/413: $5\out_toggle_reset[0:0]
   148/413: $5\in_toggle_reset[0:0]
   149/413: $5\in_valid[0:0]
   150/413: $5\in_zlp[0:0]
   151/413: $5\addr_dd[6:0]
   152/413: $5\dev_state_dd[1:0]
   153/413: $8\alternate_setting_d[2:0]
   154/413: $5\byte_cnt_d[8:0]
   155/413: $6\state_d[1:0]
   156/413: $5\dfu_state_d[3:0]
   157/413: $5\blocknum_d[15:0] [15:8]
   158/413: $132\req_d[4:0]
   159/413: $131\req_d[4:0]
   160/413: $130\req_d[4:0]
   161/413: $129\req_d[4:0]
   162/413: $13\max_length_d[8:0]
   163/413: $128\req_d[4:0]
   164/413: $127\req_d[4:0]
   165/413: $126\req_d[4:0]
   166/413: $125\req_d[4:0]
   167/413: $124\req_d[4:0]
   168/413: $123\req_d[4:0]
   169/413: $12\max_length_d[8:0]
   170/413: $122\req_d[4:0]
   171/413: $121\req_d[4:0]
   172/413: $120\req_d[4:0]
   173/413: $11\max_length_d[8:0]
   174/413: $10\max_length_d[8:8]
   175/413: $5\blocknum_d[15:0] [7:0]
   176/413: $119\req_d[4:0]
   177/413: $118\req_d[4:0]
   178/413: $117\req_d[4:0]
   179/413: $116\req_d[4:0]
   180/413: $8\max_length_d[8:0]
   181/413: $115\req_d[4:0]
   182/413: $114\req_d[4:0]
   183/413: $113\req_d[4:0]
   184/413: $112\req_d[4:0]
   185/413: $111\req_d[4:0]
   186/413: $110\req_d[4:0]
   187/413: $7\max_length_d[8:0]
   188/413: $109\req_d[4:0]
   189/413: $108\req_d[4:0]
   190/413: $107\req_d[4:0]
   191/413: $6\max_length_d[8:0]
   192/413: $14\max_length_d[8:0]
   193/413: $105\req_d[4:0]
   194/413: $104\req_d[4:0]
   195/413: $103\req_d[4:0]
   196/413: $102\req_d[4:0]
   197/413: $101\req_d[4:0]
   198/413: $100\req_d[4:0]
   199/413: $99\req_d[4:0]
   200/413: $98\req_d[4:0]
   201/413: $97\req_d[4:0]
   202/413: $96\req_d[4:0]
   203/413: $95\req_d[4:0]
   204/413: $94\req_d[4:0]
   205/413: $93\req_d[4:0]
   206/413: $92\req_d[4:0]
   207/413: $91\req_d[4:0]
   208/413: $90\req_d[4:0]
   209/413: $89\req_d[4:0]
   210/413: $88\req_d[4:0]
   211/413: $9\max_length_d[8:0]
   212/413: $86\req_d[4:0]
   213/413: $85\req_d[4:0]
   214/413: $84\req_d[4:0]
   215/413: $83\req_d[4:0]
   216/413: $82\req_d[4:0]
   217/413: $81\req_d[4:0]
   218/413: $80\req_d[4:0]
   219/413: $79\req_d[4:0]
   220/413: $78\req_d[4:0]
   221/413: $77\req_d[4:0]
   222/413: $76\req_d[4:0]
   223/413: $75\req_d[4:0]
   224/413: $74\req_d[4:0]
   225/413: $73\req_d[4:0]
   226/413: $72\req_d[4:0]
   227/413: $71\req_d[4:0]
   228/413: $70\req_d[4:0]
   229/413: $69\req_d[4:0]
   230/413: $68\req_d[4:0]
   231/413: $106\req_d[4:0]
   232/413: $66\req_d[4:0]
   233/413: $65\req_d[4:0]
   234/413: $64\req_d[4:0]
   235/413: $63\req_d[4:0]
   236/413: $62\req_d[4:0]
   237/413: $61\req_d[4:0]
   238/413: $60\req_d[4:0]
   239/413: $59\req_d[4:0]
   240/413: $58\req_d[4:0]
   241/413: $57\req_d[4:0]
   242/413: $56\req_d[4:0]
   243/413: $55\req_d[4:0]
   244/413: $54\req_d[4:0]
   245/413: $53\req_d[4:0]
   246/413: $52\req_d[4:0]
   247/413: $51\req_d[4:0]
   248/413: $50\req_d[4:0]
   249/413: $7\blocknum_d[15:8]
   250/413: $49\req_d[4:0]
   251/413: $48\req_d[4:0]
   252/413: $47\req_d[4:0]
   253/413: $46\req_d[4:0]
   254/413: $45\req_d[4:0]
   255/413: $44\req_d[4:0]
   256/413: $7\alternate_setting_d[2:0]
   257/413: $43\req_d[4:0]
   258/413: $8\dev_state_d[1:0]
   259/413: $42\req_d[4:0]
   260/413: $7\dev_state_d[1:0]
   261/413: $41\req_d[4:0]
   262/413: $7\addr_d[6:0]
   263/413: $40\req_d[4:0]
   264/413: $39\req_d[4:0]
   265/413: $38\req_d[4:0]
   266/413: $7\string_index_d[7:0]
   267/413: $37\req_d[4:0]
   268/413: $36\req_d[4:0]
   269/413: $35\req_d[4:0]
   270/413: $34\req_d[4:0]
   271/413: $6\dev_state_d[1:0]
   272/413: $6\alternate_setting_d[2:0]
   273/413: $6\string_index_d[7:0]
   274/413: $6\blocknum_d[7:0]
   275/413: $6\addr_d[6:0]
   276/413: $87\req_d[4:0]
   277/413: $67\req_d[4:0]
   278/413: $32\req_d[4:0]
   279/413: $31\req_d[4:0]
   280/413: $30\req_d[4:0]
   281/413: $29\req_d[4:0]
   282/413: $28\req_d[4:0]
   283/413: $27\req_d[4:0]
   284/413: $26\req_d[4:0]
   285/413: $25\req_d[4:0]
   286/413: $24\req_d[4:0]
   287/413: $23\req_d[4:0]
   288/413: $22\req_d[4:0]
   289/413: $21\req_d[4:0]
   290/413: $20\req_d[4:0]
   291/413: $19\req_d[4:0]
   292/413: $18\req_d[4:0]
   293/413: $17\req_d[4:0]
   294/413: $16\req_d[4:0]
   295/413: $15\req_d[4:0]
   296/413: $14\req_d[4:0]
   297/413: $13\req_d[4:0]
   298/413: $12\req_d[4:0]
   299/413: $11\req_d[4:0]
   300/413: $10\req_d[4:0]
   301/413: $9\req_d[4:0]
   302/413: $8\req_d[4:0]
   303/413: $7\req_d[4:0]
   304/413: $6\req_d[4:0]
   305/413: $5\req_d[4:0]
   306/413: $5\rec_d[1:0]
   307/413: $5\class_d[0:0]
   308/413: $5\vendor_d[0:0]
   309/413: $5\in_dir_d[0:0]
   310/413: $5\in_endp_d[0:0]
   311/413: $5\dev_state_d[1:0]
   312/413: $5\alternate_setting_d[2:0]
   313/413: $5\string_index_d[7:0]
   314/413: $33\req_d[4:0]
   315/413: $5\max_length_d[8:0]
   316/413: $5\addr_d[6:0]
   317/413: $4\in_endp_d[0:0]
   318/413: $4\dev_state_d[1:0]
   319/413: $4\alternate_setting_d[2:0]
   320/413: $4\string_index_d[7:0]
   321/413: $4\req_d[4:0]
   322/413: $4\rec_d[1:0]
   323/413: $4\vendor_d[0:0]
   324/413: $4\class_d[0:0]
   325/413: $4\in_dir_d[0:0]
   326/413: $4\blocknum_d[15:0]
   327/413: $4\max_length_d[8:0]
   328/413: $4\addr_d[6:0]
   329/413: $4\byte_cnt_d[8:0]
   330/413: $4\out_toggle_reset[0:0]
   331/413: $4\in_toggle_reset[0:0]
   332/413: $4\in_valid[0:0]
   333/413: $4\in_zlp[0:0]
   334/413: $4\addr_dd[6:0]
   335/413: $4\dev_state_dd[1:0]
   336/413: $5\state_d[1:0]
   337/413: $4\dfu_state_d[3:0]
   338/413: $3\i[31:0]
   339/413: $3\string_done[0:0]
   340/413: $3\dfu_fifo[0:0]
   341/413: $3\out_toggle_reset[0:0]
   342/413: $3\in_toggle_reset[0:0]
   343/413: $3\in_valid[0:0]
   344/413: $3\in_zlp[0:0]
   345/413: $3\in_data[7:0]
   346/413: $3\in_endp_d[0:0]
   347/413: $3\addr_dd[6:0]
   348/413: $3\dev_state_dd[1:0]
   349/413: $3\dev_state_d[1:0]
   350/413: $3\alternate_setting_d[2:0]
   351/413: $3\string_index_d[7:0]
   352/413: $3\req_d[4:0]
   353/413: $3\rec_d[1:0]
   354/413: $3\vendor_d[0:0]
   355/413: $3\class_d[0:0]
   356/413: $3\in_dir_d[0:0]
   357/413: $3\blocknum_d[15:0]
   358/413: $3\max_length_d[8:0]
   359/413: $3\byte_cnt_d[8:0]
   360/413: $4\state_d[1:0]
   361/413: $3\dfu_state_d[3:0]
   362/413: $3\addr_d[6:0]
   363/413: $3\state_d[1:0]
   364/413: $2\i[31:0]
   365/413: $2\string_done[0:0]
   366/413: $2\dfu_fifo[0:0]
   367/413: $2\out_toggle_reset[0:0]
   368/413: $2\in_toggle_reset[0:0]
   369/413: $2\in_valid[0:0]
   370/413: $2\in_zlp[0:0]
   371/413: $2\in_data[7:0]
   372/413: $2\in_endp_d[0:0]
   373/413: $2\addr_dd[6:0]
   374/413: $2\dev_state_dd[1:0]
   375/413: $2\dev_state_d[1:0]
   376/413: $2\alternate_setting_d[2:0]
   377/413: $2\string_index_d[7:0]
   378/413: $2\req_d[4:0]
   379/413: $2\rec_d[1:0]
   380/413: $2\vendor_d[0:0]
   381/413: $2\class_d[0:0]
   382/413: $2\in_dir_d[0:0]
   383/413: $2\blocknum_d[15:0]
   384/413: $2\max_length_d[8:0]
   385/413: $2\byte_cnt_d[8:0]
   386/413: $2\dfu_state_d[3:0]
   387/413: $2\addr_d[6:0]
   388/413: $2\state_d[1:0]
   389/413: $1\state_d[1:0]
   390/413: $1\i[31:0]
   391/413: $1\string_done[0:0]
   392/413: $1\dfu_fifo[0:0]
   393/413: $1\out_toggle_reset[0:0]
   394/413: $1\in_toggle_reset[0:0]
   395/413: $1\in_valid[0:0]
   396/413: $1\in_zlp[0:0]
   397/413: $1\in_data[7:0]
   398/413: $1\in_endp_d[0:0]
   399/413: $1\addr_dd[6:0]
   400/413: $1\dev_state_dd[1:0]
   401/413: $1\dev_state_d[1:0]
   402/413: $1\alternate_setting_d[2:0]
   403/413: $1\string_index_d[7:0]
   404/413: $1\req_d[4:0]
   405/413: $1\rec_d[1:0]
   406/413: $1\vendor_d[0:0]
   407/413: $1\class_d[0:0]
   408/413: $1\in_dir_d[0:0]
   409/413: $1\blocknum_d[15:0]
   410/413: $1\max_length_d[8:0]
   411/413: $1\byte_cnt_d[8:0]
   412/413: $1\dfu_state_d[3:0]
   413/413: $1\addr_d[6:0]
Creating decoders for process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
     1/15: $0\in_endp_q[0:0]
     2/15: $0\addr_qq[6:0]
     3/15: $0\dev_state_q[1:0]
     4/15: $0\alternate_setting_q[2:0]
     5/15: $0\string_index_q[7:0]
     6/15: $0\req_q[4:0]
     7/15: $0\rec_q[1:0]
     8/15: $0\vendor_q[0:0]
     9/15: $0\class_q[0:0]
    10/15: $0\in_dir_q[0:0]
    11/15: $0\blocknum_q[15:0]
    12/15: $0\max_length_q[8:0]
    13/15: $0\byte_cnt_q[8:0]
    14/15: $0\state_q[1:0]
    15/15: $0\addr_q[6:0]
Creating decoders for process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:839$47364'.
     1/4: $0\usb_reset_q[0:0]
     2/4: $0\in_req_q[0:0]
     3/4: $0\dev_state_qq[1:0]
     4/4: $0\dfu_state_q[3:0]
Creating decoders for process `$paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo.$proc$../../../usb_dfu/fifo.v:93$20211'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:200$10445'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:97$10400'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:84$10390'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:68$10388'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]

18.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:107$10372'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:107$10372'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:107$10372'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:107$10372'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:107$10372'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:107$10372'.
No latch inferred for signal `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.\state_d' from process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:105$20070'.
No latch inferred for signal `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.\out_ready' from process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:105$20070'.
No latch inferred for signal `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.\status_d' from process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:105$20070'.
No latch inferred for signal `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.\mem_valid_d' from process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:105$20070'.
No latch inferred for signal `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.\mem_addr_d' from process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:105$20070'.
No latch inferred for signal `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.\ram_clke' from process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:105$20070'.
No latch inferred for signal `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.\ram_we' from process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:105$20070'.
No latch inferred for signal `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.\in_addr_d' from process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:79$20017'.
No latch inferred for signal `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.\out_addr_d' from process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:79$20017'.
No latch inferred for signal `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.\out_valid_d' from process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:79$20017'.
No latch inferred for signal `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.\in_clke' from process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:79$20017'.
No latch inferred for signal `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.\out_clke' from process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:79$20017'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\crc16_d' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\state_d' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\byte_cnt_d' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\in_data' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\in_valid' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\last_byte_d' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\page_addr_d' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\wait_cnt_d' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\out_en_d' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\in_en_d' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\spi_en' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\spi_wr_data' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\spi_wr_valid' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\spi_rd_ready' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\out_ready' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\cmd_addr' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\cmd_rdaddr' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.data' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.crc' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.i' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.data' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.crc' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.i' from process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$19744'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$19744'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$19744'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$19744'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$19744'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$19744'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_ready' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$19744'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_valid' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$19744'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_dfu/sie.v:382$19246' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_dfu/sie.v:382$19247' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$sel$../../../usb_dfu/sie.v:382$19248' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_dfu/sie.v:416$19249.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_dfu/sie.v:416$19249.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_dfu/sie.v:416$19249.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_dfu/sie.v:416$19250.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_dfu/sie.v:416$19250.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_dfu/sie.v:416$19250.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:444$19251.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:444$19251.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:444$19251.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:444$19251.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:450$19252.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:450$19252.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:450$19252.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:450$19252.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_dfu/sie.v:453$19253' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_dfu/sie.v:453$19254' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$sel$../../../usb_dfu/sie.v:453$19255' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_dfu/sie.v:462$19256' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_dfu/sie.v:462$19257' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$sel$../../../usb_dfu/sie.v:462$19258' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:473$19259.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:473$19259.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:473$19259.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:473$19259.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:524$19260.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:524$19260.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:524$19260.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_dfu/sie.v:524$19260.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_dfu/sie.v:530$19261.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_dfu/sie.v:530$19261.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_dfu/sie.v:530$19261.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_dfu/sie.v:535$19262.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_dfu/sie.v:535$19262.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_dfu/sie.v:535$19262.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_state_d' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:98$48001'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_fifo_d' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:98$48001'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_last_d' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:98$48001'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_last_dd' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:98$48001'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_nak_d' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:98$48001'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$bitselwrite$mask$../../../usb_dfu/out_fifo.v:122$47996' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:98$48001'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$bitselwrite$data$../../../usb_dfu/out_fifo.v:122$47997' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:98$48001'.
No latch inferred for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$bitselwrite$sel$../../../usb_dfu/out_fifo.v:122$47998' from process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:98$48001'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\addr_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\dfu_state_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\state_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\byte_cnt_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\max_length_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\blocknum_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\in_dir_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\class_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\vendor_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\rec_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\req_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\string_index_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\alternate_setting_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\dev_state_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\dev_state_dd' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\addr_dd' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\in_endp_d' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\in_data' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\in_zlp' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\in_valid' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\in_toggle_reset' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\out_toggle_reset' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\dfu_fifo' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
No latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\string_done' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
Latch inferred for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\i' from process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393': $auto$proc_dlatch.cc:427:proc_dlatch$68757
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:200$10445'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:200$10445'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:200$10445'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:200$10445'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:200$10445'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:84$10390'.

18.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:87$10370'.
  created $adff cell `$procdff$68890' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:87$10370'.
  created $adff cell `$procdff$68891' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:87$10370'.
  created $adff cell `$procdff$68892' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:87$10370'.
  created $adff cell `$procdff$68893' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:87$10370'.
  created $adff cell `$procdff$68894' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:87$10370'.
  created $adff cell `$procdff$68895' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:69$10360'.
  created $adff cell `$procdff$68896' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$10208'.
  created $adff cell `$procdff$68897' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$10201'.
  created $dff cell `$procdff$68898' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$10197'.
  created $adff cell `$procdff$68899' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$10190'.
  created $dff cell `$procdff$68900' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$10187'.
  created $adff cell `$procdff$68901' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$10184'.
  created $dff cell `$procdff$68902' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$10181'.
  created $adff cell `$procdff$68903' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$10178'.
  created $dff cell `$procdff$68904' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$10176'.
  created $dff cell `$procdff$68905' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$10174'.
  created $dff cell `$procdff$68906' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$10170'.
  created $adff cell `$procdff$68907' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$10163'.
  created $dff cell `$procdff$68908' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$10159'.
  created $adff cell `$procdff$68909' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$10152'.
  created $dff cell `$procdff$68910' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$10149'.
  created $adff cell `$procdff$68911' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$10146'.
  created $dff cell `$procdff$68912' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$10143'.
  created $adff cell `$procdff$68913' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$10140'.
  created $dff cell `$procdff$68914' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$10138'.
  created $dff cell `$procdff$68915' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$10136'.
  created $dff cell `$procdff$68916' with positive edge clock.
Creating register for signal `\dfu_app.\wait_cnt_q' using process `\dfu_app.$proc$../hdl/loopback/dfu_app.v:110$9953'.
  created $adff cell `$procdff$68917' with positive edge clock and negative level reset.
Creating register for signal `\dfu_app.\rstn_sq' using process `\dfu_app.$proc$../hdl/loopback/dfu_app.v:57$9890'.
  created $adff cell `$procdff$68918' with positive edge clock and negative level reset.
Creating register for signal `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.\u_async_app.dfu_mode_sq' using process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:193$20205'.
  created $adff cell `$procdff$68919' with positive edge clock and negative level reset.
Creating register for signal `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.\u_async_app.dfu_out_en_sq' using process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:193$20205'.
  created $adff cell `$procdff$68920' with positive edge clock and negative level reset.
Creating register for signal `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.\u_async_app.dfu_in_en_sq' using process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:193$20205'.
  created $adff cell `$procdff$68921' with positive edge clock and negative level reset.
Creating register for signal `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.\u_async_app.dfu_clear_status_sq' using process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:193$20205'.
  created $adff cell `$procdff$68922' with positive edge clock and negative level reset.
Creating register for signal `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.\u_async_app.app_rstn_sq' using process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:185$20203'.
  created $adff cell `$procdff$68923' with positive edge clock and negative level reset.
Creating register for signal `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.\u_async_app.dfu_status_sq' using process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:175$20200'.
  created $adff cell `$procdff$68924' with positive edge clock and negative level reset.
Creating register for signal `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.\u_async_app.dfu_busy_sq' using process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:175$20200'.
  created $adff cell `$procdff$68925' with positive edge clock and negative level reset.
Creating register for signal `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.\fifo_in_full_q' using process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:261$20184'.
  created $adff cell `$procdff$68926' with positive edge clock and negative level reset.
Creating register for signal `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.\dfu_clear_status_q' using process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:209$20107'.
  created $adff cell `$procdff$68927' with positive edge clock and negative level reset.
Creating register for signal `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.\rstn_sq' using process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:107$20091'.
  created $adff cell `$procdff$68928' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.\state_q' using process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:80$20068'.
  created $adff cell `$procdff$68929' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.\status_q' using process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:80$20068'.
  created $adff cell `$procdff$68930' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.\mem_valid_q' using process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:80$20068'.
  created $adff cell `$procdff$68931' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.\mem_addr_q' using process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:80$20068'.
  created $adff cell `$procdff$68932' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$20042'.
  created $dff cell `$procdff$68933' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$20035'.
  created $dff cell `$procdff$68934' with positive edge clock.
Creating register for signal `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.\in_addr_q' using process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:61$20015'.
  created $adff cell `$procdff$68935' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.\out_addr_q' using process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:61$20015'.
  created $adff cell `$procdff$68936' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.\out_valid_q' using process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:61$20015'.
  created $adff cell `$procdff$68937' with positive edge clock and negative level reset.
Creating register for signal `$paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram.\u_8bit.byte_raddr_q' using process `$paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram.$proc$../../common/hdl/ice40/dpram.v:48$19982'.
  created $dff cell `$procdff$68938' with positive edge clock.
Creating register for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\crc16_q' using process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:150$19761'.
  created $adff cell `$procdff$68939' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\state_q' using process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:150$19761'.
  created $adff cell `$procdff$68940' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\byte_cnt_q' using process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:150$19761'.
  created $adff cell `$procdff$68941' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\last_byte_q' using process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:150$19761'.
  created $adff cell `$procdff$68942' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\page_addr_q' using process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:150$19761'.
  created $adff cell `$procdff$68943' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\wait_cnt_q' using process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:150$19761'.
  created $adff cell `$procdff$68944' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\out_en_q' using process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:150$19761'.
  created $adff cell `$procdff$68945' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.\in_en_q' using process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:150$19761'.
  created $adff cell `$procdff$68946' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$19737'.
  created $adff cell `$procdff$68947' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$19737'.
  created $adff cell `$procdff$68948' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$19737'.
  created $adff cell `$procdff$68949' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$19737'.
  created $adff cell `$procdff$68950' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$19737'.
  created $adff cell `$procdff$68951' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$19737'.
  created $adff cell `$procdff$68952' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
  created $adff cell `$procdff$68953' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
  created $adff cell `$procdff$68954' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
  created $adff cell `$procdff$68955' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
  created $adff cell `$procdff$68956' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
  created $adff cell `$procdff$68957' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
  created $adff cell `$procdff$68958' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
  created $adff cell `$procdff$68959' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
  created $adff cell `$procdff$68960' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
  created $adff cell `$procdff$68961' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
  created $adff cell `$procdff$68962' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:251$19274'.
  created $adff cell `$procdff$68963' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:251$19274'.
  created $adff cell `$procdff$68964' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:251$19274'.
  created $adff cell `$procdff$68965' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:251$19274'.
  created $adff cell `$procdff$68966' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\genblk1.u_ltx4_async_data.in_iready_mask_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:250$48151'.
  created $adff cell `$procdff$68967' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\genblk1.u_ltx4_async_data.in_data_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:250$48151'.
  created $adff cell `$procdff$68968' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\genblk1.u_ltx4_async_data.in_iready_sq' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:250$48151'.
  created $adff cell `$procdff$68969' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_fifo_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
  created $adff cell `$procdff$68970' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_last_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
  created $adff cell `$procdff$68971' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\delay_in_cnt_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
  created $adff cell `$procdff$68972' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\genblk1.u_ltx4_async_data.in_ovalid_sq' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
  created $adff cell `$procdff$68973' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\genblk1.u_ltx4_async_data.in_ovalid_mask_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
  created $adff cell `$procdff$68974' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$bitselwrite$mask$../../../usb_dfu/in_fifo.v:235$48066' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
  created $adff cell `$procdff$68975' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$bitselwrite$data$../../../usb_dfu/in_fifo.v:235$48067' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
  created $adff cell `$procdff$68976' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$bitselwrite$sel$../../../usb_dfu/in_fifo.v:235$48068' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
  created $adff cell `$procdff$68977' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$lookahead\in_fifo_q$48106' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
  created $adff cell `$procdff$68978' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_first_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:107$48090'.
  created $adff cell `$procdff$68979' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_first_qq' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:107$48090'.
  created $adff cell `$procdff$68980' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_req_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:75$48072'.
  created $adff cell `$procdff$68981' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_state_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:75$48072'.
  created $adff cell `$procdff$68982' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.\in_valid_q' using process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:75$48072'.
  created $adff cell `$procdff$68983' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\genblk1.u_ltx4_async_data.out_ovalid_mask_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:254$48057'.
  created $adff cell `$procdff$68984' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\genblk1.u_ltx4_async_data.out_ovalid_sq' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:254$48057'.
  created $adff cell `$procdff$68985' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_first_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:220$48036'.
  created $adff cell `$procdff$68986' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_full_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:220$48036'.
  created $adff cell `$procdff$68987' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\delay_out_cnt_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:220$48036'.
  created $adff cell `$procdff$68988' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\genblk1.u_ltx4_async_data.out_iready_sq' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:220$48036'.
  created $adff cell `$procdff$68989' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\genblk1.u_ltx4_async_data.out_iready_mask_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:220$48036'.
  created $adff cell `$procdff$68990' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\genblk1.u_ltx4_async_data.out_data_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:220$48036'.
  created $adff cell `$procdff$68991' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_state_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:80$47999'.
  created $adff cell `$procdff$68992' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_fifo_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:80$47999'.
  created $adff cell `$procdff$68993' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_last_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:80$47999'.
  created $adff cell `$procdff$68994' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_last_qq' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:80$47999'.
  created $adff cell `$procdff$68995' with positive edge clock and negative level reset.
Creating register for signal `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.\out_nak_q' using process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:80$47999'.
  created $adff cell `$procdff$68996' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\addr_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$68997' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\state_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$68998' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\byte_cnt_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$68999' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\max_length_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69000' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\blocknum_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69001' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\in_dir_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69002' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\class_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69003' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\vendor_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69004' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\rec_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69005' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\req_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69006' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\string_index_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69007' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\alternate_setting_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69008' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\dev_state_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69009' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\addr_qq' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69010' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\in_endp_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
  created $adff cell `$procdff$69011' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\dfu_state_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:839$47364'.
  created $adff cell `$procdff$69012' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\dev_state_qq' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:839$47364'.
  created $adff cell `$procdff$69013' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\in_req_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:839$47364'.
  created $adff cell `$procdff$69014' with positive edge clock and negative level reset.
Creating register for signal `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.\usb_reset_q' using process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:839$47364'.
  created $adff cell `$procdff$69015' with positive edge clock and negative level reset.
Creating register for signal `$paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo.\u_async_app_rstn.app_rstn_sq' using process `$paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo.$proc$../../../usb_dfu/fifo.v:93$20211'.
  created $adff cell `$procdff$69016' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
  created $adff cell `$procdff$69017' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
  created $adff cell `$procdff$69018' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
  created $adff cell `$procdff$69019' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
  created $adff cell `$procdff$69020' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
  created $adff cell `$procdff$69021' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
  created $adff cell `$procdff$69022' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
  created $adff cell `$procdff$69023' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
  created $adff cell `$procdff$69024' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
  created $adff cell `$procdff$69025' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:97$10400'.
  created $adff cell `$procdff$69026' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:68$10388'.
  created $adff cell `$procdff$69027' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:68$10388'.
  created $adff cell `$procdff$69028' with positive edge clock and negative level reset.

18.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

18.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:107$10372'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:107$10372'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:87$10370'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:87$10370'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:69$10360'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_tx.v:69$10360'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10211'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$10208'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$10208'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10207'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$10201'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$10201'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10200'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$10197'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$10197'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10196'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$10190'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$10190'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10189'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$10187'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10186'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$10184'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$10184'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10183'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$10181'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10180'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$10178'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$10178'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10177'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$10176'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$10176'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10175'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$10174'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10173'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$10170'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$10170'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10169'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$10163'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$10163'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10162'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$10159'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$10159'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10158'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$10152'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$10152'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10151'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$10149'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10148'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$10146'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$10146'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10145'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$10143'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10142'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$10140'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$10140'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10139'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$10138'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$10138'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$10137'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$10136'.
Found and cleaned up 2 empty switches in `\dfu_app.$proc$../hdl/loopback/dfu_app.v:110$9953'.
Removing empty process `dfu_app.$proc$../hdl/loopback/dfu_app.v:110$9953'.
Removing empty process `dfu_app.$proc$../hdl/loopback/dfu_app.v:57$9890'.
Removing empty process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:193$20205'.
Removing empty process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:185$20203'.
Removing empty process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:175$20200'.
Found and cleaned up 1 empty switch in `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:261$20184'.
Removing empty process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:261$20184'.
Removing empty process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:209$20107'.
Removing empty process `$paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.$proc$../../../usb_dfu/usb_dfu.v:107$20091'.
Found and cleaned up 15 empty switches in `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:105$20070'.
Removing empty process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:105$20070'.
Removing empty process `$paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.$proc$../../common/hdl/ram_if.v:80$20068'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$20042'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$20042'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$20035'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$20035'.
Found and cleaned up 6 empty switches in `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:79$20017'.
Removing empty process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:79$20017'.
Removing empty process `$paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.$proc$../../common/hdl/ram_fifo_if.v:61$20015'.
Found and cleaned up 1 empty switch in `$paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram.$proc$../../common/hdl/ice40/dpram.v:48$19982'.
Removing empty process `$paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram.$proc$../../common/hdl/ice40/dpram.v:48$19982'.
Found and cleaned up 84 empty switches in `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
Removing empty process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:208$19801'.
Removing empty process `$paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:150$19761'.
Found and cleaned up 9 empty switches in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$19744'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$19744'.
Found and cleaned up 1 empty switch in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$19737'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$19737'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:309$19290'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:277$19288'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:251$19274'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_dfu/sie.v:251$19274'.
Found and cleaned up 2 empty switches in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:250$48151'.
Removing empty process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:250$48151'.
Found and cleaned up 4 empty switches in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
Removing empty process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:219$48107'.
Found and cleaned up 5 empty switches in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:107$48090'.
Removing empty process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:107$48090'.
Found and cleaned up 6 empty switches in `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:75$48072'.
Removing empty process `$paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.$proc$../../../usb_dfu/in_fifo.v:75$48072'.
Found and cleaned up 2 empty switches in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:254$48057'.
Removing empty process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:254$48057'.
Found and cleaned up 4 empty switches in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:220$48036'.
Removing empty process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:220$48036'.
Found and cleaned up 5 empty switches in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:98$48001'.
Removing empty process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:98$48001'.
Found and cleaned up 1 empty switch in `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:80$47999'.
Removing empty process `$paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.$proc$../../../usb_dfu/out_fifo.v:80$47999'.
Found and cleaned up 198 empty switches in `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
Removing empty process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:917$47393'.
Found and cleaned up 1 empty switch in `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
Removing empty process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:868$47381'.
Found and cleaned up 4 empty switches in `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:839$47364'.
Removing empty process `$paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.$proc$../../../usb_dfu/ctrl_endp.v:839$47364'.
Removing empty process `$paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo.$proc$../../../usb_dfu/fifo.v:93$20211'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:200$10445'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:200$10445'.
Found and cleaned up 11 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:149$10429'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:97$10400'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:97$10400'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:84$10390'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:84$10390'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_dfu/phy_rx.v:68$10388'.
Cleaned up 494 empty switches.

18.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>
Optimizing module loopback.
Optimizing module dfu_app.
<suppressed ~5 debug messages>
Optimizing module $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.
<suppressed ~35 debug messages>
Optimizing module $paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.
<suppressed ~23 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
<suppressed ~14 debug messages>
Optimizing module $paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.
<suppressed ~31 debug messages>
Optimizing module $paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram.
<suppressed ~12 debug messages>
Optimizing module $paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.
<suppressed ~136 debug messages>
Optimizing module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
<suppressed ~17 debug messages>
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~152 debug messages>
Optimizing module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
<suppressed ~30 debug messages>
Optimizing module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
<suppressed ~28 debug messages>
Optimizing module $paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.
<suppressed ~361 debug messages>
Optimizing module $paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>

18.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module dfu_app.
Deleting now unused module $paramod$51417cf1f31656747d8bd1c9cf4a659fca36aa72\usb_dfu.
Deleting now unused module $paramod\ram_if\RAM_SIZE=32'00000000000000000000010000000000.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
Deleting now unused module $paramod\ram_fifo_if\RAM_SIZE=32'00000000000000000000001000000000.
Deleting now unused module $paramod$32019b0beea0eb4f89d27496004946d466a10849\dpram.
Deleting now unused module $paramod$ec6b6eacc93924a2b3b75de9dc1026746c21b593\flash_spi.
Deleting now unused module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$2dd54348124cde3bb7c81b45f4b67ee211273468\in_fifo.
Deleting now unused module $paramod$11af2b684d5006d6e68d863acf6be5a0b03befbd\out_fifo.
Deleting now unused module $paramod$89c89501d72e3f939840c27261e03c984d4f0e32\ctrl_endp.
Deleting now unused module $paramod$739731c0ccb075ff8effc252749f7f2742b7523f\fifo.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~18 debug messages>

18.5. Executing TRIBUF pass.

18.6. Executing DEMINOUT pass (demote inout ports to input or output).

18.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~78 debug messages>

18.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 737 unused cells and 6142 unused wires.
<suppressed ~782 debug messages>

18.9. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

18.10. Executing OPT pass (performing simple optimizations).

18.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~6945 debug messages>
Removed a total of 2315 cells.

18.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48971: \u_dfu_app.u_ram_fifo_if.out_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48945: \u_dfu_app.u_ram_fifo_if.out_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_dfu_app.\u_ram_if.$procmux$48665: \u_dfu_app.u_ram_if.mem_valid_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_dfu_app.\u_ram_if.$procmux$48627: \u_dfu_app.u_ram_if.mem_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procmux$58282: \u_usb_dfu.u_fifo.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procmux$58285: \u_usb_dfu.u_fifo.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700: \u_usb_dfu.u_sie.u_phy_rx.cnt_q -> { \u_usb_dfu.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_dfu.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_dfu.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58822.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58825.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58828.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58830.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58832.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52283.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58835.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58838.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58847.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49775.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58850.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58853.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58855.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58857.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52285.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58860.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58863.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58879.
    dead port 1/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52312.
    dead port 2/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52312.
    dead port 3/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52312.
    dead port 4/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52312.
    dead port 5/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52312.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58882.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58885.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58887.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58889.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58892.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58895.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58910.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49792.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58913.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58916.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58918.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58920.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58923.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58926.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58941.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49794.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58944.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58947.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58949.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58951.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58954.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58957.
    dead port 1/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58974.
    dead port 2/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58974.
    dead port 3/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58974.
    dead port 4/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58974.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52318.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58979.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58982.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58985.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58987.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58989.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58992.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58995.
    dead port 1/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59012.
    dead port 2/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59012.
    dead port 3/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59012.
    dead port 4/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59012.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52348.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49810.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59017.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59020.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59023.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59025.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59027.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59030.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59033.
    dead port 1/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59050.
    dead port 2/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59050.
    dead port 3/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59050.
    dead port 4/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59050.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49095.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49826.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49097.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52378.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59055.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59058.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59061.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59063.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59065.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59068.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59071.
    dead port 1/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59088.
    dead port 2/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59088.
    dead port 3/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59088.
    dead port 4/5 on $pmux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59088.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49842.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59093.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59096.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59099.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59101.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59103.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52408.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59106.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59109.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59126.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59128.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59131.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59134.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59136.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59138.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49104.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59141.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59144.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59161.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49858.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59163.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58677.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59166.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59169.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59171.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59173.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59176.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59179.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59198.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52438.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59201.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59204.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59206.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59208.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49872.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59211.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59214.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52464.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59233.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52492.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59236.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59239.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59241.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59243.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52494.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59246.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59249.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59300.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52496.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59303.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59306.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59308.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59310.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52498.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59313.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59316.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59334.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59337.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59340.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59342.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59344.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59347.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59350.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59370.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59372.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59375.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59378.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59380.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59382.
    dead port 1/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52525.
    dead port 2/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52525.
    dead port 3/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52525.
    dead port 4/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52525.
    dead port 5/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52525.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59385.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59388.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59408.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59410.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59413.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59416.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59418.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59420.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49111.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59423.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59426.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59445.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59448.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59451.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59453.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59455.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59458.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59461.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59480.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49888.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59483.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59486.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59488.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59490.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52531.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59493.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59496.
    dead port 1/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52559.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52562.
    dead port 1/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52565.
    dead port 2/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52565.
    dead port 3/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52565.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59509.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59512.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59514.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59516.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49901.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59519.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59522.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52569.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49118.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52597.
    dead port 1/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52600.
    dead port 2/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52600.
    dead port 3/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52600.
    dead port 1/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49914.
    dead port 2/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49914.
    dead port 3/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49914.
    dead port 4/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49914.
    dead port 5/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49914.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58683.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52604.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59539.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59542.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59544.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59546.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59549.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59552.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59588.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59591.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59593.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59595.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52632.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59598.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59601.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59611.
    dead port 1/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52635.
    dead port 2/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52635.
    dead port 3/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52635.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59613.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59615.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59617.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59620.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59622.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59624.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59627.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59630.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59639.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59641.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59643.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59646.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59648.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59650.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49125.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59653.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59656.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59664.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59666.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59669.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59671.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59673.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52639.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59676.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59679.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59687.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59689.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59692.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59694.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59696.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49920.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59699.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59702.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59709.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59712.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59714.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59716.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59719.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59722.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59729.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59732.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59734.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59736.
    dead port 1/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52667.
    dead port 2/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52667.
    dead port 3/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52667.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59739.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59742.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59749.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59751.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59753.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58685.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59756.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59759.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59766.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59768.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59770.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59773.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59776.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59800.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59802.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59804.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49937.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59807.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59810.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59817.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59819.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59821.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52671.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59824.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59827.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59834.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59836.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59838.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49939.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59841.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59844.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59919.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59922.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59924.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59926.
    dead port 1/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52699.
    dead port 2/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52699.
    dead port 3/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$52699.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59929.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59932.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59939.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49941.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59942.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59944.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59946.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59949.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59952.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59959.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59962.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59964.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59966.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52703.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59969.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59972.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59979.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59981.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59983.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59986.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59989.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59996.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59998.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60000.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60003.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60006.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60013.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60015.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60017.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52732.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60020.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60023.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60029.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60031.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60034.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60037.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60071.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60073.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60076.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60079.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60085.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60087.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60090.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60093.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60099.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60101.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60104.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60107.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60113.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60115.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60118.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60121.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60127.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60129.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52761.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60132.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60135.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60141.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60143.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60146.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60149.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60176.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60179.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60182.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60187.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52789.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60190.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60193.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60198.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60201.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60204.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60209.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52791.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60212.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60215.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60220.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60223.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60226.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60231.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60234.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60237.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60242.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52820.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60245.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60248.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60256.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60259.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60262.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60265.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60267.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60270.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60272.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60275.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60278.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60286.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60289.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60292.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60295.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60297.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60300.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60302.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60305.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60308.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60316.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60319.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60322.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60324.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60327.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60329.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52822.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60332.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60335.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60343.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60346.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60349.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60351.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60354.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60356.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60359.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60362.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60372.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60374.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60376.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60379.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60382.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60384.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60387.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60389.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52852.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60392.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60395.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60405.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60407.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60409.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60412.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60415.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60417.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60420.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60422.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52854.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60425.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60428.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60439.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60441.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60443.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60446.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60449.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60451.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60454.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60456.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60459.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60462.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60474.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60476.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60478.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60481.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60484.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60486.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60489.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60491.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60494.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60497.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60511.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60513.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60515.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60518.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60521.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60523.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60526.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60528.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60531.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60534.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60549.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60551.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60553.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60556.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60559.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60561.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60564.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60566.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60569.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60572.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60587.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60589.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60591.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60594.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60597.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60599.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60602.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60604.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52883.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60607.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60610.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60626.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60628.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60630.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60633.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60636.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60638.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60641.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60643.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49132.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60646.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60649.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60663.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60665.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60668.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60671.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60673.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60676.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60678.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52912.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60681.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60684.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60699.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60701.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60704.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60707.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60709.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60712.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60714.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60717.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60720.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52941.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60734.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60736.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60739.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60742.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60744.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60747.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60749.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60752.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60755.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52183.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60769.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60771.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60774.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60777.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60779.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60782.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60784.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52970.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60787.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60790.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60803.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60805.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60808.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60811.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60813.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60816.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60818.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60821.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60824.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60833.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60835.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60838.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60841.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60843.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60846.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60848.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52997.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60851.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60854.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53025.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60867.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60869.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60872.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60875.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60877.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60880.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60882.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53027.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60885.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60888.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60896.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60899.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60902.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60904.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60907.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60909.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60912.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60915.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60923.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60926.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60929.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60931.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60934.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60936.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60939.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60942.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60950.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60953.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60956.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60958.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60961.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60963.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60966.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60969.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60977.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60980.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60983.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60985.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60988.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60990.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60993.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60996.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61004.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61007.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61010.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61012.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61015.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61017.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61020.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61023.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61031.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61034.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61037.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61039.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61042.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61044.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53056.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61047.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61050.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61058.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61061.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61064.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61066.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61069.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61071.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61074.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61077.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61085.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61088.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61090.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61093.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61095.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61098.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61101.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61109.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61112.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61114.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61117.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61119.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53085.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61122.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61125.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61133.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61136.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61138.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61141.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61143.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53087.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61146.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61149.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61157.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61160.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61162.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61165.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61167.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61170.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61173.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61181.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61184.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61186.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61189.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61191.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61194.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61197.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61205.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61208.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61210.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61213.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61215.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53116.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61218.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61221.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61229.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61232.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61234.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61237.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61239.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53118.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61242.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61245.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61253.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61256.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61258.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61261.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61263.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61266.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61269.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61277.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61280.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61282.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61285.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61287.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61290.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61293.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61301.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61304.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61306.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61309.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61311.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53146.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61314.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61317.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61327.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61330.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61332.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61335.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61338.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61340.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61343.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61345.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61348.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61350.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61353.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61356.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61366.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61368.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61371.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61374.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61376.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61379.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61381.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61384.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61386.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61389.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61392.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61401.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61404.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61407.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61409.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61412.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61414.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61417.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61419.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53174.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61422.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61425.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61434.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61437.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61439.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61442.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61444.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61447.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61449.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50104.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61452.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61455.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61465.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61468.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61471.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61473.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61476.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61478.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61481.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61483.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61486.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61488.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61491.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61494.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61504.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61507.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61509.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61512.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61514.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61517.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61519.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61522.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61524.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53202.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61527.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61530.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61540.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61543.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61545.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61548.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61550.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61553.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61555.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61558.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61560.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50106.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61563.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61566.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61576.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61578.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61581.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61583.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61586.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61588.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61591.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61593.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61596.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61599.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61608.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61611.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61613.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61616.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61618.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61621.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61623.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61626.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61629.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61638.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61640.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61643.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61645.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61648.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61650.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61653.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61656.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61664.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61667.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61669.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61672.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61674.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61677.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61680.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61688.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61690.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61693.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61695.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50122.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61698.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61701.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61709.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61711.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61714.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61716.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50124.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61719.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61722.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61730.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61732.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61735.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61737.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49138.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61740.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61743.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61751.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61753.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61756.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61758.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61761.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61764.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61772.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61774.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61777.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61779.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50140.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61782.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61785.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61793.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61795.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61798.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61800.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61803.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61806.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61814.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61816.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61819.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61821.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50142.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61824.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61827.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61835.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61837.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61840.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61842.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58688.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61845.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61848.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61856.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61858.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61861.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61863.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61866.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61869.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61877.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61879.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61882.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61884.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61887.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61890.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61897.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61900.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61902.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50158.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61905.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61908.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61915.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61918.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61920.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50160.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61923.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61926.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61933.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61936.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61938.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61941.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61944.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61951.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61954.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61956.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61959.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61962.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61969.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61972.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61974.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50307.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61977.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61980.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61987.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61990.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61992.
    dead port 1/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49146.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61995.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61998.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62005.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62008.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62010.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62013.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62016.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62023.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62026.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62028.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50322.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62031.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62034.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62041.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62044.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62046.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49148.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62049.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62052.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62059.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62062.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62064.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62067.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62070.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62077.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62079.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50337.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62082.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62085.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62092.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62094.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58691.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62097.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62100.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62107.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62109.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62112.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62115.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62122.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62124.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50352.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62127.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62130.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62137.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62139.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62142.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62145.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62152.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62154.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62157.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62160.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62167.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62169.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50367.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62172.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62175.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62182.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62184.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62187.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62190.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62197.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62199.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62202.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62205.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62212.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62214.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62217.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62220.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62249.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50382.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62251.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62253.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62255.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62258.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62261.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62272.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62274.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62276.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62278.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62281.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62284.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62296.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50397.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62298.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62300.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62302.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49156.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62305.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62308.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62321.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62323.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50412.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62325.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62327.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62330.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62333.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62347.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50427.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62349.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62351.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62353.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62356.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62359.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62374.
    dead port 1/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50441.
    dead port 2/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50441.
    dead port 3/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50441.
    dead port 4/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50441.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62376.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49170.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62378.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62380.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49172.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62383.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62386.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62402.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62404.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49174.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62406.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62408.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49176.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62411.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62414.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62431.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50446.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62433.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49178.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62435.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62437.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62440.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62443.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62461.
    dead port 1/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50463.
    dead port 2/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50463.
    dead port 3/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50463.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62463.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58697.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62465.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62467.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62470.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62473.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62492.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62494.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49191.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62496.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62498.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50467.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62501.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62504.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62524.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62526.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62528.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62530.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62533.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62536.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62557.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49193.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49195.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49197.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62559.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50485.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62561.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62563.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62566.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62569.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62591.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62593.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62595.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62597.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58699.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62600.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62603.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62626.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62628.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49210.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62630.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62632.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49212.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62635.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62638.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50503.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49214.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49216.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50521.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49228.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49230.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62658.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49232.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62660.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62662.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62665.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62668.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50539.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58702.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50555.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49244.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58705.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50572.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50574.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50576.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62678.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49246.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62680.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62682.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62685.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62688.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62693.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62695.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62697.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62700.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62703.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62734.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49248.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62736.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50593.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62738.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62740.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62743.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62746.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62758.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62760.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62762.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62764.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50610.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62767.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62770.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62783.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62785.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62787.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62789.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49259.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62792.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62795.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62809.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50627.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62811.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49261.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62813.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62815.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62818.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62821.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62836.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58711.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50644.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62838.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62840.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62842.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62845.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62848.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62864.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62866.
    dead port 1/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53494.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62868.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62870.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53497.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62873.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62876.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62893.
    dead port 1/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$53500.
    dead port 2/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$53500.
    dead port 3/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$53500.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62895.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49272.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62897.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62899.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50661.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62902.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62905.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62923.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49274.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62925.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$53504.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62927.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62929.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62932.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62935.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62954.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62956.
    dead port 1/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50678.
    dead port 2/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50678.
    dead port 3/4 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50678.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62958.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62960.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62963.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62966.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62986.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62988.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62990.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62992.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62995.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62998.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63019.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63021.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49284.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63023.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63025.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50682.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63028.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63031.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63053.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58713.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63055.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63057.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63059.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50700.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63062.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63065.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63088.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63090.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50702.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63092.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63094.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49294.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63097.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63100.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63124.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63126.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63128.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63130.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63133.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63136.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63157.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63159.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63161.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63164.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63167.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58716.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58719.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63178.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63180.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63182.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63185.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63188.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63197.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63199.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63201.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63203.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63206.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63209.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63221.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63223.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63225.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63227.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63230.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63233.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63246.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63248.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63250.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63252.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63255.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63258.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63272.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63274.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63276.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63278.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63281.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63284.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63299.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63301.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63303.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63305.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63308.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63311.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63327.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63329.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63331.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63333.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63336.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63339.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63356.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63358.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63360.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63362.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63365.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63368.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63386.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63388.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63390.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63392.
    dead port 1/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53578.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63395.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63398.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63417.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53580.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63419.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53582.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63421.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63423.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63426.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63429.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63449.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63451.
    dead port 1/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53589.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63453.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63455.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53591.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63458.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63461.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63482.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53593.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63484.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50725.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63486.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63488.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63491.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63494.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63516.
    dead port 1/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53600.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63518.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53602.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63520.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63522.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53604.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63525.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63528.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63551.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50727.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63553.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63555.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63557.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53610.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63560.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63563.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63587.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53612.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63589.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50729.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63591.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63593.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63596.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63599.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63624.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53618.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63626.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53620.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63628.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63630.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50731.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63633.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63636.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63663.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53626.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53628.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63665.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63667.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63669.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63672.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63675.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63703.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53634.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63705.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53636.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63707.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63709.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63712.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63715.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63744.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63746.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53641.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63748.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63750.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50753.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63753.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63756.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53646.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50755.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53651.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50757.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53656.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53661.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53670.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53672.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58726.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53674.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53676.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53685.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63783.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53687.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63785.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63787.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53689.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63790.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63793.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63803.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52208.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53691.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50779.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63805.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53699.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63807.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63809.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53701.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63812.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63815.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63827.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53703.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63829.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50781.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63831.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63833.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63836.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63839.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63848.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53711.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63850.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53713.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63852.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63854.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53715.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63857.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63860.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63873.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50783.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63875.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63877.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63879.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53723.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63882.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63885.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63899.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53725.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63901.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53727.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63903.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63905.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49304.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63908.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63911.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63926.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63928.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53734.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63930.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63932.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53736.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63935.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63938.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63954.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63956.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63958.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63960.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53743.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63963.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63966.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63983.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53745.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63985.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50805.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63987.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63989.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63992.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63995.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64013.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53752.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64015.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53754.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64017.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64019.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50807.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64022.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64025.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64044.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64046.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53761.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64048.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64050.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53763.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64053.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64056.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64076.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50809.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64078.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64080.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64082.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53770.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64085.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64088.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64109.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53772.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64111.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64113.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64115.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64118.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64121.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64143.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53778.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64145.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64147.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64149.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64152.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64155.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64178.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53784.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64180.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50830.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64182.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64184.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64187.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64190.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64214.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53790.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64216.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50832.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64218.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64220.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64223.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64226.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64251.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53796.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64253.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64255.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64257.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64260.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64263.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64290.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58729.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53802.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64292.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53808.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64294.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64296.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50853.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64299.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64302.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64330.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64332.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53815.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64334.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64336.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64339.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64342.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64371.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64373.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53822.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64375.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64377.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50855.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64380.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64383.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53829.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49313.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50876.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50878.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50898.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58732.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50918.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49325.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64410.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50938.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64412.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64414.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49327.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64417.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64420.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64431.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64433.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50956.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64435.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64437.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64440.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64443.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64457.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64459.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64461.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64463.
    dead port 1/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50978.
    dead port 2/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50978.
    dead port 3/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50978.
    dead port 4/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50978.
    dead port 5/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$50978.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64466.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64469.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64484.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64486.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64488.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64490.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49339.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64493.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64496.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64512.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49341.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64514.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64516.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64518.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64521.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64524.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64541.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64543.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$50984.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64545.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64547.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64550.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64553.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64571.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64573.
    dead port 1/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51006.
    dead port 2/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51006.
    dead port 3/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51006.
    dead port 4/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51006.
    dead port 5/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51006.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64575.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64577.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64580.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64583.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64604.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64606.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64608.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64610.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64613.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64616.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64638.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64640.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64642.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64644.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64647.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64650.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64673.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64675.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64677.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64679.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64682.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64685.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64709.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51012.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64711.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64713.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64715.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64718.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64721.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64746.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64748.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64750.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64752.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64755.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64758.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64785.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64788.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64791.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64793.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64795.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64797.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64799.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64802.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64805.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64832.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64835.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64837.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64839.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64841.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64843.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64846.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64849.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64876.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64878.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64880.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64882.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64884.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64887.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64890.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64916.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64918.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64920.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64922.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64925.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64928.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64955.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64957.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64959.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64961.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64964.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64967.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64995.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64997.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64999.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65001.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65004.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65007.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65032.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65034.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65036.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48917.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65039.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65042.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65084.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48920.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65086.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48922.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65088.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65090.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48925.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65093.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65096.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65111.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65113.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48932.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65115.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65117.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48935.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65120.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65123.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65139.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48937.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65141.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48940.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65143.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65145.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65148.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65151.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65168.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48947.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65170.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48950.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65172.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65174.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48952.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65177.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65180.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65198.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48955.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65200.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65202.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65204.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48962.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65207.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65210.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65229.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48964.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65231.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48967.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65233.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65235.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65238.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65241.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65263.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48974.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65265.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48976.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65267.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65269.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48979.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65272.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65275.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65297.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65299.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48986.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65301.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65303.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48988.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65306.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65309.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65333.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65335.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48991.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65337.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65339.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65341.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$48997.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65344.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65347.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65371.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65373.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$49000.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65375.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65377.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65379.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$49006.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65382.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65385.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65408.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$49009.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65410.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65412.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65414.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$49015.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65417.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65420.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65443.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$49018.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65445.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65447.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65449.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$49024.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65452.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65455.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65479.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65481.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$49030.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65483.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65485.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65488.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65491.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65515.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$49036.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65517.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65519.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65521.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$49042.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65524.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65527.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65552.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65554.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_fifo_if.$procmux$49048.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65556.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65558.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65561.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65564.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65590.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65592.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65594.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65596.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65599.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65602.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65629.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65631.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65633.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65635.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65638.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65641.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65668.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65670.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51037.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65672.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65674.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65677.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65680.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65708.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65710.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65712.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65714.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65717.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65720.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65749.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65751.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65753.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65755.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65758.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65761.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48599.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48602.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48604.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48606.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65787.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65789.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65791.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65794.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65797.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48614.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65819.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48617.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65821.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65823.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48619.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65826.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65829.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48621.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65850.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65852.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65854.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65857.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65860.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48629.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65886.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48632.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65888.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65890.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48634.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65893.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65896.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48636.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65948.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65950.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65952.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65955.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65958.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65971.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65973.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48644.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65975.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48646.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65977.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65979.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48648.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65982.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65985.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65998.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66000.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66002.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66004.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48656.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66007.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66010.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66027.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66029.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66032.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66035.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66037.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66039.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48658.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66041.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66043.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48660.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66046.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66049.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66065.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66068.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66071.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66073.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66075.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51062.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66077.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66079.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66082.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66085.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66101.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66104.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66106.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66108.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48668.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66110.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66112.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48670.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66115.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66118.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66136.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66139.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66141.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66143.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66146.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66148.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66150.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48672.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66152.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66154.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66157.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66160.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66179.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66182.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66184.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66186.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66189.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66191.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66193.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48679.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66195.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66197.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48681.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66200.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66203.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66223.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66226.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66228.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66230.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66233.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66235.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66237.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66239.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66241.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66244.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66247.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66268.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48688.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66271.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66273.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66275.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66278.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66280.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66282.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48690.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66284.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66286.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66289.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66292.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66314.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66317.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66319.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66321.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66324.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66326.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66328.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48697.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66330.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66332.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48699.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66335.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66338.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66361.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66364.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66366.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66368.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66371.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66373.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66375.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66377.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66379.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48705.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66382.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66385.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48711.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48717.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66408.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66410.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66412.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66415.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66417.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66419.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66421.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66423.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66426.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66429.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66448.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48723.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66450.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66452.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66454.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66457.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66459.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66461.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51087.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66463.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66465.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66468.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66471.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48729.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66490.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66492.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66494.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66497.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66499.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66501.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66503.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66505.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66508.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66511.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66528.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66530.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66533.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66535.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66537.
    dead port 1/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48737.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66539.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66541.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48739.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66544.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66547.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66563.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66566.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66568.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66570.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66572.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66574.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66577.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66580.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66596.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66598.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66600.
    dead port 1/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48747.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66602.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66604.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48749.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66607.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66610.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66627.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66629.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66631.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66633.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66635.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66637.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66640.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66643.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66661.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66663.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66665.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66667.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48757.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66669.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66671.
    dead port 1/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48760.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66674.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66677.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66696.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48762.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66698.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66700.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66702.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66704.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66706.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66709.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66712.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66732.
    dead port 1/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48770.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66734.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66736.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66738.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48772.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66740.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66742.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66745.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66748.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66769.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66771.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66773.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66775.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66777.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66779.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48780.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66782.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66785.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66807.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48782.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66809.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66811.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66813.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66815.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66817.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66820.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66823.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66846.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66848.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66850.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66852.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48790.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66854.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66856.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48792.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66859.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66862.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66886.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66888.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66890.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66892.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66894.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66896.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48799.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66899.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66902.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48806.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51112.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48813.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49450.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66925.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66927.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66929.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48820.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66931.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66933.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66936.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66939.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66954.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66956.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66958.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66960.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48827.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66963.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66966.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66980.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51133.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66982.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66984.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66987.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66990.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67005.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48834.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67007.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67009.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67012.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67015.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48842.
    dead port 1/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48852.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48854.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48856.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67029.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67031.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67034.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67037.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48865.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67051.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67053.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48867.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67056.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67059.
    dead port 1/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51156.
    dead port 2/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51156.
    dead port 3/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51156.
    dead port 4/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51156.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67073.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67075.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67078.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67081.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_ram_if.$procmux$48875.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67095.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67097.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67100.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67103.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67117.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67119.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49461.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67122.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67125.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67135.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67137.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67140.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67143.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67155.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67157.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51161.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67160.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67163.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49472.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67175.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67177.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67180.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67183.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67195.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67197.
    dead port 1/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51184.
    dead port 2/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51184.
    dead port 3/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51184.
    dead port 4/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51184.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67200.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67203.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67221.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67223.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67225.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67228.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67231.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67233.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67235.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67237.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67239.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67242.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67245.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49530.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67253.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67255.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49532.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67258.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67261.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67273.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67275.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51189.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67278.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67281.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67287.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67290.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67293.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67299.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49534.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67302.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67305.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67311.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67314.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67317.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67323.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67326.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67329.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67335.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51214.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67338.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67341.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67347.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67350.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67353.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67359.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67362.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67365.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67371.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67374.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67377.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67383.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67386.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67389.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67407.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67410.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67413.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67419.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67422.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67425.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67431.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67434.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67437.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67443.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67446.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67449.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67455.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67458.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67461.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67467.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67470.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67473.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67479.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67482.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67485.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67491.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67494.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67497.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67503.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67506.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67509.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67515.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51216.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67518.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67521.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67527.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49536.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67530.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67533.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51218.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49538.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67560.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67563.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51242.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58734.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51244.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67570.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67573.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51269.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58736.
    dead port 1/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49551.
    dead port 2/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49551.
    dead port 3/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49551.
    dead port 4/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49551.
    dead port 5/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49551.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51271.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67580.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67583.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51297.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67590.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67593.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51299.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58739.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67600.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67603.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58742.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49557.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67610.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67613.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58749.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51324.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67620.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67623.
    dead port 1/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49570.
    dead port 2/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49570.
    dead port 3/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49570.
    dead port 4/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49570.
    dead port 5/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49570.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51349.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58752.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67630.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67633.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58755.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51374.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67640.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67643.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58757.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67650.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67653.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58759.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67660.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67663.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49576.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52233.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67670.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67673.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58762.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51399.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67680.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67683.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58765.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67690.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67693.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67700.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67703.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58773.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67710.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67713.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49773.
    dead port 1/2 on $mux $flatten\u_usb_dfu.$ternary$../../../usb_dfu/usb_dfu.v:140$20095.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67720.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67723.
    dead port 1/2 on $mux $flatten\u_usb_dfu.$ternary$../../../usb_dfu/usb_dfu.v:142$20098.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58776.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67740.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67743.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58779.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67750.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67753.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58781.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67760.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67763.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58783.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67770.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67773.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67780.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67783.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67789.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67807.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67813.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67819.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67825.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67831.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67837.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67843.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67849.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67855.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67861.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67867.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67873.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67879.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67885.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67891.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67897.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67903.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67915.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67921.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67927.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67933.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67939.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51422.
    dead port 1/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49589.
    dead port 2/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49589.
    dead port 3/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49589.
    dead port 4/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49589.
    dead port 5/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49589.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51447.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49595.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51469.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51492.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51494.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51496.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51498.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51523.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58786.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51525.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58789.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51551.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51553.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58797.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49611.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52258.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51580.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51582.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58800.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procmux$58155.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procmux$58158.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procmux$58191.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58336.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58339.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58342.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58348.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58351.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58357.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58360.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58393.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58396.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58402.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58405.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58411.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58414.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58420.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58423.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58429.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58435.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58441.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58465.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58471.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58803.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51608.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49627.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58805.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58807.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51634.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$53976.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$53988.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54073.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54076.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54084.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54087.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54101.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54111.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54114.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54116.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54119.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54129.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54132.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54134.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51660.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54137.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54147.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54150.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54152.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54155.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54165.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54167.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49643.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54170.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54180.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54182.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54185.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54195.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54197.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54200.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54210.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54212.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54215.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54224.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54227.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54236.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54239.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54248.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54251.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54260.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54263.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54276.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51686.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54387.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54389.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54392.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54394.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54397.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54410.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54412.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54415.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54417.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54420.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54501.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54504.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54506.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54509.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54581.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54584.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54586.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54589.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54601.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54604.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54606.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54609.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54701.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54704.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54706.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54709.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54772.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54774.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54777.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54789.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54791.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54794.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54806.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54808.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54811.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54874.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54876.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49659.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54879.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54891.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54893.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$54896.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51712.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51738.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55043.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55046.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55197.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55200.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55211.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55214.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55225.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55228.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55239.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55242.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55253.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55256.
    dead port 1/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51760.
    dead port 2/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51760.
    dead port 3/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51760.
    dead port 4/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51760.
    dead port 5/6 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$51760.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49675.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49687.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55379.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55382.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55392.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55395.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55397.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51766.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55400.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55417.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55419.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55422.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55424.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55426.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55428.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55431.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55448.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55450.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55453.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55455.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55457.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55459.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55462.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55478.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55481.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55483.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55485.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55487.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49699.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55490.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55506.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55509.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55511.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55513.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55515.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51790.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55518.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55534.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55537.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55539.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55541.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55543.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49701.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55546.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55562.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55565.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55567.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55569.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55571.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55574.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55590.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55592.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55594.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55596.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55599.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55615.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55617.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55619.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55621.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55624.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55640.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55642.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55644.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55646.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51814.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55649.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55665.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55667.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55669.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55671.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55674.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55689.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55691.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55693.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55696.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55711.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55713.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55715.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55718.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55733.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55735.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55737.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55740.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55755.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55757.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55759.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55762.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55777.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55779.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55781.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55784.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55799.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55801.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55803.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55806.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55821.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55823.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55825.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55828.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55842.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55844.
    dead port 1/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49715.
    dead port 2/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49715.
    dead port 3/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49715.
    dead port 4/5 on $pmux $flatten\u_dfu_app.\u_flash_spi.$procmux$49715.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55847.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55861.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55863.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51838.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55866.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55880.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55882.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55885.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55899.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55901.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55904.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55918.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55920.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55923.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55937.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55939.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55942.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55956.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55958.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$55961.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56183.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56186.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56199.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56202.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56215.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56218.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56231.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56234.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56247.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56250.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56263.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58810.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56266.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56279.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56282.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56379.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56381.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56384.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56386.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56388.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56390.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56393.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56466.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56500.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51862.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56503.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56517.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56520.
    dead port 1/4 on $pmux $flatten\u_usb_dfu.\u_sie.$procmux$56537.
    dead port 2/4 on $pmux $flatten\u_usb_dfu.\u_sie.$procmux$56537.
    dead port 3/4 on $pmux $flatten\u_usb_dfu.\u_sie.$procmux$56537.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56541.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56543.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56546.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56564.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56566.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56568.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56570.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56573.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56591.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56593.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56595.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56597.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56600.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56618.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56620.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56622.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56624.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56627.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56797.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56799.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56801.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56804.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56821.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56823.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56825.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56828.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56845.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56847.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56849.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56852.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56869.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56871.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56873.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56876.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56895.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56897.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56899.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56901.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56904.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56922.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56924.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56926.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56929.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56948.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56950.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56952.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56955.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56973.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56975.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$56978.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57057.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57059.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57062.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57078.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57080.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57083.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57099.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57101.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57104.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57173.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57176.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57191.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57194.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57209.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57212.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57227.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57230.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57245.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57248.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57264.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57267.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57284.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57287.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51886.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49720.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57303.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57351.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51910.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57717.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57726.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57736.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57746.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51912.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57761.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58813.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57774.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57785.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57796.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57805.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57817.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57820.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57828.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57831.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57843.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57856.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57869.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57882.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57893.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57909.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57911.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.$procmux$57914.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51939.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51941.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51943.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49736.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51970.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51972.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68070.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$51974.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68077.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68086.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68089.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68092.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68095.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68097.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68106.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68109.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68112.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68115.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68117.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49738.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68126.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68129.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68132.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68135.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68137.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68146.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68149.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68152.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68154.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68163.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68166.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68169.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68171.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52000.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68180.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68183.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68186.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68189.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68191.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52002.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68200.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68203.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68206.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68209.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68211.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68220.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68223.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68226.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68228.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68237.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68240.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68243.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68245.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52028.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68254.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68257.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68260.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68263.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68265.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68274.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68277.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68280.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68282.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52030.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68291.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68294.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68296.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49740.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68305.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68308.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68310.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68319.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68322.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68324.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52056.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68333.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68336.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68338.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68348.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68350.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68353.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68355.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68365.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68367.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68370.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68372.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68382.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68384.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68387.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68389.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52058.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68398.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68401.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68403.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68412.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68415.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68417.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68426.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68429.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68431.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52083.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68440.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68442.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68451.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68453.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68462.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68464.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68473.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68475.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68483.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68491.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68499.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68507.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68517.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68520.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68522.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68532.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68535.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68537.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68547.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68550.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68552.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68562.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68564.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68574.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68576.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68586.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68588.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68598.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68600.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68609.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68618.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68627.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68636.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68646.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58512.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58514.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58517.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58520.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58523.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58525.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58528.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58531.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58538.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68743.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68746.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68752.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58540.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58543.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58546.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58549.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58551.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52108.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58554.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58557.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48160.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48163.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48168.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49755.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48171.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48176.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58563.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48179.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48186.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48188.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48191.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48198.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48200.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58566.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48203.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48210.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48212.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58569.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48215.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48222.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48224.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58572.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48227.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48233.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58574.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48236.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48242.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48245.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48251.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58577.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48254.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48260.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58580.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48263.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48271.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48273.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48276.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48284.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48286.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48289.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48296.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48298.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52133.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48301.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48309.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48311.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58586.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48314.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48322.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48324.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58589.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48327.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48335.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48337.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58592.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48340.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48347.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58595.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48350.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48357.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58597.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48360.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48367.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48370.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48377.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58600.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48380.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48387.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58603.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48390.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48397.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48400.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48408.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58609.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48411.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48419.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58612.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48422.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48430.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58615.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48433.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48441.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58617.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48444.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58620.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58623.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48452.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58629.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58632.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58635.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58637.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48460.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$52158.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58640.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58643.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48468.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58649.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58652.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58654.
    dead port 2/2 on $mux $flatten\u_dfu_app.\u_flash_spi.$procmux$49757.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48476.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58657.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58660.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58666.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48484.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58669.
    dead port 2/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58671.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58674.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48492.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48498.
    dead port 1/2 on $mux $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48504.
Removed 3131 multiplexer ports.
<suppressed ~266 debug messages>

18.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67555: { $auto$opt_reduce.cc:134:opt_pmux$69032 $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67565: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69034 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67575: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69036 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$52343: { $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:655$19971_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$49555_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49554_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67605: { $auto$opt_reduce.cc:134:opt_pmux$69038 $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67615: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69040 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67625: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69042 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$52432: $auto$opt_reduce.cc:134:opt_pmux$69044
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67635: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69046 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67645: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69048 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$51395: $auto$opt_reduce.cc:134:opt_pmux$69050
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67655: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69052 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67665: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69054 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67675: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69056 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67685: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69058 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67695: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69060 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67705: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69062 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67715: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69064 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67735: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69066 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67775: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $auto$opt_reduce.cc:134:opt_pmux$69068 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53414: { $flatten\u_dfu_app.\u_flash_spi.$procmux$49075_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19776_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$49721_CMP $auto$opt_reduce.cc:134:opt_pmux$69070 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$51442: $auto$opt_reduce.cc:134:opt_pmux$69072
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$50499: $auto$opt_reduce.cc:134:opt_pmux$69074
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49621: $auto$opt_reduce.cc:134:opt_pmux$69076
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53422: { $flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19773_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19776_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$50594_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49721_CMP $auto$opt_reduce.cc:134:opt_pmux$69078 $flatten\u_dfu_app.\u_flash_spi.$procmux$49098_CTRL }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53221: { $flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49087_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49075_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19773_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19776_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19778_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:200$19780_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$50594_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$50468_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49721_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49558_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49328_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49073_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49098_CTRL $auto$opt_reduce.cc:134:opt_pmux$69080 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$51629: $auto$opt_reduce.cc:134:opt_pmux$69082
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49637: $auto$opt_reduce.cc:134:opt_pmux$69084
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$51056: $auto$opt_reduce.cc:134:opt_pmux$69086
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$50517: $auto$opt_reduce.cc:134:opt_pmux$69088
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$51681: $auto$opt_reduce.cc:134:opt_pmux$69090
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$50535: $auto$opt_reduce.cc:134:opt_pmux$69092
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49653: $auto$opt_reduce.cc:134:opt_pmux$69094
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.$procmux$54271: $auto$opt_reduce.cc:134:opt_pmux$69096
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$51707: $auto$opt_reduce.cc:134:opt_pmux$69098
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58873: { $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1643$47800_Y $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58877_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1662$47854_Y }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53452: { $flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49075_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19773_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19776_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$50594_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49721_CMP $auto$opt_reduce.cc:134:opt_pmux$69100 $flatten\u_dfu_app.\u_flash_spi.$procmux$49098_CTRL }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49669: $auto$opt_reduce.cc:134:opt_pmux$69102
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$51733: $auto$opt_reduce.cc:134:opt_pmux$69104
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$52728: $auto$opt_reduce.cc:134:opt_pmux$69106
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49883: $auto$opt_reduce.cc:134:opt_pmux$69108
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$52402: $auto$opt_reduce.cc:134:opt_pmux$69110
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$51081: $auto$opt_reduce.cc:134:opt_pmux$69112
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$52757: $auto$opt_reduce.cc:134:opt_pmux$69114
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.$procmux$56462: $auto$opt_reduce.cc:134:opt_pmux$69116
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53836: { $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53677_CMP $auto$opt_reduce.cc:134:opt_pmux$69118 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53846: { $auto$opt_reduce.cc:134:opt_pmux$69120 $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53677_CMP $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53583_CMP }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49854: $auto$opt_reduce.cc:134:opt_pmux$69122
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$52372: $auto$opt_reduce.cc:134:opt_pmux$69124
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$51106: $auto$opt_reduce.cc:134:opt_pmux$69126
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53851: { $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53816_CMP $auto$opt_reduce.cc:134:opt_pmux$69128 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53052: $auto$opt_reduce.cc:134:opt_pmux$69130
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.$procmux$57713: $auto$opt_reduce.cc:134:opt_pmux$69132
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53856: { $auto$opt_reduce.cc:134:opt_pmux$69134 $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53677_CMP $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53583_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.$procmux$57729: $auto$opt_reduce.cc:134:opt_pmux$69136
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.$procmux$57836: { $flatten\u_usb_dfu.\u_sie.$procmux$54273_CMP $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:259$19279_Y $auto$opt_reduce.cc:134:opt_pmux$69138 $flatten\u_usb_dfu.\u_sie.$procmux$53997_CMP }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53866: { $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53835_CMP $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53677_CMP $auto$opt_reduce.cc:134:opt_pmux$69140 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68656: { $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68098_CMP $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:139$10415_Y $auto$opt_reduce.cc:134:opt_pmux$69142 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53211: { $flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19776_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $auto$opt_reduce.cc:134:opt_pmux$69144 $flatten\u_dfu_app.\u_flash_spi.$procmux$49721_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49558_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48446: { $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48274_CMP $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48189_CMP $auto$opt_reduce.cc:134:opt_pmux$69146 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48486: { $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48274_CMP $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48189_CMP $auto$opt_reduce.cc:134:opt_pmux$69148 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69031: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69033: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69035: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69037: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69039: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69041: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69045: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69047: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69051: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69053: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69055: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69057: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69059: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69061: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69063: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69065: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69067: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59500: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59373_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1661$47848_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1540$47762_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1667$47882_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1668$47889_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1669$47896_Y }
  Optimizing cells in module \loopback.
Performed a total of 81 changes.

18.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~552 debug messages>
Removed a total of 184 cells.

18.10.6. Executing OPT_DFF pass (perform DFF optimizations).

18.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 5483 unused wires.
<suppressed ~1 debug messages>

18.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.10.9. Rerunning OPT passes. (Maybe there is more to do..)

18.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

18.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$51603: $auto$opt_reduce.cc:134:opt_pmux$69150
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53221: { $flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49075_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19776_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:200$19780_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$50468_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49721_CMP $auto$opt_reduce.cc:134:opt_pmux$69154 $flatten\u_dfu_app.\u_flash_spi.$procmux$49328_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49073_CMP $auto$opt_reduce.cc:134:opt_pmux$69152 $auto$opt_reduce.cc:134:opt_pmux$69080 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53292: { $flatten\u_dfu_app.\u_flash_spi.$procmux$53088_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49087_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49075_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19773_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19776_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19778_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:200$19780_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:200$19782_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$50594_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$50468_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$53214_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49721_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49558_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49328_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49073_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49098_CTRL $auto$opt_reduce.cc:134:opt_pmux$69156 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53414: { $flatten\u_dfu_app.\u_flash_spi.$procmux$49075_CMP $auto$opt_reduce.cc:134:opt_pmux$69158 $auto$opt_reduce.cc:134:opt_pmux$69070 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53422: { $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $auto$opt_reduce.cc:134:opt_pmux$69078 $auto$opt_reduce.cc:134:opt_pmux$69160 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53437: { $flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49087_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y $auto$opt_reduce.cc:134:opt_pmux$69166 $flatten\u_dfu_app.\u_flash_spi.$procmux$50468_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $auto$opt_reduce.cc:134:opt_pmux$69164 $auto$opt_reduce.cc:134:opt_pmux$69162 $flatten\u_dfu_app.\u_flash_spi.$procmux$49098_CTRL }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53452: { $flatten\u_dfu_app.\u_flash_spi.$procmux$49075_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $auto$opt_reduce.cc:134:opt_pmux$69170 $auto$opt_reduce.cc:134:opt_pmux$69100 $auto$opt_reduce.cc:134:opt_pmux$69168 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59500: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59373_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1540$47762_Y $auto$opt_reduce.cc:134:opt_pmux$69174 $auto$opt_reduce.cc:134:opt_pmux$69172 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62645: $auto$opt_reduce.cc:134:opt_pmux$69176
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62674: $auto$opt_reduce.cc:134:opt_pmux$69178
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63144: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62493_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1542$47763_Y $auto$opt_reduce.cc:134:opt_pmux$69182 $auto$opt_reduce.cc:134:opt_pmux$69180 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63764: $auto$opt_reduce.cc:134:opt_pmux$69184
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64392: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60550_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62493_CMP $auto$opt_reduce.cc:134:opt_pmux$69188 $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60865_CMP $auto$opt_reduce.cc:134:opt_pmux$69186 $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1667$47882_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1668$47889_Y }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65017: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64794_CMP $auto$opt_reduce.cc:134:opt_pmux$69190 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65772: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60550_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64794_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60627_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60512_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62403_CMP $auto$opt_reduce.cc:134:opt_pmux$69192 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.$procmux$56969: { $flatten\u_usb_dfu.\u_sie.$procmux$56540_CMP $flatten\u_usb_dfu.\u_sie.$procmux$56539_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48470: { $flatten\u_usb_dfu.\u_sie.$not$../../../usb_dfu/sie.v:550$19731_Y $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48189_CMP $auto$opt_reduce.cc:134:opt_pmux$69194 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48486: { $auto$opt_reduce.cc:134:opt_pmux$69196 $auto$opt_reduce.cc:134:opt_pmux$69146 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69151: { $flatten\u_dfu_app.\u_flash_spi.$procmux$50594_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49098_CMP [0] $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:662$19974_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19773_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69159: { $flatten\u_dfu_app.\u_flash_spi.$procmux$50594_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49721_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49098_CMP [0] $flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:662$19974_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19776_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19773_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69167: { $flatten\u_dfu_app.\u_flash_spi.$procmux$50594_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49098_CMP [0] $flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:662$19974_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19773_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69177: { $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1669$47896_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1668$47889_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1667$47882_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1661$47848_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1659$47836_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1657$47824_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47803_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1621$47790_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1540$47762_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69183: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62493_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62403_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60865_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60627_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60550_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60512_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60475_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60440_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59532_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59373_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1669$47896_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1668$47889_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1667$47882_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1661$47848_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1659$47836_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1657$47824_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1621$47790_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1556$47771_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1542$47763_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1540$47762_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$69185: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60627_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60512_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60475_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60440_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59373_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1661$47848_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1659$47836_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1657$47824_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1621$47790_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1556$47771_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1542$47763_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1540$47762_Y }
  Optimizing cells in module \loopback.
Performed a total of 24 changes.

18.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

18.10.13. Executing OPT_DFF pass (perform DFF optimizations).

18.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 4 unused cells and 7 unused wires.
<suppressed ~5 debug messages>

18.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.10.16. Rerunning OPT passes. (Maybe there is more to do..)

18.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

18.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

18.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

18.10.20. Executing OPT_DFF pass (perform DFF optimizations).

18.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

18.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.10.23. Finished OPT passes. (There is nothing left to do.)

18.11. Executing FSM pass (extract and optimize FSM).

18.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking loopback.u_dfu_app.u_flash_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking loopback.u_dfu_app.u_flash_spi.u_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking loopback.u_dfu_app.u_ram_if.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking loopback.u_dfu_app.u_ram_if.status_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking loopback.u_usb_dfu.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking loopback.u_usb_dfu.u_ctrl_endp.dfu_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register loopback.u_usb_dfu.u_ctrl_endp.req_q.
Found FSM state register loopback.u_usb_dfu.u_ctrl_endp.state_q.
Found FSM state register loopback.u_usb_dfu.u_fifo.u_out_fifo.out_state_q.
Found FSM state register loopback.u_usb_dfu.u_sie.phy_state_q.
Found FSM state register loopback.u_usb_dfu.u_sie.u_phy_rx.rx_state_q.
Found FSM state register loopback.u_usb_dfu.u_sie.u_phy_tx.tx_state_q.

18.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_dfu.u_ctrl_endp.req_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69006
  root of input selection tree: $flatten\u_usb_dfu.\u_ctrl_endp.$0\req_q[4:0]
  found reset state: 5'00000 (from async reset)
  found ctrl input: \u_usb_dfu.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_dfu.u_sie.out_err_q
  found ctrl input: \u_usb_dfu.setup
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$69034
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP
  found ctrl input: \u_usb_dfu.u_fifo.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62252_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47802_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63224_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1662$47854_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58875_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58876_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58877_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1643$47800_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$69176
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1076$47487_Y
  found state code: 5'11000
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$69180
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$69182
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1542$47763_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62493_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1405$47698_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1441$47715_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1274$47636_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$69184
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1668$47889_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1667$47882_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$69186
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60865_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$69188
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60550_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1307$47653_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1309$47656_Y
  found state code: 5'10110
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1302$47650_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1247$47599_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1252$47621_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1230$47586_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$69190
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64794_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1162$47542_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1164$47546_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1166$47547_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1168$47551_Y
  found state code: 5'00111
  found state code: 5'00110
  found state code: 5'00101
  found state code: 5'00100
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$69192
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62403_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60512_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60627_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1112$47520_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47489_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47490_Y
  found ctrl input: \u_usb_dfu.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1080$47505_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1072$47484_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:974$47403_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:975$47406_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1012$47441_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1058$47467_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1059$47470_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1060$47473_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1062$47479_Y
  found state code: 5'10101
  found state code: 5'10100
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1006$47437_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1014$47443_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66137_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1307$47651_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66224_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47492_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1006$47436_Y
  found state code: 5'10011
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1034$47452_Y
  found state code: 5'10010
  found state code: 5'10001
  found state code: 5'10000
  found state code: 5'01111
  found state code: 5'01110
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66489_CTRL
  found state code: 5'01101
  found state code: 5'10111
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66628_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66662_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66770_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66847_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1006$47438_Y
  found state code: 5'01100
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1002$47433_Y
  found state code: 5'01011
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1002$47431_Y
  found state code: 5'01010
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:994$47425_Y
  found state code: 5'01001
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:990$47422_Y
  found state code: 5'01000
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:982$47412_Y
  found state code: 5'00011
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:982$47414_Y
  found state code: 5'00010
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:978$47409_Y
  found state code: 5'00001
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:967$47402_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:974$47403_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1537$47760_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1540$47762_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1542$47763_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1556$47771_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1621$47790_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47803_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1657$47824_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1659$47836_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1661$47848_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1667$47882_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1668$47889_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1669$47896_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59373_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59532_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60440_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60475_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60512_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60550_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60627_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60865_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62403_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62493_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64794_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$69034 $auto$opt_reduce.cc:134:opt_pmux$69186 $auto$opt_reduce.cc:134:opt_pmux$69182 $auto$opt_reduce.cc:134:opt_pmux$69180 $auto$opt_reduce.cc:134:opt_pmux$69176 \u_usb_dfu.setup \u_usb_dfu.u_sie.out_err_q \u_usb_dfu.u_sie.data_q [15] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66847_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66770_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66662_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66628_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66489_CTRL $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66224_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66137_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63224_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62252_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58877_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58876_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58875_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1662$47854_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47802_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1643$47800_Y $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1441$47715_Y $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1405$47698_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1309$47656_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1307$47653_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1307$47651_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1302$47650_Y $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1274$47636_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1252$47621_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1247$47599_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1230$47586_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1168$47551_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1166$47547_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1164$47546_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1162$47542_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1112$47520_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1080$47505_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47492_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47490_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47489_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1076$47487_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1072$47484_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1062$47479_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1060$47473_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1059$47470_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1058$47467_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1034$47452_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1014$47443_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1012$47441_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1006$47438_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1006$47437_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1006$47436_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1002$47433_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1002$47431_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:994$47425_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:990$47422_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:982$47414_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:982$47412_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:978$47409_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:975$47406_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:967$47402_Y \u_usb_dfu.u_ctrl_endp.clk_gate \u_usb_dfu.u_fifo.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_pmux$69184 $auto$opt_reduce.cc:134:opt_pmux$69188 $auto$opt_reduce.cc:134:opt_pmux$69190 $auto$opt_reduce.cc:134:opt_pmux$69192 }
  ctrl outputs: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64794_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62493_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62403_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60865_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60627_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60550_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60512_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60475_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60440_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59532_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59373_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1669$47896_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1668$47889_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1667$47882_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1661$47848_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1659$47836_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1657$47824_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47803_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1621$47790_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1556$47771_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1542$47763_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1540$47762_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1537$47760_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:974$47403_Y $flatten\u_usb_dfu.\u_ctrl_endp.$0\req_q[4:0] }
  transition:    5'00000 70'----------------------------------------------------------------0----- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000000000000001xxxxx  <ignored invalid transition!>
  transition:    5'00000 70'-----00----------1----------------------------------------------10---- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'-----00--------001000000----------------------------------------11---- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11-----------------------------0--0----------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11----------------------------01--0----------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11--------------------------0011--0----------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11--------------------------1011--0----------0-11---- ->    5'10101 29'00000000000000000000000110101
  transition:    5'00000 70'-----00----------11---------------------------111--0----------0-11---- ->    5'10100 29'00000000000000000000000110100
  transition:    5'00000 70'-----00----------11--------------------------------1-0--------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00------00--11---------0------0----00--------01-1--------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11----------------------1--------01-10-------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11----------------------1--------01-11-------0-11---- ->    5'01110 29'00000000000000000000000101110
  transition:    5'00000 70'-----00----------11---------------------1--------001-1--------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11---------------------1--------101-1--------0-11---- ->    5'01111 29'00000000000000000000000101111
  transition:    5'00000 70'-----00----------11----------------1-------------001-1--------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11----------------1-------------101-1--------0-11---- ->    5'10000 29'00000000000000000000000110000
  transition:    5'00000 70'-----00------1---11-------------------------------01-10-------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00------1---11-------------------------------01-11-------0-11---- ->    5'10001 29'00000000000000000000000110001
  transition:    5'00000 70'-----00----------11---------1--------------------001-1--------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11---------1--------------------101-1--------0-11---- ->    5'10010 29'00000000000000000000000110010
  transition:    5'00000 70'-----00-------1--11-------------------------------01-10-------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00-------1--11-------------------------------01-11-------0-11---- ->    5'10011 29'00000000000000000000000110011
  transition:    5'00000 70'-----00-----0----11-----------------------0-------11-1--------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00-----1----11-------------------------------11-1--------0-11---- ->    5'10111 29'00000000000000000000000110111
  transition:    5'00000 70'-----00----------11-----------------------1-------11-10-------0-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11-----------------------1-------11-11-------0-11---- ->    5'01101 29'00000000000000000000000101101
  transition:    5'00000 70'-----00-0000--0--11---------0------------00-------------------1-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11----------------------1-------------------01-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11----------------------1-------------------11-11---- ->    5'00001 29'00000000000000000000000100001
  transition:    5'00000 70'-----00-1--------11----------------------------------------0--1-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00-1--------11----------------------------------------1--1-11---- ->    5'00010 29'00000000000000000000000100010
  transition:    5'00000 70'-----00-------1--11-----------------------------------------0-1-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00-------1--11-----------------------------------------1-1-11---- ->    5'00011 29'00000000000000000000000100011
  transition:    5'00000 70'-----00--1-------11---------------------------------------0---1-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00--1-------11---------------------------------------1---1-11---- ->    5'01000 29'00000000000000000000000101000
  transition:    5'00000 70'-----00----------11-----------------------1--------------0----1-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11-----------------------1--------------1----1-11---- ->    5'01001 29'00000000000000000000000101001
  transition:    5'00000 70'-----00----------11---------1---------------------------0-----1-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----------11---------1---------------------------1-----1-11---- ->    5'01010 29'00000000000000000000000101010
  transition:    5'00000 70'-----00---1------11------------------------------------0------1-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00---1------11------------------------------------1------1-11---- ->    5'01011 29'00000000000000000000000101011
  transition:    5'00000 70'-----00----1-----11---------------------------------0---------1-11---- ->    5'11000 29'00000000000000000000000111000
  transition:    5'00000 70'-----00----1-----11---------------------------------1---------1-11---- ->    5'01100 29'00000000000000000000000101100
  transition:    5'00000 70'-----00----------1-1--------------------------------------------11---- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'-----00----------1--1-------------------------------------------11---- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'-----00----------1---1------------------------------------------11---- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'-----00--------1-1----------------------------------------------11---- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'-----00----------1----1-----------------------------------------11---- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'-----00---------11----------------------------------------------11---- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'1----00---------------------------------------------------------1----- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'-----10---------------------------------------------------------1----- ->    5'00000 29'00000000000000000000000100000
  transition:    5'00000 70'------1---------------------------------------------------------1----- ->    5'00000 29'00000000000000000000000100000
  transition:    5'10000 70'----------------------------------------------------------------0----- ->    5'10000 29'00000000000000000000100010000
  transition:    5'10000 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000000000001000xxxxx  <ignored invalid transition!>
  transition:    5'10000 70'-----00----------1----------------------------------------------10---- ->    5'10000 29'00000000000000000000100010000
  transition:    5'10000 70'-----00--------001000000----------------------------------------11---- ->    5'10000 29'00000000000000000000100010000
  transition:    5'10000 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000000000000100000000
  transition:    5'10000 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000000000000100011000
  transition:    5'10000 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000000000000100011000
  transition:    5'10000 70'-----00----------1-1-----------------------0--------------------11---- ->    5'10000 29'00000000000000000000100010000
  transition:    5'10000 70'-----00----------1-1-----------------------1--------------------11---- ->    5'11000 29'00000000000000000000100011000
  transition:    5'10000 70'-----00----------1--1----------------------0--------------------11---- ->    5'10000 29'00000000000000000000100010000
  transition:    5'10000 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00000000000000000000100011000
  transition:    5'10000 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'10000 29'00000000000000000000100010000
  transition:    5'10000 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00000000000000000000100011000
  transition:    5'10000 70'-----00--------1-1-------------------------0--------------------11---- ->    5'10000 29'00000000000000000000100010000
  transition:    5'10000 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000000000000000100011000
  transition:    5'10000 70'-----00----------1----1-0---------------------------------------11---- ->    5'10000 29'00000000000000000000100010000
  transition:    5'10000 70'-----00----------1----1-1---------------------------------------11---- ->    5'11000 29'00000000000000000000100011000
  transition:    5'10000 70'-----00---------11-------------------------0--------------------11---- ->    5'10000 29'00000000000000000000100010000
  transition:    5'10000 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'00000000000000000000100011000
  transition:    5'10000 70'1----00---------------------------------------------------------1----- ->    5'10000 29'00000000000000000000100010000
  transition:    5'10000 70'-----10---------------------------------------------------------1----- ->    5'10000 29'00000000000000000000100010000
  transition:    5'10000 70'------1---------------------------------------------------------1----- ->    5'10000 29'00000000000000000000100010000
  transition:    5'01000 70'----------------------------------------------------------------0----- ->    5'01000 29'00000000010000000000000001000
  transition:    5'01000 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000100000000000000xxxxx  <ignored invalid transition!>
  transition:    5'01000 70'-----00----------1----------------------------------------------10---- ->    5'01000 29'00000000010000000000000001000
  transition:    5'01000 70'-----00--------001000000----------------------------------------11---- ->    5'01000 29'00000000010000000000000001000
  transition:    5'01000 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000010000000000000000000
  transition:    5'01000 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000010000000000000011000
  transition:    5'01000 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000010000000000000011000
  transition:    5'01000 70'-----00----------1-1-----------------------0--------------------11---- ->    5'01000 29'00000000010000000000000001000
  transition:    5'01000 70'-----00----------1-1-----------------------1--------------------11---- ->    5'11000 29'00000000010000000000000011000
  transition:    5'01000 70'-----00----------1--1----------------------0--------------------11---- ->    5'01000 29'00000000010000000000000001000
  transition:    5'01000 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00000000010000000000000011000
  transition:    5'01000 70'-----00----------1---1----------0-------------------------------11---- ->    5'11000 29'00000000010000000000000011000
  transition:    5'01000 70'-----00----------1---1----------1-------------------------------11---- ->    5'01000 29'00000000010000000000000001000
  transition:    5'01000 70'-----00--------1-1-------------------------0--------------------11---- ->    5'01000 29'00000000010000000000000001000
  transition:    5'01000 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000010000000000000011000
  transition:    5'01000 70'-----00----------1----1--0--------------------------------------11---- ->    5'01000 29'00000000010000000000000001000
  transition:    5'01000 70'-----00----------1----1--1--------------------------------------11---- ->    5'11000 29'00000000010000000000000011000
  transition:    5'01000 70'-----00---------11-------------------------0--------------------11---- ->    5'01000 29'00000000010000000000000001000
  transition:    5'01000 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'00000000010000000000000011000
  transition:    5'01000 70'1----00---------------------------------------------------------1----- ->    5'01000 29'00000000010000000000000001000
  transition:    5'01000 70'-----10---------------------------------------------------------1----- ->    5'01000 29'00000000010000000000000001000
  transition:    5'01000 70'------1---------------------------------------------------------1----- ->    5'01000 29'00000000010000000000000001000
  transition:    5'11000 70'----------------------------------------------------------------0----- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000000000000010xxxxx  <ignored invalid transition!>
  transition:    5'11000 70'-----00----------1----------------------------------------------10---- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'-----00--------001000000----------------------------------------11---- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000000000000001000000
  transition:    5'11000 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'-----00----------1-1--------------------------------------------11---- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'-----00----------1--1-------------------------------------------11---- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'-----00----------1---1------------------------------------------11---- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'-----00--------1-1----------------------------------------------11---- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'-----00----------1----1-----------------------------------------11---- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'-----00---------11----------------------------------------------11---- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'1----00---------------------------------------------------------1----- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'-----10---------------------------------------------------------1----- ->    5'11000 29'00000000000000000000001011000
  transition:    5'11000 70'------1---------------------------------------------------------1----- ->    5'11000 29'00000000000000000000001011000
  transition:    5'00100 70'----------------------------------------------------------------0----- ->    5'00100 29'00000000000000001000000000100
  transition:    5'00100 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000000010000000xxxxx  <ignored invalid transition!>
  transition:    5'00100 70'-----00----------1----------------------------------------------10---- ->    5'00100 29'00000000000000001000000000100
  transition:    5'00100 70'-----00--------001000000----------------------------------------11---- ->    5'00100 29'00000000000000001000000000100
  transition:    5'00100 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000000001000000000000
  transition:    5'00100 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000000001000000011000
  transition:    5'00100 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000000001000000011000
  transition:    5'00100 70'-----00----------1-1--------------------------------------------11---- ->    5'00100 29'00000000000000001000000000100
  transition:    5'00100 70'-----00----------1--1-------------------------------------------11---- ->    5'00100 29'00000000000000001000000000100
  transition:    5'00100 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'00100 29'00000000000000001000000000100
  transition:    5'00100 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00000000000000001000000011000
  transition:    5'00100 70'-----00--------1-1-------------------------0--------------------11---- ->    5'00100 29'00000000000000001000000000100
  transition:    5'00100 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000000000001000000011000
  transition:    5'00100 70'-----00----------1----1-----------------------------------------11---- ->    5'00100 29'00000000000000001000000000100
  transition:    5'00100 70'-----00---------11----------------------------------------------11---- ->    5'00100 29'00000000000000001000000000100
  transition:    5'00100 70'1----00---------------------------------------------------------1----- ->    5'00100 29'00000000000000001000000000100
  transition:    5'00100 70'-----10---------------------------------------------------------1----- ->    5'00100 29'00000000000000001000000000100
  transition:    5'00100 70'------1---------------------------------------------------------1----- ->    5'00100 29'00000000000000001000000000100
  transition:    5'10100 70'----------------------------------------------------------------0----- ->    5'10100 29'00000000000001000000000010100
  transition:    5'10100 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000010000000000xxxxx  <ignored invalid transition!>
  transition:    5'10100 70'-----00----------1----------------------------------------------10---- ->    5'10100 29'00000000000001000000000010100
  transition:    5'10100 70'-----00--------001000000----------------------------------------11---- ->    5'10100 29'00000000000001000000000010100
  transition:    5'10100 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000001000000000000000
  transition:    5'10100 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000001000000000011000
  transition:    5'10100 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000001000000000011000
  transition:    5'10100 70'-----00----------1-1-----------------------0--------------------11---- ->    5'10100 29'00000000000001000000000010100
  transition:    5'10100 70'-----00----------1-1-----------------------1--------------------11---- ->    5'11000 29'00000000000001000000000011000
  transition:    5'10100 70'-----00----------1--1----------------------0--------------------11---- ->    5'10100 29'00000000000001000000000010100
  transition:    5'10100 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00000000000001000000000011000
  transition:    5'10100 70'-----00----------1---1-------0----------------------------------11---- ->    5'10100 29'00000000000001000000000010100
  transition:    5'10100 70'-----00----------1---1-------1----------------------------------11---- ->    5'11000 29'00000000000001000000000011000
  transition:    5'10100 70'-----00--------1-1-------------------------0--------------------11---- ->    5'10100 29'00000000000001000000000010100
  transition:    5'10100 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000000001000000000011000
  transition:    5'10100 70'-----00----------1----1-----------------------------------------11---- ->    5'10100 29'00000000000001000000000010100
  transition:    5'10100 70'-----00---------11----------------------------------------------11---- ->    5'10100 29'00000000000001000000000010100
  transition:    5'10100 70'1----00---------------------------------------------------------1----- ->    5'10100 29'00000000000001000000000010100
  transition:    5'10100 70'-----10---------------------------------------------------------1----- ->    5'10100 29'00000000000001000000000010100
  transition:    5'10100 70'------1---------------------------------------------------------1----- ->    5'10100 29'00000000000001000000000010100
  transition:    5'01100 70'----------------------------------------------------------------0----- ->    5'01100 29'00100000000000000000000001100
  transition:    5'01100 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'001000000000000000000000xxxxx  <ignored invalid transition!>
  transition:    5'01100 70'-----00----------1----------------------------------------------10---- ->    5'01100 29'00100000000000000000000001100
  transition:    5'01100 70'-----00--------001000000----------------------------------------11---- ->    5'01100 29'00100000000000000000000001100
  transition:    5'01100 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00100000000000000000000000000
  transition:    5'01100 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00100000000000000000000011000
  transition:    5'01100 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00100000000000000000000011000
  transition:    5'01100 70'-----00----------1-1------------------0-------------------------11---- ->    5'11000 29'00100000000000000000000011000
  transition:    5'01100 70'-----00----------1-1------------------1-------------------------11---- ->    5'01100 29'00100000000000000000000001100
  transition:    5'01100 70'-----00----------1--1----------------------0--------------------11---- ->    5'01100 29'00100000000000000000000001100
  transition:    5'01100 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00100000000000000000000011000
  transition:    5'01100 70'-----00----------1---1----------0-------------------------------11---- ->    5'11000 29'00100000000000000000000011000
  transition:    5'01100 70'-----00----------1---1----------1-------------------------------11---- ->    5'01100 29'00100000000000000000000001100
  transition:    5'01100 70'-----00--------1-1-------------------------0--------------------11---- ->    5'01100 29'00100000000000000000000001100
  transition:    5'01100 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00100000000000000000000011000
  transition:    5'01100 70'--0--00----------1----1--------------------0--------------------11---- ->    5'01100 29'00100000000000000000000001100
  transition:    5'01100 70'--0--00----------1----1--------------------1--------------------11---- ->    5'11000 29'00100000000000000000000011000
  transition:    5'01100 70'-----00---------11-------------------------0--------------------11---- ->    5'01100 29'00100000000000000000000001100
  transition:    5'01100 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'00100000000000000000000011000
  transition:    5'01100 70'1----00---------------------------------------------------------1----- ->    5'01100 29'00100000000000000000000001100
  transition:    5'01100 70'-----10---------------------------------------------------------1----- ->    5'01100 29'00100000000000000000000001100
  transition:    5'01100 70'------1---------------------------------------------------------1----- ->    5'01100 29'00100000000000000000000001100
  transition:    5'00010 70'----------------------------------------------------------------0----- ->    5'00010 29'00000000001000000000000000010
  transition:    5'00010 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000010000000000000xxxxx  <ignored invalid transition!>
  transition:    5'00010 70'-----00----------1----------------------------------------------10---- ->    5'00010 29'00000000001000000000000000010
  transition:    5'00010 70'-----00--------001000000----------------------------------------11---- ->    5'00010 29'00000000001000000000000000010
  transition:    5'00010 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000001000000000000000000
  transition:    5'00010 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000001000000000000011000
  transition:    5'00010 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000001000000000000011000
  transition:    5'00010 70'-----00----------1-1-----------------------0--------------------11---- ->    5'00010 29'00000000001000000000000000010
  transition:    5'00010 70'-----00----------1-1-----------------------1--------------------11---- ->    5'11000 29'00000000001000000000000011000
  transition:    5'00010 70'-----00----------1--1----------------------0--------------------11---- ->    5'00010 29'00000000001000000000000000010
  transition:    5'00010 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00000000001000000000000011000
  transition:    5'00010 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'00010 29'00000000001000000000000000010
  transition:    5'00010 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00000000001000000000000011000
  transition:    5'00010 70'-----00--------1-1-------------------------0--------------------11---- ->    5'00010 29'00000000001000000000000000010
  transition:    5'00010 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000001000000000000011000
  transition:    5'00010 70'-----00----------1----1--0--------------------------------------11---- ->    5'00010 29'00000000001000000000000000010
  transition:    5'00010 70'-----00----------1----1--1--------------------------------------11---- ->    5'11000 29'00000000001000000000000011000
  transition:    5'00010 70'-----00---------11-------------------------0--------------------11---- ->    5'00010 29'00000000001000000000000000010
  transition:    5'00010 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'00000000001000000000000011000
  transition:    5'00010 70'1----00---------------------------------------------------------1----- ->    5'00010 29'00000000001000000000000000010
  transition:    5'00010 70'-----10---------------------------------------------------------1----- ->    5'00010 29'00000000001000000000000000010
  transition:    5'00010 70'------1---------------------------------------------------------1----- ->    5'00010 29'00000000001000000000000000010
  transition:    5'10010 70'----------------------------------------------------------------0----- ->    5'10010 29'00000000000000000001000010010
  transition:    5'10010 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000000000010000xxxxx  <ignored invalid transition!>
  transition:    5'10010 70'-----00----------1----------------------------------------------10---- ->    5'10010 29'00000000000000000001000010010
  transition:    5'10010 70'-----00--------001000000----------------------------------------11---- ->    5'10010 29'00000000000000000001000010010
  transition:    5'10010 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000000000001000000000
  transition:    5'10010 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000000000001000011000
  transition:    5'10010 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000000000001000011000
  transition:    5'10010 70'-----00----------1-1-----------------------0--------------------11---- ->    5'10010 29'00000000000000000001000010010
  transition:    5'10010 70'-----00----------1-1-----------------------1--------------------11---- ->    5'11000 29'00000000000000000001000011000
  transition:    5'10010 70'-----00----------1--1----------------------0--------------------11---- ->    5'10010 29'00000000000000000001000010010
  transition:    5'10010 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00000000000000000001000011000
  transition:    5'10010 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'10010 29'00000000000000000001000010010
  transition:    5'10010 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00000000000000000001000011000
  transition:    5'10010 70'-----00--------1-1-------------------------0--------------------11---- ->    5'10010 29'00000000000000000001000010010
  transition:    5'10010 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000000000000001000011000
  transition:    5'10010 70'-----00----------1----1--0--------------------------------------11---- ->    5'10010 29'00000000000000000001000010010
  transition:    5'10010 70'-----00----------1----1--1--------------------------------------11---- ->    5'11000 29'00000000000000000001000011000
  transition:    5'10010 70'-----00---------11-------------------------0--------------------11---- ->    5'10010 29'00000000000000000001000010010
  transition:    5'10010 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'00000000000000000001000011000
  transition:    5'10010 70'1----00---------------------------------------------------------1----- ->    5'10010 29'00000000000000000001000010010
  transition:    5'10010 70'-----10---------------------------------------------------------1----- ->    5'10010 29'00000000000000000001000010010
  transition:    5'10010 70'------1---------------------------------------------------------1----- ->    5'10010 29'00000000000000000001000010010
  transition:    5'01010 70'----------------------------------------------------------------0----- ->    5'01010 29'00001000000000000000000001010
  transition:    5'01010 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000010000000000000000000xxxxx  <ignored invalid transition!>
  transition:    5'01010 70'-----00----------1----------------------------------------------10---- ->    5'01010 29'00001000000000000000000001010
  transition:    5'01010 70'-----00--------001000000----------------------------------------11---- ->    5'01010 29'00001000000000000000000001010
  transition:    5'01010 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00001000000000000000000000000
  transition:    5'01010 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00001000000000000000000011000
  transition:    5'01010 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00001000000000000000000011000
  transition:    5'01010 70'-----000---------1-1--------------------------------------------11---- ->    5'01010 29'00001000000000000000000001010
  transition:    5'01010 70'-----001---------1-1--------------------------------------------11---- ->    5'11000 29'00001000000000000000000011000
  transition:    5'01010 70'-----00----------1--1----------------------0--------------------11---- ->    5'01010 29'00001000000000000000000001010
  transition:    5'01010 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00001000000000000000000011000
  transition:    5'01010 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'01010 29'00001000000000000000000001010
  transition:    5'01010 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00001000000000000000000011000
  transition:    5'01010 70'-----00--------1-1-------------------------0--------------------11---- ->    5'01010 29'00001000000000000000000001010
  transition:    5'01010 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00001000000000000000000011000
  transition:    5'01010 70'--0--00----------1----1--------------------0--------------------11---- ->    5'01010 29'00001000000000000000000001010
  transition:    5'01010 70'--0--00----------1----1--------------------1--------------------11---- ->    5'11000 29'00001000000000000000000011000
  transition:    5'01010 70'-----00---------11-------------------------0--------------------11---- ->    5'01010 29'00001000000000000000000001010
  transition:    5'01010 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'00001000000000000000000011000
  transition:    5'01010 70'1----00---------------------------------------------------------1----- ->    5'01010 29'00001000000000000000000001010
  transition:    5'01010 70'-----10---------------------------------------------------------1----- ->    5'01010 29'00001000000000000000000001010
  transition:    5'01010 70'------1---------------------------------------------------------1----- ->    5'01010 29'00001000000000000000000001010
  transition:    5'00110 70'----------------------------------------------------------------0----- ->    5'00110 29'00000000000000000100000000110
  transition:    5'00110 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000000001000000xxxxx  <ignored invalid transition!>
  transition:    5'00110 70'-----00----------1----------------------------------------------10---- ->    5'00110 29'00000000000000000100000000110
  transition:    5'00110 70'-----00--------001000000----------------------------------------11---- ->    5'00110 29'00000000000000000100000000110
  transition:    5'00110 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000000000100000000000
  transition:    5'00110 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000000000100000011000
  transition:    5'00110 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000000000100000011000
  transition:    5'00110 70'-----00----------1-1--------------------------------------------11---- ->    5'00110 29'00000000000000000100000000110
  transition:    5'00110 70'-----00----------1--1-------------------------------------------11---- ->    5'00110 29'00000000000000000100000000110
  transition:    5'00110 70'-----00----------1---1------------------------------------------11---- ->    5'00110 29'00000000000000000100000000110
  transition:    5'00110 70'-----00--------1-1----------------------------------------------11---- ->    5'00110 29'00000000000000000100000000110
  transition:    5'00110 70'-----00----------1----1-----------------------------------------11---- ->    5'00110 29'00000000000000000100000000110
  transition:    5'00110 70'-----00---------11----------------------------------------------11---- ->    5'00110 29'00000000000000000100000000110
  transition:    5'00110 70'1----00---------------------------------------------------------1----- ->    5'00110 29'00000000000000000100000000110
  transition:    5'00110 70'-----10---------------------------------------------------------1----- ->    5'00110 29'00000000000000000100000000110
  transition:    5'00110 70'------1---------------------------------------------------------1----- ->    5'00110 29'00000000000000000100000000110
  transition:    5'10110 70'----------------------------------------------------------------0----- ->    5'10110 29'00000000000100000000000010110
  transition:    5'10110 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000001000000000000xxxxx  <ignored invalid transition!>
  transition:    5'10110 70'-----00----------1----------------------------------------------10---- ->    5'10110 29'00000000000100000000000010110
  transition:    5'10110 70'-----00--------001000000----------------------------------------11---- ->    5'10110 29'00000000000100000000000010110
  transition:    5'10110 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000100000000000000000
  transition:    5'10110 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000100000000000011000
  transition:    5'10110 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000100000000000011000
  transition:    5'10110 70'-----00----------1-1--------------------------------------------11---- ->    5'10110 29'00000000000100000000000010110
  transition:    5'10110 70'-----00----------1--1-------------------------------------------11---- ->    5'10110 29'00000000000100000000000010110
  transition:    5'10110 70'-----00----------1---1------------------------------------------11---- ->    5'10110 29'00000000000100000000000010110
  transition:    5'10110 70'-----00--------1-1-------------------------0--------------------11---- ->    5'10110 29'00000000000100000000000010110
  transition:    5'10110 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000000100000000000011000
  transition:    5'10110 70'-----00----------1----1-----------------------------------------11---- ->    5'10110 29'00000000000100000000000010110
  transition:    5'10110 70'-----00---------11----------------------------------------------11---- ->    5'10110 29'00000000000100000000000010110
  transition:    5'10110 70'1----00---------------------------------------------------------1----- ->    5'10110 29'00000000000100000000000010110
  transition:    5'10110 70'-----10---------------------------------------------------------1----- ->    5'10110 29'00000000000100000000000010110
  transition:    5'10110 70'------1---------------------------------------------------------1----- ->    5'10110 29'00000000000100000000000010110
  transition:    5'01110 70'----------------------------------------------------------------0----- ->    5'01110 29'00000000000000000010000001110
  transition:    5'01110 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000000000100000xxxxx  <ignored invalid transition!>
  transition:    5'01110 70'-----00----------1----------------------------------------------10---- ->    5'01110 29'00000000000000000010000001110
  transition:    5'01110 70'-----00--------001000000----------------------------------------11---- ->    5'01110 29'00000000000000000010000001110
  transition:    5'01110 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000000000010000000000
  transition:    5'01110 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000000000010000011000
  transition:    5'01110 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000000000010000011000
  transition:    5'01110 70'-----00----------1-1--------------------------------------------11---- ->    5'01110 29'00000000000000000010000001110
  transition:    5'01110 70'-----00----------1--1-------------------------------------------11---- ->    5'01110 29'00000000000000000010000001110
  transition:    5'01110 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'01110 29'00000000000000000010000001110
  transition:    5'01110 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00000000000000000010000011000
  transition:    5'01110 70'-----00--------1-1-------------------------0--------------------11---- ->    5'01110 29'00000000000000000010000001110
  transition:    5'01110 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000000000000010000011000
  transition:    5'01110 70'-----00----------1----1-----------------------------------------11---- ->    5'01110 29'00000000000000000010000001110
  transition:    5'01110 70'-----00---------11----------------------------------------------11---- ->    5'01110 29'00000000000000000010000001110
  transition:    5'01110 70'1----00---------------------------------------------------------1----- ->    5'01110 29'00000000000000000010000001110
  transition:    5'01110 70'-----10---------------------------------------------------------1----- ->    5'01110 29'00000000000000000010000001110
  transition:    5'01110 70'------1---------------------------------------------------------1----- ->    5'01110 29'00000000000000000010000001110
  transition:    5'00001 70'----------------------------------------------------------------0----- ->    5'00001 29'00000100000000000000000000001
  transition:    5'00001 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000001000000000000000000xxxxx  <ignored invalid transition!>
  transition:    5'00001 70'-----00----------1----------------------------------------------10---- ->    5'00001 29'00000100000000000000000000001
  transition:    5'00001 70'-----00--------001000000----------------------------------------11---- ->    5'00001 29'00000100000000000000000000001
  transition:    5'00001 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000100000000000000000000000
  transition:    5'00001 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000100000000000000000011000
  transition:    5'00001 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000100000000000000000011000
  transition:    5'00001 70'-----00----------1-1------------------------0-------------------11---- ->    5'11000 29'00000100000000000000000011000
  transition:    5'00001 70'-----00----------1-1------------------------1-------------------11---- ->    5'00001 29'00000100000000000000000000001
  transition:    5'00001 70'-----00----------1--1----------------------0--------------------11---- ->    5'00001 29'00000100000000000000000000001
  transition:    5'00001 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00000100000000000000000011000
  transition:    5'00001 70'-----00----------1---1-----------0------------------------------11---- ->    5'11000 29'00000100000000000000000011000
  transition:    5'00001 70'-----00----------1---1-----------1------------------------------11---- ->    5'00001 29'00000100000000000000000000001
  transition:    5'00001 70'-----00--------1-1-------------------------0--------------------11---- ->    5'00001 29'00000100000000000000000000001
  transition:    5'00001 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000100000000000000000011000
  transition:    5'00001 70'--0--00----------1----1--------------------0--------------------11---- ->    5'00001 29'00000100000000000000000000001
  transition:    5'00001 70'--0--00----------1----1--------------------1--------------------11---- ->    5'11000 29'00000100000000000000000011000
  transition:    5'00001 70'-----00---------11-------------------------0--------------------11---- ->    5'00001 29'00000100000000000000000000001
  transition:    5'00001 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'00000100000000000000000011000
  transition:    5'00001 70'1----00---------------------------------------------------------1----- ->    5'00001 29'00000100000000000000000000001
  transition:    5'00001 70'-----10---------------------------------------------------------1----- ->    5'00001 29'00000100000000000000000000001
  transition:    5'00001 70'------1---------------------------------------------------------1----- ->    5'00001 29'00000100000000000000000000001
  transition:    5'10001 70'----------------------------------------------------------------0----- ->    5'10001 29'00000000100000000000000010001
  transition:    5'10001 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000001000000000000000xxxxx  <ignored invalid transition!>
  transition:    5'10001 70'-----00----------1----------------------------------------------10---- ->    5'10001 29'00000000100000000000000010001
  transition:    5'10001 70'-----00--------001000000----------------------------------------11---- ->    5'10001 29'00000000100000000000000010001
  transition:    5'10001 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000100000000000000000000
  transition:    5'10001 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000100000000000000011000
  transition:    5'10001 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000100000000000000011000
  transition:    5'10001 70'-----00----------1-1-----------------------0--------------------11---- ->    5'10001 29'00000000100000000000000010001
  transition:    5'10001 70'-----00----------1-1-----------------------1--------------------11---- ->    5'11000 29'00000000100000000000000011000
  transition:    5'10001 70'-----00----------1--1----------------------0--------------------11---- ->    5'10001 29'00000000100000000000000010001
  transition:    5'10001 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00000000100000000000000011000
  transition:    5'10001 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'10001 29'00000000100000000000000010001
  transition:    5'10001 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00000000100000000000000011000
  transition:    5'10001 70'-----00--------1-1-------------------------0--------------------11---- ->    5'10001 29'00000000100000000000000010001
  transition:    5'10001 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000100000000000000011000
  transition:    5'10001 70'--0--00----------1----1--------------------0--------------------11---- ->    5'10001 29'00000000100000000000000010001
  transition:    5'10001 70'--0--00----------1----1--------------------1--------------------11---- ->    5'11000 29'00000000100000000000000011000
  transition:    5'10001 70'-----00---------11-------------------------0--------------------11---- ->    5'10001 29'00000000100000000000000010001
  transition:    5'10001 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'00000000100000000000000011000
  transition:    5'10001 70'1----00---------------------------------------------------------1----- ->    5'10001 29'00000000100000000000000010001
  transition:    5'10001 70'-----10---------------------------------------------------------1----- ->    5'10001 29'00000000100000000000000010001
  transition:    5'10001 70'------1---------------------------------------------------------1----- ->    5'10001 29'00000000100000000000000010001
  transition:    5'01001 70'----------------------------------------------------------------0----- ->    5'01001 29'01000000000000000000000001001
  transition:    5'01001 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'010000000000000000000000xxxxx  <ignored invalid transition!>
  transition:    5'01001 70'-----00----------1----------------------------------------------10---- ->    5'01001 29'01000000000000000000000001001
  transition:    5'01001 70'-----00--------001000000----------------------------------------11---- ->    5'01001 29'01000000000000000000000001001
  transition:    5'01001 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'01000000000000000000000000000
  transition:    5'01001 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'01000000000000000000000011000
  transition:    5'01001 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'01000000000000000000000011000
  transition:    5'01001 70'-----00----------1-1-----------------------0--------------------11---- ->    5'01001 29'01000000000000000000000001001
  transition:    5'01001 70'-----00----------1-1-----------------------1--------------------11---- ->    5'11000 29'01000000000000000000000011000
  transition:    5'01001 70'-----00----------1--1----------------------0--------------------11---- ->    5'01001 29'01000000000000000000000001001
  transition:    5'01001 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'01000000000000000000000011000
  transition:    5'01001 70'-----00----------1---1---------0--------------------------------11---- ->    5'11000 29'01000000000000000000000011000
  transition:    5'01001 70'-----00----------1---1---------1--------------------------------11---- ->    5'01001 29'01000000000000000000000001001
  transition:    5'01001 70'-----00--------1-1-------------------------0--------------------11---- ->    5'01001 29'01000000000000000000000001001
  transition:    5'01001 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'01000000000000000000000011000
  transition:    5'01001 70'-----00----------1----1-------0---------------------------------11---- ->    5'01001 29'01000000000000000000000001001
  transition:    5'01001 70'-----00----------1----1-------1---------------------------------11---- ->    5'11000 29'01000000000000000000000011000
  transition:    5'01001 70'-----00---------11-------------------------0--------------------11---- ->    5'01001 29'01000000000000000000000001001
  transition:    5'01001 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'01000000000000000000000011000
  transition:    5'01001 70'1----00---------------------------------------------------------1----- ->    5'01001 29'01000000000000000000000001001
  transition:    5'01001 70'-----10---------------------------------------------------------1----- ->    5'01001 29'01000000000000000000000001001
  transition:    5'01001 70'------1---------------------------------------------------------1----- ->    5'01001 29'01000000000000000000000001001
  transition:    5'00101 70'----------------------------------------------------------------0----- ->    5'00101 29'00000000000000010000000000101
  transition:    5'00101 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000000100000000xxxxx  <ignored invalid transition!>
  transition:    5'00101 70'-----00----------1----------------------------------------------10---- ->    5'00101 29'00000000000000010000000000101
  transition:    5'00101 70'-----00--------001000000----------------------------------------11---- ->    5'00101 29'00000000000000010000000000101
  transition:    5'00101 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000000010000000000000
  transition:    5'00101 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000000010000000011000
  transition:    5'00101 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000000010000000011000
  transition:    5'00101 70'-----00----------1-1--------------------------------------------11---- ->    5'00101 29'00000000000000010000000000101
  transition:    5'00101 70'-----00----------1--1-------------------------------------------11---- ->    5'00101 29'00000000000000010000000000101
  transition:    5'00101 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'00101 29'00000000000000010000000000101
  transition:    5'00101 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00000000000000010000000011000
  transition:    5'00101 70'-----00--------1-1-------------------------0--------------------11---- ->    5'00101 29'00000000000000010000000000101
  transition:    5'00101 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000000000010000000011000
  transition:    5'00101 70'-----00----------1----1-----------------------------------------11---- ->    5'00101 29'00000000000000010000000000101
  transition:    5'00101 70'-----00---------11----------------------------------------------11---- ->    5'00101 29'00000000000000010000000000101
  transition:    5'00101 70'1----00---------------------------------------------------------1----- ->    5'00101 29'00000000000000010000000000101
  transition:    5'00101 70'-----10---------------------------------------------------------1----- ->    5'00101 29'00000000000000010000000000101
  transition:    5'00101 70'------1---------------------------------------------------------1----- ->    5'00101 29'00000000000000010000000000101
  transition:    5'10101 70'----------------------------------------------------------------0----- ->    5'10101 29'00000000000010000000000010101
  transition:    5'10101 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000100000000000xxxxx  <ignored invalid transition!>
  transition:    5'10101 70'-----00----------1----------------------------------------------10---- ->    5'10101 29'00000000000010000000000010101
  transition:    5'10101 70'-----00--------001000000----------------------------------------11---- ->    5'10101 29'00000000000010000000000010101
  transition:    5'10101 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000010000000000000000
  transition:    5'10101 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000010000000000011000
  transition:    5'10101 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000010000000000011000
  transition:    5'10101 70'-----00----------1-1-----------------------0--------------------11---- ->    5'10101 29'00000000000010000000000010101
  transition:    5'10101 70'-----00----------1-1-----------------------1--------------------11---- ->    5'11000 29'00000000000010000000000011000
  transition:    5'10101 70'-----00----------1--1----------------------0--------------------11---- ->    5'10101 29'00000000000010000000000010101
  transition:    5'10101 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00000000000010000000000011000
  transition:    5'10101 70'-----00----------1---1----00------------------------------------11---- ->    5'10101 29'00000000000010000000000010101
  transition:    5'10101 70'-----00----------1---1----10------------------------------------11---- ->    5'11000 29'00000000000010000000000011000
  transition:    5'10101 70'-----00----------1---1-----1------------------------------------11---- ->    5'10110 29'00000000000010000000000010110
  transition:    5'10101 70'-----00--------1-1-------------------------0--------------------11---- ->    5'10101 29'00000000000010000000000010101
  transition:    5'10101 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000000010000000000011000
  transition:    5'10101 70'-----00----------1----1-----------------------------------------11---- ->    5'10101 29'00000000000010000000000010101
  transition:    5'10101 70'-----00---------11----------------------------------------------11---- ->    5'10101 29'00000000000010000000000010101
  transition:    5'10101 70'1----00---------------------------------------------------------1----- ->    5'10101 29'00000000000010000000000010101
  transition:    5'10101 70'-----10---------------------------------------------------------1----- ->    5'10101 29'00000000000010000000000010101
  transition:    5'10101 70'------1---------------------------------------------------------1----- ->    5'10101 29'00000000000010000000000010101
  transition:    5'01101 70'----------------------------------------------------------------0----- ->    5'01101 29'00010000000000000000000001101
  transition:    5'01101 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000100000000000000000000xxxxx  <ignored invalid transition!>
  transition:    5'01101 70'-----00----------1----------------------------------------------10---- ->    5'01101 29'00010000000000000000000001101
  transition:    5'01101 70'-----00--------001000000----------------------------------------11---- ->    5'01101 29'00010000000000000000000001101
  transition:    5'01101 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00010000000000000000000000000
  transition:    5'01101 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00010000000000000000000011000
  transition:    5'01101 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00010000000000000000000011000
  transition:    5'01101 70'-----00----------1-1--------------------------------------------11---- ->    5'01101 29'00010000000000000000000001101
  transition:    5'01101 70'-----00----------1--1-------------------------------------------11---- ->    5'01101 29'00010000000000000000000001101
  transition:    5'01101 70'-----00----------1---1--------0---------------------------------11---- ->    5'01101 29'00010000000000000000000001101
  transition:    5'01101 70'-----00----------1---1--------1---------------------------------11---- ->    5'11000 29'00010000000000000000000011000
  transition:    5'01101 70'-----00--------1-1-------------------------0--------------------11---- ->    5'01101 29'00010000000000000000000001101
  transition:    5'01101 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00010000000000000000000011000
  transition:    5'01101 70'--0--00----------1----1--------------------0--------------------11---- ->    5'01101 29'00010000000000000000000001101
  transition:    5'01101 70'--0--00----------1----1--------------------1--------------------11---- ->    5'11000 29'00010000000000000000000011000
  transition:    5'01101 70'-----00---------11-------------------------0--------------------11---- ->    5'01101 29'00010000000000000000000001101
  transition:    5'01101 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'00010000000000000000000011000
  transition:    5'01101 70'1----00---------------------------------------------------------1----- ->    5'01101 29'00010000000000000000000001101
  transition:    5'01101 70'-----10---------------------------------------------------------1----- ->    5'01101 29'00010000000000000000000001101
  transition:    5'01101 70'------1---------------------------------------------------------1----- ->    5'01101 29'00010000000000000000000001101
  transition:    5'00011 70'----------------------------------------------------------------0----- ->    5'00011 29'10000000000000000000000000011
  transition:    5'00011 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'100000000000000000000000xxxxx  <ignored invalid transition!>
  transition:    5'00011 70'-----00----------1----------------------------------------------10---- ->    5'00011 29'10000000000000000000000000011
  transition:    5'00011 70'-----00--------001000000----------------------------------------11---- ->    5'00011 29'10000000000000000000000000011
  transition:    5'00011 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'10000000000000000000000000000
  transition:    5'00011 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'10000000000000000000000011000
  transition:    5'00011 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'10000000000000000000000011000
  transition:    5'00011 70'-----00----------1-1-------------------0------------------------11---- ->    5'11000 29'10000000000000000000000011000
  transition:    5'00011 70'-----00----------1-1-------------------1------------------------11---- ->    5'00011 29'10000000000000000000000000011
  transition:    5'00011 70'-----00----------1--1-------------0000--------------------------11---- ->    5'11000 29'10000000000000000000000011000
  transition:    5'00011 70'-----00----------1--1-------------1000--------------------------11---- ->    5'00111 29'10000000000000000000000000111
  transition:    5'00011 70'-----00----------1--1--------------100--------------------------11---- ->    5'00110 29'10000000000000000000000000110
  transition:    5'00011 70'-----00----------1--1---------------10--------------------------11---- ->    5'00101 29'10000000000000000000000000101
  transition:    5'00011 70'-----00----------1--1----------------1--------------------------11---- ->    5'00100 29'10000000000000000000000000100
  transition:    5'00011 70'-----00----------1---1------------------------------------------11---- ->    5'00011 29'10000000000000000000000000011
  transition:    5'00011 70'-----00--------1-1----------------------------------------------11---- ->    5'00011 29'10000000000000000000000000011
  transition:    5'00011 70'-----00----------1----1-----------------------------------------11---- ->    5'00011 29'10000000000000000000000000011
  transition:    5'00011 70'-----00---------11----------------------------------------------11---- ->    5'00011 29'10000000000000000000000000011
  transition:    5'00011 70'1----00---------------------------------------------------------1----- ->    5'00011 29'10000000000000000000000000011
  transition:    5'00011 70'-----10---------------------------------------------------------1----- ->    5'00011 29'10000000000000000000000000011
  transition:    5'00011 70'------1---------------------------------------------------------1----- ->    5'00011 29'10000000000000000000000000011
  transition:    5'10011 70'----------------------------------------------------------------0----- ->    5'10011 29'00000001000000000000000010011
  transition:    5'10011 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000010000000000000000xxxxx  <ignored invalid transition!>
  transition:    5'10011 70'-----00----------1----------------------------------------------10---- ->    5'10011 29'00000001000000000000000010011
  transition:    5'10011 70'-----00--------001000000----------------------------------------11---- ->    5'10011 29'00000001000000000000000010011
  transition:    5'10011 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000001000000000000000000000
  transition:    5'10011 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000001000000000000000011000
  transition:    5'10011 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000001000000000000000011000
  transition:    5'10011 70'-----00----------1-1-----------------------0--------------------11---- ->    5'10011 29'00000001000000000000000010011
  transition:    5'10011 70'-----00----------1-1-----------------------1--------------------11---- ->    5'11000 29'00000001000000000000000011000
  transition:    5'10011 70'-----00----------1--1----------------------0--------------------11---- ->    5'10011 29'00000001000000000000000010011
  transition:    5'10011 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00000001000000000000000011000
  transition:    5'10011 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'10011 29'00000001000000000000000010011
  transition:    5'10011 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00000001000000000000000011000
  transition:    5'10011 70'-----00--------1-1-------------------------0--------------------11---- ->    5'10011 29'00000001000000000000000010011
  transition:    5'10011 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000001000000000000000011000
  transition:    5'10011 70'--0--00----------1----1--------------------0--------------------11---- ->    5'10011 29'00000001000000000000000010011
  transition:    5'10011 70'--0--00----------1----1--------------------1--------------------11---- ->    5'11000 29'00000001000000000000000011000
  transition:    5'10011 70'-----00---------11-------------------------0--------------------11---- ->    5'10011 29'00000001000000000000000010011
  transition:    5'10011 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'00000001000000000000000011000
  transition:    5'10011 70'1----00---------------------------------------------------------1----- ->    5'10011 29'00000001000000000000000010011
  transition:    5'10011 70'-----10---------------------------------------------------------1----- ->    5'10011 29'00000001000000000000000010011
  transition:    5'10011 70'------1---------------------------------------------------------1----- ->    5'10011 29'00000001000000000000000010011
  transition:    5'01011 70'----------------------------------------------------------------0----- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000100000000000000000xxxxx  <ignored invalid transition!>
  transition:    5'01011 70'-----00----------1----------------------------------------------10---- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'-----00--------001000000----------------------------------------11---- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000010000000000000000000000
  transition:    5'01011 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000010000000000000000011000
  transition:    5'01011 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000010000000000000000011000
  transition:    5'01011 70'-----00----------1-1---------------------00---------------------11---- ->    5'11000 29'00000010000000000000000011000
  transition:    5'01011 70'-----00----------1-1---------------------1----------------------11---- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'-----00----------1-1----------------------1---------------------11---- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'-----00----------1--1----------------------0--------------------11---- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'-----00----------1--1----------------------1--------------------11---- ->    5'11000 29'00000010000000000000000011000
  transition:    5'01011 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00000010000000000000000011000
  transition:    5'01011 70'-----00--------1-1-------------------------0--------------------11---- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000010000000000000000011000
  transition:    5'01011 70'--0--00----------1----1--------------------0--------------------11---- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'--0--00----------1----1--------------------1--------------------11---- ->    5'11000 29'00000010000000000000000011000
  transition:    5'01011 70'-----00---------11-------------------------0--------------------11---- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'-----00---------11-------------------------1--------------------11---- ->    5'11000 29'00000010000000000000000011000
  transition:    5'01011 70'1----00---------------------------------------------------------1----- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'-----10---------------------------------------------------------1----- ->    5'01011 29'00000010000000000000000001011
  transition:    5'01011 70'------1---------------------------------------------------------1----- ->    5'01011 29'00000010000000000000000001011
  transition:    5'00111 70'----------------------------------------------------------------0----- ->    5'00111 29'00000000000000100000000000111
  transition:    5'00111 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000001000000000xxxxx  <ignored invalid transition!>
  transition:    5'00111 70'-----00----------1----------------------------------------------10---- ->    5'00111 29'00000000000000100000000000111
  transition:    5'00111 70'-----00--------001000000----------------------------------------11---- ->    5'00111 29'00000000000000100000000000111
  transition:    5'00111 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000000100000000000000
  transition:    5'00111 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000000100000000011000
  transition:    5'00111 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000000100000000011000
  transition:    5'00111 70'-----00----------1-1--------------------------------------------11---- ->    5'00111 29'00000000000000100000000000111
  transition:    5'00111 70'-----00----------1--1-------------------------------------------11---- ->    5'00111 29'00000000000000100000000000111
  transition:    5'00111 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'00111 29'00000000000000100000000000111
  transition:    5'00111 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00000000000000100000000011000
  transition:    5'00111 70'-----00--------1-1-------------------------0--------------------11---- ->    5'00111 29'00000000000000100000000000111
  transition:    5'00111 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000000000100000000011000
  transition:    5'00111 70'-----00----------1----1-----------------------------------------11---- ->    5'00111 29'00000000000000100000000000111
  transition:    5'00111 70'-----00---------11----------------------------------------------11---- ->    5'00111 29'00000000000000100000000000111
  transition:    5'00111 70'1----00---------------------------------------------------------1----- ->    5'00111 29'00000000000000100000000000111
  transition:    5'00111 70'-----10---------------------------------------------------------1----- ->    5'00111 29'00000000000000100000000000111
  transition:    5'00111 70'------1---------------------------------------------------------1----- ->    5'00111 29'00000000000000100000000000111
  transition:    5'10111 70'----------------------------------------------------------------0----- ->    5'10111 29'00000000000000000000000010111
  transition:    5'10111 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000000000000000xxxxx  <ignored invalid transition!>
  transition:    5'10111 70'-----00----------1----------------------------------------------10---- ->    5'10111 29'00000000000000000000000010111
  transition:    5'10111 70'-----00--------001000000----------------------------------------11---- ->    5'10111 29'00000000000000000000000010111
  transition:    5'10111 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000000000000000000000
  transition:    5'10111 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000000000000000011000
  transition:    5'10111 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000000000000000011000
  transition:    5'10111 70'-----00----------1-1--------------------------------------------11---- ->    5'10111 29'00000000000000000000000010111
  transition:    5'10111 70'-----00----------1--1-------------------------------------------11---- ->    5'10111 29'00000000000000000000000010111
  transition:    5'10111 70'-----00----------1---1------------------------------------------11---- ->    5'10111 29'00000000000000000000000010111
  transition:    5'10111 70'-----00--------1-1----------------------------------------------11---- ->    5'10111 29'00000000000000000000000010111
  transition:    5'10111 70'-----00----------1----1-----------------------------------------11---- ->    5'10111 29'00000000000000000000000010111
  transition:    5'10111 70'-----00---------11----------------------------------------------11---- ->    5'10111 29'00000000000000000000000010111
  transition:    5'10111 70'1----00---------------------------------------------------------1----- ->    5'10111 29'00000000000000000000000010111
  transition:    5'10111 70'-----10---------------------------------------------------------1----- ->    5'10111 29'00000000000000000000000010111
  transition:    5'10111 70'------1---------------------------------------------------------1----- ->    5'10111 29'00000000000000000000000010111
  transition:    5'01111 70'----------------------------------------------------------------0----- ->    5'01111 29'00000000000000000000010001111
  transition:    5'01111 70'0----00----------0----------------------------------------------1----- -> INVALID_STATE(5'x) 29'000000000000000000000100xxxxx  <ignored invalid transition!>
  transition:    5'01111 70'-----00----------1----------------------------------------------10---- ->    5'01111 29'00000000000000000000010001111
  transition:    5'01111 70'-----00--------001000000----------------------------------------11---- ->    5'01111 29'00000000000000000000010001111
  transition:    5'01111 70'-----00----------1-----1---------------------------------------011---- ->    5'00000 29'00000000000000000000010000000
  transition:    5'01111 70'-----00----------1-----1---------------------------------------111---- ->    5'11000 29'00000000000000000000010011000
  transition:    5'01111 70'-----00----------11---------------------------------------------11---- ->    5'11000 29'00000000000000000000010011000
  transition:    5'01111 70'-----00----------1-1--------------------------------------------11---- ->    5'01111 29'00000000000000000000010001111
  transition:    5'01111 70'-----00----------1--1-------------------------------------------11---- ->    5'01111 29'00000000000000000000010001111
  transition:    5'01111 70'-----00----------1---1---------------------0--------------------11-0-- ->    5'01111 29'00000000000000000000010001111
  transition:    5'01111 70'-----00----------1---1---------------------1--------------------11-0-- ->    5'11000 29'00000000000000000000010011000
  transition:    5'01111 70'-----00--------1-1-------------------------0--------------------11---- ->    5'01111 29'00000000000000000000010001111
  transition:    5'01111 70'-----00--------1-1-------------------------1--------------------11---- ->    5'11000 29'00000000000000000000010011000
  transition:    5'01111 70'-----00----------1----1-----------------------------------------11---- ->    5'01111 29'00000000000000000000010001111
  transition:    5'01111 70'-----00---------11----------------------------------------------11---- ->    5'01111 29'00000000000000000000010001111
  transition:    5'01111 70'1----00---------------------------------------------------------1----- ->    5'01111 29'00000000000000000000010001111
  transition:    5'01111 70'-----10---------------------------------------------------------1----- ->    5'01111 29'00000000000000000000010001111
  transition:    5'01111 70'------1---------------------------------------------------------1----- ->    5'01111 29'00000000000000000000010001111
Extracting FSM `\u_usb_dfu.u_ctrl_endp.state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$68998
  root of input selection tree: $flatten\u_usb_dfu.\u_ctrl_endp.$0\state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_dfu.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_dfu.u_sie.out_err_q
  found ctrl input: \u_usb_dfu.setup
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CTRL
  found ctrl input: \u_usb_dfu.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_dfu.u_ctrl_endp.in_req_q
  found ctrl input: \u_usb_dfu.u_fifo.u_out_fifo.out_valid_i
  found ctrl input: \u_usb_dfu.u_sie.in_data_ack_q
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1621$47790_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1543$47764_Y
  found state code: 2'01
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1656$47905_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1536$47759_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1537$47760_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1566$47775_Y
  found state code: 2'11
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1622$47796_Y
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1609$47789_Y
  found state code: 2'10
  found ctrl input: $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:950$47395_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:950$47395_Y
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0]
  ctrl inputs: { \u_usb_dfu.setup \u_usb_dfu.u_sie.in_data_ack_q \u_usb_dfu.u_sie.out_err_q $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CTRL $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1656$47905_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1622$47796_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1621$47790_Y $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1609$47789_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1566$47775_Y $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1543$47764_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1537$47760_Y $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1536$47759_Y \u_usb_dfu.u_ctrl_endp.clk_gate \u_usb_dfu.u_ctrl_endp.in_req_q \u_usb_dfu.u_ctrl_endp.in_dir_q \u_usb_dfu.u_fifo.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0] $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:950$47395_Y $flatten\u_usb_dfu.\u_ctrl_endp.$0\state_q[1:0] $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y }
  transition:       2'00 16'------------0--- ->       2'00 7'1001000
  transition:       2'00 16'0-0---------1--- ->       2'00 7'1001000
  transition:       2'00 16'1-0---------1--- ->       2'10 7'1001100
  transition:       2'00 16'--1---------1--- ->       2'00 7'1001000
  transition:       2'10 16'------------0--- ->       2'10 7'0101100
  transition:       2'10 16'0-0--------01--0 ->       2'01 7'0101010
  transition:       2'10 16'0-0---0-0-011-00 ->       2'11 7'0101110
  transition:       2'10 16'0-0--01-0-011-00 ->       2'11 7'0101110
  transition:       2'10 16'0-0--11-0-011-00 ->       2'01 7'0101010
  transition:       2'10 16'000-----1-011-00 ->       2'10 7'0101100
  transition:       2'10 16'010---0-1-011-00 ->       2'00 7'0101000
  transition:       2'10 16'010---101-011-00 ->       2'00 7'0101000
  transition:       2'10 16'010---111-011-00 ->       2'01 7'0101010
  transition:       2'10 16'0-0-------011-10 ->       2'11 7'0101110
  transition:       2'10 16'0-0-------111--0 ->       2'01 7'0101010
  transition:       2'10 16'0-0---------1--1 ->       2'10 7'0101100
  transition:       2'10 16'1-0---------1--- ->       2'10 7'0101100
  transition:       2'10 16'--1---------1--- ->       2'00 7'0101000
  transition:       2'01 16'------------0--- ->       2'01 7'0000011
  transition:       2'01 16'0-0---------1--- ->       2'01 7'0000011
  transition:       2'01 16'1-0---------1--- ->       2'10 7'0000101
  transition:       2'01 16'--1---------1--- ->       2'01 7'0000011
  transition:       2'11 16'------------0--- ->       2'11 7'0011110
  transition:       2'11 16'000---------1000 ->       2'11 7'0011110
  transition:       2'11 16'010---0-----1000 ->       2'00 7'0011000
  transition:       2'11 16'010---1--0--1000 ->       2'00 7'0011000
  transition:       2'11 16'010---1--1--1000 ->       2'01 7'0011010
  transition:       2'11 16'0-0---------1001 ->       2'11 7'0011110
  transition:       2'11 16'0-0---------110- ->       2'01 7'0011010
  transition:       2'11 16'0-0-0-------1-10 ->       2'11 7'0011110
  transition:       2'11 16'000-1-------1010 ->       2'00 7'0011000
  transition:       2'11 16'010-1-------1010 ->       2'11 7'0011110
  transition:       2'11 16'0-0-1-------1110 ->       2'01 7'0011010
  transition:       2'11 16'0-0---------1-11 ->       2'01 7'0011010
  transition:       2'11 16'1-0---------1--- ->       2'10 7'0011100
  transition:       2'11 16'--1---------1--- ->       2'00 7'0011000
Extracting FSM `\u_usb_dfu.u_fifo.u_out_fifo.out_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procdff$68992
  root of input selection tree: $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_dfu.u_fifo.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_dfu.u_sie.out_err_q
  found ctrl input: \u_usb_dfu.u_fifo.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$logic_or$../../../usb_dfu/out_fifo.v:117$48016_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$eq$../../../usb_dfu/out_fifo.v:117$48015_Y
  ctrl inputs: { \u_usb_dfu.u_sie.out_err_q \u_usb_dfu.u_fifo.u_out_fifo.out_valid_i $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$logic_or$../../../usb_dfu/out_fifo.v:117$48016_Y \u_usb_dfu.u_fifo.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$eq$../../../usb_dfu/out_fifo.v:117$48015_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_dfu.u_sie.phy_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_dfu.\u_sie.$procdff$68954
  root of input selection tree: $flatten\u_usb_dfu.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_dfu.u_sie.clk_gate
  found ctrl input: \u_usb_dfu.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$procmux$57292_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$procmux$53997_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$procmux$54117_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:259$19279_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$procmux$54273_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:258$19277_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$procmux$54274_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:258$19276_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$procmux$57265_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$procmux$57285_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$logic_or$../../../usb_dfu/sie.v:516$19695_Y
  found state code: 4'1010
  found ctrl input: \u_usb_dfu.sie2i_stall
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$logic_or$../../../usb_dfu/sie.v:485$19681_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$logic_or$../../../usb_dfu/sie.v:501$19686_Y
  found state code: 4'1001
  found ctrl input: \u_usb_dfu.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:450$19585_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:416$19504_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:417$19505_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:422$19506_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:423$19507_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:356$19408_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$procmux$56539_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$procmux$56540_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$logic_and$../../../usb_dfu/sie.v:368$19425_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:258$19276_Y
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:258$19277_Y
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:259$19279_Y
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$procmux$53997_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$procmux$54117_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$procmux$54273_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$procmux$54274_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$procmux$57265_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$procmux$57285_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$procmux$57292_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$procmux$57730_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$procmux$57734_CMP
  ctrl inputs: { \u_usb_dfu.sie2i_stall \u_usb_dfu.u_sie.u_phy_rx.rx_err $flatten\u_usb_dfu.\u_sie.$procmux$56540_CMP $flatten\u_usb_dfu.\u_sie.$procmux$56539_CMP $flatten\u_usb_dfu.\u_sie.$logic_or$../../../usb_dfu/sie.v:516$19695_Y $flatten\u_usb_dfu.\u_sie.$logic_or$../../../usb_dfu/sie.v:501$19686_Y $flatten\u_usb_dfu.\u_sie.$logic_or$../../../usb_dfu/sie.v:485$19681_Y $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:450$19585_Y $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:423$19507_Y $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:422$19506_Y $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:417$19505_Y $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:416$19504_Y $flatten\u_usb_dfu.\u_sie.$logic_and$../../../usb_dfu/sie.v:368$19425_Y $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:356$19408_Y \u_usb_dfu.u_sie.clk_gate \u_usb_dfu.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_dfu.\u_sie.$procmux$57734_CMP $flatten\u_usb_dfu.\u_sie.$procmux$57730_CMP $flatten\u_usb_dfu.\u_sie.$procmux$57292_CMP $flatten\u_usb_dfu.\u_sie.$procmux$57285_CMP $flatten\u_usb_dfu.\u_sie.$procmux$57265_CMP $flatten\u_usb_dfu.\u_sie.$procmux$54274_CMP $flatten\u_usb_dfu.\u_sie.$procmux$54273_CMP $flatten\u_usb_dfu.\u_sie.$procmux$54117_CMP $flatten\u_usb_dfu.\u_sie.$procmux$53997_CMP $flatten\u_usb_dfu.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:259$19279_Y $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:258$19277_Y $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:258$19276_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_dfu.u_sie.u_phy_rx.rx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procdff$69020
  root of input selection tree: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_dfu.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$and$../../../usb_dfu/phy_rx.v:163$10431_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:138$10413_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:139$10415_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68098_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68523_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68647_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:139$10416_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:215$10449_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:191$10443_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:246$10464_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:249$10465_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:218$10452_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:238$10460_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_and$../../../usb_dfu/phy_rx.v:137$10411_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_or$../../../usb_dfu/phy_rx.v:215$10451_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_and$../../../usb_dfu/phy_rx.v:219$10455_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_and$../../../usb_dfu/phy_rx.v:210$10448_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68647_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68523_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68098_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:139$10415_Y
  found ctrl output: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:138$10413_Y
  ctrl inputs: { \u_usb_dfu.u_sie.u_phy_rx.clk_gate $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_and$../../../usb_dfu/phy_rx.v:137$10411_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:139$10416_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$and$../../../usb_dfu/phy_rx.v:163$10431_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:191$10443_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_and$../../../usb_dfu/phy_rx.v:210$10448_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:215$10449_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_or$../../../usb_dfu/phy_rx.v:215$10451_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:218$10452_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_and$../../../usb_dfu/phy_rx.v:219$10455_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:238$10460_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:246$10464_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:249$10465_Y }
  ctrl outputs: { $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:138$10413_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:139$10415_Y $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68098_CMP $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68523_CMP $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68647_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1--0--------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-0------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-1------- ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1--0--------- ->      3'000 8'10000000
  transition:      3'100 13'1--1--------- ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1--0--------- ->      3'000 8'00000100
  transition:      3'010 13'1--10-0----00 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-0--01 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-1--01 ->      3'100 8'00100100
  transition:      3'010 13'1--10-0----1- ->      3'100 8'00100100
  transition:      3'010 13'10-11-0---0-- ->      3'100 8'00100100
  transition:      3'010 13'11-11-0---0-- ->      3'010 8'00010100
  transition:      3'010 13'1--11-0---1-- ->      3'011 8'00011100
  transition:      3'010 13'1--1--1------ ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1--0--------- ->      3'000 8'00000010
  transition:      3'001 13'1--1---00---- ->      3'001 8'00001010
  transition:      3'001 13'1--1---010--- ->      3'000 8'00000010
  transition:      3'001 13'1--1---011--- ->      3'010 8'00010010
  transition:      3'001 13'1--1---1----- ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1--0--------- ->      3'000 8'01000000
  transition:      3'011 13'1-01--------- ->      3'100 8'01100000
  transition:      3'011 13'1-11--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_dfu.u_sie.u_phy_tx.tx_state_q' from module `\loopback'.
  found $adff cell for state register: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procdff$68890
  root of input selection tree: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_dfu.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$eq$../../../usb_dfu/phy_tx.v:116$10373_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$eq$../../../usb_dfu/phy_tx.v:66$10351_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48189_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48274_CMP
  found ctrl input: $flatten\u_usb_dfu.\u_sie.$not$../../../usb_dfu/sie.v:550$19731_Y
  found ctrl input: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$eq$../../../usb_dfu/phy_tx.v:140$10381_Y
  found ctrl input: \u_usb_dfu.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_dfu.\u_sie.$not$../../../usb_dfu/sie.v:550$19731_Y
  found ctrl output: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48274_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48189_CMP
  found ctrl output: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$eq$../../../usb_dfu/phy_tx.v:66$10351_Y
  ctrl inputs: { \u_usb_dfu.u_sie.u_phy_tx.tx_valid_q \u_usb_dfu.u_sie.u_phy_tx.clk_gate $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$eq$../../../usb_dfu/phy_tx.v:116$10373_Y $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$eq$../../../usb_dfu/phy_tx.v:140$10381_Y }
  ctrl outputs: { $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$eq$../../../usb_dfu/phy_tx.v:66$10351_Y $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48189_CMP $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48274_CMP $flatten\u_usb_dfu.\u_sie.$not$../../../usb_dfu/sie.v:550$19731_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

18.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_dfu.u_sie.u_phy_tx.tx_state_q$69254' from module `\loopback'.
Optimizing FSM `$fsm$\u_usb_dfu.u_sie.u_phy_rx.rx_state_q$69247' from module `\loopback'.
  Merging pattern 13'1--0--------- and 13'1--1--------- from group (1 0 8'10000000).
  Merging pattern 13'1--1--------- and 13'1--0--------- from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_dfu.u_sie.phy_state_q$69233' from module `\loopback'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_dfu.u_fifo.u_out_fifo.out_state_q$69230' from module `\loopback'.
Optimizing FSM `$fsm$\u_usb_dfu.u_ctrl_endp.state_q$69223' from module `\loopback'.
  Removing unused input signal $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CTRL.
Optimizing FSM `$fsm$\u_usb_dfu.u_ctrl_endp.req_q$69197' from module `\loopback'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$69186.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$69180.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$69176.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$69184.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$69190.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$69192.

18.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 200 unused cells and 200 unused wires.
<suppressed ~207 debug messages>

18.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_dfu.u_ctrl_endp.req_q$69197' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_dfu.\u_ctrl_endp.$0\req_q[4:0] [0].
  Removing unused output signal $flatten\u_usb_dfu.\u_ctrl_endp.$0\req_q[4:0] [1].
  Removing unused output signal $flatten\u_usb_dfu.\u_ctrl_endp.$0\req_q[4:0] [2].
  Removing unused output signal $flatten\u_usb_dfu.\u_ctrl_endp.$0\req_q[4:0] [3].
  Removing unused output signal $flatten\u_usb_dfu.\u_ctrl_endp.$0\req_q[4:0] [4].
  Removing unused output signal $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:974$47403_Y.
  Removing unused output signal $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62493_CMP.
Optimizing FSM `$fsm$\u_usb_dfu.u_ctrl_endp.state_q$69223' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_dfu.\u_ctrl_endp.$0\state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_dfu.\u_ctrl_endp.$0\state_q[1:0] [1].
  Removing unused output signal $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:950$47395_Y.
Optimizing FSM `$fsm$\u_usb_dfu.u_fifo.u_out_fifo.out_state_q$69230' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_dfu.u_sie.phy_state_q$69233' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_dfu.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_dfu.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_dfu.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_dfu.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_dfu.\u_sie.$procmux$57265_CMP.
  Removing unused output signal $flatten\u_usb_dfu.\u_sie.$procmux$57285_CMP.
Optimizing FSM `$fsm$\u_usb_dfu.u_sie.u_phy_rx.rx_state_q$69247' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_dfu.u_sie.u_phy_tx.tx_state_q$69254' from module `\loopback'.
  Removing unused output signal $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

18.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_dfu.u_ctrl_endp.req_q$69197' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> ------------------------1
  10000 -> -----------------------1-
  01000 -> ----------------------1--
  11000 -> ---------------------1---
  00100 -> --------------------1----
  10100 -> -------------------1-----
  01100 -> ------------------1------
  00010 -> -----------------1-------
  10010 -> ----------------1--------
  01010 -> ---------------1---------
  00110 -> --------------1----------
  10110 -> -------------1-----------
  01110 -> ------------1------------
  00001 -> -----------1-------------
  10001 -> ----------1--------------
  01001 -> ---------1---------------
  00101 -> --------1----------------
  10101 -> -------1-----------------
  01101 -> ------1------------------
  00011 -> -----1-------------------
  10011 -> ----1--------------------
  01011 -> ---1---------------------
  00111 -> --1----------------------
  10111 -> -1-----------------------
  01111 -> 1------------------------
Recoding FSM `$fsm$\u_usb_dfu.u_ctrl_endp.state_q$69223' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_usb_dfu.u_fifo.u_out_fifo.out_state_q$69230' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_dfu.u_sie.phy_state_q$69233' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_dfu.u_sie.u_phy_rx.rx_state_q$69247' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_dfu.u_sie.u_phy_tx.tx_state_q$69254' from module `\loopback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

18.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_dfu.u_ctrl_endp.req_q$69197' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_dfu.u_ctrl_endp.req_q$69197 (\u_usb_dfu.u_ctrl_endp.req_q):

  Number of input signals:   64
  Number of output signals:  22
  Number of state bits:      25

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$69188
    1: \u_usb_dfu.u_fifo.u_out_fifo.out_valid_i
    2: \u_usb_dfu.u_ctrl_endp.clk_gate
    3: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:967$47402_Y
    4: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:975$47406_Y
    5: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:978$47409_Y
    6: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:982$47412_Y
    7: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:982$47414_Y
    8: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:990$47422_Y
    9: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:994$47425_Y
   10: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1002$47431_Y
   11: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1002$47433_Y
   12: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1006$47436_Y
   13: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1006$47437_Y
   14: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1006$47438_Y
   15: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1012$47441_Y
   16: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1014$47443_Y
   17: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1034$47452_Y
   18: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1058$47467_Y
   19: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1059$47470_Y
   20: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1060$47473_Y
   21: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1062$47479_Y
   22: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1072$47484_Y
   23: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1076$47487_Y
   24: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47489_Y
   25: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47490_Y
   26: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47492_Y
   27: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1080$47505_Y
   28: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1112$47520_Y
   29: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1162$47542_Y
   30: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1164$47546_Y
   31: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1166$47547_Y
   32: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1168$47551_Y
   33: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1230$47586_Y
   34: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1247$47599_Y
   35: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1252$47621_Y
   36: $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1274$47636_Y
   37: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1302$47650_Y
   38: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1307$47651_Y
   39: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_and$../../../usb_dfu/ctrl_endp.v:1307$47653_Y
   40: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1309$47656_Y
   41: $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1405$47698_Y
   42: $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1441$47715_Y
   43: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1643$47800_Y
   44: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47802_Y
   45: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1662$47854_Y
   46: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58875_CMP
   47: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58876_CMP
   48: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58877_CMP
   49: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP
   50: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62252_CMP
   51: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63224_CMP
   52: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66137_CMP
   53: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66224_CMP
   54: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66489_CTRL
   55: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66628_CMP
   56: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66662_CMP
   57: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66770_CMP
   58: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66847_CMP
   59: \u_usb_dfu.u_sie.data_q [15]
   60: \u_usb_dfu.u_sie.out_err_q
   61: \u_usb_dfu.setup
   62: $auto$opt_reduce.cc:134:opt_pmux$69182
   63: $auto$opt_reduce.cc:134:opt_pmux$69034

  Output signals:
    0: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1537$47760_Y
    1: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1540$47762_Y
    2: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1542$47763_Y
    3: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1556$47771_Y
    4: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1621$47790_Y
    5: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47803_Y
    6: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1657$47824_Y
    7: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1659$47836_Y
    8: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1661$47848_Y
    9: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1667$47882_Y
   10: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1668$47889_Y
   11: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1669$47896_Y
   12: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59373_CMP
   13: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59532_CMP
   14: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60440_CMP
   15: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60475_CMP
   16: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60512_CMP
   17: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60550_CMP
   18: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60627_CMP
   19: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60865_CMP
   20: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62403_CMP
   21: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$64794_CMP

  State encoding:
    0: 25'------------------------1  <RESET STATE>
    1: 25'-----------------------1-
    2: 25'----------------------1--
    3: 25'---------------------1---
    4: 25'--------------------1----
    5: 25'-------------------1-----
    6: 25'------------------1------
    7: 25'-----------------1-------
    8: 25'----------------1--------
    9: 25'---------------1---------
   10: 25'--------------1----------
   11: 25'-------------1-----------
   12: 25'------------1------------
   13: 25'-----------1-------------
   14: 25'----------1--------------
   15: 25'---------1---------------
   16: 25'--------1----------------
   17: 25'-------1-----------------
   18: 25'------1------------------
   19: 25'-----1-------------------
   20: 25'----1--------------------
   21: 25'---1---------------------
   22: 25'--1----------------------
   23: 25'-1-----------------------
   24: 25'1------------------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 64'--00----------1----------------------------------------------10-   ->     0 22'0000000000000000000000
      1:     0 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000000000000
      2:     0 64'--00--------001000000----------------------------------------11-   ->     0 22'0000000000000000000000
      3:     0 64'--00----------1----1-----------------------------------------11-   ->     0 22'0000000000000000000000
      4:     0 64'--00----------1---1------------------------------------------11-   ->     0 22'0000000000000000000000
      5:     0 64'--00----------1--1-------------------------------------------11-   ->     0 22'0000000000000000000000
      6:     0 64'--00----------1-1--------------------------------------------11-   ->     0 22'0000000000000000000000
      7:     0 64'--00---------11----------------------------------------------11-   ->     0 22'0000000000000000000000
      8:     0 64'--00--------1-1----------------------------------------------11-   ->     0 22'0000000000000000000000
      9:     0 64'-------------------------------------------------------------0--   ->     0 22'0000000000000000000000
     10:     0 64'1-00---------------------------------------------------------1--   ->     0 22'0000000000000000000000
     11:     0 64'--10---------------------------------------------------------1--   ->     0 22'0000000000000000000000
     12:     0 64'---1---------------------------------------------------------1--   ->     0 22'0000000000000000000000
     13:     0 64'--00----------11----------------1-------------101-1--------0-11-   ->     1 22'0000000000000000000000
     14:     0 64'--00--1-------11---------------------------------------1---1-11-   ->     2 22'0000000000000000000000
     15:     0 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000000000000
     16:     0 64'--00----------11----------------------1--------01-10-------0-11-   ->     3 22'0000000000000000000000
     17:     0 64'--00-------1--11-------------------------------01-10-------0-11-   ->     3 22'0000000000000000000000
     18:     0 64'--00------1---11-------------------------------01-10-------0-11-   ->     3 22'0000000000000000000000
     19:     0 64'--00----------11-----------------------1-------11-10-------0-11-   ->     3 22'0000000000000000000000
     20:     0 64'--00----------11--------------------------------1-0--------0-11-   ->     3 22'0000000000000000000000
     21:     0 64'--00----------11---------------------1--------001-1--------0-11-   ->     3 22'0000000000000000000000
     22:     0 64'--00----------11----------------1-------------001-1--------0-11-   ->     3 22'0000000000000000000000
     23:     0 64'--00----------11---------1--------------------001-1--------0-11-   ->     3 22'0000000000000000000000
     24:     0 64'--00------00--11---------0------0----00--------01-1--------0-11-   ->     3 22'0000000000000000000000
     25:     0 64'--00-----0----11-----------------------0-------11-1--------0-11-   ->     3 22'0000000000000000000000
     26:     0 64'--00----------11-----------------------------0--0----------0-11-   ->     3 22'0000000000000000000000
     27:     0 64'--00----------11----------------------------01--0----------0-11-   ->     3 22'0000000000000000000000
     28:     0 64'--00----------11--------------------------0011--0----------0-11-   ->     3 22'0000000000000000000000
     29:     0 64'--00----------11----------------------1-------------------01-11-   ->     3 22'0000000000000000000000
     30:     0 64'--00-------1--11-----------------------------------------0-1-11-   ->     3 22'0000000000000000000000
     31:     0 64'--00-1--------11----------------------------------------0--1-11-   ->     3 22'0000000000000000000000
     32:     0 64'--00--1-------11---------------------------------------0---1-11-   ->     3 22'0000000000000000000000
     33:     0 64'--00----------11-----------------------1--------------0----1-11-   ->     3 22'0000000000000000000000
     34:     0 64'--00----------11---------1---------------------------0-----1-11-   ->     3 22'0000000000000000000000
     35:     0 64'--00---1------11------------------------------------0------1-11-   ->     3 22'0000000000000000000000
     36:     0 64'--00----1-----11---------------------------------0---------1-11-   ->     3 22'0000000000000000000000
     37:     0 64'--00-0000--0--11---------0------------00-------------------1-11-   ->     3 22'0000000000000000000000
     38:     0 64'--00----------11---------------------------111--0----------0-11-   ->     5 22'0000000000000000000000
     39:     0 64'--00----1-----11---------------------------------1---------1-11-   ->     6 22'0000000000000000000000
     40:     0 64'--00-1--------11----------------------------------------1--1-11-   ->     7 22'0000000000000000000000
     41:     0 64'--00----------11---------1--------------------101-1--------0-11-   ->     8 22'0000000000000000000000
     42:     0 64'--00----------11---------1---------------------------1-----1-11-   ->     9 22'0000000000000000000000
     43:     0 64'--00----------11----------------------1--------01-11-------0-11-   ->    12 22'0000000000000000000000
     44:     0 64'--00----------11----------------------1-------------------11-11-   ->    13 22'0000000000000000000000
     45:     0 64'--00------1---11-------------------------------01-11-------0-11-   ->    14 22'0000000000000000000000
     46:     0 64'--00----------11-----------------------1--------------1----1-11-   ->    15 22'0000000000000000000000
     47:     0 64'--00----------11--------------------------1011--0----------0-11-   ->    17 22'0000000000000000000000
     48:     0 64'--00----------11-----------------------1-------11-11-------0-11-   ->    18 22'0000000000000000000000
     49:     0 64'--00-------1--11-----------------------------------------1-1-11-   ->    19 22'0000000000000000000000
     50:     0 64'--00-------1--11-------------------------------01-11-------0-11-   ->    20 22'0000000000000000000000
     51:     0 64'--00---1------11------------------------------------1------1-11-   ->    21 22'0000000000000000000000
     52:     0 64'--00-----1----11-------------------------------11-1--------0-11-   ->    23 22'0000000000000000000000
     53:     0 64'--00----------11---------------------1--------101-1--------0-11-   ->    24 22'0000000000000000000000
     54:     1 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000000000100
     55:     1 64'--00----------1---1---------------------0--------------------110   ->     1 22'0000000000000000000100
     56:     1 64'--00----------1----------------------------------------------10-   ->     1 22'0000000000000000000100
     57:     1 64'--00----------1--1----------------------0--------------------11-   ->     1 22'0000000000000000000100
     58:     1 64'--00----------1-1-----------------------0--------------------11-   ->     1 22'0000000000000000000100
     59:     1 64'--00---------11-------------------------0--------------------11-   ->     1 22'0000000000000000000100
     60:     1 64'--00--------1-1-------------------------0--------------------11-   ->     1 22'0000000000000000000100
     61:     1 64'--00----------1----1-0---------------------------------------11-   ->     1 22'0000000000000000000100
     62:     1 64'--00--------001000000----------------------------------------11-   ->     1 22'0000000000000000000100
     63:     1 64'-------------------------------------------------------------0--   ->     1 22'0000000000000000000100
     64:     1 64'1-00---------------------------------------------------------1--   ->     1 22'0000000000000000000100
     65:     1 64'--10---------------------------------------------------------1--   ->     1 22'0000000000000000000100
     66:     1 64'---1---------------------------------------------------------1--   ->     1 22'0000000000000000000100
     67:     1 64'--00----------1---1---------------------1--------------------110   ->     3 22'0000000000000000000100
     68:     1 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000000000100
     69:     1 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0000000000000000000100
     70:     1 64'--00----------1-1-----------------------1--------------------11-   ->     3 22'0000000000000000000100
     71:     1 64'--00---------11-------------------------1--------------------11-   ->     3 22'0000000000000000000100
     72:     1 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000000000000000100
     73:     1 64'--00----------1----1-1---------------------------------------11-   ->     3 22'0000000000000000000100
     74:     1 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000000000000100
     75:     2 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000010000000000000
     76:     2 64'--00----------1----------------------------------------------10-   ->     2 22'0000000010000000000000
     77:     2 64'--00----------1--1----------------------0--------------------11-   ->     2 22'0000000010000000000000
     78:     2 64'--00----------1-1-----------------------0--------------------11-   ->     2 22'0000000010000000000000
     79:     2 64'--00---------11-------------------------0--------------------11-   ->     2 22'0000000010000000000000
     80:     2 64'--00--------1-1-------------------------0--------------------11-   ->     2 22'0000000010000000000000
     81:     2 64'--00----------1---1----------1-------------------------------11-   ->     2 22'0000000010000000000000
     82:     2 64'--00----------1----1--0--------------------------------------11-   ->     2 22'0000000010000000000000
     83:     2 64'--00--------001000000----------------------------------------11-   ->     2 22'0000000010000000000000
     84:     2 64'-------------------------------------------------------------0--   ->     2 22'0000000010000000000000
     85:     2 64'1-00---------------------------------------------------------1--   ->     2 22'0000000010000000000000
     86:     2 64'--10---------------------------------------------------------1--   ->     2 22'0000000010000000000000
     87:     2 64'---1---------------------------------------------------------1--   ->     2 22'0000000010000000000000
     88:     2 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000010000000000000
     89:     2 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0000000010000000000000
     90:     2 64'--00----------1-1-----------------------1--------------------11-   ->     3 22'0000000010000000000000
     91:     2 64'--00---------11-------------------------1--------------------11-   ->     3 22'0000000010000000000000
     92:     2 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000010000000000000
     93:     2 64'--00----------1---1----------0-------------------------------11-   ->     3 22'0000000010000000000000
     94:     2 64'--00----------1----1--1--------------------------------------11-   ->     3 22'0000000010000000000000
     95:     2 64'--00----------11---------------------------------------------11-   ->     3 22'0000000010000000000000
     96:     3 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000000000001
     97:     3 64'--00----------1----------------------------------------------10-   ->     3 22'0000000000000000000001
     98:     3 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000000000001
     99:     3 64'--00--------001000000----------------------------------------11-   ->     3 22'0000000000000000000001
    100:     3 64'--00----------1----1-----------------------------------------11-   ->     3 22'0000000000000000000001
    101:     3 64'--00----------1---1------------------------------------------11-   ->     3 22'0000000000000000000001
    102:     3 64'--00----------1--1-------------------------------------------11-   ->     3 22'0000000000000000000001
    103:     3 64'--00----------1-1--------------------------------------------11-   ->     3 22'0000000000000000000001
    104:     3 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000000000000001
    105:     3 64'--00---------11----------------------------------------------11-   ->     3 22'0000000000000000000001
    106:     3 64'--00--------1-1----------------------------------------------11-   ->     3 22'0000000000000000000001
    107:     3 64'-------------------------------------------------------------0--   ->     3 22'0000000000000000000001
    108:     3 64'1-00---------------------------------------------------------1--   ->     3 22'0000000000000000000001
    109:     3 64'--10---------------------------------------------------------1--   ->     3 22'0000000000000000000001
    110:     3 64'---1---------------------------------------------------------1--   ->     3 22'0000000000000000000001
    111:     4 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000001000000
    112:     4 64'--00----------1---1---------------------1--------------------110   ->     3 22'0000000000000001000000
    113:     4 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000001000000
    114:     4 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000000000001000000
    115:     4 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000000001000000
    116:     4 64'--00----------1---1---------------------0--------------------110   ->     4 22'0000000000000001000000
    117:     4 64'--00----------1----------------------------------------------10-   ->     4 22'0000000000000001000000
    118:     4 64'--00--------1-1-------------------------0--------------------11-   ->     4 22'0000000000000001000000
    119:     4 64'--00--------001000000----------------------------------------11-   ->     4 22'0000000000000001000000
    120:     4 64'--00----------1----1-----------------------------------------11-   ->     4 22'0000000000000001000000
    121:     4 64'--00----------1--1-------------------------------------------11-   ->     4 22'0000000000000001000000
    122:     4 64'--00----------1-1--------------------------------------------11-   ->     4 22'0000000000000001000000
    123:     4 64'--00---------11----------------------------------------------11-   ->     4 22'0000000000000001000000
    124:     4 64'-------------------------------------------------------------0--   ->     4 22'0000000000000001000000
    125:     4 64'1-00---------------------------------------------------------1--   ->     4 22'0000000000000001000000
    126:     4 64'--10---------------------------------------------------------1--   ->     4 22'0000000000000001000000
    127:     4 64'---1---------------------------------------------------------1--   ->     4 22'0000000000000001000000
    128:     5 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000001000000000
    129:     5 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000001000000000
    130:     5 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0000000000001000000000
    131:     5 64'--00----------1-1-----------------------1--------------------11-   ->     3 22'0000000000001000000000
    132:     5 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000000001000000000
    133:     5 64'--00----------1---1-------1----------------------------------11-   ->     3 22'0000000000001000000000
    134:     5 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000001000000000
    135:     5 64'--00----------1----------------------------------------------10-   ->     5 22'0000000000001000000000
    136:     5 64'--00----------1--1----------------------0--------------------11-   ->     5 22'0000000000001000000000
    137:     5 64'--00----------1-1-----------------------0--------------------11-   ->     5 22'0000000000001000000000
    138:     5 64'--00--------1-1-------------------------0--------------------11-   ->     5 22'0000000000001000000000
    139:     5 64'--00----------1---1-------0----------------------------------11-   ->     5 22'0000000000001000000000
    140:     5 64'--00--------001000000----------------------------------------11-   ->     5 22'0000000000001000000000
    141:     5 64'--00----------1----1-----------------------------------------11-   ->     5 22'0000000000001000000000
    142:     5 64'--00---------11----------------------------------------------11-   ->     5 22'0000000000001000000000
    143:     5 64'-------------------------------------------------------------0--   ->     5 22'0000000000001000000000
    144:     5 64'1-00---------------------------------------------------------1--   ->     5 22'0000000000001000000000
    145:     5 64'--10---------------------------------------------------------1--   ->     5 22'0000000000001000000000
    146:     5 64'---1---------------------------------------------------------1--   ->     5 22'0000000000001000000000
    147:     6 64'--00----------1-----1---------------------------------------011-   ->     0 22'0100000000000000000000
    148:     6 64'--00----------1-----1---------------------------------------111-   ->     3 22'0100000000000000000000
    149:     6 64'-000----------1----1--------------------1--------------------11-   ->     3 22'0100000000000000000000
    150:     6 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0100000000000000000000
    151:     6 64'--00---------11-------------------------1--------------------11-   ->     3 22'0100000000000000000000
    152:     6 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0100000000000000000000
    153:     6 64'--00----------1-1------------------0-------------------------11-   ->     3 22'0100000000000000000000
    154:     6 64'--00----------1---1----------0-------------------------------11-   ->     3 22'0100000000000000000000
    155:     6 64'--00----------11---------------------------------------------11-   ->     3 22'0100000000000000000000
    156:     6 64'--00----------1----------------------------------------------10-   ->     6 22'0100000000000000000000
    157:     6 64'-000----------1----1--------------------0--------------------11-   ->     6 22'0100000000000000000000
    158:     6 64'--00----------1--1----------------------0--------------------11-   ->     6 22'0100000000000000000000
    159:     6 64'--00---------11-------------------------0--------------------11-   ->     6 22'0100000000000000000000
    160:     6 64'--00--------1-1-------------------------0--------------------11-   ->     6 22'0100000000000000000000
    161:     6 64'--00----------1-1------------------1-------------------------11-   ->     6 22'0100000000000000000000
    162:     6 64'--00----------1---1----------1-------------------------------11-   ->     6 22'0100000000000000000000
    163:     6 64'--00--------001000000----------------------------------------11-   ->     6 22'0100000000000000000000
    164:     6 64'-------------------------------------------------------------0--   ->     6 22'0100000000000000000000
    165:     6 64'1-00---------------------------------------------------------1--   ->     6 22'0100000000000000000000
    166:     6 64'--10---------------------------------------------------------1--   ->     6 22'0100000000000000000000
    167:     6 64'---1---------------------------------------------------------1--   ->     6 22'0100000000000000000000
    168:     7 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000001000000000000
    169:     7 64'--00----------1---1---------------------1--------------------110   ->     3 22'0000000001000000000000
    170:     7 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000001000000000000
    171:     7 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0000000001000000000000
    172:     7 64'--00----------1-1-----------------------1--------------------11-   ->     3 22'0000000001000000000000
    173:     7 64'--00---------11-------------------------1--------------------11-   ->     3 22'0000000001000000000000
    174:     7 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000001000000000000
    175:     7 64'--00----------1----1--1--------------------------------------11-   ->     3 22'0000000001000000000000
    176:     7 64'--00----------11---------------------------------------------11-   ->     3 22'0000000001000000000000
    177:     7 64'--00----------1---1---------------------0--------------------110   ->     7 22'0000000001000000000000
    178:     7 64'--00----------1----------------------------------------------10-   ->     7 22'0000000001000000000000
    179:     7 64'--00----------1--1----------------------0--------------------11-   ->     7 22'0000000001000000000000
    180:     7 64'--00----------1-1-----------------------0--------------------11-   ->     7 22'0000000001000000000000
    181:     7 64'--00---------11-------------------------0--------------------11-   ->     7 22'0000000001000000000000
    182:     7 64'--00--------1-1-------------------------0--------------------11-   ->     7 22'0000000001000000000000
    183:     7 64'--00----------1----1--0--------------------------------------11-   ->     7 22'0000000001000000000000
    184:     7 64'--00--------001000000----------------------------------------11-   ->     7 22'0000000001000000000000
    185:     7 64'-------------------------------------------------------------0--   ->     7 22'0000000001000000000000
    186:     7 64'1-00---------------------------------------------------------1--   ->     7 22'0000000001000000000000
    187:     7 64'--10---------------------------------------------------------1--   ->     7 22'0000000001000000000000
    188:     7 64'---1---------------------------------------------------------1--   ->     7 22'0000000001000000000000
    189:     8 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000000001000
    190:     8 64'--00----------1---1---------------------1--------------------110   ->     3 22'0000000000000000001000
    191:     8 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000000001000
    192:     8 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0000000000000000001000
    193:     8 64'--00----------1-1-----------------------1--------------------11-   ->     3 22'0000000000000000001000
    194:     8 64'--00---------11-------------------------1--------------------11-   ->     3 22'0000000000000000001000
    195:     8 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000000000000001000
    196:     8 64'--00----------1----1--1--------------------------------------11-   ->     3 22'0000000000000000001000
    197:     8 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000000000001000
    198:     8 64'--00----------1---1---------------------0--------------------110   ->     8 22'0000000000000000001000
    199:     8 64'--00----------1----------------------------------------------10-   ->     8 22'0000000000000000001000
    200:     8 64'--00----------1--1----------------------0--------------------11-   ->     8 22'0000000000000000001000
    201:     8 64'--00----------1-1-----------------------0--------------------11-   ->     8 22'0000000000000000001000
    202:     8 64'--00---------11-------------------------0--------------------11-   ->     8 22'0000000000000000001000
    203:     8 64'--00--------1-1-------------------------0--------------------11-   ->     8 22'0000000000000000001000
    204:     8 64'--00----------1----1--0--------------------------------------11-   ->     8 22'0000000000000000001000
    205:     8 64'--00--------001000000----------------------------------------11-   ->     8 22'0000000000000000001000
    206:     8 64'-------------------------------------------------------------0--   ->     8 22'0000000000000000001000
    207:     8 64'1-00---------------------------------------------------------1--   ->     8 22'0000000000000000001000
    208:     8 64'--10---------------------------------------------------------1--   ->     8 22'0000000000000000001000
    209:     8 64'---1---------------------------------------------------------1--   ->     8 22'0000000000000000001000
    210:     9 64'--00----------1-----1---------------------------------------011-   ->     0 22'0001000000000000000000
    211:     9 64'--00----------1---1---------------------1--------------------110   ->     3 22'0001000000000000000000
    212:     9 64'--00----------1-----1---------------------------------------111-   ->     3 22'0001000000000000000000
    213:     9 64'-000----------1----1--------------------1--------------------11-   ->     3 22'0001000000000000000000
    214:     9 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0001000000000000000000
    215:     9 64'--00---------11-------------------------1--------------------11-   ->     3 22'0001000000000000000000
    216:     9 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0001000000000000000000
    217:     9 64'--001---------1-1--------------------------------------------11-   ->     3 22'0001000000000000000000
    218:     9 64'--00----------11---------------------------------------------11-   ->     3 22'0001000000000000000000
    219:     9 64'--00----------1---1---------------------0--------------------110   ->     9 22'0001000000000000000000
    220:     9 64'--00----------1----------------------------------------------10-   ->     9 22'0001000000000000000000
    221:     9 64'-000----------1----1--------------------0--------------------11-   ->     9 22'0001000000000000000000
    222:     9 64'--00----------1--1----------------------0--------------------11-   ->     9 22'0001000000000000000000
    223:     9 64'--00---------11-------------------------0--------------------11-   ->     9 22'0001000000000000000000
    224:     9 64'--00--------1-1-------------------------0--------------------11-   ->     9 22'0001000000000000000000
    225:     9 64'--00--------001000000----------------------------------------11-   ->     9 22'0001000000000000000000
    226:     9 64'--000---------1-1--------------------------------------------11-   ->     9 22'0001000000000000000000
    227:     9 64'-------------------------------------------------------------0--   ->     9 22'0001000000000000000000
    228:     9 64'1-00---------------------------------------------------------1--   ->     9 22'0001000000000000000000
    229:     9 64'--10---------------------------------------------------------1--   ->     9 22'0001000000000000000000
    230:     9 64'---1---------------------------------------------------------1--   ->     9 22'0001000000000000000000
    231:    10 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000000100000
    232:    10 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000000100000
    233:    10 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000000000100000
    234:    10 64'--00----------1----------------------------------------------10-   ->    10 22'0000000000000000100000
    235:    10 64'--00--------001000000----------------------------------------11-   ->    10 22'0000000000000000100000
    236:    10 64'--00----------1----1-----------------------------------------11-   ->    10 22'0000000000000000100000
    237:    10 64'--00----------1---1------------------------------------------11-   ->    10 22'0000000000000000100000
    238:    10 64'--00----------1--1-------------------------------------------11-   ->    10 22'0000000000000000100000
    239:    10 64'--00----------1-1--------------------------------------------11-   ->    10 22'0000000000000000100000
    240:    10 64'--00---------11----------------------------------------------11-   ->    10 22'0000000000000000100000
    241:    10 64'--00--------1-1----------------------------------------------11-   ->    10 22'0000000000000000100000
    242:    10 64'-------------------------------------------------------------0--   ->    10 22'0000000000000000100000
    243:    10 64'1-00---------------------------------------------------------1--   ->    10 22'0000000000000000100000
    244:    10 64'--10---------------------------------------------------------1--   ->    10 22'0000000000000000100000
    245:    10 64'---1---------------------------------------------------------1--   ->    10 22'0000000000000000100000
    246:    11 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000100000000000
    247:    11 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000100000000000
    248:    11 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000000100000000000
    249:    11 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000100000000000
    250:    11 64'--00----------1----------------------------------------------10-   ->    11 22'0000000000100000000000
    251:    11 64'--00--------1-1-------------------------0--------------------11-   ->    11 22'0000000000100000000000
    252:    11 64'--00--------001000000----------------------------------------11-   ->    11 22'0000000000100000000000
    253:    11 64'--00----------1----1-----------------------------------------11-   ->    11 22'0000000000100000000000
    254:    11 64'--00----------1---1------------------------------------------11-   ->    11 22'0000000000100000000000
    255:    11 64'--00----------1--1-------------------------------------------11-   ->    11 22'0000000000100000000000
    256:    11 64'--00----------1-1--------------------------------------------11-   ->    11 22'0000000000100000000000
    257:    11 64'--00---------11----------------------------------------------11-   ->    11 22'0000000000100000000000
    258:    11 64'-------------------------------------------------------------0--   ->    11 22'0000000000100000000000
    259:    11 64'1-00---------------------------------------------------------1--   ->    11 22'0000000000100000000000
    260:    11 64'--10---------------------------------------------------------1--   ->    11 22'0000000000100000000000
    261:    11 64'---1---------------------------------------------------------1--   ->    11 22'0000000000100000000000
    262:    12 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000000010000
    263:    12 64'--00----------1---1---------------------1--------------------110   ->     3 22'0000000000000000010000
    264:    12 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000000010000
    265:    12 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000000000000010000
    266:    12 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000000000010000
    267:    12 64'--00----------1---1---------------------0--------------------110   ->    12 22'0000000000000000010000
    268:    12 64'--00----------1----------------------------------------------10-   ->    12 22'0000000000000000010000
    269:    12 64'--00--------1-1-------------------------0--------------------11-   ->    12 22'0000000000000000010000
    270:    12 64'--00--------001000000----------------------------------------11-   ->    12 22'0000000000000000010000
    271:    12 64'--00----------1----1-----------------------------------------11-   ->    12 22'0000000000000000010000
    272:    12 64'--00----------1--1-------------------------------------------11-   ->    12 22'0000000000000000010000
    273:    12 64'--00----------1-1--------------------------------------------11-   ->    12 22'0000000000000000010000
    274:    12 64'--00---------11----------------------------------------------11-   ->    12 22'0000000000000000010000
    275:    12 64'-------------------------------------------------------------0--   ->    12 22'0000000000000000010000
    276:    12 64'1-00---------------------------------------------------------1--   ->    12 22'0000000000000000010000
    277:    12 64'--10---------------------------------------------------------1--   ->    12 22'0000000000000000010000
    278:    12 64'---1---------------------------------------------------------1--   ->    12 22'0000000000000000010000
    279:    13 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000100000000000000000
    280:    13 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000100000000000000000
    281:    13 64'--00----------1-1------------------------0-------------------11-   ->     3 22'0000100000000000000000
    282:    13 64'-000----------1----1--------------------1--------------------11-   ->     3 22'0000100000000000000000
    283:    13 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0000100000000000000000
    284:    13 64'--00---------11-------------------------1--------------------11-   ->     3 22'0000100000000000000000
    285:    13 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000100000000000000000
    286:    13 64'--00----------1---1-----------0------------------------------11-   ->     3 22'0000100000000000000000
    287:    13 64'--00----------11---------------------------------------------11-   ->     3 22'0000100000000000000000
    288:    13 64'--00----------1----------------------------------------------10-   ->    13 22'0000100000000000000000
    289:    13 64'--00----------1-1------------------------1-------------------11-   ->    13 22'0000100000000000000000
    290:    13 64'-000----------1----1--------------------0--------------------11-   ->    13 22'0000100000000000000000
    291:    13 64'--00----------1--1----------------------0--------------------11-   ->    13 22'0000100000000000000000
    292:    13 64'--00---------11-------------------------0--------------------11-   ->    13 22'0000100000000000000000
    293:    13 64'--00--------1-1-------------------------0--------------------11-   ->    13 22'0000100000000000000000
    294:    13 64'--00----------1---1-----------1------------------------------11-   ->    13 22'0000100000000000000000
    295:    13 64'--00--------001000000----------------------------------------11-   ->    13 22'0000100000000000000000
    296:    13 64'-------------------------------------------------------------0--   ->    13 22'0000100000000000000000
    297:    13 64'1-00---------------------------------------------------------1--   ->    13 22'0000100000000000000000
    298:    13 64'--10---------------------------------------------------------1--   ->    13 22'0000100000000000000000
    299:    13 64'---1---------------------------------------------------------1--   ->    13 22'0000100000000000000000
    300:    14 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000100000000000000
    301:    14 64'--00----------1---1---------------------1--------------------110   ->     3 22'0000000100000000000000
    302:    14 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000100000000000000
    303:    14 64'-000----------1----1--------------------1--------------------11-   ->     3 22'0000000100000000000000
    304:    14 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0000000100000000000000
    305:    14 64'--00----------1-1-----------------------1--------------------11-   ->     3 22'0000000100000000000000
    306:    14 64'--00---------11-------------------------1--------------------11-   ->     3 22'0000000100000000000000
    307:    14 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000100000000000000
    308:    14 64'--00----------11---------------------------------------------11-   ->     3 22'0000000100000000000000
    309:    14 64'--00----------1---1---------------------0--------------------110   ->    14 22'0000000100000000000000
    310:    14 64'--00----------1----------------------------------------------10-   ->    14 22'0000000100000000000000
    311:    14 64'-000----------1----1--------------------0--------------------11-   ->    14 22'0000000100000000000000
    312:    14 64'--00----------1--1----------------------0--------------------11-   ->    14 22'0000000100000000000000
    313:    14 64'--00----------1-1-----------------------0--------------------11-   ->    14 22'0000000100000000000000
    314:    14 64'--00---------11-------------------------0--------------------11-   ->    14 22'0000000100000000000000
    315:    14 64'--00--------1-1-------------------------0--------------------11-   ->    14 22'0000000100000000000000
    316:    14 64'--00--------001000000----------------------------------------11-   ->    14 22'0000000100000000000000
    317:    14 64'-------------------------------------------------------------0--   ->    14 22'0000000100000000000000
    318:    14 64'1-00---------------------------------------------------------1--   ->    14 22'0000000100000000000000
    319:    14 64'--10---------------------------------------------------------1--   ->    14 22'0000000100000000000000
    320:    14 64'---1---------------------------------------------------------1--   ->    14 22'0000000100000000000000
    321:    15 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000000000000
    322:    15 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000000000000
    323:    15 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0000000000000000000000
    324:    15 64'--00----------1-1-----------------------1--------------------11-   ->     3 22'0000000000000000000000
    325:    15 64'--00---------11-------------------------1--------------------11-   ->     3 22'0000000000000000000000
    326:    15 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000000000000000000
    327:    15 64'--00----------1---1---------0--------------------------------11-   ->     3 22'0000000000000000000000
    328:    15 64'--00----------1----1-------1---------------------------------11-   ->     3 22'0000000000000000000000
    329:    15 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000000000000000
    330:    15 64'--00----------1----------------------------------------------10-   ->    15 22'0000000000000000000000
    331:    15 64'--00----------1--1----------------------0--------------------11-   ->    15 22'0000000000000000000000
    332:    15 64'--00----------1-1-----------------------0--------------------11-   ->    15 22'0000000000000000000000
    333:    15 64'--00---------11-------------------------0--------------------11-   ->    15 22'0000000000000000000000
    334:    15 64'--00--------1-1-------------------------0--------------------11-   ->    15 22'0000000000000000000000
    335:    15 64'--00----------1---1---------1--------------------------------11-   ->    15 22'0000000000000000000000
    336:    15 64'--00----------1----1-------0---------------------------------11-   ->    15 22'0000000000000000000000
    337:    15 64'--00--------001000000----------------------------------------11-   ->    15 22'0000000000000000000000
    338:    15 64'-------------------------------------------------------------0--   ->    15 22'0000000000000000000000
    339:    15 64'1-00---------------------------------------------------------1--   ->    15 22'0000000000000000000000
    340:    15 64'--10---------------------------------------------------------1--   ->    15 22'0000000000000000000000
    341:    15 64'---1---------------------------------------------------------1--   ->    15 22'0000000000000000000000
    342:    16 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000010000000
    343:    16 64'--00----------1---1---------------------1--------------------110   ->     3 22'0000000000000010000000
    344:    16 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000010000000
    345:    16 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000000000010000000
    346:    16 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000000010000000
    347:    16 64'--00----------1---1---------------------0--------------------110   ->    16 22'0000000000000010000000
    348:    16 64'--00----------1----------------------------------------------10-   ->    16 22'0000000000000010000000
    349:    16 64'--00--------1-1-------------------------0--------------------11-   ->    16 22'0000000000000010000000
    350:    16 64'--00--------001000000----------------------------------------11-   ->    16 22'0000000000000010000000
    351:    16 64'--00----------1----1-----------------------------------------11-   ->    16 22'0000000000000010000000
    352:    16 64'--00----------1--1-------------------------------------------11-   ->    16 22'0000000000000010000000
    353:    16 64'--00----------1-1--------------------------------------------11-   ->    16 22'0000000000000010000000
    354:    16 64'--00---------11----------------------------------------------11-   ->    16 22'0000000000000010000000
    355:    16 64'-------------------------------------------------------------0--   ->    16 22'0000000000000010000000
    356:    16 64'1-00---------------------------------------------------------1--   ->    16 22'0000000000000010000000
    357:    16 64'--10---------------------------------------------------------1--   ->    16 22'0000000000000010000000
    358:    16 64'---1---------------------------------------------------------1--   ->    16 22'0000000000000010000000
    359:    17 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000010000000000
    360:    17 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000010000000000
    361:    17 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0000000000010000000000
    362:    17 64'--00----------1-1-----------------------1--------------------11-   ->     3 22'0000000000010000000000
    363:    17 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000000010000000000
    364:    17 64'--00----------1---1----10------------------------------------11-   ->     3 22'0000000000010000000000
    365:    17 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000010000000000
    366:    17 64'--00----------1---1-----1------------------------------------11-   ->    11 22'0000000000010000000000
    367:    17 64'--00----------1----------------------------------------------10-   ->    17 22'0000000000010000000000
    368:    17 64'--00----------1--1----------------------0--------------------11-   ->    17 22'0000000000010000000000
    369:    17 64'--00----------1-1-----------------------0--------------------11-   ->    17 22'0000000000010000000000
    370:    17 64'--00--------1-1-------------------------0--------------------11-   ->    17 22'0000000000010000000000
    371:    17 64'--00----------1---1----00------------------------------------11-   ->    17 22'0000000000010000000000
    372:    17 64'--00--------001000000----------------------------------------11-   ->    17 22'0000000000010000000000
    373:    17 64'--00----------1----1-----------------------------------------11-   ->    17 22'0000000000010000000000
    374:    17 64'--00---------11----------------------------------------------11-   ->    17 22'0000000000010000000000
    375:    17 64'-------------------------------------------------------------0--   ->    17 22'0000000000010000000000
    376:    17 64'1-00---------------------------------------------------------1--   ->    17 22'0000000000010000000000
    377:    17 64'--10---------------------------------------------------------1--   ->    17 22'0000000000010000000000
    378:    17 64'---1---------------------------------------------------------1--   ->    17 22'0000000000010000000000
    379:    18 64'--00----------1-----1---------------------------------------011-   ->     0 22'0010000000000000000000
    380:    18 64'--00----------1-----1---------------------------------------111-   ->     3 22'0010000000000000000000
    381:    18 64'-000----------1----1--------------------1--------------------11-   ->     3 22'0010000000000000000000
    382:    18 64'--00---------11-------------------------1--------------------11-   ->     3 22'0010000000000000000000
    383:    18 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0010000000000000000000
    384:    18 64'--00----------1---1--------1---------------------------------11-   ->     3 22'0010000000000000000000
    385:    18 64'--00----------11---------------------------------------------11-   ->     3 22'0010000000000000000000
    386:    18 64'--00----------1----------------------------------------------10-   ->    18 22'0010000000000000000000
    387:    18 64'-000----------1----1--------------------0--------------------11-   ->    18 22'0010000000000000000000
    388:    18 64'--00---------11-------------------------0--------------------11-   ->    18 22'0010000000000000000000
    389:    18 64'--00--------1-1-------------------------0--------------------11-   ->    18 22'0010000000000000000000
    390:    18 64'--00----------1---1--------0---------------------------------11-   ->    18 22'0010000000000000000000
    391:    18 64'--00--------001000000----------------------------------------11-   ->    18 22'0010000000000000000000
    392:    18 64'--00----------1--1-------------------------------------------11-   ->    18 22'0010000000000000000000
    393:    18 64'--00----------1-1--------------------------------------------11-   ->    18 22'0010000000000000000000
    394:    18 64'-------------------------------------------------------------0--   ->    18 22'0010000000000000000000
    395:    18 64'1-00---------------------------------------------------------1--   ->    18 22'0010000000000000000000
    396:    18 64'--10---------------------------------------------------------1--   ->    18 22'0010000000000000000000
    397:    18 64'---1---------------------------------------------------------1--   ->    18 22'0010000000000000000000
    398:    19 64'--00----------1-----1---------------------------------------011-   ->     0 22'1000000000000000000000
    399:    19 64'--00----------1-----1---------------------------------------111-   ->     3 22'1000000000000000000000
    400:    19 64'--00----------1-1-------------------0------------------------11-   ->     3 22'1000000000000000000000
    401:    19 64'--00----------1--1-------------0000--------------------------11-   ->     3 22'1000000000000000000000
    402:    19 64'--00----------11---------------------------------------------11-   ->     3 22'1000000000000000000000
    403:    19 64'--00----------1--1----------------1--------------------------11-   ->     4 22'1000000000000000000000
    404:    19 64'--00----------1--1--------------100--------------------------11-   ->    10 22'1000000000000000000000
    405:    19 64'--00----------1--1---------------10--------------------------11-   ->    16 22'1000000000000000000000
    406:    19 64'--00----------1----------------------------------------------10-   ->    19 22'1000000000000000000000
    407:    19 64'--00----------1-1-------------------1------------------------11-   ->    19 22'1000000000000000000000
    408:    19 64'--00--------001000000----------------------------------------11-   ->    19 22'1000000000000000000000
    409:    19 64'--00----------1----1-----------------------------------------11-   ->    19 22'1000000000000000000000
    410:    19 64'--00----------1---1------------------------------------------11-   ->    19 22'1000000000000000000000
    411:    19 64'--00---------11----------------------------------------------11-   ->    19 22'1000000000000000000000
    412:    19 64'--00--------1-1----------------------------------------------11-   ->    19 22'1000000000000000000000
    413:    19 64'-------------------------------------------------------------0--   ->    19 22'1000000000000000000000
    414:    19 64'1-00---------------------------------------------------------1--   ->    19 22'1000000000000000000000
    415:    19 64'--10---------------------------------------------------------1--   ->    19 22'1000000000000000000000
    416:    19 64'---1---------------------------------------------------------1--   ->    19 22'1000000000000000000000
    417:    19 64'--00----------1--1-------------1000--------------------------11-   ->    22 22'1000000000000000000000
    418:    20 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000001000000000000000
    419:    20 64'--00----------1---1---------------------1--------------------110   ->     3 22'0000001000000000000000
    420:    20 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000001000000000000000
    421:    20 64'-000----------1----1--------------------1--------------------11-   ->     3 22'0000001000000000000000
    422:    20 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0000001000000000000000
    423:    20 64'--00----------1-1-----------------------1--------------------11-   ->     3 22'0000001000000000000000
    424:    20 64'--00---------11-------------------------1--------------------11-   ->     3 22'0000001000000000000000
    425:    20 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000001000000000000000
    426:    20 64'--00----------11---------------------------------------------11-   ->     3 22'0000001000000000000000
    427:    20 64'--00----------1---1---------------------0--------------------110   ->    20 22'0000001000000000000000
    428:    20 64'--00----------1----------------------------------------------10-   ->    20 22'0000001000000000000000
    429:    20 64'-000----------1----1--------------------0--------------------11-   ->    20 22'0000001000000000000000
    430:    20 64'--00----------1--1----------------------0--------------------11-   ->    20 22'0000001000000000000000
    431:    20 64'--00----------1-1-----------------------0--------------------11-   ->    20 22'0000001000000000000000
    432:    20 64'--00---------11-------------------------0--------------------11-   ->    20 22'0000001000000000000000
    433:    20 64'--00--------1-1-------------------------0--------------------11-   ->    20 22'0000001000000000000000
    434:    20 64'--00--------001000000----------------------------------------11-   ->    20 22'0000001000000000000000
    435:    20 64'-------------------------------------------------------------0--   ->    20 22'0000001000000000000000
    436:    20 64'1-00---------------------------------------------------------1--   ->    20 22'0000001000000000000000
    437:    20 64'--10---------------------------------------------------------1--   ->    20 22'0000001000000000000000
    438:    20 64'---1---------------------------------------------------------1--   ->    20 22'0000001000000000000000
    439:    21 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000010000000000000000
    440:    21 64'--00----------1---1---------------------1--------------------110   ->     3 22'0000010000000000000000
    441:    21 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000010000000000000000
    442:    21 64'-000----------1----1--------------------1--------------------11-   ->     3 22'0000010000000000000000
    443:    21 64'--00----------1--1----------------------1--------------------11-   ->     3 22'0000010000000000000000
    444:    21 64'--00---------11-------------------------1--------------------11-   ->     3 22'0000010000000000000000
    445:    21 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000010000000000000000
    446:    21 64'--00----------1-1---------------------00---------------------11-   ->     3 22'0000010000000000000000
    447:    21 64'--00----------11---------------------------------------------11-   ->     3 22'0000010000000000000000
    448:    21 64'--00----------1---1---------------------0--------------------110   ->    21 22'0000010000000000000000
    449:    21 64'--00----------1----------------------------------------------10-   ->    21 22'0000010000000000000000
    450:    21 64'-000----------1----1--------------------0--------------------11-   ->    21 22'0000010000000000000000
    451:    21 64'--00----------1--1----------------------0--------------------11-   ->    21 22'0000010000000000000000
    452:    21 64'--00---------11-------------------------0--------------------11-   ->    21 22'0000010000000000000000
    453:    21 64'--00--------1-1-------------------------0--------------------11-   ->    21 22'0000010000000000000000
    454:    21 64'--00----------1-1----------------------1---------------------11-   ->    21 22'0000010000000000000000
    455:    21 64'--00----------1-1---------------------1----------------------11-   ->    21 22'0000010000000000000000
    456:    21 64'--00--------001000000----------------------------------------11-   ->    21 22'0000010000000000000000
    457:    21 64'-------------------------------------------------------------0--   ->    21 22'0000010000000000000000
    458:    21 64'1-00---------------------------------------------------------1--   ->    21 22'0000010000000000000000
    459:    21 64'--10---------------------------------------------------------1--   ->    21 22'0000010000000000000000
    460:    21 64'---1---------------------------------------------------------1--   ->    21 22'0000010000000000000000
    461:    22 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000100000000
    462:    22 64'--00----------1---1---------------------1--------------------110   ->     3 22'0000000000000100000000
    463:    22 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000100000000
    464:    22 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000000000100000000
    465:    22 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000000100000000
    466:    22 64'--00----------1---1---------------------0--------------------110   ->    22 22'0000000000000100000000
    467:    22 64'--00----------1----------------------------------------------10-   ->    22 22'0000000000000100000000
    468:    22 64'--00--------1-1-------------------------0--------------------11-   ->    22 22'0000000000000100000000
    469:    22 64'--00--------001000000----------------------------------------11-   ->    22 22'0000000000000100000000
    470:    22 64'--00----------1----1-----------------------------------------11-   ->    22 22'0000000000000100000000
    471:    22 64'--00----------1--1-------------------------------------------11-   ->    22 22'0000000000000100000000
    472:    22 64'--00----------1-1--------------------------------------------11-   ->    22 22'0000000000000100000000
    473:    22 64'--00---------11----------------------------------------------11-   ->    22 22'0000000000000100000000
    474:    22 64'-------------------------------------------------------------0--   ->    22 22'0000000000000100000000
    475:    22 64'1-00---------------------------------------------------------1--   ->    22 22'0000000000000100000000
    476:    22 64'--10---------------------------------------------------------1--   ->    22 22'0000000000000100000000
    477:    22 64'---1---------------------------------------------------------1--   ->    22 22'0000000000000100000000
    478:    23 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000000000000
    479:    23 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000000000000
    480:    23 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000000000000000
    481:    23 64'--00----------1----------------------------------------------10-   ->    23 22'0000000000000000000000
    482:    23 64'--00--------001000000----------------------------------------11-   ->    23 22'0000000000000000000000
    483:    23 64'--00----------1----1-----------------------------------------11-   ->    23 22'0000000000000000000000
    484:    23 64'--00----------1---1------------------------------------------11-   ->    23 22'0000000000000000000000
    485:    23 64'--00----------1--1-------------------------------------------11-   ->    23 22'0000000000000000000000
    486:    23 64'--00----------1-1--------------------------------------------11-   ->    23 22'0000000000000000000000
    487:    23 64'--00---------11----------------------------------------------11-   ->    23 22'0000000000000000000000
    488:    23 64'--00--------1-1----------------------------------------------11-   ->    23 22'0000000000000000000000
    489:    23 64'-------------------------------------------------------------0--   ->    23 22'0000000000000000000000
    490:    23 64'1-00---------------------------------------------------------1--   ->    23 22'0000000000000000000000
    491:    23 64'--10---------------------------------------------------------1--   ->    23 22'0000000000000000000000
    492:    23 64'---1---------------------------------------------------------1--   ->    23 22'0000000000000000000000
    493:    24 64'--00----------1-----1---------------------------------------011-   ->     0 22'0000000000000000000010
    494:    24 64'--00----------1---1---------------------1--------------------110   ->     3 22'0000000000000000000010
    495:    24 64'--00----------1-----1---------------------------------------111-   ->     3 22'0000000000000000000010
    496:    24 64'--00--------1-1-------------------------1--------------------11-   ->     3 22'0000000000000000000010
    497:    24 64'--00----------11---------------------------------------------11-   ->     3 22'0000000000000000000010
    498:    24 64'--00----------1---1---------------------0--------------------110   ->    24 22'0000000000000000000010
    499:    24 64'--00----------1----------------------------------------------10-   ->    24 22'0000000000000000000010
    500:    24 64'--00--------1-1-------------------------0--------------------11-   ->    24 22'0000000000000000000010
    501:    24 64'--00--------001000000----------------------------------------11-   ->    24 22'0000000000000000000010
    502:    24 64'--00----------1----1-----------------------------------------11-   ->    24 22'0000000000000000000010
    503:    24 64'--00----------1--1-------------------------------------------11-   ->    24 22'0000000000000000000010
    504:    24 64'--00----------1-1--------------------------------------------11-   ->    24 22'0000000000000000000010
    505:    24 64'--00---------11----------------------------------------------11-   ->    24 22'0000000000000000000010
    506:    24 64'-------------------------------------------------------------0--   ->    24 22'0000000000000000000010
    507:    24 64'1-00---------------------------------------------------------1--   ->    24 22'0000000000000000000010
    508:    24 64'--10---------------------------------------------------------1--   ->    24 22'0000000000000000000010
    509:    24 64'---1---------------------------------------------------------1--   ->    24 22'0000000000000000000010

-------------------------------------

FSM `$fsm$\u_usb_dfu.u_ctrl_endp.state_q$69223' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_dfu.u_ctrl_endp.state_q$69223 (\u_usb_dfu.u_ctrl_endp.state_q):

  Number of input signals:   15
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_usb_dfu.u_fifo.u_out_fifo.out_valid_i
    1: \u_usb_dfu.u_ctrl_endp.in_dir_q
    2: \u_usb_dfu.u_ctrl_endp.in_req_q
    3: \u_usb_dfu.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1536$47759_Y
    5: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1537$47760_Y
    6: $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1543$47764_Y
    7: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1566$47775_Y
    8: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1609$47789_Y
    9: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1621$47790_Y
   10: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1622$47796_Y
   11: $flatten\u_usb_dfu.\u_ctrl_endp.$logic_or$../../../usb_dfu/ctrl_endp.v:1656$47905_Y
   12: \u_usb_dfu.u_sie.out_err_q
   13: \u_usb_dfu.u_sie.in_data_ack_q
   14: \u_usb_dfu.setup

  Output signals:
    0: $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:830$47359_Y
    1: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58526_CMP
    2: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60273_CMP
    3: $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67558_CMP [0]

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 15'-----------0---   ->     0 4'1000
      1:     0 15'0-0--------1---   ->     0 4'1000
      2:     0 15'--1--------1---   ->     0 4'1000
      3:     0 15'1-0--------1---   ->     1 4'1000
      4:     1 15'010--101-011-00   ->     0 4'0100
      5:     1 15'010--0-1-011-00   ->     0 4'0100
      6:     1 15'--1--------1---   ->     0 4'0100
      7:     1 15'000----1-011-00   ->     1 4'0100
      8:     1 15'0-0--------1--1   ->     1 4'0100
      9:     1 15'-----------0---   ->     1 4'0100
     10:     1 15'1-0--------1---   ->     1 4'0100
     11:     1 15'0-0-11-0-011-00   ->     2 4'0100
     12:     1 15'010--111-011-00   ->     2 4'0100
     13:     1 15'0-0-------01--0   ->     2 4'0100
     14:     1 15'0-0------111--0   ->     2 4'0100
     15:     1 15'0-0--0-0-011-00   ->     3 4'0100
     16:     1 15'0-0-01-0-011-00   ->     3 4'0100
     17:     1 15'0-0------011-10   ->     3 4'0100
     18:     2 15'1-0--------1---   ->     1 4'0001
     19:     2 15'-----------0---   ->     2 4'0001
     20:     2 15'0-0--------1---   ->     2 4'0001
     21:     2 15'--1--------1---   ->     2 4'0001
     22:     3 15'010--1--0--1000   ->     0 4'0010
     23:     3 15'010--0-----1000   ->     0 4'0010
     24:     3 15'0001-------1010   ->     0 4'0010
     25:     3 15'--1--------1---   ->     0 4'0010
     26:     3 15'1-0--------1---   ->     1 4'0010
     27:     3 15'010--1--1--1000   ->     2 4'0010
     28:     3 15'0-01-------1110   ->     2 4'0010
     29:     3 15'0-0--------1-11   ->     2 4'0010
     30:     3 15'0-0--------110-   ->     2 4'0010
     31:     3 15'000--------1000   ->     3 4'0010
     32:     3 15'0101-------1010   ->     3 4'0010
     33:     3 15'0-00-------1-10   ->     3 4'0010
     34:     3 15'0-0--------1001   ->     3 4'0010
     35:     3 15'-----------0---   ->     3 4'0010

-------------------------------------

FSM `$fsm$\u_usb_dfu.u_fifo.u_out_fifo.out_state_q$69230' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_dfu.u_fifo.u_out_fifo.out_state_q$69230 (\u_usb_dfu.u_fifo.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_dfu.u_fifo.u_in_fifo.out_ready_i
    1: $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$logic_or$../../../usb_dfu/out_fifo.v:117$48016_Y
    2: \u_usb_dfu.u_fifo.u_out_fifo.out_valid_i
    3: \u_usb_dfu.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$eq$../../../usb_dfu/out_fifo.v:117$48015_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_dfu.u_sie.phy_state_q$69233' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_dfu.u_sie.phy_state_q$69233 (\u_usb_dfu.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_dfu.u_sie.rx_valid
    1: \u_usb_dfu.u_sie.clk_gate
    2: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:356$19408_Y
    3: $flatten\u_usb_dfu.\u_sie.$logic_and$../../../usb_dfu/sie.v:368$19425_Y
    4: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:416$19504_Y
    5: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:417$19505_Y
    6: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:422$19506_Y
    7: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:423$19507_Y
    8: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:450$19585_Y
    9: $flatten\u_usb_dfu.\u_sie.$logic_or$../../../usb_dfu/sie.v:485$19681_Y
   10: $flatten\u_usb_dfu.\u_sie.$logic_or$../../../usb_dfu/sie.v:501$19686_Y
   11: $flatten\u_usb_dfu.\u_sie.$logic_or$../../../usb_dfu/sie.v:516$19695_Y
   12: $flatten\u_usb_dfu.\u_sie.$procmux$56539_CMP
   13: $flatten\u_usb_dfu.\u_sie.$procmux$56540_CMP
   14: \u_usb_dfu.u_sie.u_phy_rx.rx_err
   15: \u_usb_dfu.sie2i_stall

  Output signals:
    0: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:258$19276_Y
    1: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:258$19277_Y
    2: $flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:259$19279_Y
    3: $flatten\u_usb_dfu.\u_sie.$procmux$53997_CMP
    4: $flatten\u_usb_dfu.\u_sie.$procmux$54117_CMP
    5: $flatten\u_usb_dfu.\u_sie.$procmux$54273_CMP
    6: $flatten\u_usb_dfu.\u_sie.$procmux$54274_CMP
    7: $flatten\u_usb_dfu.\u_sie.$procmux$57292_CMP
    8: $flatten\u_usb_dfu.\u_sie.$procmux$57730_CMP
    9: $flatten\u_usb_dfu.\u_sie.$procmux$57734_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_dfu.u_sie.u_phy_rx.rx_state_q$69247' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_dfu.u_sie.u_phy_rx.rx_state_q$69247 (\u_usb_dfu.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:249$10465_Y
    1: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:246$10464_Y
    2: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:238$10460_Y
    3: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_and$../../../usb_dfu/phy_rx.v:219$10455_Y
    4: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:218$10452_Y
    5: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_or$../../../usb_dfu/phy_rx.v:215$10451_Y
    6: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:215$10449_Y
    7: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_and$../../../usb_dfu/phy_rx.v:210$10448_Y
    8: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:191$10443_Y
    9: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$and$../../../usb_dfu/phy_rx.v:163$10431_Y
   10: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:139$10416_Y
   11: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$logic_and$../../../usb_dfu/phy_rx.v:137$10411_Y
   12: \u_usb_dfu.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68647_CMP
    1: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68523_CMP
    2: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68098_CMP
    3: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:139$10415_Y
    4: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:138$10413_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1--1-0-------   ->     0 5'00001
      1:     0 13'1--0---------   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1--1-1-------   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1--0---------   ->     0 5'00100
      7:     2 13'1--10-0-1--01   ->     1 5'00100
      8:     2 13'1--10-0----1-   ->     1 5'00100
      9:     2 13'10-11-0---0--   ->     1 5'00100
     10:     2 13'1--1--1------   ->     1 5'00100
     11:     2 13'1--10-0----00   ->     2 5'00100
     12:     2 13'1--10-0-0--01   ->     2 5'00100
     13:     2 13'11-11-0---0--   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--11-0---1--   ->     4 5'00100
     16:     3 13'1--1---010---   ->     0 5'00010
     17:     3 13'1--1---1-----   ->     0 5'00010
     18:     3 13'1--0---------   ->     0 5'00010
     19:     3 13'1--1---011---   ->     2 5'00010
     20:     3 13'1--1---00----   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1--0---------   ->     0 5'01000
     23:     4 13'1-11---------   ->     0 5'01000
     24:     4 13'1-01---------   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_dfu.u_sie.u_phy_tx.tx_state_q$69254' from module `loopback':
-------------------------------------

  Information on FSM $fsm$\u_usb_dfu.u_sie.u_phy_tx.tx_state_q$69254 (\u_usb_dfu.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$eq$../../../usb_dfu/phy_tx.v:140$10381_Y
    1: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$eq$../../../usb_dfu/phy_tx.v:116$10373_Y
    2: \u_usb_dfu.u_sie.u_phy_tx.clk_gate
    3: \u_usb_dfu.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_dfu.\u_sie.$not$../../../usb_dfu/sie.v:550$19731_Y
    1: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48274_CMP
    2: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48189_CMP
    3: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$eq$../../../usb_dfu/phy_tx.v:66$10351_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

18.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_dfu.u_ctrl_endp.req_q$69197' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_dfu.u_ctrl_endp.state_q$69223' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_dfu.u_fifo.u_out_fifo.out_state_q$69230' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_dfu.u_sie.phy_state_q$69233' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_dfu.u_sie.u_phy_rx.rx_state_q$69247' from module `\loopback'.
Mapping FSM `$fsm$\u_usb_dfu.u_sie.u_phy_tx.tx_state_q$69254' from module `\loopback'.

18.12. Executing OPT pass (performing simple optimizations).

18.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~55 debug messages>

18.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~921 debug messages>
Removed a total of 307 cells.

18.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~268 debug messages>

18.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

18.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

18.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procdff$68895 ($adff) from module loopback (D = \u_usb_dfu.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_dfu.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procdff$68894 ($adff) from module loopback (D = \u_usb_dfu.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_dfu.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procdff$68893 ($adff) from module loopback (D = \u_usb_dfu.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_dfu.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procdff$68892 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_dfu.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procdff$68891 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_dfu.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procdff$69025 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68685_Y, Q = \u_usb_dfu.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procdff$69024 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68692_Y, Q = \u_usb_dfu.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procdff$69023 ($adff) from module loopback (D = { $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68711_Y [5] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68711_Y [2] }, Q = { \u_usb_dfu.u_sie.u_phy_rx.cnt_q [5] \u_usb_dfu.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procdff$69023 ($adff) from module loopback (D = { $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68711_Y [17:6] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68711_Y [4:3] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68711_Y [1:0] }, Q = { \u_usb_dfu.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_dfu.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_dfu.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procdff$69022 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68716_Y, Q = \u_usb_dfu.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procdff$69021 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$not$../../../usb_dfu/phy_rx.v:221$10456_Y, Q = \u_usb_dfu.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procdff$69019 ($adff) from module loopback (D = { \u_usb_dfu.u_sie.u_phy_rx.nrzi \u_usb_dfu.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_dfu.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procdff$69018 ($adff) from module loopback (D = \u_usb_dfu.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_dfu.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procdff$69017 ($adff) from module loopback (D = \u_usb_dfu.u_sie.u_phy_rx.data_d, Q = \u_usb_dfu.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68966 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.$0\in_data_ack_q[0:0], Q = \u_usb_dfu.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68965 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_dfu.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68964 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.$0\out_err_q[0:0], Q = \u_usb_dfu.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68963 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_dfu.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68962 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_dfu.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68961 ($adff) from module loopback (D = { 14'00000000000000 \u_usb_dfu.u_sie.dataout_toggle_d [1] }, Q = \u_usb_dfu.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68961 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_dfu.u_sie.dataout_toggle_q [0]).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68960 ($adff) from module loopback (D = { 14'00000000000000 \u_usb_dfu.u_sie.datain_toggle_d [1] }, Q = \u_usb_dfu.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68960 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_dfu.u_sie.datain_toggle_q [0]).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68959 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.$2\crc16_d[15:0], Q = \u_usb_dfu.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68958 ($adff) from module loopback (D = { \u_usb_dfu.u_sie.data_q [2:0] \u_usb_dfu.u_sie.data_q [15:8] }, Q = \u_usb_dfu.u_sie.frame_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68957 ($adff) from module loopback (D = { \u_usb_dfu.u_sie.data_q [2:0] \u_usb_dfu.u_sie.data_q [15] }, Q = \u_usb_dfu.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68956 ($adff) from module loopback (D = \u_usb_dfu.u_sie.data_q [14:8], Q = \u_usb_dfu.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68955 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_sie.$2\pid_d[3:0], Q = \u_usb_dfu.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_dfu.\u_sie.$procdff$68953 ($adff) from module loopback (D = \u_usb_dfu.u_sie.data_d, Q = \u_usb_dfu.u_sie.data_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procdff$68996 ($adff) from module loopback (D = \u_usb_dfu.u_fifo.u_out_fifo.out_nak_d, Q = \u_usb_dfu.u_fifo.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procdff$68995 ($adff) from module loopback (D = \u_usb_dfu.u_fifo.u_out_fifo.out_last_dd, Q = \u_usb_dfu.u_fifo.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procdff$68994 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_dfu.u_fifo.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procdff$68993 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$or$../../../usb_dfu/out_fifo.v:0$48031_Y, Q = \u_usb_dfu.u_fifo.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procdff$68991 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$shiftx$../../../usb_dfu/out_fifo.v:0$48052_Y, Q = \u_usb_dfu.u_fifo.u_out_fifo.genblk1.u_ltx4_async_data.out_data_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procdff$68990 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58305_Y, Q = \u_usb_dfu.u_fifo.u_out_fifo.genblk1.u_ltx4_async_data.out_iready_mask_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procdff$68988 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_dfu.u_fifo.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procdff$68987 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48045_Y, Q = \u_usb_dfu.u_fifo.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procdff$68986 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procmux$58322_Y, Q = \u_usb_dfu.u_fifo.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$procdff$68984 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$0\genblk1.u_ltx4_async_data.out_ovalid_mask_q[0:0], Q = \u_usb_dfu.u_fifo.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procdff$68983 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_dfu.u_fifo.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procdff$68980 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procmux$58260_Y, Q = \u_usb_dfu.u_fifo.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procdff$68979 ($adff) from module loopback (D = \u_usb_dfu.u_fifo.u_in_fifo.in_first_qq, Q = \u_usb_dfu.u_fifo.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procdff$68974 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procmux$58227_Y, Q = \u_usb_dfu.u_fifo.u_in_fifo.genblk1.u_ltx4_async_data.in_ovalid_mask_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procdff$68972 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_dfu.u_fifo.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procdff$68971 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procmux$58243_Y, Q = \u_usb_dfu.u_fifo.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procdff$68970 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$or$../../../usb_dfu/in_fifo.v:0$48146_Y, Q = \u_usb_dfu.u_fifo.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procdff$68968 ($adff) from module loopback (D = \u_usb_dfu.u_fifo.u_in_fifo.app_in_data_i, Q = \u_usb_dfu.u_fifo.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q).
Adding EN signal on $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$procdff$68967 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$0\genblk1.u_ltx4_async_data.in_iready_mask_q[0:0], Q = \u_usb_dfu.u_fifo.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69013 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$68052_Y, Q = \u_usb_dfu.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69012 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$0\dfu_state_q[3:0], Q = \u_usb_dfu.u_ctrl_endp.dfu_state_q).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69011 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\in_endp_d[0:0], Q = \u_usb_dfu.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69010 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\addr_dd[6:0], Q = \u_usb_dfu.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69009 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\dev_state_d[1:0], Q = \u_usb_dfu.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69008 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\alternate_setting_d[2:0], Q = \u_usb_dfu.u_ctrl_endp.alternate_setting_q).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69007 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\string_index_d[7:0], Q = \u_usb_dfu.u_ctrl_endp.string_index_q).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69005 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\rec_d[1:0], Q = \u_usb_dfu.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69004 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\vendor_d[0:0], Q = \u_usb_dfu.u_ctrl_endp.vendor_q).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69003 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\class_d[0:0], Q = \u_usb_dfu.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69002 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\in_dir_d[0:0], Q = \u_usb_dfu.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69000 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\max_length_d[8:0] [7:0], Q = \u_usb_dfu.u_ctrl_endp.max_length_q [7:0]).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$69000 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\max_length_d[8:0] [8], Q = \u_usb_dfu.u_ctrl_endp.max_length_q [8]).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$68999 ($adff) from module loopback (D = \u_usb_dfu.u_ctrl_endp.byte_cnt_d, Q = \u_usb_dfu.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_dfu.\u_ctrl_endp.$procdff$68997 ($adff) from module loopback (D = $flatten\u_usb_dfu.\u_ctrl_endp.$3\addr_d[6:0], Q = \u_usb_dfu.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_dfu.$procdff$68926 ($adff) from module loopback (D = \u_usb_dfu.fifo_in_full, Q = \u_usb_dfu.fifo_in_full_q).
Adding EN signal on $flatten\u_dfu_app.\u_ram_if.$procdff$68932 ($adff) from module loopback (D = \u_dfu_app.u_ram_if.mem_addr_d, Q = \u_dfu_app.u_ram_if.mem_addr_q).
Adding EN signal on $flatten\u_dfu_app.\u_ram_if.$procdff$68931 ($adff) from module loopback (D = \u_dfu_app.u_ram_if.mem_valid_d, Q = \u_dfu_app.u_ram_if.mem_valid_q).
Adding EN signal on $flatten\u_dfu_app.\u_ram_if.$procdff$68930 ($adff) from module loopback (D = \u_dfu_app.u_ram_if.status_d, Q = \u_dfu_app.u_ram_if.status_q).
Adding EN signal on $flatten\u_dfu_app.\u_ram_if.$procdff$68929 ($adff) from module loopback (D = \u_dfu_app.u_ram_if.state_d, Q = \u_dfu_app.u_ram_if.state_q).
Adding EN signal on $flatten\u_dfu_app.\u_ram_fifo_if.$procdff$68937 ($adff) from module loopback (D = \u_dfu_app.u_ram_fifo_if.out_valid_d, Q = \u_dfu_app.u_ram_fifo_if.out_valid_q).
Adding EN signal on $flatten\u_dfu_app.\u_ram_fifo_if.$procdff$68936 ($adff) from module loopback (D = \u_dfu_app.u_ram_fifo_if.out_addr_d, Q = \u_dfu_app.u_ram_fifo_if.out_addr_q).
Adding EN signal on $flatten\u_dfu_app.\u_ram_fifo_if.$procdff$68935 ($adff) from module loopback (D = \u_dfu_app.u_ram_fifo_if.in_addr_d, Q = \u_dfu_app.u_ram_fifo_if.in_addr_q).
Adding EN signal on $flatten\u_dfu_app.\u_ram.$procdff$68934 ($dff) from module loopback (D = \u_dfu_app.u_ram_if.mem_addr_q [0], Q = \u_dfu_app.u_ram.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_dfu_app.\u_ram.$procdff$68933 ($dff) from module loopback (D = \u_dfu_app.u_ram_if.mem_addr_q [9], Q = \u_dfu_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procdff$68950 ($adff) from module loopback (D = \u_dfu_app.u_flash_spi.u_spi.rd_data_d, Q = \u_dfu_app.u_flash_spi.u_spi.rd_data_q).
Adding EN signal on $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procdff$68949 ($adff) from module loopback (D = \u_dfu_app.u_flash_spi.u_spi.wr_data_d, Q = \u_dfu_app.u_flash_spi.u_spi.wr_data_q).
Adding EN signal on $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procdff$68948 ($adff) from module loopback (D = \u_dfu_app.u_flash_spi.u_spi.state_d, Q = \u_dfu_app.u_flash_spi.u_spi.state_q).
Adding EN signal on $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procdff$68947 ($adff) from module loopback (D = \u_dfu_app.u_flash_spi.u_spi.bit_cnt_d, Q = \u_dfu_app.u_flash_spi.u_spi.bit_cnt_q).
Adding EN signal on $flatten\u_dfu_app.\u_flash_spi.$procdff$68944 ($adff) from module loopback (D = \u_dfu_app.u_flash_spi.wait_cnt_d, Q = \u_dfu_app.u_flash_spi.wait_cnt_q).
Adding EN signal on $flatten\u_dfu_app.\u_flash_spi.$procdff$68943 ($adff) from module loopback (D = \u_dfu_app.u_flash_spi.page_addr_d [3:0], Q = \u_dfu_app.u_flash_spi.page_addr_q [3:0]).
Adding EN signal on $flatten\u_dfu_app.\u_flash_spi.$procdff$68943 ($adff) from module loopback (D = \u_dfu_app.u_flash_spi.page_addr_d [11:4], Q = \u_dfu_app.u_flash_spi.page_addr_q [11:4]).
Adding EN signal on $flatten\u_dfu_app.\u_flash_spi.$procdff$68942 ($adff) from module loopback (D = \u_dfu_app.u_flash_spi.byte_cnt_q, Q = \u_dfu_app.u_flash_spi.last_byte_q).
Adding EN signal on $flatten\u_dfu_app.\u_flash_spi.$procdff$68941 ($adff) from module loopback (D = \u_dfu_app.u_flash_spi.byte_cnt_d, Q = \u_dfu_app.u_flash_spi.byte_cnt_q).
Adding EN signal on $flatten\u_dfu_app.\u_flash_spi.$procdff$68940 ($adff) from module loopback (D = \u_dfu_app.u_flash_spi.state_d, Q = \u_dfu_app.u_flash_spi.state_q).
Adding EN signal on $flatten\u_dfu_app.\u_flash_spi.$procdff$68939 ($adff) from module loopback (D = \u_dfu_app.u_flash_spi.crc16_d, Q = \u_dfu_app.u_flash_spi.crc16_q).
Adding EN signal on $flatten\u_dfu_app.\u_dpram.$procdff$68938 ($dff) from module loopback (D = \u_dfu_app.u_ram_fifo_if.out_addr_q [0], Q = \u_dfu_app.u_dpram.u_8bit.byte_raddr_q).
Adding EN signal on $flatten\u_dfu_app.$procdff$68917 ($adff) from module loopback (D = $flatten\u_dfu_app.$0\wait_cnt_q[7:0], Q = \u_dfu_app.wait_cnt_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$71366 ($adffe) from module loopback.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$71342 ($adffe) from module loopback.

18.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 123 unused cells and 497 unused wires.
<suppressed ~147 debug messages>

18.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~38 debug messages>

18.12.9. Rerunning OPT passes. (Maybe there is more to do..)

18.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~248 debug messages>

18.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53856: { $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53677_CMP $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53583_CMP }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53861: { $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53816_CMP $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53677_CMP $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53583_CMP }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53866: { $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53677_CMP $auto$opt_reduce.cc:134:opt_pmux$69140 }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67615: \u_usb_dfu.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67625: \u_usb_dfu.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67635: \u_usb_dfu.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67645: \u_usb_dfu.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67655: \u_usb_dfu.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67665: \u_usb_dfu.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67685: \u_usb_dfu.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67695: \u_usb_dfu.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67705: \u_usb_dfu.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67715: \u_usb_dfu.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67735: \u_usb_dfu.u_ctrl_endp.state_q [1]
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67765: { \u_usb_dfu.u_ctrl_endp.state_q [1] \u_usb_dfu.u_ctrl_endp.state_q [3] }
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$67775: \u_usb_dfu.u_ctrl_endp.state_q [1]
  Optimizing cells in module \loopback.
Performed a total of 16 changes.

18.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~399 debug messages>
Removed a total of 133 cells.

18.12.13. Executing OPT_DFF pass (perform DFF optimizations).

18.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 133 unused wires.
<suppressed ~1 debug messages>

18.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.12.16. Rerunning OPT passes. (Maybe there is more to do..)

18.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

18.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

18.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

18.12.20. Executing OPT_DFF pass (perform DFF optimizations).

18.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

18.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.12.23. Finished OPT passes. (There is nothing left to do.)

18.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 11) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69680 ($eq).
Removed top 2 bits (of 10) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69456 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69696 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70536 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69458 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71347 ($ne).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71351 ($ne).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69733 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71353 ($ne).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71355 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69753 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69757 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69790 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71375 ($ne).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69843 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71377 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69863 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69896 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69920 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69945 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70002 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70055 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70104 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70108 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71445 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70128 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70161 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70210 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70230 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70234 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70271 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70316 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70332 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70369 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70385 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70422 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70426 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70475 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70487 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70528 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70532 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70646 ($eq).
Removed top 2 bits (of 11) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70634 ($eq).
Removed top 2 bits (of 10) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70589 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70552 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70548 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70540 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70662 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70683 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70687 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70691 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70695 ($eq).
Removed top 4 bits (of 13) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70699 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70703 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70707 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70711 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70715 ($eq).
Removed top 1 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70740 ($eq).
Removed top 1 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70744 ($eq).
Removed top 1 bits (of 11) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70748 ($eq).
Removed top 1 bits (of 10) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70752 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70756 ($eq).
Removed top 3 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70775 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70779 ($eq).
Removed top 1 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70790 ($eq).
Removed top 2 bits (of 10) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70794 ($eq).
Removed top 1 bits (of 11) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70798 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70802 ($eq).
Removed top 4 bits (of 16) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69450 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69454 ($eq).
Removed top 3 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69452 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71276 ($ne).
Removed top 1 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:194$19766 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19773 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19776 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19778 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:200$19780 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:200$19782 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:254$19822 ($add).
Removed top 24 bits (of 32) from port Y of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:254$19822 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:261$19825 ($add).
Removed top 16 bits (of 32) from port Y of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:261$19825 ($add).
Removed top 8 bits (of 16) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:262$19826 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:322$19838 ($add).
Removed top 20 bits (of 32) from port Y of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:322$19838 ($add).
Removed top 5 bits (of 16) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:575$19925 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$49075_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$49087_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$49552_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$49553_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$49554_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$49555_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$49721_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$50468_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$50594_CMP0 ($eq).
Removed top 5 bits (of 8) from mux cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$50625 ($mux).
Removed top 5 bits (of 8) from mux cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$51372 ($mux).
Removed top 1 bits (of 5) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.$procmux$53214_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53816_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_dfu_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$19748 ($sub).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_dfu_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$19748 ($sub).
Removed top 16 bits (of 32) from mux cell loopback.$flatten\u_dfu_app.\u_dpram.$ternary$../../common/hdl/ice40/dpram.v:46$19981 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:93$20021 ($add).
Removed top 22 bits (of 32) from port Y of cell loopback.$flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:93$20021 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:104$20027 ($add).
Removed top 22 bits (of 32) from port Y of cell loopback.$flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:104$20027 ($add).
Removed top 16 bits (of 32) from mux cell loopback.$flatten\u_dfu_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$20034 ($mux).
Removed top 26 bits (of 32) from port B of cell loopback.$flatten\u_dfu_app.\u_ram.$shiftx$../../common/hdl/ice40/ram.v:0$20041 ($shiftx).
Removed top 1 bits (of 11) from port B of cell loopback.$flatten\u_dfu_app.\u_ram_if.$le$../../common/hdl/ram_if.v:130$20075 ($le).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_dfu_app.\u_ram_if.$add$../../common/hdl/ram_if.v:134$20077 ($add).
Removed top 21 bits (of 32) from port Y of cell loopback.$flatten\u_dfu_app.\u_ram_if.$add$../../common/hdl/ram_if.v:134$20077 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_dfu_app.\u_ram_if.$procmux$48607_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell loopback.$flatten\u_dfu_app.\u_ram_if.$procmux$48755 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_dfu_app.$sub$../hdl/loopback/dfu_app.v:115$9956 ($sub).
Removed top 24 bits (of 32) from port Y of cell loopback.$flatten\u_dfu_app.$sub$../hdl/loopback/dfu_app.v:115$9956 ($sub).
Removed top 1 bits (of 3) from port B of cell loopback.$flatten\u_dfu_app.$eq$../hdl/loopback/dfu_app.v:103$9933 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$flatten\u_dfu_app.$eq$../hdl/loopback/dfu_app.v:103$9931 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$flatten\u_dfu_app.$eq$../hdl/loopback/dfu_app.v:100$9918 ($eq).
Removed top 22 bits (of 32) from mux cell loopback.$flatten\u_dfu_app.$ternary$../hdl/loopback/dfu_app.v:91$9897 ($mux).
Removed top 22 bits (of 32) from mux cell loopback.$flatten\u_dfu_app.$ternary$../hdl/loopback/dfu_app.v:92$9896 ($mux).
Removed top 25 bits (of 32) from mux cell loopback.$flatten\u_dfu_app.$ternary$../hdl/loopback/dfu_app.v:93$9895 ($mux).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69448 ($eq).
Removed top 5 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71294 ($ne).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69373 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70935 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70945 ($eq).
Removed top 5 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71296 ($ne).
Removed top 1 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70962 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70885 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70971 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70892 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70980 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70899 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70993 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70997 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71300 ($ne).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70907 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$71002 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70911 ($eq).
Removed top 1 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$71006 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70915 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$71010 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70919 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70923 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70927 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70931 ($eq).
Removed top 3 bits (of 10) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70843 ($eq).
Removed top 1 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70847 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69324 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70851 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70855 ($eq).
Removed top 4 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$71038 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$71042 ($eq).
Removed top 3 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70903 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70859 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$71058 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$71071 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69344 ($eq).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71289 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$71076 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70876 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71606 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$71196 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$71249 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71831 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71857 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71864 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71875 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71880 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71887 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71898 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71907 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71914 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71936 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71944 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71961 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71963 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71969 ($ne).
Removed top 5 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$72024 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$72028 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$72043 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$72047 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$72053 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$72069 ($ne).
Removed top 1 bits (of 5) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$72075 ($ne).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69422 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69440 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69438 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69436 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69434 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69432 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69269 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69446 ($eq).
Removed top 2 bits (of 12) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69444 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69442 ($eq).
Removed top 5 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70839 ($eq).
Removed top 3 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70835 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70818 ($eq).
Removed top 2 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70814 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70810 ($eq).
Removed top 2 bits (of 3) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70826 ($eq).
Removed top 3 bits (of 5) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$70806 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:240$48148 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:240$48148 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$and$../../../usb_dfu/in_fifo.v:0$48140 ($and).
Removed top 25 bits (of 33) from port A of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$neg$../../../usb_dfu/in_fifo.v:0$48138 ($neg).
Converting cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$neg$../../../usb_dfu/in_fifo.v:0$48138 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$neg$../../../usb_dfu/in_fifo.v:0$48138 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:229$48122 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:229$48122 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:122$48098 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:122$48098 ($add).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$shiftx$../../../usb_dfu/in_fifo.v:0$48071 ($shiftx).
Removed top 1 bits (of 2) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71334 ($ne).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:243$48054 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:243$48054 ($add).
Removed top 24 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$shiftx$../../../usb_dfu/out_fifo.v:0$48052 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042 ($sub).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:231$48040 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:231$48040 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:126$48033 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:126$48033 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$and$../../../usb_dfu/out_fifo.v:0$48025 ($and).
Removed top 25 bits (of 33) from port A of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$neg$../../../usb_dfu/out_fifo.v:0$48023 ($neg).
Converting cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$neg$../../../usb_dfu/out_fifo.v:0$48023 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$neg$../../../usb_dfu/out_fifo.v:0$48023 ($neg).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:848$47368 ($eq).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:854$47371 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1002$47432 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1006$47435 ($eq).
Removed top 1 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1059$47468 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47490 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47492 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$lt$../../../usb_dfu/ctrl_endp.v:1084$47502 ($lt).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$lt$../../../usb_dfu/ctrl_endp.v:1113$47518 ($lt).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1166$47547 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1168$47548 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$le$../../../usb_dfu/ctrl_endp.v:1247$47593 ($le).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1274$47636 ($ne).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1302$47649 ($ne).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1307$47651 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1309$47654 ($ne).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1405$47698 ($ne).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1441$47715 ($ne).
Removed top 5 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1536$47759 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1545$47765 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1545$47766 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1550$47768 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1550$47769 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1599$47780 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1609$47788 ($ne).
Removed top 2 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1623$47792 ($eq).
Removed top 6 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47802 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47805 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47810 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47815 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1653$47820 ($eq).
Removed top 4 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1657$47823 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69635 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1659$47835 ($eq).
Removed top 3 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1660$47841 ($eq).
Removed top 3 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1661$47847 ($eq).
Removed top 6 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1662$47854 ($eq).
Removed top 7 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1663$47863 ($eq).
Removed top 4 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1664$47866 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1664$47869 ($eq).
Removed top 1 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1667$47881 ($eq).
Removed top 3 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1668$47888 ($eq).
Removed top 1 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1669$47895 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1687$47910 ($add).
Removed top 23 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1687$47910 ($add).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47916 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47919 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47923 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47926 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47929 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47932 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47935 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47938 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47943 ($shiftx).
Removed top 21 bits (of 32) from port A of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47946 ($add).
Removed top 20 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47946 ($add).
Removed top 19 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47946 ($add).
Removed top 18 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47948 ($shiftx).
Removed top 20 bits (of 32) from port A of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47951 ($add).
Removed top 20 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47951 ($add).
Removed top 19 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47951 ($add).
Removed top 18 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47953 ($shiftx).
Removed top 20 bits (of 32) from port A of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47956 ($add).
Removed top 20 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47956 ($add).
Removed top 19 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47956 ($add).
Removed top 18 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47958 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47963 ($shiftx).
Removed top 4 bits (of 8) from mux cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1762$47968 ($mux).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47975 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47980 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$shiftx$../../../usb_dfu/ctrl_endp.v:0$47985 ($shiftx).
Removed top 4 bits (of 8) from mux cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58873 ($pmux).
Removed top 7 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58875_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58876_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$58877_CMP0 ($eq).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59405 ($mux).
Removed top 7 bits (of 8) from mux cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$59478 ($mux).
Removed top 1 bits (of 4) from mux cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61463 ($mux).
Removed top 3 bits (of 4) from mux cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61538 ($mux).
Removed top 6 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62252_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69592 ($eq).
Removed top 6 bits (of 9) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$63224_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell loopback.$auto$opt_dff.cc:195:make_patterns_logic$71316 ($ne).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69584 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69564 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66137_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66224_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69558 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66489_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66489_CMP1 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66489_CMP2 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66489_CMP3 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69554 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66628_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69550 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66662_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66770_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69546 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66847_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69542 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69538 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69532 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:266$19286 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:266$19286 ($add).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$58061 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$58058 ($mux).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:369$19421 ($eq).
Removed top 27 bits (of 32) from port A of cell loopback.$flatten\u_usb_dfu.\u_sie.$neg$../../../usb_dfu/sie.v:0$19437 ($neg).
Converting cell loopback.$flatten\u_usb_dfu.\u_sie.$neg$../../../usb_dfu/sie.v:0$19437 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell loopback.$flatten\u_usb_dfu.\u_sie.$neg$../../../usb_dfu/sie.v:0$19437 ($neg).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_dfu.\u_sie.$not$../../../usb_dfu/sie.v:382$19441 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19447 ($and).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$xor$../../../usb_dfu/sie.v:133$19466 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$xor$../../../usb_dfu/sie.v:133$19470 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$xor$../../../usb_dfu/sie.v:133$19474 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$xor$../../../usb_dfu/sie.v:133$19478 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$xor$../../../usb_dfu/sie.v:133$19482 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$xor$../../../usb_dfu/sie.v:133$19486 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$xor$../../../usb_dfu/sie.v:133$19490 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$xor$../../../usb_dfu/sie.v:133$19494 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$xor$../../../usb_dfu/sie.v:133$19498 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$xor$../../../usb_dfu/sie.v:133$19502 ($xor).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:417$19505 ($eq).
Removed top 1 bits (of 11) from FF cell loopback.$auto$ff.cc:266:slice$71401 ($adffe).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69528 ($eq).
Removed top 15 bits (of 16) from port A of cell loopback.$flatten\u_usb_dfu.\u_sie.$not$../../../usb_dfu/sie.v:453$19606 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19612 ($and).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$ne$../../../usb_dfu/sie.v:485$19668 ($ne).
Removed top 1 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$eq$../../../usb_dfu/sie.v:517$19689 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:526$19728 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:526$19728 ($add).
Removed top 14 bits (of 15) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$53973 ($mux).
Removed top 2 bits (of 10) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69524 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69520 ($eq).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$55223 ($mux).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69516 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69512 ($eq).
Removed top 2 bits (of 5) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$56163 ($mux).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$56540_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69506 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69500 ($eq).
Removed top 14 bits (of 15) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$57348 ($mux).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69494 ($eq).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69488 ($eq).
Removed top 3 bits (of 8) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69482 ($eq).
Removed top 1 bits (of 9) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68345 ($mux).
Removed top 2 bits (of 7) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69478 ($eq).
Removed top 7 bits (of 15) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69476 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:222$10457 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:222$10457 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:210$10446 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:184$10438 ($add).
Removed top 14 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:184$10438 ($add).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:139$10416 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69474 ($eq).
Removed top 1 bits (of 2) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$eq$../../../usb_dfu/phy_rx.v:136$10407 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:105$10406 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:105$10406 ($add).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69472 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69470 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69468 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69466 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69464 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69462 ($eq).
Removed top 2 bits (of 9) from port B of cell loopback.$auto$fsm_map.cc:77:implement_pattern_cache$69460 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:123$10378 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:123$10378 ($add).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_tx.$sub$../../../usb_dfu/phy_tx.v:120$10375 ($sub).
Removed top 29 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_tx.$sub$../../../usb_dfu/phy_tx.v:120$10375 ($sub).
Removed top 31 bits (of 32) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:79$10366 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:79$10366 ($add).
Removed top 3 bits (of 4) from port B of cell loopback.$flatten\u_usb_dfu.$eq$../../../usb_dfu/usb_dfu.v:243$20113 ($eq).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54769 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$57207 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54579 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$57097 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54407 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$56843 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19632 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19632 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19632 ($or).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$56616 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19448 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19448 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19448 ($or).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$shift$../../../usb_dfu/sie.v:0$19629 ($shift).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19631 ($and).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19631 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19631 ($and).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$shift$../../../usb_dfu/sie.v:0$19445 ($shift).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19447 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19447 ($and).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54629 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54626 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54624 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54621 ($mux).
Removed top 14 bits (of 16) from mux cell loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54619 ($mux).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19613 ($or).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19613 ($or).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19613 ($or).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$shift$../../../usb_dfu/sie.v:0$19610 ($shift).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19612 ($and).
Removed top 14 bits (of 16) from port B of cell loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19612 ($and).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$not$../../../usb_dfu/sie.v:0$19446 ($not).
Removed top 14 bits (of 16) from port A of cell loopback.$flatten\u_usb_dfu.\u_sie.$not$../../../usb_dfu/sie.v:0$19446 ($not).
Removed top 14 bits (of 16) from port Y of cell loopback.$flatten\u_usb_dfu.\u_sie.$shift$../../../usb_dfu/sie.v:0$19438 ($shift).
Removed top 24 bits (of 32) from wire loopback.$flatten\u_dfu_app.$sub$../hdl/loopback/dfu_app.v:115$9956_Y.
Removed top 22 bits (of 32) from wire loopback.$flatten\u_dfu_app.$ternary$../hdl/loopback/dfu_app.v:92$9896_Y.
Removed top 25 bits (of 32) from wire loopback.$flatten\u_dfu_app.$ternary$../hdl/loopback/dfu_app.v:93$9895_Y.
Removed top 5 bits (of 8) from wire loopback.$flatten\u_dfu_app.\u_flash_spi.$11\spi_wr_data[7:0].
Removed top 5 bits (of 8) from wire loopback.$flatten\u_dfu_app.\u_flash_spi.$4\spi_wr_data[7:0].
Removed top 24 bits (of 32) from wire loopback.$flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:254$19822_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_dfu_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$19748_Y.
Removed top 22 bits (of 32) from wire loopback.$flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:104$20027_Y.
Removed top 22 bits (of 32) from wire loopback.$flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:93$20021_Y.
Removed top 1 bits (of 4) from wire loopback.$flatten\u_dfu_app.\u_ram_if.$5\status_d[3:0].
Removed top 21 bits (of 32) from wire loopback.$flatten\u_dfu_app.\u_ram_if.$add$../../common/hdl/ram_if.v:134$20077_Y.
Removed top 3 bits (of 4) from wire loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$12\dfu_state_d[3:0].
Removed top 1 bits (of 4) from wire loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$14\dfu_state_d[3:0].
Removed top 4 bits (of 8) from wire loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$19\in_data[7:0].
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$9\in_data[7:0].
Removed top 19 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:0$47947_Y.
Removed top 19 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:0$47952_Y.
Removed top 19 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:0$47957_Y.
Removed top 23 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1687$47910_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:122$48098_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:229$48122_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:240$48148_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$and$../../../usb_dfu/in_fifo.v:0$48140_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:126$48033_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:231$48040_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:243$48054_Y.
Removed top 64 bits (of 72) from wire loopback.$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$and$../../../usb_dfu/out_fifo.v:0$48025_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$7\datain_toggle_d[15:0].
Removed top 27 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:266$19286_Y.
Removed top 28 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:526$19728_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19447_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19612_Y.
Removed top 15 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19626_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$and$../../../usb_dfu/sie.v:0$19631_Y.
Removed top 15 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$extend$../../../usb_dfu/sie.v:382$19440_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19448_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19613_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$or$../../../usb_dfu/sie.v:0$19632_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54619_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54621_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54624_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$procmux$54626_Y.
Removed top 2 bits (of 5) from wire loopback.$flatten\u_usb_dfu.\u_sie.$procmux$56163_Y.
Removed top 14 bits (of 16) from wire loopback.$flatten\u_usb_dfu.\u_sie.$shift$../../../usb_dfu/sie.v:0$19438_Y.
Removed top 1 bits (of 9) from wire loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 1 bits (of 9) from wire loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$8\data_d[8:0].
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:105$10406_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:222$10457_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:123$10378_Y.
Removed top 30 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:79$10366_Y.
Removed top 29 bits (of 32) from wire loopback.$flatten\u_usb_dfu.\u_sie.\u_phy_tx.$sub$../../../usb_dfu/phy_tx.v:120$10375_Y.
Removed top 1 bits (of 11) from wire loopback.frame.

18.14. Executing PEEPOPT pass (run peephole optimizers).

18.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

18.16. Executing SHARE pass (SAT-based resource sharing).

18.17. Executing TECHMAP pass (map to technology primitives).

18.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

18.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

18.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

18.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module loopback:
  creating $macc model for $flatten\u_dfu_app.$sub$../hdl/loopback/dfu_app.v:115$9956 ($sub).
  creating $macc model for $flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:254$19822 ($add).
  creating $macc model for $flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:261$19825 ($add).
  creating $macc model for $flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:322$19838 ($add).
  creating $macc model for $flatten\u_dfu_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$19748 ($sub).
  creating $macc model for $flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:104$20027 ($add).
  creating $macc model for $flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:93$20021 ($add).
  creating $macc model for $flatten\u_dfu_app.\u_ram_if.$add$../../common/hdl/ram_if.v:134$20077 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1687$47910 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47946 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47951 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47956 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:122$48098 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:229$48122 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:240$48148 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$neg$../../../usb_dfu/in_fifo.v:0$48138 ($neg).
  creating $macc model for $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102 ($sub).
  creating $macc model for $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:126$48033 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:231$48040 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:243$48054 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$neg$../../../usb_dfu/out_fifo.v:0$48023 ($neg).
  creating $macc model for $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042 ($sub).
  creating $macc model for $flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:266$19286 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:526$19728 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_sie.$neg$../../../usb_dfu/sie.v:0$19437 ($neg).
  creating $macc model for $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:105$10406 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:184$10438 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:222$10457 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:123$10378 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:79$10366 ($add).
  creating $macc model for $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$sub$../../../usb_dfu/phy_tx.v:120$10375 ($sub).
  creating $alu model for $macc $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$sub$../../../usb_dfu/phy_tx.v:120$10375.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:79$10366.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:123$10378.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:222$10457.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:184$10438.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:105$10406.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_sie.$neg$../../../usb_dfu/sie.v:0$19437.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:526$19728.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:266$19286.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$neg$../../../usb_dfu/out_fifo.v:0$48023.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:243$48054.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:231$48040.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:126$48033.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$neg$../../../usb_dfu/in_fifo.v:0$48138.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:240$48148.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:229$48122.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:122$48098.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47956.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47951.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47946.
  creating $alu model for $macc $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1687$47910.
  creating $alu model for $macc $flatten\u_dfu_app.\u_ram_if.$add$../../common/hdl/ram_if.v:134$20077.
  creating $alu model for $macc $flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:93$20021.
  creating $alu model for $macc $flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:104$20027.
  creating $alu model for $macc $flatten\u_dfu_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$19748.
  creating $alu model for $macc $flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:322$19838.
  creating $alu model for $macc $flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:261$19825.
  creating $alu model for $macc $flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:254$19822.
  creating $alu model for $macc $flatten\u_dfu_app.$sub$../hdl/loopback/dfu_app.v:115$9956.
  creating $alu model for $flatten\u_dfu_app.\u_ram_if.$le$../../common/hdl/ram_if.v:130$20075 ($le): new $alu
  creating $alu model for $flatten\u_usb_dfu.\u_ctrl_endp.$le$../../../usb_dfu/ctrl_endp.v:1247$47593 ($le): new $alu
  creating $alu model for $flatten\u_usb_dfu.\u_ctrl_endp.$lt$../../../usb_dfu/ctrl_endp.v:1084$47502 ($lt): new $alu
  creating $alu model for $flatten\u_usb_dfu.\u_ctrl_endp.$lt$../../../usb_dfu/ctrl_endp.v:1113$47518 ($lt): new $alu
  creating $alu model for $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47492 ($eq): merged with $flatten\u_usb_dfu.\u_ctrl_endp.$le$../../../usb_dfu/ctrl_endp.v:1247$47593.
  creating $alu model for $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1274$47636 ($ne): merged with $flatten\u_usb_dfu.\u_ctrl_endp.$le$../../../usb_dfu/ctrl_endp.v:1247$47593.
  creating $alu model for $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1302$47649 ($ne): merged with $flatten\u_usb_dfu.\u_ctrl_endp.$lt$../../../usb_dfu/ctrl_endp.v:1084$47502.
  creating $alu model for $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1309$47654 ($ne): merged with $flatten\u_usb_dfu.\u_ctrl_endp.$lt$../../../usb_dfu/ctrl_endp.v:1113$47518.
  creating $alu model for $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66224_CMP0 ($eq): merged with $flatten\u_usb_dfu.\u_ctrl_endp.$lt$../../../usb_dfu/ctrl_endp.v:1113$47518.
  creating $alu cell for $flatten\u_usb_dfu.\u_ctrl_endp.$lt$../../../usb_dfu/ctrl_endp.v:1113$47518, $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1309$47654, $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$66224_CMP0: $auto$alumacc.cc:485:replace_alu$72185
  creating $alu cell for $flatten\u_usb_dfu.\u_ctrl_endp.$lt$../../../usb_dfu/ctrl_endp.v:1084$47502, $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1302$47649: $auto$alumacc.cc:485:replace_alu$72198
  creating $alu cell for $flatten\u_usb_dfu.\u_ctrl_endp.$le$../../../usb_dfu/ctrl_endp.v:1247$47593, $flatten\u_usb_dfu.\u_ctrl_endp.$eq$../../../usb_dfu/ctrl_endp.v:1081$47492, $flatten\u_usb_dfu.\u_ctrl_endp.$ne$../../../usb_dfu/ctrl_endp.v:1274$47636: $auto$alumacc.cc:485:replace_alu$72211
  creating $alu cell for $flatten\u_dfu_app.\u_ram_if.$le$../../common/hdl/ram_if.v:130$20075: $auto$alumacc.cc:485:replace_alu$72226
  creating $alu cell for $flatten\u_dfu_app.$sub$../hdl/loopback/dfu_app.v:115$9956: $auto$alumacc.cc:485:replace_alu$72239
  creating $alu cell for $flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:254$19822: $auto$alumacc.cc:485:replace_alu$72242
  creating $alu cell for $flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:261$19825: $auto$alumacc.cc:485:replace_alu$72245
  creating $alu cell for $flatten\u_dfu_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:322$19838: $auto$alumacc.cc:485:replace_alu$72248
  creating $alu cell for $flatten\u_dfu_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$19748: $auto$alumacc.cc:485:replace_alu$72251
  creating $alu cell for $flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:104$20027: $auto$alumacc.cc:485:replace_alu$72254
  creating $alu cell for $flatten\u_dfu_app.\u_ram_fifo_if.$add$../../common/hdl/ram_fifo_if.v:93$20021: $auto$alumacc.cc:485:replace_alu$72257
  creating $alu cell for $flatten\u_dfu_app.\u_ram_if.$add$../../common/hdl/ram_if.v:134$20077: $auto$alumacc.cc:485:replace_alu$72260
  creating $alu cell for $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1687$47910: $auto$alumacc.cc:485:replace_alu$72263
  creating $alu cell for $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47946: $auto$alumacc.cc:485:replace_alu$72266
  creating $alu cell for $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47951: $auto$alumacc.cc:485:replace_alu$72269
  creating $alu cell for $flatten\u_usb_dfu.\u_ctrl_endp.$add$../../../usb_dfu/ctrl_endp.v:1735$47956: $auto$alumacc.cc:485:replace_alu$72272
  creating $alu cell for $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:122$48098: $auto$alumacc.cc:485:replace_alu$72275
  creating $alu cell for $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:229$48122: $auto$alumacc.cc:485:replace_alu$72278
  creating $alu cell for $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$add$../../../usb_dfu/in_fifo.v:240$48148: $auto$alumacc.cc:485:replace_alu$72281
  creating $alu cell for $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$neg$../../../usb_dfu/in_fifo.v:0$48138: $auto$alumacc.cc:485:replace_alu$72284
  creating $alu cell for $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102: $auto$alumacc.cc:485:replace_alu$72287
  creating $alu cell for $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:126$48033: $auto$alumacc.cc:485:replace_alu$72290
  creating $alu cell for $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:231$48040: $auto$alumacc.cc:485:replace_alu$72293
  creating $alu cell for $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$add$../../../usb_dfu/out_fifo.v:243$48054: $auto$alumacc.cc:485:replace_alu$72296
  creating $alu cell for $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$neg$../../../usb_dfu/out_fifo.v:0$48023: $auto$alumacc.cc:485:replace_alu$72299
  creating $alu cell for $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042: $auto$alumacc.cc:485:replace_alu$72302
  creating $alu cell for $flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:266$19286: $auto$alumacc.cc:485:replace_alu$72305
  creating $alu cell for $flatten\u_usb_dfu.\u_sie.$add$../../../usb_dfu/sie.v:526$19728: $auto$alumacc.cc:485:replace_alu$72308
  creating $alu cell for $flatten\u_usb_dfu.\u_sie.$neg$../../../usb_dfu/sie.v:0$19437: $auto$alumacc.cc:485:replace_alu$72311
  creating $alu cell for $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:105$10406: $auto$alumacc.cc:485:replace_alu$72314
  creating $alu cell for $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:184$10438: $auto$alumacc.cc:485:replace_alu$72317
  creating $alu cell for $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$add$../../../usb_dfu/phy_rx.v:222$10457: $auto$alumacc.cc:485:replace_alu$72320
  creating $alu cell for $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:123$10378: $auto$alumacc.cc:485:replace_alu$72323
  creating $alu cell for $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$add$../../../usb_dfu/phy_tx.v:79$10366: $auto$alumacc.cc:485:replace_alu$72326
  creating $alu cell for $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$sub$../../../usb_dfu/phy_tx.v:120$10375: $auto$alumacc.cc:485:replace_alu$72329
  created 35 $alu and 0 $macc cells.

18.21. Executing OPT pass (performing simple optimizations).

18.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

18.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

18.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

18.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

18.21.6. Executing OPT_DFF pass (perform DFF optimizations).

18.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

18.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.21.9. Rerunning OPT passes. (Maybe there is more to do..)

18.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~249 debug messages>

18.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

18.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

18.21.13. Executing OPT_DFF pass (perform DFF optimizations).

18.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

18.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.21.16. Finished OPT passes. (There is nothing left to do.)

18.22. Executing MEMORY pass.

18.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

18.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

18.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

18.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

18.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

18.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

18.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

18.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

18.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

18.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

18.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

18.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

18.25. Executing TECHMAP pass (map to technology primitives).

18.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

18.25.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

18.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

18.26. Executing ICE40_BRAMINIT pass.

18.27. Executing OPT pass (performing simple optimizations).

18.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~849 debug messages>

18.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~261 debug messages>
Removed a total of 87 cells.

18.27.3. Executing OPT_DFF pass (perform DFF optimizations).

18.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 4 unused cells and 714 unused wires.
<suppressed ~5 debug messages>

18.27.5. Finished fast OPT passes.

18.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

18.29. Executing OPT pass (performing simple optimizations).

18.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

18.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~181 debug messages>

18.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.$ternary$../hdl/loopback/dfu_app.v:92$9896:
      Old ports: A={ 3'000 $auto$wreduce.cc:455:run$72119 [6:0] }, B=10'0000111111, Y=$auto$wreduce.cc:455:run$72118 [9:0]
      New ports: A=$auto$wreduce.cc:455:run$72119 [6:0], B=7'0111111, Y=$auto$wreduce.cc:455:run$72118 [6:0]
      New connections: $auto$wreduce.cc:455:run$72118 [9:7] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.$ternary$../hdl/loopback/dfu_app.v:93$9895:
      Old ports: A=7'0000000, B=7'1000000, Y=$auto$wreduce.cc:455:run$72119 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$72119 [6]
      New connections: $auto$wreduce.cc:455:run$72119 [5:0] = 6'000000
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_dpram.$ternary$../../common/hdl/ice40/dpram.v:46$19981:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
      New connections: { \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [15:9] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [7:1] } = { \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_dpram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49072: { $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:200$19780_Y $auto$opt_reduce.cc:134:opt_pmux$72733 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49082: { $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:200$19780_Y $auto$opt_reduce.cc:134:opt_pmux$72735 }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49116:
      Old ports: A=8'00000000, B=8'10111001, Y=$flatten\u_dfu_app.\u_flash_spi.$13\spi_wr_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_dfu_app.\u_flash_spi.$13\spi_wr_data[7:0] [0]
      New connections: $flatten\u_dfu_app.\u_flash_spi.$13\spi_wr_data[7:0] [7:1] = { $flatten\u_dfu_app.\u_flash_spi.$13\spi_wr_data[7:0] [0] 1'0 $flatten\u_dfu_app.\u_flash_spi.$13\spi_wr_data[7:0] [0] $flatten\u_dfu_app.\u_flash_spi.$13\spi_wr_data[7:0] [0] $flatten\u_dfu_app.\u_flash_spi.$13\spi_wr_data[7:0] [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49143:
      Old ports: A=5'00000, B=5'10111, Y=$flatten\u_dfu_app.\u_flash_spi.$38\state_d[4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_dfu_app.\u_flash_spi.$38\state_d[4:0] [0]
      New connections: $flatten\u_dfu_app.\u_flash_spi.$38\state_d[4:0] [4:1] = { $flatten\u_dfu_app.\u_flash_spi.$38\state_d[4:0] [0] 1'0 $flatten\u_dfu_app.\u_flash_spi.$38\state_d[4:0] [0] $flatten\u_dfu_app.\u_flash_spi.$38\state_d[4:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49208:
      Old ports: A=5'00100, B=5'10100, Y=$flatten\u_dfu_app.\u_flash_spi.$34\state_d[4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_dfu_app.\u_flash_spi.$34\state_d[4:0] [4]
      New connections: $flatten\u_dfu_app.\u_flash_spi.$34\state_d[4:0] [3:0] = 4'0100
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49337:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19959 [14] $auto$opt_expr.cc:205:group_cell_inputs$72564 [12:1] $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19959 [1] $auto$opt_expr.cc:205:group_cell_inputs$72564 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72564 [14] $auto$opt_expr.cc:205:group_cell_inputs$72564 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72564 [13] $auto$opt_expr.cc:205:group_cell_inputs$72564 [0] 1'1 }, Y=$flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19963
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19959 [14] $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19959 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72564 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19963 [15] $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19963 [2] $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19963 [0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19963 [14:3] $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19963 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72564 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49351:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19955 [14] $auto$opt_expr.cc:205:group_cell_inputs$72557 [12:1] $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19955 [1] $auto$opt_expr.cc:205:group_cell_inputs$72557 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72557 [14] $auto$opt_expr.cc:205:group_cell_inputs$72557 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72557 [13] $auto$opt_expr.cc:205:group_cell_inputs$72557 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19959 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72564 [12:1] $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19959 [1] $auto$opt_expr.cc:205:group_cell_inputs$72564 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19955 [14] $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19955 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72557 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19959 [15] $auto$opt_expr.cc:205:group_cell_inputs$72564 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19959 [14] $auto$opt_expr.cc:205:group_cell_inputs$72564 [12:2] $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19959 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72557 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49365:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19951 [14] $auto$opt_expr.cc:205:group_cell_inputs$72550 [12:1] $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19951 [1] $auto$opt_expr.cc:205:group_cell_inputs$72550 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72550 [14] $auto$opt_expr.cc:205:group_cell_inputs$72550 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72550 [13] $auto$opt_expr.cc:205:group_cell_inputs$72550 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19955 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72557 [12:1] $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19955 [1] $auto$opt_expr.cc:205:group_cell_inputs$72557 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19951 [14] $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19951 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72550 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19955 [15] $auto$opt_expr.cc:205:group_cell_inputs$72557 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19955 [14] $auto$opt_expr.cc:205:group_cell_inputs$72557 [12:2] $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19955 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72550 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49379:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19947 [14] $auto$opt_expr.cc:205:group_cell_inputs$72543 [12:1] $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19947 [1] $auto$opt_expr.cc:205:group_cell_inputs$72543 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72543 [14] $auto$opt_expr.cc:205:group_cell_inputs$72543 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72543 [13] $auto$opt_expr.cc:205:group_cell_inputs$72543 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19951 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72550 [12:1] $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19951 [1] $auto$opt_expr.cc:205:group_cell_inputs$72550 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19947 [14] $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19947 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72543 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19951 [15] $auto$opt_expr.cc:205:group_cell_inputs$72550 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19951 [14] $auto$opt_expr.cc:205:group_cell_inputs$72550 [12:2] $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19951 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72543 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49393:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19943 [14] $auto$opt_expr.cc:205:group_cell_inputs$72536 [12:1] $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19943 [1] $auto$opt_expr.cc:205:group_cell_inputs$72536 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72536 [14] $auto$opt_expr.cc:205:group_cell_inputs$72536 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72536 [13] $auto$opt_expr.cc:205:group_cell_inputs$72536 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19947 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72543 [12:1] $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19947 [1] $auto$opt_expr.cc:205:group_cell_inputs$72543 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19943 [14] $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19943 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72536 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19947 [15] $auto$opt_expr.cc:205:group_cell_inputs$72543 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19947 [14] $auto$opt_expr.cc:205:group_cell_inputs$72543 [12:2] $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19947 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72536 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49407:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19939 [14] $auto$opt_expr.cc:205:group_cell_inputs$72529 [12:1] $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19939 [1] $auto$opt_expr.cc:205:group_cell_inputs$72529 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72529 [14] $auto$opt_expr.cc:205:group_cell_inputs$72529 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72529 [13] $auto$opt_expr.cc:205:group_cell_inputs$72529 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19943 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72536 [12:1] $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19943 [1] $auto$opt_expr.cc:205:group_cell_inputs$72536 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19939 [14] $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19939 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72529 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19943 [15] $auto$opt_expr.cc:205:group_cell_inputs$72536 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19943 [14] $auto$opt_expr.cc:205:group_cell_inputs$72536 [12:2] $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19943 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72529 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49421:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19935 [14] $auto$opt_expr.cc:205:group_cell_inputs$72522 [12:1] $flatten\u_dfu_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19935 [1] $auto$opt_expr.cc:205:group_cell_inputs$72522 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72522 [14] $auto$opt_expr.cc:205:group_cell_inputs$72522 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72522 [13] $auto$opt_expr.cc:205:group_cell_inputs$72522 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19939 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72529 [12:1] $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19939 [1] $auto$opt_expr.cc:205:group_cell_inputs$72529 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19935 [14] $flatten\u_dfu_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19935 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72522 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19939 [15] $auto$opt_expr.cc:205:group_cell_inputs$72529 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19939 [14] $auto$opt_expr.cc:205:group_cell_inputs$72529 [12:2] $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19939 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72522 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49435:
      Old ports: A={ \u_dfu_app.u_flash_spi.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72466 [14] \u_dfu_app.u_flash_spi.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$72466 [13] \u_dfu_app.u_flash_spi.crc16_q [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19935 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72522 [12:1] $flatten\u_dfu_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19935 [1] $auto$opt_expr.cc:205:group_cell_inputs$72522 [0] }
      New ports: A={ \u_dfu_app.u_flash_spi.crc16_q [14] \u_dfu_app.u_flash_spi.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72466 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19935 [15] $auto$opt_expr.cc:205:group_cell_inputs$72522 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19935 [14] $auto$opt_expr.cc:205:group_cell_inputs$72522 [12:2] $flatten\u_dfu_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:617$19760.$result[15:0]$19935 [1] } = { \u_dfu_app.u_flash_spi.crc16_q [13:2] \u_dfu_app.u_flash_spi.crc16_q [0] }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49805: { $flatten\u_dfu_app.\u_flash_spi.$10\spi_en[0:0] $flatten\u_dfu_app.\u_flash_spi.$procmux$49555_CMP $flatten\u_dfu_app.\u_flash_spi.$3\spi_rd_ready[0:0] }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49935:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19909 [14] $auto$opt_expr.cc:205:group_cell_inputs$72515 [12:1] $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19909 [1] $auto$opt_expr.cc:205:group_cell_inputs$72515 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72515 [14] $auto$opt_expr.cc:205:group_cell_inputs$72515 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72515 [13] $auto$opt_expr.cc:205:group_cell_inputs$72515 [0] 1'1 }, Y=$flatten\u_dfu_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19913
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19909 [14] $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19909 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72515 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19913 [15] $flatten\u_dfu_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19913 [2] $flatten\u_dfu_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19913 [0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19913 [14:3] $flatten\u_dfu_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19913 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72515 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49956:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19905 [14] $auto$opt_expr.cc:205:group_cell_inputs$72508 [12:1] $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19905 [1] $auto$opt_expr.cc:205:group_cell_inputs$72508 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72508 [14] $auto$opt_expr.cc:205:group_cell_inputs$72508 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72508 [13] $auto$opt_expr.cc:205:group_cell_inputs$72508 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19909 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72515 [12:1] $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19909 [1] $auto$opt_expr.cc:205:group_cell_inputs$72515 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19905 [14] $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19905 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72508 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19909 [15] $auto$opt_expr.cc:205:group_cell_inputs$72515 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19909 [14] $auto$opt_expr.cc:205:group_cell_inputs$72515 [12:2] $flatten\u_dfu_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19909 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72508 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49977:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19901 [14] $auto$opt_expr.cc:205:group_cell_inputs$72501 [12:1] $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19901 [1] $auto$opt_expr.cc:205:group_cell_inputs$72501 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72501 [14] $auto$opt_expr.cc:205:group_cell_inputs$72501 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72501 [13] $auto$opt_expr.cc:205:group_cell_inputs$72501 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19905 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72508 [12:1] $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19905 [1] $auto$opt_expr.cc:205:group_cell_inputs$72508 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19901 [14] $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19901 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72501 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19905 [15] $auto$opt_expr.cc:205:group_cell_inputs$72508 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19905 [14] $auto$opt_expr.cc:205:group_cell_inputs$72508 [12:2] $flatten\u_dfu_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19905 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72501 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49998:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19897 [14] $auto$opt_expr.cc:205:group_cell_inputs$72494 [12:1] $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19897 [1] $auto$opt_expr.cc:205:group_cell_inputs$72494 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72494 [14] $auto$opt_expr.cc:205:group_cell_inputs$72494 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72494 [13] $auto$opt_expr.cc:205:group_cell_inputs$72494 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19901 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72501 [12:1] $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19901 [1] $auto$opt_expr.cc:205:group_cell_inputs$72501 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19897 [14] $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19897 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72494 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19901 [15] $auto$opt_expr.cc:205:group_cell_inputs$72501 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19901 [14] $auto$opt_expr.cc:205:group_cell_inputs$72501 [12:2] $flatten\u_dfu_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19901 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72494 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$50019:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19893 [14] $auto$opt_expr.cc:205:group_cell_inputs$72487 [12:1] $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19893 [1] $auto$opt_expr.cc:205:group_cell_inputs$72487 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72487 [14] $auto$opt_expr.cc:205:group_cell_inputs$72487 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72487 [13] $auto$opt_expr.cc:205:group_cell_inputs$72487 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19897 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72494 [12:1] $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19897 [1] $auto$opt_expr.cc:205:group_cell_inputs$72494 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19893 [14] $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19893 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72487 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19897 [15] $auto$opt_expr.cc:205:group_cell_inputs$72494 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19897 [14] $auto$opt_expr.cc:205:group_cell_inputs$72494 [12:2] $flatten\u_dfu_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19897 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72487 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$50040:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19889 [14] $auto$opt_expr.cc:205:group_cell_inputs$72480 [12:1] $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19889 [1] $auto$opt_expr.cc:205:group_cell_inputs$72480 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72480 [14] $auto$opt_expr.cc:205:group_cell_inputs$72480 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72480 [13] $auto$opt_expr.cc:205:group_cell_inputs$72480 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19893 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72487 [12:1] $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19893 [1] $auto$opt_expr.cc:205:group_cell_inputs$72487 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19889 [14] $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19889 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72480 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19893 [15] $auto$opt_expr.cc:205:group_cell_inputs$72487 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19893 [14] $auto$opt_expr.cc:205:group_cell_inputs$72487 [12:2] $flatten\u_dfu_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19893 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72480 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$50061:
      Old ports: A={ $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19885 [14] $auto$opt_expr.cc:205:group_cell_inputs$72473 [12:1] $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19885 [1] $auto$opt_expr.cc:205:group_cell_inputs$72473 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72473 [14] $auto$opt_expr.cc:205:group_cell_inputs$72473 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72473 [13] $auto$opt_expr.cc:205:group_cell_inputs$72473 [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19889 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72480 [12:1] $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19889 [1] $auto$opt_expr.cc:205:group_cell_inputs$72480 [0] }
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19885 [14] $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19885 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72473 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19889 [15] $auto$opt_expr.cc:205:group_cell_inputs$72480 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19889 [14] $auto$opt_expr.cc:205:group_cell_inputs$72480 [12:2] $flatten\u_dfu_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19889 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72473 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$50082:
      Old ports: A={ \u_dfu_app.u_flash_spi.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72466 [14] \u_dfu_app.u_flash_spi.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$72466 [13] \u_dfu_app.u_flash_spi.crc16_q [0] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19885 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72473 [12:1] $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19885 [1] $auto$opt_expr.cc:205:group_cell_inputs$72473 [0] }
      New ports: A={ \u_dfu_app.u_flash_spi.crc16_q [14] \u_dfu_app.u_flash_spi.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72466 [14:13] 1'1 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19885 [15] $auto$opt_expr.cc:205:group_cell_inputs$72473 [1:0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19885 [14] $auto$opt_expr.cc:205:group_cell_inputs$72473 [12:2] $flatten\u_dfu_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:526$19759.$result[15:0]$19885 [1] } = { \u_dfu_app.u_flash_spi.crc16_q [13:2] \u_dfu_app.u_flash_spi.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$50335:
      Old ports: A=5'01111, B=5'01110, Y=$flatten\u_dfu_app.\u_flash_spi.$23\state_d[4:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_dfu_app.\u_flash_spi.$23\state_d[4:0] [0]
      New connections: $flatten\u_dfu_app.\u_flash_spi.$23\state_d[4:0] [4:1] = 4'0111
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$50625:
      Old ports: A=3'000, B=3'110, Y=$auto$wreduce.cc:455:run$72121 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$72121 [1]
      New connections: { $auto$wreduce.cc:455:run$72121 [2] $auto$wreduce.cc:455:run$72121 [0] } = { $auto$wreduce.cc:455:run$72121 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$50874:
      Old ports: A=5'01010, B=5'01001, Y=$flatten\u_dfu_app.\u_flash_spi.$15\state_d[4:0]
      New ports: A=2'10, B=2'01, Y=$flatten\u_dfu_app.\u_flash_spi.$15\state_d[4:0] [1:0]
      New connections: $flatten\u_dfu_app.\u_flash_spi.$15\state_d[4:0] [4:2] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$51372:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:455:run$72120 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$72120 [0]
      New connections: $auto$wreduce.cc:455:run$72120 [2:1] = { $auto$wreduce.cc:455:run$72120 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$52629:
      Old ports: A=5'00100, B=5'00010, Y=$flatten\u_dfu_app.\u_flash_spi.$5\state_d[4:0]
      New ports: A=2'10, B=2'01, Y=$flatten\u_dfu_app.\u_flash_spi.$5\state_d[4:0] [2:1]
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$5\state_d[4:0] [4:3] $flatten\u_dfu_app.\u_flash_spi.$5\state_d[4:0] [0] } = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$52939:
      Old ports: A=8'00000000, B=8'10101011, Y=$flatten\u_dfu_app.\u_flash_spi.$2\spi_wr_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_dfu_app.\u_flash_spi.$2\spi_wr_data[7:0] [0]
      New connections: $flatten\u_dfu_app.\u_flash_spi.$2\spi_wr_data[7:0] [7:1] = { $flatten\u_dfu_app.\u_flash_spi.$2\spi_wr_data[7:0] [0] 1'0 $flatten\u_dfu_app.\u_flash_spi.$2\spi_wr_data[7:0] [0] 1'0 $flatten\u_dfu_app.\u_flash_spi.$2\spi_wr_data[7:0] [0] 1'0 $flatten\u_dfu_app.\u_flash_spi.$2\spi_wr_data[7:0] [0] }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53211: { $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19776_Y $auto$opt_reduce.cc:134:opt_pmux$72737 $flatten\u_dfu_app.\u_flash_spi.$procmux$49721_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49558_CMP }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53221: { $flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49075_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:200$19780_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$50468_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $auto$opt_reduce.cc:134:opt_pmux$72739 $auto$opt_reduce.cc:134:opt_pmux$69154 $flatten\u_dfu_app.\u_flash_spi.$procmux$49328_CMP $auto$opt_reduce.cc:134:opt_pmux$69152 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53292: { $flatten\u_dfu_app.\u_flash_spi.$procmux$53088_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49076_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49087_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49075_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19773_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19776_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:199$19778_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:200$19780_Y $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:200$19782_Y $flatten\u_dfu_app.\u_flash_spi.$procmux$50594_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$50468_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$53214_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49721_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49558_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49328_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49073_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49098_CTRL }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$53568: { $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49328_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:196$19769:
      Old ports: A=4'0000, B=4'1000, Y=$flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:196$19769_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:196$19769_Y [3]
      New connections: $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:196$19769_Y [2:0] = 3'000
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53861: $flatten\u_dfu_app.\u_flash_spi.\u_spi.$procmux$53677_CMP
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$20034:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
      New connections: { \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [15:9] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [7:1] } = { \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_dfu_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_ram_if.$procmux$48744:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$72126 [2:0] }, B=4'1000, Y=$flatten\u_dfu_app.\u_ram_if.$3\status_d[3:0]
      New ports: A=$auto$wreduce.cc:455:run$72126 [2:0], B=3'000, Y=$flatten\u_dfu_app.\u_ram_if.$3\status_d[3:0] [2:0]
      New connections: $flatten\u_dfu_app.\u_ram_if.$3\status_d[3:0] [3] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_ram_if.$procmux$48755:
      Old ports: A=3'111, B=3'001, Y=$auto$wreduce.cc:455:run$72126 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$72126 [1]
      New connections: { $auto$wreduce.cc:455:run$72126 [2] $auto$wreduce.cc:455:run$72126 [0] } = { $auto$wreduce.cc:455:run$72126 [1] 1'1 }
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_ram_if.$procmux$48878: $auto$opt_reduce.cc:134:opt_pmux$72741
    New ctrl vector for $pmux cell $flatten\u_dfu_app.\u_ram_if.$procmux$48892: $flatten\u_dfu_app.\u_ram_if.$procmux$48843_CMP
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60240:
      Old ports: A=4'1010, B=4'0010, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$28\dfu_state_d[3:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$28\dfu_state_d[3:0] [3]
      New connections: $flatten\u_usb_dfu.\u_ctrl_endp.$28\dfu_state_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60254:
      Old ports: A=4'0011, B=4'1010, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$26\dfu_state_d[3:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\u_usb_dfu.\u_ctrl_endp.$26\dfu_state_d[3:0] [3] $flatten\u_usb_dfu.\u_ctrl_endp.$26\dfu_state_d[3:0] [0] }
      New connections: $flatten\u_usb_dfu.\u_ctrl_endp.$26\dfu_state_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60370:
      Old ports: A=4'0110, B=4'1010, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$25\dfu_state_d[3:0]
      New ports: A=2'01, B=2'10, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$25\dfu_state_d[3:0] [3:2]
      New connections: $flatten\u_usb_dfu.\u_ctrl_endp.$25\dfu_state_d[3:0] [1:0] = 2'10
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$60861: { \u_usb_dfu.u_ctrl_endp.req_q [18] \u_usb_dfu.u_ctrl_endp.req_q [12] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61363:
      Old ports: A=4'0110, B=4'0011, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$17\dfu_state_d[3:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_dfu.\u_ctrl_endp.$17\dfu_state_d[3:0] [2] $flatten\u_usb_dfu.\u_ctrl_endp.$17\dfu_state_d[3:0] [0] }
      New connections: { $flatten\u_usb_dfu.\u_ctrl_endp.$17\dfu_state_d[3:0] [3] $flatten\u_usb_dfu.\u_ctrl_endp.$17\dfu_state_d[3:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61463:
      Old ports: A=3'111, B=3'010, Y=$auto$wreduce.cc:455:run$72129 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$72129 [0]
      New connections: $auto$wreduce.cc:455:run$72129 [2:1] = { $auto$wreduce.cc:455:run$72129 [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61573:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$72129 [2:0] }, B={ 3'010 $auto$wreduce.cc:455:run$72128 [0] }, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$11\dfu_state_d[3:0]
      New ports: A=$auto$wreduce.cc:455:run$72129 [2:0], B={ 2'10 $auto$wreduce.cc:455:run$72128 [0] }, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$11\dfu_state_d[3:0] [2:0]
      New connections: $flatten\u_usb_dfu.\u_ctrl_endp.$11\dfu_state_d[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62555:
      Old ports: A={ \u_usb_dfu.u_sie.data_q [8] 8'x }, B=9'111111111, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0]
      New ports: A={ \u_usb_dfu.u_sie.data_q [8] 1'x }, B=2'11, Y={ $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [8] $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [0] }
      New connections: $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [7:1] = { $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$65406:
      Old ports: A=2'11, B=2'10, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$3\dev_state_d[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$3\dev_state_d[1:0] [0]
      New connections: $flatten\u_usb_dfu.\u_ctrl_endp.$3\dev_state_d[1:0] [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1761$47966:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1761$47966_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1761$47966_Y [0]
      New connections: $flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1761$47966_Y [3:1] = { $flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1761$47966_Y [0] $flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1761$47966_Y [0] $flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1761$47966_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1762$47968:
      Old ports: A=4'0001, B=4'1010, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1762$47968_Y [3:0]
      New ports: A=2'01, B=2'10, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1762$47968_Y [1:0]
      New connections: $flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1762$47968_Y [3:2] = { $flatten\u_usb_dfu.\u_ctrl_endp.$ternary$../../../usb_dfu/ctrl_endp.v:1762$47968_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103:
      Old ports: A={ $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [3:0] }, B=8, Y=$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y
      New ports: A={ $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$sub$../../../usb_dfu/in_fifo.v:133$48102_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4:0]
      New connections: $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [31:5] = { $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_in_fifo.$ternary$../../../usb_dfu/in_fifo.v:133$48103_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043:
      Old ports: A={ $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [3:0] }, B=8, Y=$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y
      New ports: A={ $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [31] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$sub$../../../usb_dfu/out_fifo.v:233$48042_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4:0]
      New connections: $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [31:5] = { $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] $flatten\u_usb_dfu.\u_fifo.\u_out_fifo.$ternary$../../../usb_dfu/out_fifo.v:233$48043_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$53994:
      Old ports: A={ $flatten\u_usb_dfu.\u_sie.$8\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19532 [14] $auto$opt_expr.cc:205:group_cell_inputs$72400 [12:1] $flatten\u_usb_dfu.\u_sie.$8\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19532 [1] $auto$opt_expr.cc:205:group_cell_inputs$72400 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72400 [14] $auto$opt_expr.cc:205:group_cell_inputs$72400 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72400 [13] $auto$opt_expr.cc:205:group_cell_inputs$72400 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19579 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72407 [12:1] $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19579 [1] $auto$opt_expr.cc:205:group_cell_inputs$72407 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$8\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19532 [14] $flatten\u_usb_dfu.\u_sie.$8\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19532 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72400 [14:13] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19579 [15] $auto$opt_expr.cc:205:group_cell_inputs$72407 [1:0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19579 [14] $auto$opt_expr.cc:205:group_cell_inputs$72407 [12:2] $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19579 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72400 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54005:
      Old ports: A={ $flatten\u_usb_dfu.\u_sie.$7\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19528 [14] $auto$opt_expr.cc:205:group_cell_inputs$72393 [12:1] $flatten\u_usb_dfu.\u_sie.$7\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19528 [1] $auto$opt_expr.cc:205:group_cell_inputs$72393 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72393 [14] $auto$opt_expr.cc:205:group_cell_inputs$72393 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72393 [13] $auto$opt_expr.cc:205:group_cell_inputs$72393 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$8\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19532 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72400 [12:1] $flatten\u_usb_dfu.\u_sie.$8\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19532 [1] $auto$opt_expr.cc:205:group_cell_inputs$72400 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$7\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19528 [14] $flatten\u_usb_dfu.\u_sie.$7\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19528 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72393 [14:13] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$8\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19532 [15] $auto$opt_expr.cc:205:group_cell_inputs$72400 [1:0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$8\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19532 [14] $auto$opt_expr.cc:205:group_cell_inputs$72400 [12:2] $flatten\u_usb_dfu.\u_sie.$8\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19532 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72393 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54016:
      Old ports: A={ $flatten\u_usb_dfu.\u_sie.$6\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19524 [14] $auto$opt_expr.cc:205:group_cell_inputs$72386 [12:1] $flatten\u_usb_dfu.\u_sie.$6\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19524 [1] $auto$opt_expr.cc:205:group_cell_inputs$72386 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72386 [14] $auto$opt_expr.cc:205:group_cell_inputs$72386 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72386 [13] $auto$opt_expr.cc:205:group_cell_inputs$72386 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$7\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19528 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72393 [12:1] $flatten\u_usb_dfu.\u_sie.$7\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19528 [1] $auto$opt_expr.cc:205:group_cell_inputs$72393 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$6\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19524 [14] $flatten\u_usb_dfu.\u_sie.$6\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19524 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72386 [14:13] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$7\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19528 [15] $auto$opt_expr.cc:205:group_cell_inputs$72393 [1:0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$7\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19528 [14] $auto$opt_expr.cc:205:group_cell_inputs$72393 [12:2] $flatten\u_usb_dfu.\u_sie.$7\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19528 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72386 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54027:
      Old ports: A={ $flatten\u_usb_dfu.\u_sie.$5\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19520 [14] $auto$opt_expr.cc:205:group_cell_inputs$72379 [12:1] $flatten\u_usb_dfu.\u_sie.$5\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19520 [1] $auto$opt_expr.cc:205:group_cell_inputs$72379 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72379 [14] $auto$opt_expr.cc:205:group_cell_inputs$72379 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72379 [13] $auto$opt_expr.cc:205:group_cell_inputs$72379 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$6\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19524 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72386 [12:1] $flatten\u_usb_dfu.\u_sie.$6\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19524 [1] $auto$opt_expr.cc:205:group_cell_inputs$72386 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$5\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19520 [14] $flatten\u_usb_dfu.\u_sie.$5\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19520 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72379 [14:13] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$6\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19524 [15] $auto$opt_expr.cc:205:group_cell_inputs$72386 [1:0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$6\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19524 [14] $auto$opt_expr.cc:205:group_cell_inputs$72386 [12:2] $flatten\u_usb_dfu.\u_sie.$6\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19524 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72379 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54038:
      Old ports: A={ $flatten\u_usb_dfu.\u_sie.$4\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19516 [14] $auto$opt_expr.cc:205:group_cell_inputs$72372 [12:1] $flatten\u_usb_dfu.\u_sie.$4\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19516 [1] $auto$opt_expr.cc:205:group_cell_inputs$72372 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72372 [14] $auto$opt_expr.cc:205:group_cell_inputs$72372 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72372 [13] $auto$opt_expr.cc:205:group_cell_inputs$72372 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$5\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19520 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72379 [12:1] $flatten\u_usb_dfu.\u_sie.$5\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19520 [1] $auto$opt_expr.cc:205:group_cell_inputs$72379 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$4\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19516 [14] $flatten\u_usb_dfu.\u_sie.$4\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19516 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72372 [14:13] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$5\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19520 [15] $auto$opt_expr.cc:205:group_cell_inputs$72379 [1:0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$5\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19520 [14] $auto$opt_expr.cc:205:group_cell_inputs$72379 [12:2] $flatten\u_usb_dfu.\u_sie.$5\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19520 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72372 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54049:
      Old ports: A={ $flatten\u_usb_dfu.\u_sie.$3\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19512 [14] $auto$opt_expr.cc:205:group_cell_inputs$72365 [12:1] $flatten\u_usb_dfu.\u_sie.$3\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19512 [1] $auto$opt_expr.cc:205:group_cell_inputs$72365 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72365 [14] $auto$opt_expr.cc:205:group_cell_inputs$72365 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72365 [13] $auto$opt_expr.cc:205:group_cell_inputs$72365 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$4\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19516 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72372 [12:1] $flatten\u_usb_dfu.\u_sie.$4\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19516 [1] $auto$opt_expr.cc:205:group_cell_inputs$72372 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$3\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19512 [14] $flatten\u_usb_dfu.\u_sie.$3\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19512 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72365 [14:13] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$4\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19516 [15] $auto$opt_expr.cc:205:group_cell_inputs$72372 [1:0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$4\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19516 [14] $auto$opt_expr.cc:205:group_cell_inputs$72372 [12:2] $flatten\u_usb_dfu.\u_sie.$4\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19516 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72365 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54060:
      Old ports: A={ \u_usb_dfu.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72358 [14] \u_usb_dfu.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$72358 [13] \u_usb_dfu.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$3\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19512 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$72365 [12:1] $flatten\u_usb_dfu.\u_sie.$3\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19512 [1] $auto$opt_expr.cc:205:group_cell_inputs$72365 [0] }
      New ports: A={ \u_usb_dfu.u_sie.crc16_q [14] \u_usb_dfu.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72358 [14:13] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$3\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19512 [15] $auto$opt_expr.cc:205:group_cell_inputs$72365 [1:0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$3\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19512 [14] $auto$opt_expr.cc:205:group_cell_inputs$72365 [12:2] $flatten\u_usb_dfu.\u_sie.$3\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19512 [1] } = { \u_usb_dfu.u_sie.crc16_q [13:2] \u_usb_dfu.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54126:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_dfu.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_dfu.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_dfu.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_dfu.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54144:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_dfu.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_dfu.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_dfu.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54384:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_dfu.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_dfu.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_dfu.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54905:
      Old ports: A={ $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19579 [14] $auto$opt_expr.cc:205:group_cell_inputs$72407 [12:1] $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19579 [1] $auto$opt_expr.cc:205:group_cell_inputs$72407 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72407 [14] $auto$opt_expr.cc:205:group_cell_inputs$72407 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$72407 [13] $auto$opt_expr.cc:205:group_cell_inputs$72407 [0] 1'1 }, Y=$flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19540
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19579 [14] $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:450$19252.$result[15:0]$19579 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72407 [14:13] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19540 [15] $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19540 [2] $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19540 [0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19540 [14:3] $flatten\u_usb_dfu.\u_sie.$10\crc16$func$../../../usb_dfu/sie.v:444$19251.$result[15:0]$19540 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72407 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$55973:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$72461 [2:1] $flatten\u_usb_dfu.\u_sie.$13\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19497 [1] $auto$opt_expr.cc:205:group_cell_inputs$72461 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72461 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$72461 [3] $auto$opt_expr.cc:205:group_cell_inputs$72461 [0] 1'1 }, Y=$flatten\u_usb_dfu.\u_sie.$14\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19501
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$13\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19497 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72461 [3] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$14\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19501 [2] $flatten\u_usb_dfu.\u_sie.$14\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19501 [0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$14\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19501 [4:3] $flatten\u_usb_dfu.\u_sie.$14\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19501 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72461 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$55992:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$72456 [2:1] $flatten\u_usb_dfu.\u_sie.$12\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19493 [1] $auto$opt_expr.cc:205:group_cell_inputs$72456 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72456 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$72456 [3] $auto$opt_expr.cc:205:group_cell_inputs$72456 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$13\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19497 [4] $auto$opt_expr.cc:205:group_cell_inputs$72461 [2:1] $flatten\u_usb_dfu.\u_sie.$13\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19497 [1] $auto$opt_expr.cc:205:group_cell_inputs$72461 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$12\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19493 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72456 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$72461 [1:0]
      New connections: { $flatten\u_usb_dfu.\u_sie.$13\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19497 [4] $auto$opt_expr.cc:205:group_cell_inputs$72461 [2] $flatten\u_usb_dfu.\u_sie.$13\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19497 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72456 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$56011:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$72451 [2:1] $flatten\u_usb_dfu.\u_sie.$11\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19489 [1] $auto$opt_expr.cc:205:group_cell_inputs$72451 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72451 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$72451 [3] $auto$opt_expr.cc:205:group_cell_inputs$72451 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$12\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19493 [4] $auto$opt_expr.cc:205:group_cell_inputs$72456 [2:1] $flatten\u_usb_dfu.\u_sie.$12\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19493 [1] $auto$opt_expr.cc:205:group_cell_inputs$72456 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$11\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19489 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72451 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$72456 [1:0]
      New connections: { $flatten\u_usb_dfu.\u_sie.$12\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19493 [4] $auto$opt_expr.cc:205:group_cell_inputs$72456 [2] $flatten\u_usb_dfu.\u_sie.$12\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19493 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72451 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$56030:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$72446 [2:1] $flatten\u_usb_dfu.\u_sie.$10\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19485 [1] $auto$opt_expr.cc:205:group_cell_inputs$72446 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72446 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$72446 [3] $auto$opt_expr.cc:205:group_cell_inputs$72446 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$11\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19489 [4] $auto$opt_expr.cc:205:group_cell_inputs$72451 [2:1] $flatten\u_usb_dfu.\u_sie.$11\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19489 [1] $auto$opt_expr.cc:205:group_cell_inputs$72451 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$10\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19485 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72446 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$72451 [1:0]
      New connections: { $flatten\u_usb_dfu.\u_sie.$11\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19489 [4] $auto$opt_expr.cc:205:group_cell_inputs$72451 [2] $flatten\u_usb_dfu.\u_sie.$11\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19489 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72446 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$56049:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$72441 [2:1] $flatten\u_usb_dfu.\u_sie.$9\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19481 [1] $auto$opt_expr.cc:205:group_cell_inputs$72441 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72441 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$72441 [3] $auto$opt_expr.cc:205:group_cell_inputs$72441 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$10\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19485 [4] $auto$opt_expr.cc:205:group_cell_inputs$72446 [2:1] $flatten\u_usb_dfu.\u_sie.$10\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19485 [1] $auto$opt_expr.cc:205:group_cell_inputs$72446 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$9\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19481 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72441 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$72446 [1:0]
      New connections: { $flatten\u_usb_dfu.\u_sie.$10\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19485 [4] $auto$opt_expr.cc:205:group_cell_inputs$72446 [2] $flatten\u_usb_dfu.\u_sie.$10\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19485 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72441 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$56068:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$72436 [2:1] $flatten\u_usb_dfu.\u_sie.$8\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19477 [1] $auto$opt_expr.cc:205:group_cell_inputs$72436 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72436 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$72436 [3] $auto$opt_expr.cc:205:group_cell_inputs$72436 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$9\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19481 [4] $auto$opt_expr.cc:205:group_cell_inputs$72441 [2:1] $flatten\u_usb_dfu.\u_sie.$9\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19481 [1] $auto$opt_expr.cc:205:group_cell_inputs$72441 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$8\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19477 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72436 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$72441 [1:0]
      New connections: { $flatten\u_usb_dfu.\u_sie.$9\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19481 [4] $auto$opt_expr.cc:205:group_cell_inputs$72441 [2] $flatten\u_usb_dfu.\u_sie.$9\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19481 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72436 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$56087:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$72431 [2:1] $flatten\u_usb_dfu.\u_sie.$7\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19473 [1] $auto$opt_expr.cc:205:group_cell_inputs$72431 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72431 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$72431 [3] $auto$opt_expr.cc:205:group_cell_inputs$72431 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$8\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19477 [4] $auto$opt_expr.cc:205:group_cell_inputs$72436 [2:1] $flatten\u_usb_dfu.\u_sie.$8\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19477 [1] $auto$opt_expr.cc:205:group_cell_inputs$72436 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$7\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19473 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72431 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$72436 [1:0]
      New connections: { $flatten\u_usb_dfu.\u_sie.$8\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19477 [4] $auto$opt_expr.cc:205:group_cell_inputs$72436 [2] $flatten\u_usb_dfu.\u_sie.$8\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19477 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72431 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$56106:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$72426 [2:1] $flatten\u_usb_dfu.\u_sie.$6\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19469 [1] $auto$opt_expr.cc:205:group_cell_inputs$72426 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72426 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$72426 [3] $auto$opt_expr.cc:205:group_cell_inputs$72426 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$7\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19473 [4] $auto$opt_expr.cc:205:group_cell_inputs$72431 [2:1] $flatten\u_usb_dfu.\u_sie.$7\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19473 [1] $auto$opt_expr.cc:205:group_cell_inputs$72431 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$6\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19469 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72426 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$72431 [1:0]
      New connections: { $flatten\u_usb_dfu.\u_sie.$7\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19473 [4] $auto$opt_expr.cc:205:group_cell_inputs$72431 [2] $flatten\u_usb_dfu.\u_sie.$7\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19473 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72426 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$56125:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$72421 [2:1] $flatten\u_usb_dfu.\u_sie.$5\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19465 [1] $auto$opt_expr.cc:205:group_cell_inputs$72421 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72421 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$72421 [3] $auto$opt_expr.cc:205:group_cell_inputs$72421 [0] 1'1 }, Y={ $flatten\u_usb_dfu.\u_sie.$6\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19469 [4] $auto$opt_expr.cc:205:group_cell_inputs$72426 [2:1] $flatten\u_usb_dfu.\u_sie.$6\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19469 [1] $auto$opt_expr.cc:205:group_cell_inputs$72426 [0] }
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$5\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19465 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$72421 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$72426 [1:0]
      New connections: { $flatten\u_usb_dfu.\u_sie.$6\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19469 [4] $auto$opt_expr.cc:205:group_cell_inputs$72426 [2] $flatten\u_usb_dfu.\u_sie.$6\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19469 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$72421 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$56144:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$72416 [1] $auto$opt_expr.cc:205:group_cell_inputs$72416 [2] $auto$opt_expr.cc:205:group_cell_inputs$72416 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$72416 [1] $auto$wreduce.cc:455:run$72170 [1] $auto$opt_expr.cc:205:group_cell_inputs$72416 [0] 1'0 }, Y={ $flatten\u_usb_dfu.\u_sie.$5\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19465 [4] $auto$opt_expr.cc:205:group_cell_inputs$72421 [2:1] $flatten\u_usb_dfu.\u_sie.$5\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19465 [1] $auto$opt_expr.cc:205:group_cell_inputs$72421 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$72416 [2] 1'1 }, B={ $auto$wreduce.cc:455:run$72170 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$72421 [1:0]
      New connections: { $flatten\u_usb_dfu.\u_sie.$5\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19465 [4] $auto$opt_expr.cc:205:group_cell_inputs$72421 [2] $flatten\u_usb_dfu.\u_sie.$5\crc5$func$../../../usb_dfu/sie.v:416$19249.$result[4:0]$19465 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$72416 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$56163:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$72416 [1] $auto$wreduce.cc:455:run$72170 [1] $auto$opt_expr.cc:205:group_cell_inputs$72416 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$72416 [1:0]
      New connections: $auto$wreduce.cc:455:run$72170 [1] = 1'1
    New ctrl vector for $pmux cell $flatten\u_usb_dfu.\u_sie.$procmux$57836: $auto$opt_reduce.cc:134:opt_pmux$69138
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68345:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:455:run$72172 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$72172 [7]
      New connections: $auto$wreduce.cc:455:run$72172 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68424:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$72172 [7:0] }, B=9'100000000, Y=$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:455:run$72172 [7:0], B=8'00000000, Y=$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68656:
      Old ports: A=\u_usb_dfu.u_sie.u_phy_rx.rx_valid_rq, B={ \u_usb_dfu.u_sie.u_phy_rx.rx_valid_rq \u_usb_dfu.u_sie.u_phy_rx.rx_valid_rq }, Y=\u_usb_dfu.u_sie.u_phy_rx.rx_valid_fd
      New connections: \u_usb_dfu.u_sie.u_phy_rx.rx_valid_fd = \u_usb_dfu.u_sie.u_phy_rx.rx_valid_rq
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700:
      Old ports: A=18'xxxxxxxxxxxx1xx1xx, B=18'000000000000000000, Y=$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y
      New ports: A=2'1x, B=2'00, Y={ $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [2] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [17:3] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [1] } = { $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [2] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68700_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68740:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$procmux$48208:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_dfu.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_dfu.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_dfu.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$72736: { $flatten\u_dfu_app.\u_flash_spi.$procmux$53214_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$53088_CMP $flatten\u_dfu_app.\u_flash_spi.$procmux$49942_CMP $flatten\u_dfu_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:198$19774_Y }
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.$ternary$../hdl/loopback/dfu_app.v:91$9897:
      Old ports: A=$auto$wreduce.cc:455:run$72118 [9:0], B=10'0000001110, Y=\u_dfu_app.u_ram_if.end_addr_i
      New ports: A=$auto$wreduce.cc:455:run$72118 [6:0], B=7'0001110, Y=\u_dfu_app.u_ram_if.end_addr_i [6:0]
      New connections: \u_dfu_app.u_ram_if.end_addr_i [9:7] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.$ternary$../hdl/loopback/dfu_app.v:92$9896:
      Old ports: A=$auto$wreduce.cc:455:run$72119 [6:0], B=7'0111111, Y=$auto$wreduce.cc:455:run$72118 [6:0]
      New ports: A={ $auto$wreduce.cc:455:run$72119 [6] 1'0 }, B=2'01, Y={ $auto$wreduce.cc:455:run$72118 [6] $auto$wreduce.cc:455:run$72118 [0] }
      New connections: $auto$wreduce.cc:455:run$72118 [5:1] = { $auto$wreduce.cc:455:run$72118 [0] $auto$wreduce.cc:455:run$72118 [0] $auto$wreduce.cc:455:run$72118 [0] $auto$wreduce.cc:455:run$72118 [0] $auto$wreduce.cc:455:run$72118 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49242:
      Old ports: A=5'01011, B=$flatten\u_dfu_app.\u_flash_spi.$34\state_d[4:0], Y=$flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0]
      New ports: A=3'001, B={ $flatten\u_dfu_app.\u_flash_spi.$34\state_d[4:0] [4] 2'10 }, Y={ $flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0] [4] $flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0] [2] $flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0] [0] }
      New connections: { $flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0] [3] $flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0] [1] } = { $flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0] [0] $flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$52696:
      Old ports: A=5'10101, B=$flatten\u_dfu_app.\u_flash_spi.$5\state_d[4:0], Y=$flatten\u_dfu_app.\u_flash_spi.$3\state_d[4:0]
      New ports: A=3'101, B={ $flatten\u_dfu_app.\u_flash_spi.$5\state_d[4:0] [2:1] 1'0 }, Y=$flatten\u_dfu_app.\u_flash_spi.$3\state_d[4:0] [2:0]
      New connections: $flatten\u_dfu_app.\u_flash_spi.$3\state_d[4:0] [4:3] = { $flatten\u_dfu_app.\u_flash_spi.$3\state_d[4:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:195$19770:
      Old ports: A=$flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:196$19769_Y, B=4'0111, Y=$flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:195$19770_Y
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:196$19769_Y [3] 1'0 }, B=2'01, Y={ $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:195$19770_Y [3] $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:195$19770_Y [0] }
      New connections: $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:195$19770_Y [2:1] = { $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:195$19770_Y [0] $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:195$19770_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_ram_if.$procmux$48744:
      Old ports: A=$auto$wreduce.cc:455:run$72126 [2:0], B=3'000, Y=$flatten\u_dfu_app.\u_ram_if.$3\status_d[3:0] [2:0]
      New ports: A={ $auto$wreduce.cc:455:run$72126 [1] 1'1 }, B=2'00, Y=$flatten\u_dfu_app.\u_ram_if.$3\status_d[3:0] [1:0]
      New connections: $flatten\u_dfu_app.\u_ram_if.$3\status_d[3:0] [2] = $flatten\u_dfu_app.\u_ram_if.$3\status_d[3:0] [1]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$61399:
      Old ports: A=$flatten\u_usb_dfu.\u_ctrl_endp.$17\dfu_state_d[3:0], B=4'1010, Y=$flatten\u_usb_dfu.\u_ctrl_endp.$15\dfu_state_d[3:0]
      New ports: A={ 1'0 $flatten\u_usb_dfu.\u_ctrl_endp.$17\dfu_state_d[3:0] [2] $flatten\u_usb_dfu.\u_ctrl_endp.$17\dfu_state_d[3:0] [0] }, B=3'100, Y={ $flatten\u_usb_dfu.\u_ctrl_endp.$15\dfu_state_d[3:0] [3:2] $flatten\u_usb_dfu.\u_ctrl_endp.$15\dfu_state_d[3:0] [0] }
      New connections: $flatten\u_usb_dfu.\u_ctrl_endp.$15\dfu_state_d[3:0] [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_ctrl_endp.$procmux$62674:
      Old ports: A={ \u_usb_dfu.u_sie.data_q [8] 8'x }, B=$flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0], Y=$flatten\u_usb_dfu.\u_ctrl_endp.$11\max_length_d[8:0]
      New ports: A={ \u_usb_dfu.u_sie.data_q [8] 1'x }, B={ $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [8] $flatten\u_usb_dfu.\u_ctrl_endp.$12\max_length_d[8:0] [0] }, Y={ $flatten\u_usb_dfu.\u_ctrl_endp.$11\max_length_d[8:0] [8] $flatten\u_usb_dfu.\u_ctrl_endp.$11\max_length_d[8:0] [0] }
      New connections: $flatten\u_usb_dfu.\u_ctrl_endp.$11\max_length_d[8:0] [7:1] = { $flatten\u_usb_dfu.\u_ctrl_endp.$11\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$11\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$11\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$11\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$11\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$11\max_length_d[8:0] [0] $flatten\u_usb_dfu.\u_ctrl_endp.$11\max_length_d[8:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54177:
      Old ports: A=$flatten\u_usb_dfu.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_dfu.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_dfu.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_dfu.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_dfu.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_dfu.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_dfu.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54192:
      Old ports: A=$flatten\u_usb_dfu.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_dfu.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_dfu.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_dfu.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_dfu.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54499:
      Old ports: A=$flatten\u_usb_dfu.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_dfu.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_dfu.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_dfu.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68424:
      Old ports: A=$auto$wreduce.cc:455:run$72172 [7:0], B=8'00000000, Y=$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:455:run$72172 [7], B=1'0, Y=$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68716:
      Old ports: A=\u_usb_dfu.u_sie.u_phy_rx.rx_valid_fd, B=\u_usb_dfu.u_sie.u_phy_rx.rx_valid_rq, Y=$flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68716_Y
      New connections: $flatten\u_usb_dfu.\u_sie.\u_phy_rx.$procmux$68716_Y = \u_usb_dfu.u_sie.u_phy_rx.rx_valid_rq
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.$ternary$../hdl/loopback/dfu_app.v:91$9897:
      Old ports: A=$auto$wreduce.cc:455:run$72118 [6:0], B=7'0001110, Y=\u_dfu_app.u_ram_if.end_addr_i [6:0]
      New ports: A={ $auto$wreduce.cc:455:run$72118 [6] $auto$wreduce.cc:455:run$72118 [0] $auto$wreduce.cc:455:run$72118 [0] }, B=3'010, Y={ \u_dfu_app.u_ram_if.end_addr_i [6] \u_dfu_app.u_ram_if.end_addr_i [1:0] }
      New connections: \u_dfu_app.u_ram_if.end_addr_i [5:2] = { \u_dfu_app.u_ram_if.end_addr_i [0] \u_dfu_app.u_ram_if.end_addr_i [0] \u_dfu_app.u_ram_if.end_addr_i [1] \u_dfu_app.u_ram_if.end_addr_i [1] }
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$procmux$49270:
      Old ports: A=5'10110, B=$flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0], Y=$flatten\u_dfu_app.\u_flash_spi.$32\state_d[4:0]
      New ports: A=4'1110, B={ $flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0] [4] $flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0] [2] $flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0] [0] $flatten\u_dfu_app.\u_flash_spi.$33\state_d[4:0] [0] }, Y={ $flatten\u_dfu_app.\u_flash_spi.$32\state_d[4:0] [4] $flatten\u_dfu_app.\u_flash_spi.$32\state_d[4:0] [2:0] }
      New connections: $flatten\u_dfu_app.\u_flash_spi.$32\state_d[4:0] [3] = $flatten\u_dfu_app.\u_flash_spi.$32\state_d[4:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:194$19771:
      Old ports: A=$flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:195$19770_Y, B=4'0101, Y=$flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:194$19771_Y
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:195$19770_Y [3] $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:195$19770_Y [0] $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:195$19770_Y [0] }, B=3'001, Y={ $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:194$19771_Y [3] $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:194$19771_Y [1:0] }
      New connections: $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:194$19771_Y [2] = $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:194$19771_Y [0]
    Consolidated identical input bits for $pmux cell $flatten\u_dfu_app.\u_ram_if.$procmux$48887:
      Old ports: A=4'0000, B={ $flatten\u_dfu_app.\u_ram_if.$3\status_d[3:0] 4'1111 }, Y=\u_dfu_app.u_ram_if.status_d
      New ports: A=3'000, B={ 1'1 $flatten\u_dfu_app.\u_ram_if.$3\status_d[3:0] [1:0] 3'111 }, Y={ \u_dfu_app.u_ram_if.status_d [3] \u_dfu_app.u_ram_if.status_d [1:0] }
      New connections: \u_dfu_app.u_ram_if.status_d [2] = \u_dfu_app.u_ram_if.status_d [1]
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54234:
      Old ports: A=$flatten\u_usb_dfu.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_dfu.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_dfu.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_dfu.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_dfu.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_dfu.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_dfu.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_dfu.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_dfu.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_dfu.\u_sie.$procmux$54246:
      Old ports: A=$flatten\u_usb_dfu.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_dfu.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_dfu.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_dfu.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_dfu.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_dfu.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_dfu.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \loopback.
    Consolidated identical input bits for $mux cell $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:193$19772:
      Old ports: A=$flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:194$19771_Y, B=4'1111, Y=\u_dfu_app.flash_status
      New ports: A={ $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:194$19771_Y [3] $flatten\u_dfu_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:194$19771_Y [1:0] }, B=3'111, Y={ \u_dfu_app.flash_status [3] \u_dfu_app.flash_status [1:0] }
      New connections: \u_dfu_app.flash_status [2] = \u_dfu_app.flash_status [0]
  Optimizing cells in module \loopback.
Performed a total of 105 changes.

18.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

18.29.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$72012 ($adffe) from module loopback (D = \u_dfu_app.u_flash_spi.byte_cnt_d, Q = \u_dfu_app.u_flash_spi.byte_cnt_q).
Adding EN signal on $auto$ff.cc:266:slice$71903 ($adffe) from module loopback (D = \u_dfu_app.u_flash_spi.u_spi.wr_data_d, Q = \u_dfu_app.u_flash_spi.u_spi.wr_data_q).

18.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

18.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~6 debug messages>

18.29.9. Rerunning OPT passes. (Maybe there is more to do..)

18.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~180 debug messages>

18.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$72751: { $auto$opt_dff.cc:194:make_patterns_logic$71906 $auto$opt_dff.cc:194:make_patterns_logic$71904 $auto$opt_dff.cc:194:make_patterns_logic$71897 $auto$opt_dff.cc:194:make_patterns_logic$72748 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$72746: { $auto$opt_dff.cc:194:make_patterns_logic$72033 $auto$opt_dff.cc:194:make_patterns_logic$72029 $auto$opt_dff.cc:194:make_patterns_logic$72027 $auto$opt_dff.cc:194:make_patterns_logic$72025 $auto$opt_dff.cc:194:make_patterns_logic$72023 $auto$opt_dff.cc:194:make_patterns_logic$72019 $auto$opt_dff.cc:194:make_patterns_logic$72013 $auto$opt_dff.cc:194:make_patterns_logic$71974 $auto$opt_dff.cc:194:make_patterns_logic$71968 $auto$opt_dff.cc:194:make_patterns_logic$71964 $auto$opt_dff.cc:194:make_patterns_logic$71958 $auto$opt_dff.cc:194:make_patterns_logic$72743 }
  Optimizing cells in module \loopback.
Performed a total of 2 changes.

18.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

18.29.13. Executing OPT_DFF pass (perform DFF optimizations).

18.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 3 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

18.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.29.16. Rerunning OPT passes. (Maybe there is more to do..)

18.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~180 debug messages>

18.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback.
Performed a total of 0 changes.

18.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

18.29.20. Executing OPT_DFF pass (perform DFF optimizations).

18.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

18.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.29.23. Finished OPT passes. (There is nothing left to do.)

18.30. Executing ICE40_WRAPCARRY pass (wrap carries).

18.31. Executing TECHMAP pass (map to technology primitives).

18.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

18.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

18.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using template $paramod$fa8d9e4c2749d63ae521a69564d54ead1ad1232d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$8cb56ea4af20bc5206a0050d3126d66b7cc022cc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$9351575993bc1ded3ef48c9c097ff84ad426822b\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$900ee9ce5f792c04191505d792b35e9409e3f142\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7d5971b54b461b7add31f91efbc09f607cc6e9eb$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ice40_alu for cells of type $alu.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3e2546d640bb80c4407ce51aec1dbdbdc5bff143\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7e3f5d4b684aa3ac379b62a08c2a9e6d6dc4bb29$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx'.

18.31.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$82161.
    dead port 2/2 on $mux $procmux$82155.
    dead port 2/2 on $mux $procmux$82149.
    dead port 2/2 on $mux $procmux$82143.
    dead port 2/2 on $mux $procmux$82137.
    dead port 2/2 on $mux $procmux$82131.
    dead port 2/2 on $mux $procmux$82125.
    dead port 2/2 on $mux $procmux$82119.
Removed 8 multiplexer ports.
<suppressed ~2137 debug messages>

18.31.63. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$a9c862b459f0009bb3a015092e00213b862f7967\_80_ice40_alu for cells of type $alu.
Using template $paramod$a950948e19702336540a1f557d0a91306bdb9188\_80_ice40_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:25300ac29e66c5c9980f49bb232ab22d216ab3c1$paramod$6ef55b3e48b12cfea8fda76db8b22509f69dd297\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'0
  Constant input on bit 64 of port A: 1'0
  Constant input on bit 65 of port A: 1'0
  Constant input on bit 66 of port A: 1'0
  Constant input on bit 67 of port A: 1'0
  Constant input on bit 68 of port A: 1'1
  Constant input on bit 69 of port A: 1'0
  Constant input on bit 70 of port A: 1'1
  Constant input on bit 71 of port A: 1'0
  Constant input on bit 72 of port A: 1'1
  Constant input on bit 73 of port A: 1'0
  Constant input on bit 74 of port A: 1'1
  Constant input on bit 75 of port A: 1'1
  Constant input on bit 76 of port A: 1'1
  Constant input on bit 77 of port A: 1'0
  Constant input on bit 78 of port A: 1'0
  Constant input on bit 79 of port A: 1'0
  Constant input on bit 80 of port A: 1'1
  Constant input on bit 81 of port A: 1'1
  Constant input on bit 82 of port A: 1'1
  Constant input on bit 83 of port A: 1'1
  Constant input on bit 84 of port A: 1'1
  Constant input on bit 85 of port A: 1'1
  Constant input on bit 86 of port A: 1'1
  Constant input on bit 87 of port A: 1'1
  Constant input on bit 88 of port A: 1'1
  Constant input on bit 89 of port A: 1'1
  Constant input on bit 90 of port A: 1'1
  Constant input on bit 91 of port A: 1'1
  Constant input on bit 92 of port A: 1'1
  Constant input on bit 93 of port A: 1'1
  Constant input on bit 94 of port A: 1'1
  Constant input on bit 95 of port A: 1'1
  Constant input on bit 96 of port A: 1'0
  Constant input on bit 97 of port A: 1'0
  Constant input on bit 98 of port A: 1'0
  Constant input on bit 99 of port A: 1'0
  Constant input on bit 100 of port A: 1'0
  Constant input on bit 101 of port A: 1'0
  Constant input on bit 102 of port A: 1'0
  Constant input on bit 103 of port A: 1'0
  Constant input on bit 104 of port A: 1'1
  Constant input on bit 105 of port A: 1'0
  Constant input on bit 106 of port A: 1'0
  Constant input on bit 107 of port A: 1'0
  Constant input on bit 108 of port A: 1'0
  Constant input on bit 109 of port A: 1'0
  Constant input on bit 110 of port A: 1'0
  Constant input on bit 111 of port A: 1'0
  Constant input on bit 112 of port A: 1'0
  Constant input on bit 113 of port A: 1'0
  Constant input on bit 114 of port A: 1'0
  Constant input on bit 115 of port A: 1'0
  Constant input on bit 116 of port A: 1'0
  Constant input on bit 117 of port A: 1'0
  Constant input on bit 118 of port A: 1'0
  Constant input on bit 119 of port A: 1'0
  Constant input on bit 120 of port A: 1'0
  Constant input on bit 121 of port A: 1'0
  Constant input on bit 122 of port A: 1'0
  Constant input on bit 123 of port A: 1'0
  Constant input on bit 124 of port A: 1'0
  Constant input on bit 125 of port A: 1'0
  Constant input on bit 126 of port A: 1'0
  Constant input on bit 127 of port A: 1'0
  Constant input on bit 128 of port A: 1'1
  Constant input on bit 129 of port A: 1'0
  Constant input on bit 130 of port A: 1'0
  Constant input on bit 131 of port A: 1'0
  Constant input on bit 132 of port A: 1'0
  Constant input on bit 133 of port A: 1'0
  Constant input on bit 134 of port A: 1'0
  Constant input on bit 135 of port A: 1'0
  Constant input on bit 136 of port A: 1'1
  Constant input on bit 137 of port A: 1'0
  Constant input on bit 138 of port A: 1'0
  Constant input on bit 139 of port A: 1'0
  Constant input on bit 140 of port A: 1'0
  Constant input on bit 141 of port A: 1'0
  Constant input on bit 142 of port A: 1'0
  Constant input on bit 143 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
  Constant input on bit 12 of port B: 1'0
Creating constmapped module `$paramod$constmap:6b9634a318be00ab71270b55f8b93afb800b96b2$paramod$6ef55b3e48b12cfea8fda76db8b22509f69dd297\_90_shift_shiftx'.

18.31.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6b9634a318be00ab71270b55f8b93afb800b96b2$paramod$6ef55b3e48b12cfea8fda76db8b22509f69dd297\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$84322.
    dead port 1/2 on $mux $procmux$84319.
    dead port 2/2 on $mux $procmux$84319.
    dead port 1/2 on $mux $procmux$84316.
    dead port 1/2 on $mux $procmux$84313.
    dead port 2/2 on $mux $procmux$84313.
    dead port 1/2 on $mux $procmux$84310.
    dead port 1/2 on $mux $procmux$84307.
    dead port 2/2 on $mux $procmux$84307.
    dead port 2/2 on $mux $procmux$84301.
    dead port 2/2 on $mux $procmux$84295.
    dead port 2/2 on $mux $procmux$84289.
    dead port 2/2 on $mux $procmux$84283.
    dead port 2/2 on $mux $procmux$84277.
    dead port 2/2 on $mux $procmux$84271.
Removed 15 multiplexer ports.
<suppressed ~989 debug messages>

18.31.92. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6b9634a318be00ab71270b55f8b93afb800b96b2$paramod$6ef55b3e48b12cfea8fda76db8b22509f69dd297\_90_shift_shiftx.
<suppressed ~7 debug messages>
Removed 4 unused cells and 23 unused wires.
Using template $paramod$constmap:6b9634a318be00ab71270b55f8b93afb800b96b2$paramod$6ef55b3e48b12cfea8fda76db8b22509f69dd297\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:f37f5809fb429bb1b829f3e081be95452ff6843e$paramod$f12062ea2393ee5d2e5a0dc89a5325cd0d2bec62\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:c4cff592d8d17a46b52bd922fe0e49ceebdeb8c1$paramod$694563de9f41241cd77859d30f074c5482ae33a0\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'0
  Constant input on bit 64 of port A: 1'0
  Constant input on bit 65 of port A: 1'0
  Constant input on bit 66 of port A: 1'1
  Constant input on bit 67 of port A: 1'0
  Constant input on bit 68 of port A: 1'1
  Constant input on bit 69 of port A: 1'0
  Constant input on bit 70 of port A: 1'1
  Constant input on bit 71 of port A: 1'0
  Constant input on bit 72 of port A: 1'0
  Constant input on bit 73 of port A: 1'0
  Constant input on bit 74 of port A: 1'0
  Constant input on bit 75 of port A: 1'0
  Constant input on bit 76 of port A: 1'0
  Constant input on bit 77 of port A: 1'0
  Constant input on bit 78 of port A: 1'0
  Constant input on bit 79 of port A: 1'0
  Constant input on bit 80 of port A: 1'1
  Constant input on bit 81 of port A: 1'0
  Constant input on bit 82 of port A: 1'0
  Constant input on bit 83 of port A: 1'0
  Constant input on bit 84 of port A: 1'1
  Constant input on bit 85 of port A: 1'1
  Constant input on bit 86 of port A: 1'0
  Constant input on bit 87 of port A: 1'0
  Constant input on bit 88 of port A: 1'0
  Constant input on bit 89 of port A: 1'0
  Constant input on bit 90 of port A: 1'0
  Constant input on bit 91 of port A: 1'0
  Constant input on bit 92 of port A: 1'0
  Constant input on bit 93 of port A: 1'0
  Constant input on bit 94 of port A: 1'0
  Constant input on bit 95 of port A: 1'0
  Constant input on bit 96 of port A: 1'0
  Constant input on bit 97 of port A: 1'0
  Constant input on bit 98 of port A: 1'0
  Constant input on bit 99 of port A: 1'0
  Constant input on bit 100 of port A: 1'1
  Constant input on bit 101 of port A: 1'1
  Constant input on bit 102 of port A: 1'0
  Constant input on bit 103 of port A: 1'0
  Constant input on bit 104 of port A: 1'0
  Constant input on bit 105 of port A: 1'0
  Constant input on bit 106 of port A: 1'0
  Constant input on bit 107 of port A: 1'0
  Constant input on bit 108 of port A: 1'0
  Constant input on bit 109 of port A: 1'0
  Constant input on bit 110 of port A: 1'0
  Constant input on bit 111 of port A: 1'0
  Constant input on bit 112 of port A: 1'0
  Constant input on bit 113 of port A: 1'0
  Constant input on bit 114 of port A: 1'0
  Constant input on bit 115 of port A: 1'0
  Constant input on bit 116 of port A: 1'1
  Constant input on bit 117 of port A: 1'1
  Constant input on bit 118 of port A: 1'0
  Constant input on bit 119 of port A: 1'0
  Constant input on bit 120 of port A: 1'0
  Constant input on bit 121 of port A: 1'0
  Constant input on bit 122 of port A: 1'0
  Constant input on bit 123 of port A: 1'0
  Constant input on bit 124 of port A: 1'0
  Constant input on bit 125 of port A: 1'0
  Constant input on bit 126 of port A: 1'0
  Constant input on bit 127 of port A: 1'0
  Constant input on bit 128 of port A: 1'1
  Constant input on bit 129 of port A: 1'1
  Constant input on bit 130 of port A: 1'1
  Constant input on bit 131 of port A: 1'0
  Constant input on bit 132 of port A: 1'1
  Constant input on bit 133 of port A: 1'1
  Constant input on bit 134 of port A: 1'1
  Constant input on bit 135 of port A: 1'0
  Constant input on bit 136 of port A: 1'0
  Constant input on bit 137 of port A: 1'0
  Constant input on bit 138 of port A: 1'0
  Constant input on bit 139 of port A: 1'0
  Constant input on bit 140 of port A: 1'0
  Constant input on bit 141 of port A: 1'0
  Constant input on bit 142 of port A: 1'0
  Constant input on bit 143 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
  Constant input on bit 12 of port B: 1'0
Creating constmapped module `$paramod$constmap:d15b6ea69caa959938886cc817d4ce0ebdfe8b5a$paramod$6ef55b3e48b12cfea8fda76db8b22509f69dd297\_90_shift_shiftx'.

18.31.103. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d15b6ea69caa959938886cc817d4ce0ebdfe8b5a$paramod$6ef55b3e48b12cfea8fda76db8b22509f69dd297\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$84322.
    dead port 1/2 on $mux $procmux$84319.
    dead port 2/2 on $mux $procmux$84319.
    dead port 1/2 on $mux $procmux$84316.
    dead port 1/2 on $mux $procmux$84313.
    dead port 2/2 on $mux $procmux$84313.
    dead port 1/2 on $mux $procmux$84310.
    dead port 1/2 on $mux $procmux$84307.
    dead port 2/2 on $mux $procmux$84307.
    dead port 2/2 on $mux $procmux$84301.
    dead port 2/2 on $mux $procmux$84295.
    dead port 2/2 on $mux $procmux$84289.
    dead port 2/2 on $mux $procmux$84283.
    dead port 2/2 on $mux $procmux$84277.
    dead port 2/2 on $mux $procmux$84271.
Removed 15 multiplexer ports.
<suppressed ~1606 debug messages>

18.31.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d15b6ea69caa959938886cc817d4ce0ebdfe8b5a$paramod$6ef55b3e48b12cfea8fda76db8b22509f69dd297\_90_shift_shiftx.
<suppressed ~7 debug messages>
Removed 4 unused cells and 23 unused wires.
Using template $paramod$constmap:d15b6ea69caa959938886cc817d4ce0ebdfe8b5a$paramod$6ef55b3e48b12cfea8fda76db8b22509f69dd297\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:063a5e7bd06e4fcee8011889639002870a8ed32d$paramod$f473979a12e43287981f163619440a75a73484d5\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'0
  Constant input on bit 64 of port A: 1'0
  Constant input on bit 65 of port A: 1'0
  Constant input on bit 66 of port A: 1'0
  Constant input on bit 67 of port A: 1'0
  Constant input on bit 68 of port A: 1'0
  Constant input on bit 69 of port A: 1'0
  Constant input on bit 70 of port A: 1'0
  Constant input on bit 71 of port A: 1'0
  Constant input on bit 72 of port A: 1'0
  Constant input on bit 73 of port A: 1'0
  Constant input on bit 74 of port A: 1'0
  Constant input on bit 75 of port A: 1'0
  Constant input on bit 76 of port A: 1'0
  Constant input on bit 77 of port A: 1'0
  Constant input on bit 78 of port A: 1'0
  Constant input on bit 79 of port A: 1'0
  Constant input on bit 80 of port A: 1'0
  Constant input on bit 81 of port A: 1'0
  Constant input on bit 82 of port A: 1'0
  Constant input on bit 83 of port A: 1'0
  Constant input on bit 84 of port A: 1'0
  Constant input on bit 85 of port A: 1'0
  Constant input on bit 86 of port A: 1'0
  Constant input on bit 87 of port A: 1'0
  Constant input on bit 88 of port A: 1'0
  Constant input on bit 89 of port A: 1'0
  Constant input on bit 90 of port A: 1'0
  Constant input on bit 91 of port A: 1'0
  Constant input on bit 92 of port A: 1'0
  Constant input on bit 93 of port A: 1'0
  Constant input on bit 94 of port A: 1'0
  Constant input on bit 95 of port A: 1'0
  Constant input on bit 96 of port A: 1'0
  Constant input on bit 97 of port A: 1'0
  Constant input on bit 98 of port A: 1'0
  Constant input on bit 99 of port A: 1'0
  Constant input on bit 100 of port A: 1'0
  Constant input on bit 101 of port A: 1'0
  Constant input on bit 102 of port A: 1'0
  Constant input on bit 103 of port A: 1'0
  Constant input on bit 104 of port A: 1'0
  Constant input on bit 105 of port A: 1'0
  Constant input on bit 106 of port A: 1'0
  Constant input on bit 107 of port A: 1'0
  Constant input on bit 108 of port A: 1'0
  Constant input on bit 109 of port A: 1'0
  Constant input on bit 110 of port A: 1'0
  Constant input on bit 111 of port A: 1'0
  Constant input on bit 112 of port A: 1'0
  Constant input on bit 113 of port A: 1'0
  Constant input on bit 114 of port A: 1'0
  Constant input on bit 115 of port A: 1'0
  Constant input on bit 116 of port A: 1'0
  Constant input on bit 117 of port A: 1'0
  Constant input on bit 118 of port A: 1'0
  Constant input on bit 119 of port A: 1'0
  Constant input on bit 120 of port A: 1'0
  Constant input on bit 121 of port A: 1'0
  Constant input on bit 122 of port A: 1'0
  Constant input on bit 123 of port A: 1'0
  Constant input on bit 124 of port A: 1'0
  Constant input on bit 125 of port A: 1'0
  Constant input on bit 126 of port A: 1'0
  Constant input on bit 127 of port A: 1'0
  Constant input on bit 128 of port A: 1'0
  Constant input on bit 129 of port A: 1'0
  Constant input on bit 130 of port A: 1'0
  Constant input on bit 131 of port A: 1'0
  Constant input on bit 132 of port A: 1'0
  Constant input on bit 133 of port A: 1'0
  Constant input on bit 134 of port A: 1'0
  Constant input on bit 135 of port A: 1'0
  Constant input on bit 136 of port A: 1'0
  Constant input on bit 137 of port A: 1'0
  Constant input on bit 138 of port A: 1'0
  Constant input on bit 139 of port A: 1'0
  Constant input on bit 140 of port A: 1'0
  Constant input on bit 141 of port A: 1'0
  Constant input on bit 142 of port A: 1'0
  Constant input on bit 143 of port A: 1'0
  Constant input on bit 144 of port A: 1'0
  Constant input on bit 145 of port A: 1'0
  Constant input on bit 146 of port A: 1'0
  Constant input on bit 147 of port A: 1'0
  Constant input on bit 148 of port A: 1'0
  Constant input on bit 149 of port A: 1'0
  Constant input on bit 150 of port A: 1'0
  Constant input on bit 151 of port A: 1'0
  Constant input on bit 152 of port A: 1'0
  Constant input on bit 153 of port A: 1'0
  Constant input on bit 154 of port A: 1'0
  Constant input on bit 155 of port A: 1'0
  Constant input on bit 156 of port A: 1'0
  Constant input on bit 157 of port A: 1'0
  Constant input on bit 158 of port A: 1'0
  Constant input on bit 159 of port A: 1'0
  Constant input on bit 160 of port A: 1'0
  Constant input on bit 161 of port A: 1'0
  Constant input on bit 162 of port A: 1'0
  Constant input on bit 163 of port A: 1'0
  Constant input on bit 164 of port A: 1'0
  Constant input on bit 165 of port A: 1'0
  Constant input on bit 166 of port A: 1'0
  Constant input on bit 167 of port A: 1'0
  Constant input on bit 168 of port A: 1'0
  Constant input on bit 169 of port A: 1'0
  Constant input on bit 170 of port A: 1'0
  Constant input on bit 171 of port A: 1'0
  Constant input on bit 172 of port A: 1'0
  Constant input on bit 173 of port A: 1'0
  Constant input on bit 174 of port A: 1'0
  Constant input on bit 175 of port A: 1'0
  Constant input on bit 176 of port A: 1'0
  Constant input on bit 177 of port A: 1'0
  Constant input on bit 178 of port A: 1'0
  Constant input on bit 179 of port A: 1'0
  Constant input on bit 180 of port A: 1'0
  Constant input on bit 181 of port A: 1'0
  Constant input on bit 182 of port A: 1'0
  Constant input on bit 183 of port A: 1'0
  Constant input on bit 184 of port A: 1'0
  Constant input on bit 185 of port A: 1'0
  Constant input on bit 186 of port A: 1'0
  Constant input on bit 187 of port A: 1'0
  Constant input on bit 188 of port A: 1'0
  Constant input on bit 189 of port A: 1'0
  Constant input on bit 190 of port A: 1'0
  Constant input on bit 191 of port A: 1'0
  Constant input on bit 192 of port A: 1'0
  Constant input on bit 193 of port A: 1'0
  Constant input on bit 194 of port A: 1'0
  Constant input on bit 195 of port A: 1'0
  Constant input on bit 196 of port A: 1'0
  Constant input on bit 197 of port A: 1'0
  Constant input on bit 198 of port A: 1'0
  Constant input on bit 199 of port A: 1'0
  Constant input on bit 200 of port A: 1'0
  Constant input on bit 201 of port A: 1'0
  Constant input on bit 202 of port A: 1'0
  Constant input on bit 203 of port A: 1'0
  Constant input on bit 204 of port A: 1'0
  Constant input on bit 205 of port A: 1'0
  Constant input on bit 206 of port A: 1'0
  Constant input on bit 207 of port A: 1'0
  Constant input on bit 208 of port A: 1'0
  Constant input on bit 209 of port A: 1'0
  Constant input on bit 210 of port A: 1'0
  Constant input on bit 211 of port A: 1'0
  Constant input on bit 212 of port A: 1'0
  Constant input on bit 213 of port A: 1'0
  Constant input on bit 214 of port A: 1'0
  Constant input on bit 215 of port A: 1'0
  Constant input on bit 216 of port A: 1'0
  Constant input on bit 217 of port A: 1'0
  Constant input on bit 218 of port A: 1'0
  Constant input on bit 219 of port A: 1'0
  Constant input on bit 220 of port A: 1'0
  Constant input on bit 221 of port A: 1'0
  Constant input on bit 222 of port A: 1'0
  Constant input on bit 223 of port A: 1'0
  Constant input on bit 224 of port A: 1'0
  Constant input on bit 225 of port A: 1'0
  Constant input on bit 226 of port A: 1'0
  Constant input on bit 227 of port A: 1'0
  Constant input on bit 228 of port A: 1'0
  Constant input on bit 229 of port A: 1'0
  Constant input on bit 230 of port A: 1'0
  Constant input on bit 231 of port A: 1'0
  Constant input on bit 232 of port A: 1'0
  Constant input on bit 233 of port A: 1'0
  Constant input on bit 234 of port A: 1'0
  Constant input on bit 235 of port A: 1'0
  Constant input on bit 236 of port A: 1'0
  Constant input on bit 237 of port A: 1'0
  Constant input on bit 238 of port A: 1'0
  Constant input on bit 239 of port A: 1'0
  Constant input on bit 240 of port A: 1'0
  Constant input on bit 241 of port A: 1'0
  Constant input on bit 242 of port A: 1'0
  Constant input on bit 243 of port A: 1'0
  Constant input on bit 244 of port A: 1'0
  Constant input on bit 245 of port A: 1'0
  Constant input on bit 246 of port A: 1'0
  Constant input on bit 247 of port A: 1'0
  Constant input on bit 248 of port A: 1'0
  Constant input on bit 249 of port A: 1'0
  Constant input on bit 250 of port A: 1'0
  Constant input on bit 251 of port A: 1'0
  Constant input on bit 252 of port A: 1'0
  Constant input on bit 253 of port A: 1'0
  Constant input on bit 254 of port A: 1'0
  Constant input on bit 255 of port A: 1'0
  Constant input on bit 256 of port A: 1'0
  Constant input on bit 257 of port A: 1'0
  Constant input on bit 258 of port A: 1'0
  Constant input on bit 259 of port A: 1'0
  Constant input on bit 260 of port A: 1'0
  Constant input on bit 261 of port A: 1'0
  Constant input on bit 262 of port A: 1'0
  Constant input on bit 263 of port A: 1'0
  Constant input on bit 264 of port A: 1'0
  Constant input on bit 265 of port A: 1'0
  Constant input on bit 266 of port A: 1'0
  Constant input on bit 267 of port A: 1'0
  Constant input on bit 268 of port A: 1'0
  Constant input on bit 269 of port A: 1'0
  Constant input on bit 270 of port A: 1'0
  Constant input on bit 271 of port A: 1'0
  Constant input on bit 272 of port A: 1'0
  Constant input on bit 273 of port A: 1'0
  Constant input on bit 274 of port A: 1'0
  Constant input on bit 275 of port A: 1'0
  Constant input on bit 276 of port A: 1'0
  Constant input on bit 277 of port A: 1'0
  Constant input on bit 278 of port A: 1'0
  Constant input on bit 279 of port A: 1'0
  Constant input on bit 280 of port A: 1'0
  Constant input on bit 281 of port A: 1'0
  Constant input on bit 282 of port A: 1'0
  Constant input on bit 283 of port A: 1'0
  Constant input on bit 284 of port A: 1'0
  Constant input on bit 285 of port A: 1'0
  Constant input on bit 286 of port A: 1'0
  Constant input on bit 287 of port A: 1'0
  Constant input on bit 288 of port A: 1'0
  Constant input on bit 289 of port A: 1'0
  Constant input on bit 290 of port A: 1'0
  Constant input on bit 291 of port A: 1'0
  Constant input on bit 292 of port A: 1'0
  Constant input on bit 293 of port A: 1'0
  Constant input on bit 294 of port A: 1'0
  Constant input on bit 295 of port A: 1'0
  Constant input on bit 296 of port A: 1'0
  Constant input on bit 297 of port A: 1'0
  Constant input on bit 298 of port A: 1'0
  Constant input on bit 299 of port A: 1'0
  Constant input on bit 300 of port A: 1'0
  Constant input on bit 301 of port A: 1'0
  Constant input on bit 302 of port A: 1'0
  Constant input on bit 303 of port A: 1'0
  Constant input on bit 304 of port A: 1'0
  Constant input on bit 305 of port A: 1'0
  Constant input on bit 306 of port A: 1'0
  Constant input on bit 307 of port A: 1'0
  Constant input on bit 308 of port A: 1'0
  Constant input on bit 309 of port A: 1'0
  Constant input on bit 310 of port A: 1'0
  Constant input on bit 311 of port A: 1'0
  Constant input on bit 312 of port A: 1'0
  Constant input on bit 313 of port A: 1'0
  Constant input on bit 314 of port A: 1'0
  Constant input on bit 315 of port A: 1'0
  Constant input on bit 316 of port A: 1'0
  Constant input on bit 317 of port A: 1'0
  Constant input on bit 318 of port A: 1'0
  Constant input on bit 319 of port A: 1'0
  Constant input on bit 320 of port A: 1'0
  Constant input on bit 321 of port A: 1'0
  Constant input on bit 322 of port A: 1'0
  Constant input on bit 323 of port A: 1'0
  Constant input on bit 324 of port A: 1'0
  Constant input on bit 325 of port A: 1'0
  Constant input on bit 326 of port A: 1'0
  Constant input on bit 327 of port A: 1'0
  Constant input on bit 328 of port A: 1'0
  Constant input on bit 329 of port A: 1'0
  Constant input on bit 330 of port A: 1'0
  Constant input on bit 331 of port A: 1'0
  Constant input on bit 332 of port A: 1'0
  Constant input on bit 333 of port A: 1'0
  Constant input on bit 334 of port A: 1'0
  Constant input on bit 335 of port A: 1'0
  Constant input on bit 336 of port A: 1'0
  Constant input on bit 337 of port A: 1'0
  Constant input on bit 338 of port A: 1'0
  Constant input on bit 339 of port A: 1'0
  Constant input on bit 340 of port A: 1'0
  Constant input on bit 341 of port A: 1'0
  Constant input on bit 342 of port A: 1'0
  Constant input on bit 343 of port A: 1'0
  Constant input on bit 344 of port A: 1'0
  Constant input on bit 345 of port A: 1'0
  Constant input on bit 346 of port A: 1'0
  Constant input on bit 347 of port A: 1'0
  Constant input on bit 348 of port A: 1'0
  Constant input on bit 349 of port A: 1'0
  Constant input on bit 350 of port A: 1'0
  Constant input on bit 351 of port A: 1'0
  Constant input on bit 352 of port A: 1'0
  Constant input on bit 353 of port A: 1'0
  Constant input on bit 354 of port A: 1'0
  Constant input on bit 355 of port A: 1'0
  Constant input on bit 356 of port A: 1'0
  Constant input on bit 357 of port A: 1'0
  Constant input on bit 358 of port A: 1'0
  Constant input on bit 359 of port A: 1'0
  Constant input on bit 360 of port A: 1'0
  Constant input on bit 361 of port A: 1'0
  Constant input on bit 362 of port A: 1'0
  Constant input on bit 363 of port A: 1'0
  Constant input on bit 364 of port A: 1'0
  Constant input on bit 365 of port A: 1'0
  Constant input on bit 366 of port A: 1'0
  Constant input on bit 367 of port A: 1'0
  Constant input on bit 368 of port A: 1'0
  Constant input on bit 369 of port A: 1'0
  Constant input on bit 370 of port A: 1'0
  Constant input on bit 371 of port A: 1'0
  Constant input on bit 372 of port A: 1'0
  Constant input on bit 373 of port A: 1'0
  Constant input on bit 374 of port A: 1'0
  Constant input on bit 375 of port A: 1'0
  Constant input on bit 376 of port A: 1'0
  Constant input on bit 377 of port A: 1'0
  Constant input on bit 378 of port A: 1'0
  Constant input on bit 379 of port A: 1'0
  Constant input on bit 380 of port A: 1'0
  Constant input on bit 381 of port A: 1'0
  Constant input on bit 382 of port A: 1'0
  Constant input on bit 383 of port A: 1'0
  Constant input on bit 384 of port A: 1'0
  Constant input on bit 385 of port A: 1'0
  Constant input on bit 386 of port A: 1'0
  Constant input on bit 387 of port A: 1'0
  Constant input on bit 388 of port A: 1'0
  Constant input on bit 389 of port A: 1'0
  Constant input on bit 390 of port A: 1'0
  Constant input on bit 391 of port A: 1'0
  Constant input on bit 392 of port A: 1'0
  Constant input on bit 393 of port A: 1'0
  Constant input on bit 394 of port A: 1'0
  Constant input on bit 395 of port A: 1'0
  Constant input on bit 396 of port A: 1'0
  Constant input on bit 397 of port A: 1'0
  Constant input on bit 398 of port A: 1'0
  Constant input on bit 399 of port A: 1'0
  Constant input on bit 400 of port A: 1'0
  Constant input on bit 401 of port A: 1'0
  Constant input on bit 402 of port A: 1'0
  Constant input on bit 403 of port A: 1'0
  Constant input on bit 404 of port A: 1'0
  Constant input on bit 405 of port A: 1'0
  Constant input on bit 406 of port A: 1'0
  Constant input on bit 407 of port A: 1'0
  Constant input on bit 408 of port A: 1'0
  Constant input on bit 409 of port A: 1'0
  Constant input on bit 410 of port A: 1'0
  Constant input on bit 411 of port A: 1'0
  Constant input on bit 412 of port A: 1'0
  Constant input on bit 413 of port A: 1'0
  Constant input on bit 414 of port A: 1'0
  Constant input on bit 415 of port A: 1'0
  Constant input on bit 416 of port A: 1'0
  Constant input on bit 417 of port A: 1'0
  Constant input on bit 418 of port A: 1'0
  Constant input on bit 419 of port A: 1'0
  Constant input on bit 420 of port A: 1'0
  Constant input on bit 421 of port A: 1'0
  Constant input on bit 422 of port A: 1'0
  Constant input on bit 423 of port A: 1'0
  Constant input on bit 424 of port A: 1'0
  Constant input on bit 425 of port A: 1'0
  Constant input on bit 426 of port A: 1'0
  Constant input on bit 427 of port A: 1'0
  Constant input on bit 428 of port A: 1'0
  Constant input on bit 429 of port A: 1'0
  Constant input on bit 430 of port A: 1'0
  Constant input on bit 431 of port A: 1'0
  Constant input on bit 432 of port A: 1'0
  Constant input on bit 433 of port A: 1'0
  Constant input on bit 434 of port A: 1'0
  Constant input on bit 435 of port A: 1'0
  Constant input on bit 436 of port A: 1'0
  Constant input on bit 437 of port A: 1'0
  Constant input on bit 438 of port A: 1'0
  Constant input on bit 439 of port A: 1'0
  Constant input on bit 440 of port A: 1'0
  Constant input on bit 441 of port A: 1'0
  Constant input on bit 442 of port A: 1'0
  Constant input on bit 443 of port A: 1'0
  Constant input on bit 444 of port A: 1'0
  Constant input on bit 445 of port A: 1'0
  Constant input on bit 446 of port A: 1'0
  Constant input on bit 447 of port A: 1'0
  Constant input on bit 448 of port A: 1'0
  Constant input on bit 449 of port A: 1'0
  Constant input on bit 450 of port A: 1'0
  Constant input on bit 451 of port A: 1'0
  Constant input on bit 452 of port A: 1'0
  Constant input on bit 453 of port A: 1'0
  Constant input on bit 454 of port A: 1'0
  Constant input on bit 455 of port A: 1'0
  Constant input on bit 456 of port A: 1'0
  Constant input on bit 457 of port A: 1'0
  Constant input on bit 458 of port A: 1'0
  Constant input on bit 459 of port A: 1'0
  Constant input on bit 460 of port A: 1'0
  Constant input on bit 461 of port A: 1'0
  Constant input on bit 462 of port A: 1'0
  Constant input on bit 463 of port A: 1'0
  Constant input on bit 464 of port A: 1'0
  Constant input on bit 465 of port A: 1'0
  Constant input on bit 466 of port A: 1'0
  Constant input on bit 467 of port A: 1'0
  Constant input on bit 468 of port A: 1'0
  Constant input on bit 469 of port A: 1'0
  Constant input on bit 470 of port A: 1'0
  Constant input on bit 471 of port A: 1'0
  Constant input on bit 472 of port A: 1'0
  Constant input on bit 473 of port A: 1'0
  Constant input on bit 474 of port A: 1'0
  Constant input on bit 475 of port A: 1'0
  Constant input on bit 476 of port A: 1'0
  Constant input on bit 477 of port A: 1'0
  Constant input on bit 478 of port A: 1'0
  Constant input on bit 479 of port A: 1'0
  Constant input on bit 480 of port A: 1'0
  Constant input on bit 481 of port A: 1'0
  Constant input on bit 482 of port A: 1'0
  Constant input on bit 483 of port A: 1'0
  Constant input on bit 484 of port A: 1'0
  Constant input on bit 485 of port A: 1'0
  Constant input on bit 486 of port A: 1'0
  Constant input on bit 487 of port A: 1'0
  Constant input on bit 488 of port A: 1'0
  Constant input on bit 489 of port A: 1'0
  Constant input on bit 490 of port A: 1'0
  Constant input on bit 491 of port A: 1'0
  Constant input on bit 492 of port A: 1'0
  Constant input on bit 493 of port A: 1'0
  Constant input on bit 494 of port A: 1'0
  Constant input on bit 495 of port A: 1'0
  Constant input on bit 496 of port A: 1'0
  Constant input on bit 497 of port A: 1'0
  Constant input on bit 498 of port A: 1'0
  Constant input on bit 499 of port A: 1'0
  Constant input on bit 500 of port A: 1'0
  Constant input on bit 501 of port A: 1'0
  Constant input on bit 502 of port A: 1'0
  Constant input on bit 503 of port A: 1'0
  Constant input on bit 504 of port A: 1'0
  Constant input on bit 505 of port A: 1'0
  Constant input on bit 506 of port A: 1'0
  Constant input on bit 507 of port A: 1'0
  Constant input on bit 508 of port A: 1'0
  Constant input on bit 509 of port A: 1'0
  Constant input on bit 510 of port A: 1'0
  Constant input on bit 511 of port A: 1'0
  Constant input on bit 512 of port A: 1'0
  Constant input on bit 513 of port A: 1'0
  Constant input on bit 514 of port A: 1'0
  Constant input on bit 515 of port A: 1'0
  Constant input on bit 516 of port A: 1'0
  Constant input on bit 517 of port A: 1'0
  Constant input on bit 518 of port A: 1'0
  Constant input on bit 519 of port A: 1'0
  Constant input on bit 520 of port A: 1'0
  Constant input on bit 521 of port A: 1'0
  Constant input on bit 522 of port A: 1'0
  Constant input on bit 523 of port A: 1'0
  Constant input on bit 524 of port A: 1'0
  Constant input on bit 525 of port A: 1'0
  Constant input on bit 526 of port A: 1'0
  Constant input on bit 527 of port A: 1'0
  Constant input on bit 528 of port A: 1'0
  Constant input on bit 529 of port A: 1'0
  Constant input on bit 530 of port A: 1'0
  Constant input on bit 531 of port A: 1'0
  Constant input on bit 532 of port A: 1'0
  Constant input on bit 533 of port A: 1'0
  Constant input on bit 534 of port A: 1'0
  Constant input on bit 535 of port A: 1'0
  Constant input on bit 536 of port A: 1'0
  Constant input on bit 537 of port A: 1'0
  Constant input on bit 538 of port A: 1'0
  Constant input on bit 539 of port A: 1'0
  Constant input on bit 540 of port A: 1'0
  Constant input on bit 541 of port A: 1'0
  Constant input on bit 542 of port A: 1'0
  Constant input on bit 543 of port A: 1'0
  Constant input on bit 544 of port A: 1'0
  Constant input on bit 545 of port A: 1'0
  Constant input on bit 546 of port A: 1'0
  Constant input on bit 547 of port A: 1'0
  Constant input on bit 548 of port A: 1'0
  Constant input on bit 549 of port A: 1'0
  Constant input on bit 550 of port A: 1'0
  Constant input on bit 551 of port A: 1'0
  Constant input on bit 552 of port A: 1'0
  Constant input on bit 553 of port A: 1'0
  Constant input on bit 554 of port A: 1'0
  Constant input on bit 555 of port A: 1'0
  Constant input on bit 556 of port A: 1'0
  Constant input on bit 557 of port A: 1'0
  Constant input on bit 558 of port A: 1'0
  Constant input on bit 559 of port A: 1'0
  Constant input on bit 560 of port A: 1'0
  Constant input on bit 561 of port A: 1'0
  Constant input on bit 562 of port A: 1'0
  Constant input on bit 563 of port A: 1'0
  Constant input on bit 564 of port A: 1'0
  Constant input on bit 565 of port A: 1'0
  Constant input on bit 566 of port A: 1'0
  Constant input on bit 567 of port A: 1'0
  Constant input on bit 568 of port A: 1'0
  Constant input on bit 569 of port A: 1'0
  Constant input on bit 570 of port A: 1'0
  Constant input on bit 571 of port A: 1'0
  Constant input on bit 572 of port A: 1'0
  Constant input on bit 573 of port A: 1'0
  Constant input on bit 574 of port A: 1'0
  Constant input on bit 575 of port A: 1'0
  Constant input on bit 576 of port A: 1'0
  Constant input on bit 577 of port A: 1'0
  Constant input on bit 578 of port A: 1'0
  Constant input on bit 579 of port A: 1'0
  Constant input on bit 580 of port A: 1'0
  Constant input on bit 581 of port A: 1'0
  Constant input on bit 582 of port A: 1'0
  Constant input on bit 583 of port A: 1'0
  Constant input on bit 584 of port A: 1'0
  Constant input on bit 585 of port A: 1'0
  Constant input on bit 586 of port A: 1'0
  Constant input on bit 587 of port A: 1'0
  Constant input on bit 588 of port A: 1'0
  Constant input on bit 589 of port A: 1'0
  Constant input on bit 590 of port A: 1'0
  Constant input on bit 591 of port A: 1'0
  Constant input on bit 592 of port A: 1'0
  Constant input on bit 593 of port A: 1'0
  Constant input on bit 594 of port A: 1'0
  Constant input on bit 595 of port A: 1'0
  Constant input on bit 596 of port A: 1'0
  Constant input on bit 597 of port A: 1'0
  Constant input on bit 598 of port A: 1'0
  Constant input on bit 599 of port A: 1'0
  Constant input on bit 600 of port A: 1'0
  Constant input on bit 601 of port A: 1'0
  Constant input on bit 602 of port A: 1'0
  Constant input on bit 603 of port A: 1'0
  Constant input on bit 604 of port A: 1'0
  Constant input on bit 605 of port A: 1'0
  Constant input on bit 606 of port A: 1'0
  Constant input on bit 607 of port A: 1'0
  Constant input on bit 608 of port A: 1'0
  Constant input on bit 609 of port A: 1'0
  Constant input on bit 610 of port A: 1'0
  Constant input on bit 611 of port A: 1'0
  Constant input on bit 612 of port A: 1'0
  Constant input on bit 613 of port A: 1'0
  Constant input on bit 614 of port A: 1'0
  Constant input on bit 615 of port A: 1'0
  Constant input on bit 616 of port A: 1'0
  Constant input on bit 617 of port A: 1'0
  Constant input on bit 618 of port A: 1'0
  Constant input on bit 619 of port A: 1'0
  Constant input on bit 620 of port A: 1'0
  Constant input on bit 621 of port A: 1'0
  Constant input on bit 622 of port A: 1'0
  Constant input on bit 623 of port A: 1'0
  Constant input on bit 624 of port A: 1'0
  Constant input on bit 625 of port A: 1'0
  Constant input on bit 626 of port A: 1'0
  Constant input on bit 627 of port A: 1'0
  Constant input on bit 628 of port A: 1'0
  Constant input on bit 629 of port A: 1'0
  Constant input on bit 630 of port A: 1'0
  Constant input on bit 631 of port A: 1'0
  Constant input on bit 632 of port A: 1'0
  Constant input on bit 633 of port A: 1'0
  Constant input on bit 634 of port A: 1'0
  Constant input on bit 635 of port A: 1'0
  Constant input on bit 636 of port A: 1'0
  Constant input on bit 637 of port A: 1'0
  Constant input on bit 638 of port A: 1'0
  Constant input on bit 639 of port A: 1'0
  Constant input on bit 640 of port A: 1'0
  Constant input on bit 641 of port A: 1'0
  Constant input on bit 642 of port A: 1'0
  Constant input on bit 643 of port A: 1'0
  Constant input on bit 644 of port A: 1'0
  Constant input on bit 645 of port A: 1'0
  Constant input on bit 646 of port A: 1'0
  Constant input on bit 647 of port A: 1'0
  Constant input on bit 648 of port A: 1'0
  Constant input on bit 649 of port A: 1'0
  Constant input on bit 650 of port A: 1'0
  Constant input on bit 651 of port A: 1'0
  Constant input on bit 652 of port A: 1'0
  Constant input on bit 653 of port A: 1'0
  Constant input on bit 654 of port A: 1'0
  Constant input on bit 655 of port A: 1'0
  Constant input on bit 656 of port A: 1'0
  Constant input on bit 657 of port A: 1'0
  Constant input on bit 658 of port A: 1'0
  Constant input on bit 659 of port A: 1'0
  Constant input on bit 660 of port A: 1'0
  Constant input on bit 661 of port A: 1'0
  Constant input on bit 662 of port A: 1'0
  Constant input on bit 663 of port A: 1'0
  Constant input on bit 664 of port A: 1'0
  Constant input on bit 665 of port A: 1'0
  Constant input on bit 666 of port A: 1'0
  Constant input on bit 667 of port A: 1'0
  Constant input on bit 668 of port A: 1'0
  Constant input on bit 669 of port A: 1'0
  Constant input on bit 670 of port A: 1'0
  Constant input on bit 671 of port A: 1'0
  Constant input on bit 672 of port A: 1'0
  Constant input on bit 673 of port A: 1'0
  Constant input on bit 674 of port A: 1'0
  Constant input on bit 675 of port A: 1'0
  Constant input on bit 676 of port A: 1'0
  Constant input on bit 677 of port A: 1'0
  Constant input on bit 678 of port A: 1'0
  Constant input on bit 679 of port A: 1'0
  Constant input on bit 680 of port A: 1'0
  Constant input on bit 681 of port A: 1'0
  Constant input on bit 682 of port A: 1'0
  Constant input on bit 683 of port A: 1'0
  Constant input on bit 684 of port A: 1'0
  Constant input on bit 685 of port A: 1'0
  Constant input on bit 686 of port A: 1'0
  Constant input on bit 687 of port A: 1'0
  Constant input on bit 688 of port A: 1'0
  Constant input on bit 689 of port A: 1'0
  Constant input on bit 690 of port A: 1'0
  Constant input on bit 691 of port A: 1'0
  Constant input on bit 692 of port A: 1'0
  Constant input on bit 693 of port A: 1'0
  Constant input on bit 694 of port A: 1'0
  Constant input on bit 695 of port A: 1'0
  Constant input on bit 696 of port A: 1'0
  Constant input on bit 697 of port A: 1'0
  Constant input on bit 698 of port A: 1'0
  Constant input on bit 699 of port A: 1'0
  Constant input on bit 700 of port A: 1'0
  Constant input on bit 701 of port A: 1'0
  Constant input on bit 702 of port A: 1'0
  Constant input on bit 703 of port A: 1'0
  Constant input on bit 704 of port A: 1'0
  Constant input on bit 705 of port A: 1'0
  Constant input on bit 706 of port A: 1'0
  Constant input on bit 707 of port A: 1'0
  Constant input on bit 708 of port A: 1'0
  Constant input on bit 709 of port A: 1'0
  Constant input on bit 710 of port A: 1'0
  Constant input on bit 711 of port A: 1'0
  Constant input on bit 712 of port A: 1'0
  Constant input on bit 713 of port A: 1'0
  Constant input on bit 714 of port A: 1'0
  Constant input on bit 715 of port A: 1'0
  Constant input on bit 716 of port A: 1'0
  Constant input on bit 717 of port A: 1'0
  Constant input on bit 718 of port A: 1'0
  Constant input on bit 719 of port A: 1'0
  Constant input on bit 720 of port A: 1'0
  Constant input on bit 721 of port A: 1'0
  Constant input on bit 722 of port A: 1'0
  Constant input on bit 723 of port A: 1'0
  Constant input on bit 724 of port A: 1'0
  Constant input on bit 725 of port A: 1'0
  Constant input on bit 726 of port A: 1'0
  Constant input on bit 727 of port A: 1'0
  Constant input on bit 728 of port A: 1'0
  Constant input on bit 729 of port A: 1'0
  Constant input on bit 730 of port A: 1'0
  Constant input on bit 731 of port A: 1'0
  Constant input on bit 732 of port A: 1'0
  Constant input on bit 733 of port A: 1'0
  Constant input on bit 734 of port A: 1'0
  Constant input on bit 735 of port A: 1'0
  Constant input on bit 736 of port A: 1'0
  Constant input on bit 737 of port A: 1'0
  Constant input on bit 738 of port A: 1'0
  Constant input on bit 739 of port A: 1'0
  Constant input on bit 740 of port A: 1'0
  Constant input on bit 741 of port A: 1'0
  Constant input on bit 742 of port A: 1'0
  Constant input on bit 743 of port A: 1'0
  Constant input on bit 744 of port A: 1'0
  Constant input on bit 745 of port A: 1'0
  Constant input on bit 746 of port A: 1'0
  Constant input on bit 747 of port A: 1'0
  Constant input on bit 748 of port A: 1'0
  Constant input on bit 749 of port A: 1'0
  Constant input on bit 750 of port A: 1'0
  Constant input on bit 751 of port A: 1'0
  Constant input on bit 752 of port A: 1'0
  Constant input on bit 753 of port A: 1'0
  Constant input on bit 754 of port A: 1'0
  Constant input on bit 755 of port A: 1'0
  Constant input on bit 756 of port A: 1'0
  Constant input on bit 757 of port A: 1'0
  Constant input on bit 758 of port A: 1'0
  Constant input on bit 759 of port A: 1'0
  Constant input on bit 760 of port A: 1'0
  Constant input on bit 761 of port A: 1'0
  Constant input on bit 762 of port A: 1'0
  Constant input on bit 763 of port A: 1'0
  Constant input on bit 764 of port A: 1'0
  Constant input on bit 765 of port A: 1'0
  Constant input on bit 766 of port A: 1'0
  Constant input on bit 767 of port A: 1'0
  Constant input on bit 768 of port A: 1'0
  Constant input on bit 769 of port A: 1'0
  Constant input on bit 770 of port A: 1'0
  Constant input on bit 771 of port A: 1'0
  Constant input on bit 772 of port A: 1'0
  Constant input on bit 773 of port A: 1'0
  Constant input on bit 774 of port A: 1'0
  Constant input on bit 775 of port A: 1'0
  Constant input on bit 776 of port A: 1'0
  Constant input on bit 777 of port A: 1'0
  Constant input on bit 778 of port A: 1'0
  Constant input on bit 779 of port A: 1'0
  Constant input on bit 780 of port A: 1'0
  Constant input on bit 781 of port A: 1'0
  Constant input on bit 782 of port A: 1'0
  Constant input on bit 783 of port A: 1'0
  Constant input on bit 784 of port A: 1'0
  Constant input on bit 785 of port A: 1'0
  Constant input on bit 786 of port A: 1'0
  Constant input on bit 787 of port A: 1'0
  Constant input on bit 788 of port A: 1'0
  Constant input on bit 789 of port A: 1'0
  Constant input on bit 790 of port A: 1'0
  Constant input on bit 791 of port A: 1'0
  Constant input on bit 792 of port A: 1'0
  Constant input on bit 793 of port A: 1'0
  Constant input on bit 794 of port A: 1'0
  Constant input on bit 795 of port A: 1'0
  Constant input on bit 796 of port A: 1'0
  Constant input on bit 797 of port A: 1'0
  Constant input on bit 798 of port A: 1'0
  Constant input on bit 799 of port A: 1'0
  Constant input on bit 800 of port A: 1'0
  Constant input on bit 801 of port A: 1'0
  Constant input on bit 802 of port A: 1'0
  Constant input on bit 803 of port A: 1'0
  Constant input on bit 804 of port A: 1'0
  Constant input on bit 805 of port A: 1'0
  Constant input on bit 806 of port A: 1'0
  Constant input on bit 807 of port A: 1'0
  Constant input on bit 808 of port A: 1'0
  Constant input on bit 809 of port A: 1'0
  Constant input on bit 810 of port A: 1'0
  Constant input on bit 811 of port A: 1'0
  Constant input on bit 812 of port A: 1'0
  Constant input on bit 813 of port A: 1'0
  Constant input on bit 814 of port A: 1'0
  Constant input on bit 815 of port A: 1'0
  Constant input on bit 816 of port A: 1'0
  Constant input on bit 817 of port A: 1'0
  Constant input on bit 818 of port A: 1'0
  Constant input on bit 819 of port A: 1'0
  Constant input on bit 820 of port A: 1'0
  Constant input on bit 821 of port A: 1'0
  Constant input on bit 822 of port A: 1'0
  Constant input on bit 823 of port A: 1'0
  Constant input on bit 824 of port A: 1'0
  Constant input on bit 825 of port A: 1'0
  Constant input on bit 826 of port A: 1'0
  Constant input on bit 827 of port A: 1'0
  Constant input on bit 828 of port A: 1'0
  Constant input on bit 829 of port A: 1'0
  Constant input on bit 830 of port A: 1'0
  Constant input on bit 831 of port A: 1'0
  Constant input on bit 832 of port A: 1'0
  Constant input on bit 833 of port A: 1'0
  Constant input on bit 834 of port A: 1'0
  Constant input on bit 835 of port A: 1'0
  Constant input on bit 836 of port A: 1'0
  Constant input on bit 837 of port A: 1'0
  Constant input on bit 838 of port A: 1'0
  Constant input on bit 839 of port A: 1'0
  Constant input on bit 840 of port A: 1'0
  Constant input on bit 841 of port A: 1'0
  Constant input on bit 842 of port A: 1'0
  Constant input on bit 843 of port A: 1'0
  Constant input on bit 844 of port A: 1'0
  Constant input on bit 845 of port A: 1'0
  Constant input on bit 846 of port A: 1'0
  Constant input on bit 847 of port A: 1'0
  Constant input on bit 848 of port A: 1'0
  Constant input on bit 849 of port A: 1'0
  Constant input on bit 850 of port A: 1'0
  Constant input on bit 851 of port A: 1'0
  Constant input on bit 852 of port A: 1'0
  Constant input on bit 853 of port A: 1'0
  Constant input on bit 854 of port A: 1'0
  Constant input on bit 855 of port A: 1'0
  Constant input on bit 856 of port A: 1'0
  Constant input on bit 857 of port A: 1'0
  Constant input on bit 858 of port A: 1'0
  Constant input on bit 859 of port A: 1'0
  Constant input on bit 860 of port A: 1'0
  Constant input on bit 861 of port A: 1'0
  Constant input on bit 862 of port A: 1'0
  Constant input on bit 863 of port A: 1'0
  Constant input on bit 864 of port A: 1'0
  Constant input on bit 865 of port A: 1'0
  Constant input on bit 866 of port A: 1'0
  Constant input on bit 867 of port A: 1'0
  Constant input on bit 868 of port A: 1'0
  Constant input on bit 869 of port A: 1'0
  Constant input on bit 870 of port A: 1'0
  Constant input on bit 871 of port A: 1'0
  Constant input on bit 872 of port A: 1'0
  Constant input on bit 873 of port A: 1'0
  Constant input on bit 874 of port A: 1'0
  Constant input on bit 875 of port A: 1'0
  Constant input on bit 876 of port A: 1'0
  Constant input on bit 877 of port A: 1'0
  Constant input on bit 878 of port A: 1'0
  Constant input on bit 879 of port A: 1'0
  Constant input on bit 880 of port A: 1'0
  Constant input on bit 881 of port A: 1'0
  Constant input on bit 882 of port A: 1'0
  Constant input on bit 883 of port A: 1'0
  Constant input on bit 884 of port A: 1'0
  Constant input on bit 885 of port A: 1'0
  Constant input on bit 886 of port A: 1'0
  Constant input on bit 887 of port A: 1'0
  Constant input on bit 888 of port A: 1'0
  Constant input on bit 889 of port A: 1'0
  Constant input on bit 890 of port A: 1'0
  Constant input on bit 891 of port A: 1'0
  Constant input on bit 892 of port A: 1'0
  Constant input on bit 893 of port A: 1'0
  Constant input on bit 894 of port A: 1'0
  Constant input on bit 895 of port A: 1'0
  Constant input on bit 896 of port A: 1'0
  Constant input on bit 897 of port A: 1'0
  Constant input on bit 898 of port A: 1'0
  Constant input on bit 899 of port A: 1'0
  Constant input on bit 900 of port A: 1'0
  Constant input on bit 901 of port A: 1'0
  Constant input on bit 902 of port A: 1'0
  Constant input on bit 903 of port A: 1'0
  Constant input on bit 904 of port A: 1'0
  Constant input on bit 905 of port A: 1'0
  Constant input on bit 906 of port A: 1'0
  Constant input on bit 907 of port A: 1'0
  Constant input on bit 908 of port A: 1'0
  Constant input on bit 909 of port A: 1'0
  Constant input on bit 910 of port A: 1'0
  Constant input on bit 911 of port A: 1'0
  Constant input on bit 912 of port A: 1'0
  Constant input on bit 913 of port A: 1'0
  Constant input on bit 914 of port A: 1'0
  Constant input on bit 915 of port A: 1'0
  Constant input on bit 916 of port A: 1'0
  Constant input on bit 917 of port A: 1'0
  Constant input on bit 918 of port A: 1'0
  Constant input on bit 919 of port A: 1'0
  Constant input on bit 920 of port A: 1'0
  Constant input on bit 921 of port A: 1'0
  Constant input on bit 922 of port A: 1'0
  Constant input on bit 923 of port A: 1'0
  Constant input on bit 924 of port A: 1'0
  Constant input on bit 925 of port A: 1'0
  Constant input on bit 926 of port A: 1'0
  Constant input on bit 927 of port A: 1'0
  Constant input on bit 928 of port A: 1'0
  Constant input on bit 929 of port A: 1'0
  Constant input on bit 930 of port A: 1'0
  Constant input on bit 931 of port A: 1'0
  Constant input on bit 932 of port A: 1'0
  Constant input on bit 933 of port A: 1'0
  Constant input on bit 934 of port A: 1'0
  Constant input on bit 935 of port A: 1'0
  Constant input on bit 936 of port A: 1'0
  Constant input on bit 937 of port A: 1'0
  Constant input on bit 938 of port A: 1'0
  Constant input on bit 939 of port A: 1'0
  Constant input on bit 940 of port A: 1'0
  Constant input on bit 941 of port A: 1'0
  Constant input on bit 942 of port A: 1'0
  Constant input on bit 943 of port A: 1'0
  Constant input on bit 944 of port A: 1'0
  Constant input on bit 945 of port A: 1'0
  Constant input on bit 946 of port A: 1'0
  Constant input on bit 947 of port A: 1'0
  Constant input on bit 948 of port A: 1'0
  Constant input on bit 949 of port A: 1'0
  Constant input on bit 950 of port A: 1'0
  Constant input on bit 951 of port A: 1'0
  Constant input on bit 952 of port A: 1'0
  Constant input on bit 953 of port A: 1'0
  Constant input on bit 954 of port A: 1'0
  Constant input on bit 955 of port A: 1'0
  Constant input on bit 956 of port A: 1'0
  Constant input on bit 957 of port A: 1'0
  Constant input on bit 958 of port A: 1'0
  Constant input on bit 959 of port A: 1'0
  Constant input on bit 960 of port A: 1'0
  Constant input on bit 961 of port A: 1'0
  Constant input on bit 962 of port A: 1'0
  Constant input on bit 963 of port A: 1'0
  Constant input on bit 964 of port A: 1'0
  Constant input on bit 965 of port A: 1'0
  Constant input on bit 966 of port A: 1'0
  Constant input on bit 967 of port A: 1'0
  Constant input on bit 968 of port A: 1'0
  Constant input on bit 969 of port A: 1'0
  Constant input on bit 970 of port A: 1'0
  Constant input on bit 971 of port A: 1'0
  Constant input on bit 972 of port A: 1'0
  Constant input on bit 973 of port A: 1'0
  Constant input on bit 974 of port A: 1'0
  Constant input on bit 975 of port A: 1'0
  Constant input on bit 976 of port A: 1'0
  Constant input on bit 977 of port A: 1'0
  Constant input on bit 978 of port A: 1'0
  Constant input on bit 979 of port A: 1'0
  Constant input on bit 980 of port A: 1'0
  Constant input on bit 981 of port A: 1'0
  Constant input on bit 982 of port A: 1'0
  Constant input on bit 983 of port A: 1'0
  Constant input on bit 984 of port A: 1'0
  Constant input on bit 985 of port A: 1'0
  Constant input on bit 986 of port A: 1'0
  Constant input on bit 987 of port A: 1'0
  Constant input on bit 988 of port A: 1'0
  Constant input on bit 989 of port A: 1'0
  Constant input on bit 990 of port A: 1'0
  Constant input on bit 991 of port A: 1'0
  Constant input on bit 992 of port A: 1'0
  Constant input on bit 993 of port A: 1'0
  Constant input on bit 994 of port A: 1'0
  Constant input on bit 995 of port A: 1'0
  Constant input on bit 996 of port A: 1'0
  Constant input on bit 997 of port A: 1'0
  Constant input on bit 998 of port A: 1'0
  Constant input on bit 999 of port A: 1'0
  Constant input on bit 1000 of port A: 1'0
  Constant input on bit 1001 of port A: 1'0
  Constant input on bit 1002 of port A: 1'0
  Constant input on bit 1003 of port A: 1'0
  Constant input on bit 1004 of port A: 1'0
  Constant input on bit 1005 of port A: 1'0
  Constant input on bit 1006 of port A: 1'0
  Constant input on bit 1007 of port A: 1'0
  Constant input on bit 1008 of port A: 1'0
  Constant input on bit 1009 of port A: 1'0
  Constant input on bit 1010 of port A: 1'0
  Constant input on bit 1011 of port A: 1'0
  Constant input on bit 1012 of port A: 1'0
  Constant input on bit 1013 of port A: 1'0
  Constant input on bit 1014 of port A: 1'0
  Constant input on bit 1015 of port A: 1'0
  Constant input on bit 1016 of port A: 1'0
  Constant input on bit 1017 of port A: 1'0
  Constant input on bit 1018 of port A: 1'0
  Constant input on bit 1019 of port A: 1'0
  Constant input on bit 1020 of port A: 1'0
  Constant input on bit 1021 of port A: 1'0
  Constant input on bit 1022 of port A: 1'0
  Constant input on bit 1023 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
  Constant input on bit 12 of port B: 1'0
Creating constmapped module `$paramod$constmap:ba4c29314249c5cb5bd90c79e4e311a022cbdcba$paramod$f473979a12e43287981f163619440a75a73484d5\_90_shift_shiftx'.

18.31.110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ba4c29314249c5cb5bd90c79e4e311a022cbdcba$paramod$f473979a12e43287981f163619440a75a73484d5\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$84570.
    dead port 1/2 on $mux $procmux$84567.
    dead port 2/2 on $mux $procmux$84567.
    dead port 1/2 on $mux $procmux$84564.
    dead port 1/2 on $mux $procmux$84561.
    dead port 2/2 on $mux $procmux$84561.
    dead port 1/2 on $mux $procmux$84558.
    dead port 1/2 on $mux $procmux$84555.
    dead port 2/2 on $mux $procmux$84555.
    dead port 2/2 on $mux $procmux$84549.
    dead port 2/2 on $mux $procmux$84543.
    dead port 2/2 on $mux $procmux$84537.
    dead port 2/2 on $mux $procmux$84531.
    dead port 2/2 on $mux $procmux$84525.
    dead port 2/2 on $mux $procmux$84519.
    dead port 2/2 on $mux $procmux$84513.
    dead port 2/2 on $mux $procmux$84507.
Removed 17 multiplexer ports.
<suppressed ~1259 debug messages>

18.31.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ba4c29314249c5cb5bd90c79e4e311a022cbdcba$paramod$f473979a12e43287981f163619440a75a73484d5\_90_shift_shiftx.
<suppressed ~5 debug messages>
Removed 0 unused cells and 21 unused wires.
Using template $paramod$constmap:ba4c29314249c5cb5bd90c79e4e311a022cbdcba$paramod$f473979a12e43287981f163619440a75a73484d5\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:b31179d75b317d0123645b133338a59af25e8e74$paramod$1e052eb828ed76f26c5a946bedd73d7d163f2fe1\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:b86bb8320261410019803d231a38c1a674934717$paramod$12e21a9cae74bdc784bb3bc5edc43a0cd16e80c2\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$constmap:13adc1ae9bba642df7df69ad802ff085e5a40bf3$paramod$1f461bd4533c3ebfeb1ca977811b085a3d164c8c\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:b86d9cd054bb534251fc9b6acbd5c4abcadc9cfa$paramod$6ba4caf0f063a4e8e57fa8884e1bfa382536edf5\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:367a768b5c205f0681c3cb0f9a5d6095e6a0f3b0$paramod$70744d75e7902293a12627891a50c01382c6cfd2\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:734a0835d3eb94c2f7cb8da04c3fce5d3fd49846$paramod$8e4e9f538e7b351ecef0b3466ebe7f28f802705b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:e9801372fc67540fbf7d81cb8d9fb29bdb44ce25$paramod$8e1e2bae9ef06665c558da9248a2b17f615599ed\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$e1270c504307e9914695c839a36c0c6fc6336d88\_90_pmux for cells of type $pmux.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_80_ice40_alu for cells of type $alu.
Using template $paramod$5fb3cea3e36078ed44b85aadf768a6588af6651e\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:6cbb036f9c3277f3c4e4ee63602f245cfae168d8$paramod$41a8fd742b837fb82ab05575fc618cfc4f544228\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:9302c1e492b2188135033c7ad7961d1398bf4c24$paramod$41a8fd742b837fb82ab05575fc618cfc4f544228\_90_shift_shiftx'.

18.31.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9302c1e492b2188135033c7ad7961d1398bf4c24$paramod$41a8fd742b837fb82ab05575fc618cfc4f544228\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$86391.
    dead port 2/2 on $mux $procmux$86385.
Removed 2 multiplexer ports.
<suppressed ~13503 debug messages>

18.31.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9302c1e492b2188135033c7ad7961d1398bf4c24$paramod$41a8fd742b837fb82ab05575fc618cfc4f544228\_90_shift_shiftx.
<suppressed ~31 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:9302c1e492b2188135033c7ad7961d1398bf4c24$paramod$41a8fd742b837fb82ab05575fc618cfc4f544228\_90_shift_shiftx for cells of type $shift.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1861 debug messages>

18.32. Executing OPT pass (performing simple optimizations).

18.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~509702 debug messages>

18.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~342945 debug messages>
Removed a total of 114315 cells.

18.32.3. Executing OPT_DFF pass (perform DFF optimizations).

18.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 66275 unused cells and 5248 unused wires.
<suppressed ~66280 debug messages>

18.32.5. Finished fast OPT passes.

18.33. Executing ICE40_OPT pass (performing simple optimizations).

18.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72185.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$72185.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72198.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$72185.BB [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72211.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$72185.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72239.slice[0].carry: CO=\u_dfu_app.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72242.slice[0].carry: CO=\u_dfu_app.u_flash_spi.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72245.slice[0].carry: CO=\u_dfu_app.u_flash_spi.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72248.slice[0].carry: CO=\u_dfu_app.u_flash_spi.page_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72251.slice[0].carry: CO=\u_dfu_app.u_flash_spi.u_spi.bit_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72254.slice[0].carry: CO=\u_dfu_app.u_ram_fifo_if.out_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72257.slice[0].carry: CO=\u_dfu_app.u_ram_fifo_if.in_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72260.slice[0].carry: CO=\u_dfu_app.u_ram_if.mem_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72263.slice[0].carry: CO=\u_usb_dfu.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72266.slice[0].carry: CO=\u_usb_dfu.u_ctrl_endp.byte_cnt_q [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72266.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72272.slice[0].carry: CO=\u_usb_dfu.u_ctrl_endp.byte_cnt_q [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72272.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72275.slice[0].carry: CO=\u_usb_dfu.u_fifo.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72281.slice[0].carry: CO=\u_usb_dfu.u_fifo.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$72284.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72287.slice[0].carry: CO=\u_usb_dfu.u_fifo.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72287.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$72287.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72290.slice[0].carry: CO=\u_usb_dfu.u_fifo.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72296.slice[0].carry: CO=\u_usb_dfu.u_fifo.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$72299.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72302.slice[0].carry: CO=\u_usb_dfu.u_fifo.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72302.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$72302.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72305.slice[0].carry: CO=\u_usb_dfu.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72308.slice[0].carry: CO=\u_usb_dfu.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$72311.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72317.slice[0].carry: CO=\u_usb_dfu.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72320.slice[0].carry: CO=\u_usb_dfu.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72323.slice[0].carry: CO=\u_usb_dfu.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72329.slice[0].carry: CO=\u_usb_dfu.u_sie.u_phy_tx.bit_cnt_q [0]

18.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~389 debug messages>

18.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~927 debug messages>
Removed a total of 309 cells.

18.33.4. Executing OPT_DFF pass (perform DFF optimizations).

18.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 4 unused cells and 118 unused wires.
<suppressed ~5 debug messages>

18.33.6. Rerunning OPT passes. (Removed registers in this run.)

18.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$72281.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$72290.X [0]

18.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~69 debug messages>

18.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

18.33.10. Executing OPT_DFF pass (perform DFF optimizations).

18.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

18.33.12. Rerunning OPT passes. (Removed registers in this run.)

18.33.13. Running ICE40 specific optimizations.

18.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

18.33.16. Executing OPT_DFF pass (perform DFF optimizations).

18.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

18.33.18. Finished OPT passes. (There is nothing left to do.)

18.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

18.35. Executing TECHMAP pass (map to technology primitives).

18.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

18.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~628 debug messages>

18.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72239.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72242.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72245.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72248.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72251.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72254.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72257.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72260.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72263.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72266.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72275.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72281.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[3].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72284.slice[7].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72287.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72287.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72290.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72296.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[14].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[2].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72299.slice[3].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72302.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72302.slice[4].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72305.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72308.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72311.slice[28].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72317.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72320.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72323.slice[0].carry ($lut).
Mapping loopback.$auto$alumacc.cc:485:replace_alu$72329.slice[0].carry ($lut).

18.38. Executing ICE40_OPT pass (performing simple optimizations).

18.38.1. Running ICE40 specific optimizations.

18.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~2065 debug messages>

18.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~3540 debug messages>
Removed a total of 1180 cells.

18.38.4. Executing OPT_DFF pass (perform DFF optimizations).

18.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..
Removed 0 unused cells and 4293 unused wires.
<suppressed ~1 debug messages>

18.38.6. Rerunning OPT passes. (Removed registers in this run.)

18.38.7. Running ICE40 specific optimizations.

18.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.
<suppressed ~80 debug messages>

18.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

18.38.10. Executing OPT_DFF pass (perform DFF optimizations).

18.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

18.38.12. Rerunning OPT passes. (Removed registers in this run.)

18.38.13. Running ICE40 specific optimizations.

18.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback.

18.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback'.
Removed a total of 0 cells.

18.38.16. Executing OPT_DFF pass (perform DFF optimizations).

18.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback..

18.38.18. Finished OPT passes. (There is nothing left to do.)

18.39. Executing TECHMAP pass (map to technology primitives).

18.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

18.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

18.40. Executing ABC pass (technology mapping using ABC).

18.40.1. Extracting gate netlist of module `\loopback' to `<abc-temp-dir>/input.blif'..
Extracted 8190 gates and 8965 wires to a netlist network with 773 inputs and 628 outputs.

18.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    1334.
ABC: Participating nodes from both networks       =    3005.
ABC: Participating nodes from the first network   =    1339. (  58.55 % of nodes)
ABC: Participating nodes from the second network  =    1666. (  72.85 % of nodes)
ABC: Node pairs (any polarity)                    =    1337. (  58.46 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1037. (  45.34 % of names can be moved)
ABC: Total runtime =     0.15 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

18.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2286
ABC RESULTS:        internal signals:     7564
ABC RESULTS:           input signals:      773
ABC RESULTS:          output signals:      628
Removing temp directory.

18.41. Executing ICE40_WRAPCARRY pass (wrap carries).

18.42. Executing TECHMAP pass (map to technology primitives).

18.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

18.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 50 unused cells and 4765 unused wires.

18.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2420
  1-LUT               43
  2-LUT              550
  3-LUT              629
  4-LUT             1198
  with \SB_CARRY    (#0)  116
  with \SB_CARRY    (#1)  112

Eliminating LUTs.
Number of LUTs:     2420
  1-LUT               43
  2-LUT              550
  3-LUT              629
  4-LUT             1198
  with \SB_CARRY    (#0)  116
  with \SB_CARRY    (#1)  112

Combining LUTs.
Number of LUTs:     2340
  1-LUT               43
  2-LUT              459
  3-LUT              571
  4-LUT             1267
  with \SB_CARRY    (#0)  116
  with \SB_CARRY    (#1)  112

Eliminated 0 LUTs.
Combined 80 LUTs.
<suppressed ~14000 debug messages>

18.44. Executing TECHMAP pass (map to technology primitives).

18.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

18.44.2. Continuing TECHMAP pass.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$8daf2963037e23f1e3477c42ad3ed09d09cf2b14\$lut for cells of type $lut.
Using template $paramod$1b006f6294a954502e34ffd3347cb58c2cb14ad8\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$ecc6a65b93b0f202abee5fe231bbde1c0907d35a\$lut for cells of type $lut.
Using template $paramod$017d8c8b5f8f0bd543e7b1e7d026dcb67424a519\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$2b9a77b3942bf13762ffa3a9355fbf04c4627220\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$696e0b5df35c0061e29cf90a182e5d3e1b517794\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$9fde7937c2fa2f8453605f92340b2b62ff013504\$lut for cells of type $lut.
Using template $paramod$06effc70d6b09a40fe0953589de086c272e03a84\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$b22e1de0c50840dcbbf24001663ffaaba9d5d7b8\$lut for cells of type $lut.
Using template $paramod$c9baf379316fa2aee11aa3b570d3ac3d19eebda2\$lut for cells of type $lut.
Using template $paramod$2e11c0e004fab0373ef80005c65c968bc830b55a\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$53a931967d4390280138fe919abce921b83af282\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$90211918a84e1cef3407e0f8e61fa8260d248e82\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$863d876d1c60d659568e85801a19fcfbf7e6cb0b\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$2f99e7dde0142f5eb4336d05fd90a596d3f2e038\$lut for cells of type $lut.
Using template $paramod$8c8483b8dba6dbd9a5f43a97c71ce4530d6e6ded\$lut for cells of type $lut.
Using template $paramod$26ea03485490352a9af790d8408655a3fdffed31\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$ceeb45bdd6c300a6df87f1c45b8348109858185a\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$c600b4b1adc22857e1c1ba3b6aeb516fabe09da0\$lut for cells of type $lut.
Using template $paramod$4dbb19460b40a1659dd4937b98bcf804d413a94f\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$89add7395f09a7f1d31ba23a20843f5b8e155407\$lut for cells of type $lut.
Using template $paramod$f60be08513772c842dbacd8689e8029341d79af7\$lut for cells of type $lut.
Using template $paramod$780375c9bd4a74671d040f17582de38f90afbb3c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$12fb017f90e7463fe74789d2ec23494cce2be24a\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$a9f5a04efe71156d9a1acb777d452a8dd4d379fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$49308c380d4434ff502cc9276068deff427c75f2\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$7de6506d1a2d048499587b900ff9a05499c3e14e\$lut for cells of type $lut.
Using template $paramod$a44bfc089ebe40b83c2c06bb965c500df992ecfb\$lut for cells of type $lut.
Using template $paramod$87d03a3adfeb45c31a27a100630b6aa0c98d2f81\$lut for cells of type $lut.
Using template $paramod$463c5352338fa59d017fcc052930acc6a5b3b87a\$lut for cells of type $lut.
Using template $paramod$8379cb6cc067198df3735466802bba2672d8d35f\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$85757733bcdbe5b9d118b207eb91ab8c52e482fc\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$bc0c58c467d714257661a1d7ac1bb5f9ac39b898\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$3e27c7f584657c61690dac9538f4900ce23f9010\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$971d9f355db327680e1d04e8596be00cb67fa78c\$lut for cells of type $lut.
Using template $paramod$2c4c7dfdf674b9c90d6c2cae622d527a6d7d0c22\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$565c73060f83e0855f1d4f93361108cc25542cf8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$e94e43611827e2114516df2acb1b4da75c4728d5\$lut for cells of type $lut.
Using template $paramod$3cac1e5550891652693cc7fa6732d0dfb99b4ead\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod$9fed01b8a0c5f6113b8ac08943943d10264f3bee\$lut for cells of type $lut.
Using template $paramod$5592dc8b7675cfccbd27a7dd679b9635023d3a26\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$01c608da0c772a10858492e8ba4f65bc04f42266\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$acaf438e6f4f31b5725b67e171b88692c75d36a3\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$aefabbfb9c1b4f52428d3138553c9ded9b193061\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$25ce03f90631e67c5e443b0900c3d90fee95a96b\$lut for cells of type $lut.
Using template $paramod$02fbd2dfd8b419c0d6fd5205680ad063cd40eac8\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$0b09634f891002c944aa4dbc573b6d926cb70939\$lut for cells of type $lut.
Using template $paramod$e10483182885682d4e7806802f892d2f34747389\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$20dcd9314eed520b3e0cea5805287f04a998fa12\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$8e95f9dc64971621ace5893daac67ff0c4796562\$lut for cells of type $lut.
Using template $paramod$93a62495103ad230ce6bb69d9d3b02a71377727e\$lut for cells of type $lut.
Using template $paramod$88403721e7a9195608031e594ab311129d9372ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$fc2be7cf2aa1cfc8ebe963e124f1c70016e3f0fb\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$453111cff761ac57957f9972d987be765170f931\$lut for cells of type $lut.
Using template $paramod$59de045429641615f9fe556a2af28d0739e5972e\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$fdecc78febe9c3da0532f4d654ca4a6698922930\$lut for cells of type $lut.
Using template $paramod$2a69f35cf10e4437ef8b77834700797caf99b296\$lut for cells of type $lut.
Using template $paramod$38c84ed5f80bb55c9ffda743c2a4826a1c71b53c\$lut for cells of type $lut.
Using template $paramod$f3e91f2f114ffa356d6c3aaaa108f5d9018f89d3\$lut for cells of type $lut.
Using template $paramod$70a8192d9bfaa7fd88e0931b343aca857705d736\$lut for cells of type $lut.
Using template $paramod$549f5a9495b2c43a4e1711b367377c9f5d7b7167\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$e07eb327d3640c9f5786b405a756920c4968c45f\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$45b7a9b171d1ab95cf767f51e55fda95e3eea6c3\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$987693cbecb4a281b23724d472f575ceae2391bd\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$8afe9f9396e222eb1bca50c99e9bab03367fbe83\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$8002feb72fff90c4a4afc593a63ffae81c8e5c37\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$fd345d3ddffcf040d14d2f54896479f98a1bf197\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$17353202acd85413c157354269332acedc0139e0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111100 for cells of type $lut.
No more expansions possible.
<suppressed ~5905 debug messages>
Removed 0 unused cells and 5346 unused wires.

18.45. Executing AUTONAME pass.
Renamed 93478 objects in module loopback (111 iterations).
<suppressed ~4529 debug messages>

18.46. Executing HIERARCHY pass (managing design hierarchy).

18.46.1. Analyzing design hierarchy..
Top module:  \loopback

18.46.2. Analyzing design hierarchy..
Top module:  \loopback
Removed 0 unused modules.

18.47. Printing statistics.

=== loopback ===

   Number of wires:               1922
   Number of wire bits:           6841
   Number of public wires:        1922
   Number of public wire bits:    6841
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3098
     SB_CARRY                      145
     SB_DFFE                         3
     SB_DFFER                      499
     SB_DFFES                        7
     SB_DFFR                        92
     SB_DFFS                         5
     SB_IO                           3
     SB_LUT4                      2340
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     3

18.48. Executing CHECK pass (checking for obvious problems).
Checking module loopback...
Found and reported 0 problems.

19. Executing JSON backend.

End of script. Logfile hash: cd56ecce0c, CPU: user 86.44s system 1.35s, MEM: 2727.50 MB peak
Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 26% 18x proc_mux (23 sec), 21% 66x opt_expr (19 sec), ...
