module and_gate_mux_TB;
reg a,b;
wire out;
and_gate_mux uut(a,b,out);
initial begin
a=0;b=0;
#10
a=0;b=1;
#10
a=1;b=0;
#10
a=1;b=1;
#10
$finish();
end
endmodule
