
lab2_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003074  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08003208  08003208  00004208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003260  08003260  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003260  08003260  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003260  08003260  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003260  08003260  00004260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003264  08003264  00004264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003268  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          000000a8  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000b4  200000b4  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009435  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018e0  00000000  00000000  0000e471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000708  00000000  00000000  0000fd58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000555  00000000  00000000  00010460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f3e1  00000000  00000000  000109b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aafa  00000000  00000000  0002fd96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bc7d7  00000000  00000000  0003a890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f7067  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001a90  00000000  00000000  000f70ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  000f8b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080031f0 	.word	0x080031f0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080031f0 	.word	0x080031f0

080001d4 <coast_gpio_keypad_init>:
#include "main.h"
#include "coast.h"
#include "lcd.h"
#include "keypad.h"

void coast_gpio_keypad_init(){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b086      	sub	sp, #24
 80001d8:	af00      	add	r7, sp, #0
	// keypad row pins initialize
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001da:	1d3b      	adds	r3, r7, #4
 80001dc:	2200      	movs	r2, #0
 80001de:	601a      	str	r2, [r3, #0]
 80001e0:	605a      	str	r2, [r3, #4]
 80001e2:	609a      	str	r2, [r3, #8]
 80001e4:	60da      	str	r2, [r3, #12]
 80001e6:	611a      	str	r2, [r3, #16]

	HAL_GPIO_WritePin(KEY_ROW_Port, KEY_ROW1_Pin, GPIO_PIN_RESET);
 80001e8:	2200      	movs	r2, #0
 80001ea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80001ee:	4829      	ldr	r0, [pc, #164]	@ (8000294 <coast_gpio_keypad_init+0xc0>)
 80001f0:	f000 ff2a 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_ROW_Port, KEY_ROW2_Pin, GPIO_PIN_RESET);
 80001f4:	2200      	movs	r2, #0
 80001f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001fa:	4826      	ldr	r0, [pc, #152]	@ (8000294 <coast_gpio_keypad_init+0xc0>)
 80001fc:	f000 ff24 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_ROW_Port, KEY_ROW3_Pin, GPIO_PIN_RESET);
 8000200:	2200      	movs	r2, #0
 8000202:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000206:	4823      	ldr	r0, [pc, #140]	@ (8000294 <coast_gpio_keypad_init+0xc0>)
 8000208:	f000 ff1e 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_ROW_Port, KEY_ROW4_Pin, GPIO_PIN_RESET);
 800020c:	2200      	movs	r2, #0
 800020e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000212:	4820      	ldr	r0, [pc, #128]	@ (8000294 <coast_gpio_keypad_init+0xc0>)
 8000214:	f000 ff18 	bl	8001048 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = KEY_ROW1_Pin|KEY_ROW2_Pin|KEY_ROW3_Pin|KEY_ROW4_Pin;
 8000218:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 800021c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800021e:	2300      	movs	r3, #0
 8000220:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000222:	2302      	movs	r3, #2
 8000224:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000226:	2300      	movs	r3, #0
 8000228:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(KEY_ROW_Port, &GPIO_InitStruct);
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	4619      	mov	r1, r3
 800022e:	4819      	ldr	r0, [pc, #100]	@ (8000294 <coast_gpio_keypad_init+0xc0>)
 8000230:	f000 fd68 	bl	8000d04 <HAL_GPIO_Init>

	// keypad col pins initialize
	HAL_GPIO_WritePin(KEY_COL_Port, KEY_COL1_Pin, GPIO_PIN_RESET);
 8000234:	2200      	movs	r2, #0
 8000236:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800023a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800023e:	f000 ff03 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_COL_Port, KEY_COL2_Pin, GPIO_PIN_RESET);
 8000242:	2200      	movs	r2, #0
 8000244:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000248:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800024c:	f000 fefc 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_COL_Port, KEY_COL3_Pin, GPIO_PIN_RESET);
 8000250:	2200      	movs	r2, #0
 8000252:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000256:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800025a:	f000 fef5 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEY_COL_Port, KEY_COL4_Pin, GPIO_PIN_RESET);
 800025e:	2200      	movs	r2, #0
 8000260:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000264:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000268:	f000 feee 	bl	8001048 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = KEY_COL1_Pin|KEY_COL2_Pin|KEY_COL3_Pin|KEY_COL4_Pin;
 800026c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000270:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000272:	2301      	movs	r3, #1
 8000274:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000276:	2300      	movs	r3, #0
 8000278:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800027a:	2300      	movs	r3, #0
 800027c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(KEY_COL_Port, &GPIO_InitStruct);
 800027e:	1d3b      	adds	r3, r7, #4
 8000280:	4619      	mov	r1, r3
 8000282:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000286:	f000 fd3d 	bl	8000d04 <HAL_GPIO_Init>
}
 800028a:	bf00      	nop
 800028c:	3718      	adds	r7, #24
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
 8000292:	bf00      	nop
 8000294:	48000400 	.word	0x48000400

08000298 <coast_gpio_lcd_init>:

void coast_gpio_lcd_init(){
 8000298:	b580      	push	{r7, lr}
 800029a:	b086      	sub	sp, #24
 800029c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	2200      	movs	r2, #0
 80002a2:	601a      	str	r2, [r3, #0]
 80002a4:	605a      	str	r2, [r3, #4]
 80002a6:	609a      	str	r2, [r3, #8]
 80002a8:	60da      	str	r2, [r3, #12]
 80002aa:	611a      	str	r2, [r3, #16]
	// initialize the LCD_DB
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D4_Pin, GPIO_PIN_RESET);
 80002ac:	2200      	movs	r2, #0
 80002ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002b2:	4830      	ldr	r0, [pc, #192]	@ (8000374 <coast_gpio_lcd_init+0xdc>)
 80002b4:	f000 fec8 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D5_Pin, GPIO_PIN_RESET);
 80002b8:	2200      	movs	r2, #0
 80002ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80002be:	482d      	ldr	r0, [pc, #180]	@ (8000374 <coast_gpio_lcd_init+0xdc>)
 80002c0:	f000 fec2 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D6_Pin, GPIO_PIN_RESET);
 80002c4:	2200      	movs	r2, #0
 80002c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002ca:	482a      	ldr	r0, [pc, #168]	@ (8000374 <coast_gpio_lcd_init+0xdc>)
 80002cc:	f000 febc 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D7_Pin, GPIO_PIN_RESET);
 80002d0:	2200      	movs	r2, #0
 80002d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80002d6:	4827      	ldr	r0, [pc, #156]	@ (8000374 <coast_gpio_lcd_init+0xdc>)
 80002d8:	f000 feb6 	bl	8001048 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
 80002dc:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80002e0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002e2:	2301      	movs	r3, #1
 80002e4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e6:	2300      	movs	r3, #0
 80002e8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002ea:	2300      	movs	r3, #0
 80002ec:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LCD_D_Port, &GPIO_InitStruct);
 80002ee:	1d3b      	adds	r3, r7, #4
 80002f0:	4619      	mov	r1, r3
 80002f2:	4820      	ldr	r0, [pc, #128]	@ (8000374 <coast_gpio_lcd_init+0xdc>)
 80002f4:	f000 fd06 	bl	8000d04 <HAL_GPIO_Init>

	// initialize the RW
	HAL_GPIO_WritePin(LCD_RW_Port, LCD_RW_Pin, GPIO_PIN_RESET);
 80002f8:	2200      	movs	r2, #0
 80002fa:	2140      	movs	r1, #64	@ 0x40
 80002fc:	481d      	ldr	r0, [pc, #116]	@ (8000374 <coast_gpio_lcd_init+0xdc>)
 80002fe:	f000 fea3 	bl	8001048 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = LCD_RW_Pin;
 8000302:	2340      	movs	r3, #64	@ 0x40
 8000304:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000306:	2301      	movs	r3, #1
 8000308:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030a:	2300      	movs	r3, #0
 800030c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800030e:	2300      	movs	r3, #0
 8000310:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LCD_RW_Port, &GPIO_InitStruct);
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	4619      	mov	r1, r3
 8000316:	4817      	ldr	r0, [pc, #92]	@ (8000374 <coast_gpio_lcd_init+0xdc>)
 8000318:	f000 fcf4 	bl	8000d04 <HAL_GPIO_Init>

	// initialize the RS
	HAL_GPIO_WritePin(LCD_RS_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 800031c:	2200      	movs	r2, #0
 800031e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000322:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000326:	f000 fe8f 	bl	8001048 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = LCD_RS_Pin;
 800032a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800032e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000330:	2301      	movs	r3, #1
 8000332:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000334:	2300      	movs	r3, #0
 8000336:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000338:	2300      	movs	r3, #0
 800033a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LCD_RS_Port, &GPIO_InitStruct);
 800033c:	1d3b      	adds	r3, r7, #4
 800033e:	4619      	mov	r1, r3
 8000340:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000344:	f000 fcde 	bl	8000d04 <HAL_GPIO_Init>

	// initialize the E
	HAL_GPIO_WritePin(LCD_E_Port, LCD_E_Pin, GPIO_PIN_RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	2104      	movs	r1, #4
 800034c:	480a      	ldr	r0, [pc, #40]	@ (8000378 <coast_gpio_lcd_init+0xe0>)
 800034e:	f000 fe7b 	bl	8001048 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = LCD_E_Pin;
 8000352:	2304      	movs	r3, #4
 8000354:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000356:	2301      	movs	r3, #1
 8000358:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800035a:	2300      	movs	r3, #0
 800035c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800035e:	2300      	movs	r3, #0
 8000360:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LCD_E_Port, &GPIO_InitStruct);
 8000362:	1d3b      	adds	r3, r7, #4
 8000364:	4619      	mov	r1, r3
 8000366:	4804      	ldr	r0, [pc, #16]	@ (8000378 <coast_gpio_lcd_init+0xe0>)
 8000368:	f000 fccc 	bl	8000d04 <HAL_GPIO_Init>
}
 800036c:	bf00      	nop
 800036e:	3718      	adds	r7, #24
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}
 8000374:	48000800 	.word	0x48000800
 8000378:	48000c00 	.word	0x48000c00

0800037c <coast_gpio_init>:

void coast_gpio_init(){
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000382:	4b0b      	ldr	r3, [pc, #44]	@ (80003b0 <coast_gpio_init+0x34>)
 8000384:	695b      	ldr	r3, [r3, #20]
 8000386:	4a0a      	ldr	r2, [pc, #40]	@ (80003b0 <coast_gpio_init+0x34>)
 8000388:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800038c:	6153      	str	r3, [r2, #20]
 800038e:	4b08      	ldr	r3, [pc, #32]	@ (80003b0 <coast_gpio_init+0x34>)
 8000390:	695b      	ldr	r3, [r3, #20]
 8000392:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000396:	607b      	str	r3, [r7, #4]
 8000398:	687b      	ldr	r3, [r7, #4]

	coast_gpio_lcd_init();
 800039a:	f7ff ff7d 	bl	8000298 <coast_gpio_lcd_init>
	coast_gpio_keypad_init();
 800039e:	f7ff ff19 	bl	80001d4 <coast_gpio_keypad_init>
	coast_lcd_init();
 80003a2:	f000 f88f 	bl	80004c4 <coast_lcd_init>
}
 80003a6:	bf00      	nop
 80003a8:	3708      	adds	r7, #8
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	40021000 	.word	0x40021000

080003b4 <coast_loop_body>:

void coast_loop_body(){
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
//	LCD_SendCmd(LCD_SECOND_LINE);
//	LCD_SendStr("World");
//	LCD_SendCmd(0b00001100);

	while(1){
		uint8_t c = scan_keypad();
 80003ba:	f000 f80b 	bl	80003d4 <scan_keypad>
 80003be:	4603      	mov	r3, r0
 80003c0:	71fb      	strb	r3, [r7, #7]
		if(c){
 80003c2:	79fb      	ldrb	r3, [r7, #7]
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d0f8      	beq.n	80003ba <coast_loop_body+0x6>
			LCD_SendData(c);
 80003c8:	79fb      	ldrb	r3, [r7, #7]
 80003ca:	4618      	mov	r0, r3
 80003cc:	f000 f929 	bl	8000622 <LCD_SendData>
	while(1){
 80003d0:	e7f3      	b.n	80003ba <coast_loop_body+0x6>
	...

080003d4 <scan_keypad>:
#include "coast.h"

uint8_t scan_keypad(){
 80003d4:	b590      	push	{r4, r7, lr}
 80003d6:	b08d      	sub	sp, #52	@ 0x34
 80003d8:	af00      	add	r7, sp, #0
	uint8_t key_map[4][4] = {
 80003da:	4b36      	ldr	r3, [pc, #216]	@ (80004b4 <scan_keypad+0xe0>)
 80003dc:	f107 0414 	add.w	r4, r7, #20
 80003e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80003e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			{'1','2','3','A'},
			{'4','5','6','B'},
			{'7','8','9','C'},
			{'*','0','#','D'}
	};
	uint16_t Row_Pin[4] = {KEY_ROW1_Pin, KEY_ROW2_Pin, KEY_ROW3_Pin, KEY_ROW4_Pin};
 80003e6:	4a34      	ldr	r2, [pc, #208]	@ (80004b8 <scan_keypad+0xe4>)
 80003e8:	f107 030c 	add.w	r3, r7, #12
 80003ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80003f0:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t Col_Pin[4] = {KEY_COL1_Pin, KEY_COL2_Pin, KEY_COL3_Pin, KEY_COL4_Pin};
 80003f4:	4a31      	ldr	r2, [pc, #196]	@ (80004bc <scan_keypad+0xe8>)
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80003fc:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t ret = 0;
 8000400:	2300      	movs	r3, #0
 8000402:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	for (int c=0; c<4; c++) {
 8000406:	2300      	movs	r3, #0
 8000408:	62bb      	str	r3, [r7, #40]	@ 0x28
 800040a:	e04a      	b.n	80004a2 <scan_keypad+0xce>
		HAL_GPIO_WritePin(KEY_COL_Port, Col_Pin[c], 1);
 800040c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800040e:	005b      	lsls	r3, r3, #1
 8000410:	3330      	adds	r3, #48	@ 0x30
 8000412:	443b      	add	r3, r7
 8000414:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8000418:	2201      	movs	r2, #1
 800041a:	4619      	mov	r1, r3
 800041c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000420:	f000 fe12 	bl	8001048 <HAL_GPIO_WritePin>
		for (int r=0; r<4; r++) {
 8000424:	2300      	movs	r3, #0
 8000426:	627b      	str	r3, [r7, #36]	@ 0x24
 8000428:	e029      	b.n	800047e <scan_keypad+0xaa>
			if (HAL_GPIO_ReadPin(KEY_ROW_Port, Row_Pin[r]) == 1) {
 800042a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800042c:	005b      	lsls	r3, r3, #1
 800042e:	3330      	adds	r3, #48	@ 0x30
 8000430:	443b      	add	r3, r7
 8000432:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8000436:	4619      	mov	r1, r3
 8000438:	4821      	ldr	r0, [pc, #132]	@ (80004c0 <scan_keypad+0xec>)
 800043a:	f000 fded 	bl	8001018 <HAL_GPIO_ReadPin>
 800043e:	4603      	mov	r3, r0
 8000440:	2b01      	cmp	r3, #1
 8000442:	d119      	bne.n	8000478 <scan_keypad+0xa4>
				HAL_Delay(100);
 8000444:	2064      	movs	r0, #100	@ 0x64
 8000446:	f000 fb53 	bl	8000af0 <HAL_Delay>
				if (HAL_GPIO_ReadPin(KEY_ROW_Port, Row_Pin[r]) == 1) {
 800044a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800044c:	005b      	lsls	r3, r3, #1
 800044e:	3330      	adds	r3, #48	@ 0x30
 8000450:	443b      	add	r3, r7
 8000452:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8000456:	4619      	mov	r1, r3
 8000458:	4819      	ldr	r0, [pc, #100]	@ (80004c0 <scan_keypad+0xec>)
 800045a:	f000 fddd 	bl	8001018 <HAL_GPIO_ReadPin>
 800045e:	4603      	mov	r3, r0
 8000460:	2b01      	cmp	r3, #1
 8000462:	d109      	bne.n	8000478 <scan_keypad+0xa4>
					ret = key_map[r][c];
 8000464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000466:	009b      	lsls	r3, r3, #2
 8000468:	3330      	adds	r3, #48	@ 0x30
 800046a:	19da      	adds	r2, r3, r7
 800046c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800046e:	4413      	add	r3, r2
 8000470:	3b1c      	subs	r3, #28
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		for (int r=0; r<4; r++) {
 8000478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800047a:	3301      	adds	r3, #1
 800047c:	627b      	str	r3, [r7, #36]	@ 0x24
 800047e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000480:	2b03      	cmp	r3, #3
 8000482:	ddd2      	ble.n	800042a <scan_keypad+0x56>
				}
			}
		}
		HAL_GPIO_WritePin(KEY_COL_Port, Col_Pin[c], 0);
 8000484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000486:	005b      	lsls	r3, r3, #1
 8000488:	3330      	adds	r3, #48	@ 0x30
 800048a:	443b      	add	r3, r7
 800048c:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8000490:	2200      	movs	r2, #0
 8000492:	4619      	mov	r1, r3
 8000494:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000498:	f000 fdd6 	bl	8001048 <HAL_GPIO_WritePin>
	for (int c=0; c<4; c++) {
 800049c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800049e:	3301      	adds	r3, #1
 80004a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80004a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80004a4:	2b03      	cmp	r3, #3
 80004a6:	ddb1      	ble.n	800040c <scan_keypad+0x38>
	}
	return ret;
 80004a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80004ac:	4618      	mov	r0, r3
 80004ae:	3734      	adds	r7, #52	@ 0x34
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd90      	pop	{r4, r7, pc}
 80004b4:	08003208 	.word	0x08003208
 80004b8:	08003218 	.word	0x08003218
 80004bc:	08003220 	.word	0x08003220
 80004c0:	48000400 	.word	0x48000400

080004c4 <coast_lcd_init>:
#include "main.h"
#include "coast.h"
#include "lcd.h"

void coast_lcd_init(){
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
	// 1. wait for enough time to stabilise
	 HAL_Delay(50);
 80004c8:	2032      	movs	r0, #50	@ 0x32
 80004ca:	f000 fb11 	bl	8000af0 <HAL_Delay>
	 // 2. send command 0011 (function set) and wait for >=4.1 ms (enough wait inside
	 // the pulse)
	 LCD_PutNibble(0b0011);
 80004ce:	2003      	movs	r0, #3
 80004d0:	f000 f83e 	bl	8000550 <LCD_PutNibble>
	 LCD_Pulse();
 80004d4:	f000 f826 	bl	8000524 <LCD_Pulse>
	 HAL_Delay(5);
 80004d8:	2005      	movs	r0, #5
 80004da:	f000 fb09 	bl	8000af0 <HAL_Delay>
	 // 3. send command 0011 (function set) again and wait for >=100 us
	 // fill this
	 LCD_PutNibble(0b0011);
 80004de:	2003      	movs	r0, #3
 80004e0:	f000 f836 	bl	8000550 <LCD_PutNibble>
	 LCD_Pulse();
 80004e4:	f000 f81e 	bl	8000524 <LCD_Pulse>
	 HAL_Delay(1);
 80004e8:	2001      	movs	r0, #1
 80004ea:	f000 fb01 	bl	8000af0 <HAL_Delay>
	 // 4. send command 0011 (function set) again
	 // fill this
	 LCD_PutNibble(0b0011);
 80004ee:	2003      	movs	r0, #3
 80004f0:	f000 f82e 	bl	8000550 <LCD_PutNibble>
	 LCD_Pulse();
 80004f4:	f000 f816 	bl	8000524 <LCD_Pulse>
	 // 5. send command 0010 to set to 4-bit bus mode
	 // fill this
	 LCD_PutNibble(0b0010);
 80004f8:	2002      	movs	r0, #2
 80004fa:	f000 f829 	bl	8000550 <LCD_PutNibble>
	 LCD_Pulse();
 80004fe:	f000 f811 	bl	8000524 <LCD_Pulse>
	 // 6. send command 0010 1100 (function set: 4-bit mode, 2-lines, 5x8 font)
	 LCD_SendCmd(0b00101100);
 8000502:	202c      	movs	r0, #44	@ 0x2c
 8000504:	f000 f876 	bl	80005f4 <LCD_SendCmd>
	 // 7. Send command 0000 1000 to display ON/OFF
	 LCD_SendCmd(0b00001000);
 8000508:	2008      	movs	r0, #8
 800050a:	f000 f873 	bl	80005f4 <LCD_SendCmd>
	 // 8. Send command to clear the display
	 // fill this
	 LCD_SendCmd(LCD_CLEAR_DISPLAY);
 800050e:	2001      	movs	r0, #1
 8000510:	f000 f870 	bl	80005f4 <LCD_SendCmd>
	 // 9. Send command set entry mode (increment cursor, no display shift)
	 // fill this
	 LCD_SendCmd(0b00000110);
 8000514:	2006      	movs	r0, #6
 8000516:	f000 f86d 	bl	80005f4 <LCD_SendCmd>
	 // 10. send command 0000 1111 to display on, cursor on, blink on
	 // fill this
	 LCD_SendCmd(0b00001111);
 800051a:	200f      	movs	r0, #15
 800051c:	f000 f86a 	bl	80005f4 <LCD_SendCmd>
}
 8000520:	bf00      	nop
 8000522:	bd80      	pop	{r7, pc}

08000524 <LCD_Pulse>:

void LCD_Pulse(){
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_E_Port, LCD_E_Pin, 1);
 8000528:	2201      	movs	r2, #1
 800052a:	2104      	movs	r1, #4
 800052c:	4807      	ldr	r0, [pc, #28]	@ (800054c <LCD_Pulse+0x28>)
 800052e:	f000 fd8b 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000532:	2001      	movs	r0, #1
 8000534:	f000 fadc 	bl	8000af0 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_E_Port, LCD_E_Pin, 0);
 8000538:	2200      	movs	r2, #0
 800053a:	2104      	movs	r1, #4
 800053c:	4803      	ldr	r0, [pc, #12]	@ (800054c <LCD_Pulse+0x28>)
 800053e:	f000 fd83 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000542:	2001      	movs	r0, #1
 8000544:	f000 fad4 	bl	8000af0 <HAL_Delay>
}
 8000548:	bf00      	nop
 800054a:	bd80      	pop	{r7, pc}
 800054c:	48000c00 	.word	0x48000c00

08000550 <LCD_PutNibble>:

void LCD_PutNibble(uint8_t nibble){
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	4603      	mov	r3, r0
 8000558:	71fb      	strb	r3, [r7, #7]
	uint8_t D4 = nibble & 1;
 800055a:	79fb      	ldrb	r3, [r7, #7]
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	73fb      	strb	r3, [r7, #15]
	uint8_t D5 = (nibble >> 1) & 1;
 8000562:	79fb      	ldrb	r3, [r7, #7]
 8000564:	085b      	lsrs	r3, r3, #1
 8000566:	b2db      	uxtb	r3, r3
 8000568:	f003 0301 	and.w	r3, r3, #1
 800056c:	73bb      	strb	r3, [r7, #14]
	uint8_t D6 = (nibble >> 2) & 1;
 800056e:	79fb      	ldrb	r3, [r7, #7]
 8000570:	089b      	lsrs	r3, r3, #2
 8000572:	b2db      	uxtb	r3, r3
 8000574:	f003 0301 	and.w	r3, r3, #1
 8000578:	737b      	strb	r3, [r7, #13]
	uint8_t D7 = (nibble >> 3) & 1;
 800057a:	79fb      	ldrb	r3, [r7, #7]
 800057c:	08db      	lsrs	r3, r3, #3
 800057e:	b2db      	uxtb	r3, r3
 8000580:	f003 0301 	and.w	r3, r3, #1
 8000584:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D4_Pin, D4? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000586:	7bfb      	ldrb	r3, [r7, #15]
 8000588:	2b00      	cmp	r3, #0
 800058a:	bf14      	ite	ne
 800058c:	2301      	movne	r3, #1
 800058e:	2300      	moveq	r3, #0
 8000590:	b2db      	uxtb	r3, r3
 8000592:	461a      	mov	r2, r3
 8000594:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000598:	4815      	ldr	r0, [pc, #84]	@ (80005f0 <LCD_PutNibble+0xa0>)
 800059a:	f000 fd55 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D5_Pin, D5? GPIO_PIN_SET : GPIO_PIN_RESET);
 800059e:	7bbb      	ldrb	r3, [r7, #14]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	bf14      	ite	ne
 80005a4:	2301      	movne	r3, #1
 80005a6:	2300      	moveq	r3, #0
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	461a      	mov	r2, r3
 80005ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005b0:	480f      	ldr	r0, [pc, #60]	@ (80005f0 <LCD_PutNibble+0xa0>)
 80005b2:	f000 fd49 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D6_Pin, D6? GPIO_PIN_SET : GPIO_PIN_RESET);
 80005b6:	7b7b      	ldrb	r3, [r7, #13]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	bf14      	ite	ne
 80005bc:	2301      	movne	r3, #1
 80005be:	2300      	moveq	r3, #0
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	461a      	mov	r2, r3
 80005c4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005c8:	4809      	ldr	r0, [pc, #36]	@ (80005f0 <LCD_PutNibble+0xa0>)
 80005ca:	f000 fd3d 	bl	8001048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D_Port, LCD_D7_Pin, D7? GPIO_PIN_SET : GPIO_PIN_RESET);
 80005ce:	7b3b      	ldrb	r3, [r7, #12]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	bf14      	ite	ne
 80005d4:	2301      	movne	r3, #1
 80005d6:	2300      	moveq	r3, #0
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	461a      	mov	r2, r3
 80005dc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005e0:	4803      	ldr	r0, [pc, #12]	@ (80005f0 <LCD_PutNibble+0xa0>)
 80005e2:	f000 fd31 	bl	8001048 <HAL_GPIO_WritePin>
}
 80005e6:	bf00      	nop
 80005e8:	3710      	adds	r7, #16
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	48000800 	.word	0x48000800

080005f4 <LCD_SendCmd>:

void LCD_SendCmd(uint8_t c){
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
	LCD_PutNibble(c >> 4);
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	091b      	lsrs	r3, r3, #4
 8000602:	b2db      	uxtb	r3, r3
 8000604:	4618      	mov	r0, r3
 8000606:	f7ff ffa3 	bl	8000550 <LCD_PutNibble>
	LCD_Pulse();
 800060a:	f7ff ff8b 	bl	8000524 <LCD_Pulse>
	LCD_PutNibble(c);
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff ff9d 	bl	8000550 <LCD_PutNibble>
	LCD_Pulse();
 8000616:	f7ff ff85 	bl	8000524 <LCD_Pulse>
}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}

08000622 <LCD_SendData>:


void LCD_SendData(uint8_t c){
 8000622:	b580      	push	{r7, lr}
 8000624:	b082      	sub	sp, #8
 8000626:	af00      	add	r7, sp, #0
 8000628:	4603      	mov	r3, r0
 800062a:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_RS_Port, LCD_RS_Pin, 1);
 800062c:	2201      	movs	r2, #1
 800062e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000632:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000636:	f000 fd07 	bl	8001048 <HAL_GPIO_WritePin>
	LCD_PutNibble(c >> 4);
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	091b      	lsrs	r3, r3, #4
 800063e:	b2db      	uxtb	r3, r3
 8000640:	4618      	mov	r0, r3
 8000642:	f7ff ff85 	bl	8000550 <LCD_PutNibble>
	LCD_Pulse();
 8000646:	f7ff ff6d 	bl	8000524 <LCD_Pulse>
	LCD_PutNibble(c);
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	4618      	mov	r0, r3
 800064e:	f7ff ff7f 	bl	8000550 <LCD_PutNibble>
	LCD_Pulse();
 8000652:	f7ff ff67 	bl	8000524 <LCD_Pulse>
	HAL_GPIO_WritePin(LCD_RS_Port, LCD_RS_Pin, 0);
 8000656:	2200      	movs	r2, #0
 8000658:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800065c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000660:	f000 fcf2 	bl	8001048 <HAL_GPIO_WritePin>
}
 8000664:	bf00      	nop
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}

0800066c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000670:	f000 f9d8 	bl	8000a24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000674:	f000 f807 	bl	8000686 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000678:	f000 f894 	bl	80007a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800067c:	f000 f862 	bl	8000744 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  coast_loop_body();
 8000680:	f7ff fe98 	bl	80003b4 <coast_loop_body>
 8000684:	e7fc      	b.n	8000680 <main+0x14>

08000686 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000686:	b580      	push	{r7, lr}
 8000688:	b0a6      	sub	sp, #152	@ 0x98
 800068a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000690:	2228      	movs	r2, #40	@ 0x28
 8000692:	2100      	movs	r1, #0
 8000694:	4618      	mov	r0, r3
 8000696:	f002 fd7e 	bl	8003196 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]
 80006a8:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	2258      	movs	r2, #88	@ 0x58
 80006ae:	2100      	movs	r1, #0
 80006b0:	4618      	mov	r0, r3
 80006b2:	f002 fd70 	bl	8003196 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b6:	2302      	movs	r3, #2
 80006b8:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ba:	2301      	movs	r3, #1
 80006bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006be:	2310      	movs	r3, #16
 80006c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c4:	2302      	movs	r3, #2
 80006c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006d2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80006d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80006da:	2300      	movs	r3, #0
 80006dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e0:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80006e4:	4618      	mov	r0, r3
 80006e6:	f000 fcc7 	bl	8001078 <HAL_RCC_OscConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80006f0:	f000 f8c0 	bl	8000874 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f4:	230f      	movs	r3, #15
 80006f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f8:	2302      	movs	r3, #2
 80006fa:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000700:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000704:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800070a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800070e:	2102      	movs	r1, #2
 8000710:	4618      	mov	r0, r3
 8000712:	f001 fcd5 	bl	80020c0 <HAL_RCC_ClockConfig>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800071c:	f000 f8aa 	bl	8000874 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000720:	2302      	movs	r3, #2
 8000722:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000724:	2300      	movs	r3, #0
 8000726:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	4618      	mov	r0, r3
 800072c:	f001 feda 	bl	80024e4 <HAL_RCCEx_PeriphCLKConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000736:	f000 f89d 	bl	8000874 <Error_Handler>
  }
}
 800073a:	bf00      	nop
 800073c:	3798      	adds	r7, #152	@ 0x98
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
	...

08000744 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000748:	4b14      	ldr	r3, [pc, #80]	@ (800079c <MX_USART2_UART_Init+0x58>)
 800074a:	4a15      	ldr	r2, [pc, #84]	@ (80007a0 <MX_USART2_UART_Init+0x5c>)
 800074c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800074e:	4b13      	ldr	r3, [pc, #76]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000750:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000754:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800075c:	4b0f      	ldr	r3, [pc, #60]	@ (800079c <MX_USART2_UART_Init+0x58>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000762:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000768:	4b0c      	ldr	r3, [pc, #48]	@ (800079c <MX_USART2_UART_Init+0x58>)
 800076a:	220c      	movs	r2, #12
 800076c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800076e:	4b0b      	ldr	r3, [pc, #44]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000770:	2200      	movs	r2, #0
 8000772:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000776:	2200      	movs	r2, #0
 8000778:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800077a:	4b08      	ldr	r3, [pc, #32]	@ (800079c <MX_USART2_UART_Init+0x58>)
 800077c:	2200      	movs	r2, #0
 800077e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000782:	2200      	movs	r2, #0
 8000784:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000786:	4805      	ldr	r0, [pc, #20]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000788:	f002 f8c8 	bl	800291c <HAL_UART_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000792:	f000 f86f 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000028 	.word	0x20000028
 80007a0:	40004400 	.word	0x40004400

080007a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b08a      	sub	sp, #40	@ 0x28
 80007a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007aa:	f107 0314 	add.w	r3, r7, #20
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
 80007b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ba:	4b2c      	ldr	r3, [pc, #176]	@ (800086c <MX_GPIO_Init+0xc8>)
 80007bc:	695b      	ldr	r3, [r3, #20]
 80007be:	4a2b      	ldr	r2, [pc, #172]	@ (800086c <MX_GPIO_Init+0xc8>)
 80007c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80007c4:	6153      	str	r3, [r2, #20]
 80007c6:	4b29      	ldr	r3, [pc, #164]	@ (800086c <MX_GPIO_Init+0xc8>)
 80007c8:	695b      	ldr	r3, [r3, #20]
 80007ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80007ce:	613b      	str	r3, [r7, #16]
 80007d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007d2:	4b26      	ldr	r3, [pc, #152]	@ (800086c <MX_GPIO_Init+0xc8>)
 80007d4:	695b      	ldr	r3, [r3, #20]
 80007d6:	4a25      	ldr	r2, [pc, #148]	@ (800086c <MX_GPIO_Init+0xc8>)
 80007d8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80007dc:	6153      	str	r3, [r2, #20]
 80007de:	4b23      	ldr	r3, [pc, #140]	@ (800086c <MX_GPIO_Init+0xc8>)
 80007e0:	695b      	ldr	r3, [r3, #20]
 80007e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ea:	4b20      	ldr	r3, [pc, #128]	@ (800086c <MX_GPIO_Init+0xc8>)
 80007ec:	695b      	ldr	r3, [r3, #20]
 80007ee:	4a1f      	ldr	r2, [pc, #124]	@ (800086c <MX_GPIO_Init+0xc8>)
 80007f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007f4:	6153      	str	r3, [r2, #20]
 80007f6:	4b1d      	ldr	r3, [pc, #116]	@ (800086c <MX_GPIO_Init+0xc8>)
 80007f8:	695b      	ldr	r3, [r3, #20]
 80007fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007fe:	60bb      	str	r3, [r7, #8]
 8000800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000802:	4b1a      	ldr	r3, [pc, #104]	@ (800086c <MX_GPIO_Init+0xc8>)
 8000804:	695b      	ldr	r3, [r3, #20]
 8000806:	4a19      	ldr	r2, [pc, #100]	@ (800086c <MX_GPIO_Init+0xc8>)
 8000808:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800080c:	6153      	str	r3, [r2, #20]
 800080e:	4b17      	ldr	r3, [pc, #92]	@ (800086c <MX_GPIO_Init+0xc8>)
 8000810:	695b      	ldr	r3, [r3, #20]
 8000812:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	2120      	movs	r1, #32
 800081e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000822:	f000 fc11 	bl	8001048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000826:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800082a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800082c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	480c      	ldr	r0, [pc, #48]	@ (8000870 <MX_GPIO_Init+0xcc>)
 800083e:	f000 fa61 	bl	8000d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000842:	2320      	movs	r3, #32
 8000844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000846:	2301      	movs	r3, #1
 8000848:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	2300      	movs	r3, #0
 800084c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084e:	2300      	movs	r3, #0
 8000850:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000852:	f107 0314 	add.w	r3, r7, #20
 8000856:	4619      	mov	r1, r3
 8000858:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800085c:	f000 fa52 	bl	8000d04 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  coast_gpio_init();
 8000860:	f7ff fd8c 	bl	800037c <coast_gpio_init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000864:	bf00      	nop
 8000866:	3728      	adds	r7, #40	@ 0x28
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	40021000 	.word	0x40021000
 8000870:	48000800 	.word	0x48000800

08000874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000878:	b672      	cpsid	i
}
 800087a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <Error_Handler+0x8>

08000880 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000886:	4b0f      	ldr	r3, [pc, #60]	@ (80008c4 <HAL_MspInit+0x44>)
 8000888:	699b      	ldr	r3, [r3, #24]
 800088a:	4a0e      	ldr	r2, [pc, #56]	@ (80008c4 <HAL_MspInit+0x44>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6193      	str	r3, [r2, #24]
 8000892:	4b0c      	ldr	r3, [pc, #48]	@ (80008c4 <HAL_MspInit+0x44>)
 8000894:	699b      	ldr	r3, [r3, #24]
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800089e:	4b09      	ldr	r3, [pc, #36]	@ (80008c4 <HAL_MspInit+0x44>)
 80008a0:	69db      	ldr	r3, [r3, #28]
 80008a2:	4a08      	ldr	r2, [pc, #32]	@ (80008c4 <HAL_MspInit+0x44>)
 80008a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008a8:	61d3      	str	r3, [r2, #28]
 80008aa:	4b06      	ldr	r3, [pc, #24]	@ (80008c4 <HAL_MspInit+0x44>)
 80008ac:	69db      	ldr	r3, [r3, #28]
 80008ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008b6:	2007      	movs	r0, #7
 80008b8:	f000 f9f0 	bl	8000c9c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008bc:	bf00      	nop
 80008be:	3708      	adds	r7, #8
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	40021000 	.word	0x40021000

080008c8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b08a      	sub	sp, #40	@ 0x28
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d0:	f107 0314 	add.w	r3, r7, #20
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	605a      	str	r2, [r3, #4]
 80008da:	609a      	str	r2, [r3, #8]
 80008dc:	60da      	str	r2, [r3, #12]
 80008de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a17      	ldr	r2, [pc, #92]	@ (8000944 <HAL_UART_MspInit+0x7c>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d128      	bne.n	800093c <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008ea:	4b17      	ldr	r3, [pc, #92]	@ (8000948 <HAL_UART_MspInit+0x80>)
 80008ec:	69db      	ldr	r3, [r3, #28]
 80008ee:	4a16      	ldr	r2, [pc, #88]	@ (8000948 <HAL_UART_MspInit+0x80>)
 80008f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008f4:	61d3      	str	r3, [r2, #28]
 80008f6:	4b14      	ldr	r3, [pc, #80]	@ (8000948 <HAL_UART_MspInit+0x80>)
 80008f8:	69db      	ldr	r3, [r3, #28]
 80008fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008fe:	613b      	str	r3, [r7, #16]
 8000900:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000902:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <HAL_UART_MspInit+0x80>)
 8000904:	695b      	ldr	r3, [r3, #20]
 8000906:	4a10      	ldr	r2, [pc, #64]	@ (8000948 <HAL_UART_MspInit+0x80>)
 8000908:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800090c:	6153      	str	r3, [r2, #20]
 800090e:	4b0e      	ldr	r3, [pc, #56]	@ (8000948 <HAL_UART_MspInit+0x80>)
 8000910:	695b      	ldr	r3, [r3, #20]
 8000912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800091a:	230c      	movs	r3, #12
 800091c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091e:	2302      	movs	r3, #2
 8000920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	2300      	movs	r3, #0
 8000924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000926:	2300      	movs	r3, #0
 8000928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800092a:	2307      	movs	r3, #7
 800092c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092e:	f107 0314 	add.w	r3, r7, #20
 8000932:	4619      	mov	r1, r3
 8000934:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000938:	f000 f9e4 	bl	8000d04 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800093c:	bf00      	nop
 800093e:	3728      	adds	r7, #40	@ 0x28
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	40004400 	.word	0x40004400
 8000948:	40021000 	.word	0x40021000

0800094c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000950:	bf00      	nop
 8000952:	e7fd      	b.n	8000950 <NMI_Handler+0x4>

08000954 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000958:	bf00      	nop
 800095a:	e7fd      	b.n	8000958 <HardFault_Handler+0x4>

0800095c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000960:	bf00      	nop
 8000962:	e7fd      	b.n	8000960 <MemManage_Handler+0x4>

08000964 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000968:	bf00      	nop
 800096a:	e7fd      	b.n	8000968 <BusFault_Handler+0x4>

0800096c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000970:	bf00      	nop
 8000972:	e7fd      	b.n	8000970 <UsageFault_Handler+0x4>

08000974 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr

08000982 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr

0800099e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800099e:	b580      	push	{r7, lr}
 80009a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009a2:	f000 f885 	bl	8000ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
	...

080009ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009b0:	4b06      	ldr	r3, [pc, #24]	@ (80009cc <SystemInit+0x20>)
 80009b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009b6:	4a05      	ldr	r2, [pc, #20]	@ (80009cc <SystemInit+0x20>)
 80009b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009c0:	bf00      	nop
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	e000ed00 	.word	0xe000ed00

080009d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80009d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a08 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80009d4:	f7ff ffea 	bl	80009ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009d8:	480c      	ldr	r0, [pc, #48]	@ (8000a0c <LoopForever+0x6>)
  ldr r1, =_edata
 80009da:	490d      	ldr	r1, [pc, #52]	@ (8000a10 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000a14 <LoopForever+0xe>)
  movs r3, #0
 80009de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009e0:	e002      	b.n	80009e8 <LoopCopyDataInit>

080009e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009e6:	3304      	adds	r3, #4

080009e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009ec:	d3f9      	bcc.n	80009e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000a18 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009f0:	4c0a      	ldr	r4, [pc, #40]	@ (8000a1c <LoopForever+0x16>)
  movs r3, #0
 80009f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009f4:	e001      	b.n	80009fa <LoopFillZerobss>

080009f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f8:	3204      	adds	r2, #4

080009fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009fc:	d3fb      	bcc.n	80009f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009fe:	f002 fbd3 	bl	80031a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a02:	f7ff fe33 	bl	800066c <main>

08000a06 <LoopForever>:

LoopForever:
    b LoopForever
 8000a06:	e7fe      	b.n	8000a06 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a08:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000a0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a10:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a14:	08003268 	.word	0x08003268
  ldr r2, =_sbss
 8000a18:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a1c:	200000b4 	.word	0x200000b4

08000a20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a20:	e7fe      	b.n	8000a20 <ADC1_2_IRQHandler>
	...

08000a24 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a28:	4b08      	ldr	r3, [pc, #32]	@ (8000a4c <HAL_Init+0x28>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a07      	ldr	r2, [pc, #28]	@ (8000a4c <HAL_Init+0x28>)
 8000a2e:	f043 0310 	orr.w	r3, r3, #16
 8000a32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a34:	2003      	movs	r0, #3
 8000a36:	f000 f931 	bl	8000c9c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f000 f808 	bl	8000a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a40:	f7ff ff1e 	bl	8000880 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40022000 	.word	0x40022000

08000a50 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a58:	4b12      	ldr	r3, [pc, #72]	@ (8000aa4 <HAL_InitTick+0x54>)
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	4b12      	ldr	r3, [pc, #72]	@ (8000aa8 <HAL_InitTick+0x58>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4619      	mov	r1, r3
 8000a62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 f93b 	bl	8000cea <HAL_SYSTICK_Config>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e00e      	b.n	8000a9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2b0f      	cmp	r3, #15
 8000a82:	d80a      	bhi.n	8000a9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a84:	2200      	movs	r2, #0
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295
 8000a8c:	f000 f911 	bl	8000cb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a90:	4a06      	ldr	r2, [pc, #24]	@ (8000aac <HAL_InitTick+0x5c>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000a96:	2300      	movs	r3, #0
 8000a98:	e000      	b.n	8000a9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20000000 	.word	0x20000000
 8000aa8:	20000008 	.word	0x20000008
 8000aac:	20000004 	.word	0x20000004

08000ab0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ab4:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <HAL_IncTick+0x20>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	461a      	mov	r2, r3
 8000aba:	4b06      	ldr	r3, [pc, #24]	@ (8000ad4 <HAL_IncTick+0x24>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4413      	add	r3, r2
 8000ac0:	4a04      	ldr	r2, [pc, #16]	@ (8000ad4 <HAL_IncTick+0x24>)
 8000ac2:	6013      	str	r3, [r2, #0]
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	20000008 	.word	0x20000008
 8000ad4:	200000b0 	.word	0x200000b0

08000ad8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  return uwTick;  
 8000adc:	4b03      	ldr	r3, [pc, #12]	@ (8000aec <HAL_GetTick+0x14>)
 8000ade:	681b      	ldr	r3, [r3, #0]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	200000b0 	.word	0x200000b0

08000af0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000af8:	f7ff ffee 	bl	8000ad8 <HAL_GetTick>
 8000afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b08:	d005      	beq.n	8000b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b34 <HAL_Delay+0x44>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	461a      	mov	r2, r3
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	4413      	add	r3, r2
 8000b14:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b16:	bf00      	nop
 8000b18:	f7ff ffde 	bl	8000ad8 <HAL_GetTick>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	68fa      	ldr	r2, [r7, #12]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d8f7      	bhi.n	8000b18 <HAL_Delay+0x28>
  {
  }
}
 8000b28:	bf00      	nop
 8000b2a:	bf00      	nop
 8000b2c:	3710      	adds	r7, #16
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000008 	.word	0x20000008

08000b38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	f003 0307 	and.w	r3, r3, #7
 8000b46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b48:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <__NVIC_SetPriorityGrouping+0x44>)
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b4e:	68ba      	ldr	r2, [r7, #8]
 8000b50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b54:	4013      	ands	r3, r2
 8000b56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b6a:	4a04      	ldr	r2, [pc, #16]	@ (8000b7c <__NVIC_SetPriorityGrouping+0x44>)
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	60d3      	str	r3, [r2, #12]
}
 8000b70:	bf00      	nop
 8000b72:	3714      	adds	r7, #20
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b84:	4b04      	ldr	r3, [pc, #16]	@ (8000b98 <__NVIC_GetPriorityGrouping+0x18>)
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	0a1b      	lsrs	r3, r3, #8
 8000b8a:	f003 0307 	and.w	r3, r3, #7
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	6039      	str	r1, [r7, #0]
 8000ba6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	db0a      	blt.n	8000bc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	b2da      	uxtb	r2, r3
 8000bb4:	490c      	ldr	r1, [pc, #48]	@ (8000be8 <__NVIC_SetPriority+0x4c>)
 8000bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bba:	0112      	lsls	r2, r2, #4
 8000bbc:	b2d2      	uxtb	r2, r2
 8000bbe:	440b      	add	r3, r1
 8000bc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bc4:	e00a      	b.n	8000bdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	b2da      	uxtb	r2, r3
 8000bca:	4908      	ldr	r1, [pc, #32]	@ (8000bec <__NVIC_SetPriority+0x50>)
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	f003 030f 	and.w	r3, r3, #15
 8000bd2:	3b04      	subs	r3, #4
 8000bd4:	0112      	lsls	r2, r2, #4
 8000bd6:	b2d2      	uxtb	r2, r2
 8000bd8:	440b      	add	r3, r1
 8000bda:	761a      	strb	r2, [r3, #24]
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	e000e100 	.word	0xe000e100
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b089      	sub	sp, #36	@ 0x24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	60f8      	str	r0, [r7, #12]
 8000bf8:	60b9      	str	r1, [r7, #8]
 8000bfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	f003 0307 	and.w	r3, r3, #7
 8000c02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c04:	69fb      	ldr	r3, [r7, #28]
 8000c06:	f1c3 0307 	rsb	r3, r3, #7
 8000c0a:	2b04      	cmp	r3, #4
 8000c0c:	bf28      	it	cs
 8000c0e:	2304      	movcs	r3, #4
 8000c10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	3304      	adds	r3, #4
 8000c16:	2b06      	cmp	r3, #6
 8000c18:	d902      	bls.n	8000c20 <NVIC_EncodePriority+0x30>
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	3b03      	subs	r3, #3
 8000c1e:	e000      	b.n	8000c22 <NVIC_EncodePriority+0x32>
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c24:	f04f 32ff 	mov.w	r2, #4294967295
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2e:	43da      	mvns	r2, r3
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	401a      	ands	r2, r3
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c38:	f04f 31ff 	mov.w	r1, #4294967295
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c42:	43d9      	mvns	r1, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c48:	4313      	orrs	r3, r2
         );
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3724      	adds	r7, #36	@ 0x24
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
	...

08000c58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3b01      	subs	r3, #1
 8000c64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c68:	d301      	bcc.n	8000c6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e00f      	b.n	8000c8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c98 <SysTick_Config+0x40>)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3b01      	subs	r3, #1
 8000c74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c76:	210f      	movs	r1, #15
 8000c78:	f04f 30ff 	mov.w	r0, #4294967295
 8000c7c:	f7ff ff8e 	bl	8000b9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c80:	4b05      	ldr	r3, [pc, #20]	@ (8000c98 <SysTick_Config+0x40>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c86:	4b04      	ldr	r3, [pc, #16]	@ (8000c98 <SysTick_Config+0x40>)
 8000c88:	2207      	movs	r2, #7
 8000c8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	e000e010 	.word	0xe000e010

08000c9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ca4:	6878      	ldr	r0, [r7, #4]
 8000ca6:	f7ff ff47 	bl	8000b38 <__NVIC_SetPriorityGrouping>
}
 8000caa:	bf00      	nop
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b086      	sub	sp, #24
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	4603      	mov	r3, r0
 8000cba:	60b9      	str	r1, [r7, #8]
 8000cbc:	607a      	str	r2, [r7, #4]
 8000cbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cc4:	f7ff ff5c 	bl	8000b80 <__NVIC_GetPriorityGrouping>
 8000cc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	68b9      	ldr	r1, [r7, #8]
 8000cce:	6978      	ldr	r0, [r7, #20]
 8000cd0:	f7ff ff8e 	bl	8000bf0 <NVIC_EncodePriority>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cda:	4611      	mov	r1, r2
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff ff5d 	bl	8000b9c <__NVIC_SetPriority>
}
 8000ce2:	bf00      	nop
 8000ce4:	3718      	adds	r7, #24
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}

08000cea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cea:	b580      	push	{r7, lr}
 8000cec:	b082      	sub	sp, #8
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f7ff ffb0 	bl	8000c58 <SysTick_Config>
 8000cf8:	4603      	mov	r3, r0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
	...

08000d04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b087      	sub	sp, #28
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d12:	e160      	b.n	8000fd6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	2101      	movs	r1, #1
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d20:	4013      	ands	r3, r2
 8000d22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	f000 8152 	beq.w	8000fd0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f003 0303 	and.w	r3, r3, #3
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d005      	beq.n	8000d44 <HAL_GPIO_Init+0x40>
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f003 0303 	and.w	r3, r3, #3
 8000d40:	2b02      	cmp	r3, #2
 8000d42:	d130      	bne.n	8000da6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	2203      	movs	r2, #3
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	43db      	mvns	r3, r3
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	68da      	ldr	r2, [r3, #12]
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	fa02 f303 	lsl.w	r3, r2, r3
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	693a      	ldr	r2, [r7, #16]
 8000d72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d82:	43db      	mvns	r3, r3
 8000d84:	693a      	ldr	r2, [r7, #16]
 8000d86:	4013      	ands	r3, r2
 8000d88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	091b      	lsrs	r3, r3, #4
 8000d90:	f003 0201 	and.w	r2, r3, #1
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f003 0303 	and.w	r3, r3, #3
 8000dae:	2b03      	cmp	r3, #3
 8000db0:	d017      	beq.n	8000de2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	68db      	ldr	r3, [r3, #12]
 8000db6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	2203      	movs	r2, #3
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	43db      	mvns	r3, r3
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	689a      	ldr	r2, [r3, #8]
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	f003 0303 	and.w	r3, r3, #3
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	d123      	bne.n	8000e36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	08da      	lsrs	r2, r3, #3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	3208      	adds	r2, #8
 8000df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	f003 0307 	and.w	r3, r3, #7
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	220f      	movs	r2, #15
 8000e06:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	693a      	ldr	r2, [r7, #16]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	691a      	ldr	r2, [r3, #16]
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	f003 0307 	and.w	r3, r3, #7
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	08da      	lsrs	r2, r3, #3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	3208      	adds	r2, #8
 8000e30:	6939      	ldr	r1, [r7, #16]
 8000e32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	005b      	lsls	r3, r3, #1
 8000e40:	2203      	movs	r2, #3
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	43db      	mvns	r3, r3
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f003 0203 	and.w	r2, r3, #3
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	f000 80ac 	beq.w	8000fd0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e78:	4b5e      	ldr	r3, [pc, #376]	@ (8000ff4 <HAL_GPIO_Init+0x2f0>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	4a5d      	ldr	r2, [pc, #372]	@ (8000ff4 <HAL_GPIO_Init+0x2f0>)
 8000e7e:	f043 0301 	orr.w	r3, r3, #1
 8000e82:	6193      	str	r3, [r2, #24]
 8000e84:	4b5b      	ldr	r3, [pc, #364]	@ (8000ff4 <HAL_GPIO_Init+0x2f0>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f003 0301 	and.w	r3, r3, #1
 8000e8c:	60bb      	str	r3, [r7, #8]
 8000e8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e90:	4a59      	ldr	r2, [pc, #356]	@ (8000ff8 <HAL_GPIO_Init+0x2f4>)
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	089b      	lsrs	r3, r3, #2
 8000e96:	3302      	adds	r3, #2
 8000e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	f003 0303 	and.w	r3, r3, #3
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	220f      	movs	r2, #15
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000eba:	d025      	beq.n	8000f08 <HAL_GPIO_Init+0x204>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	4a4f      	ldr	r2, [pc, #316]	@ (8000ffc <HAL_GPIO_Init+0x2f8>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d01f      	beq.n	8000f04 <HAL_GPIO_Init+0x200>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4a4e      	ldr	r2, [pc, #312]	@ (8001000 <HAL_GPIO_Init+0x2fc>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d019      	beq.n	8000f00 <HAL_GPIO_Init+0x1fc>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	4a4d      	ldr	r2, [pc, #308]	@ (8001004 <HAL_GPIO_Init+0x300>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d013      	beq.n	8000efc <HAL_GPIO_Init+0x1f8>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	4a4c      	ldr	r2, [pc, #304]	@ (8001008 <HAL_GPIO_Init+0x304>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d00d      	beq.n	8000ef8 <HAL_GPIO_Init+0x1f4>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4a4b      	ldr	r2, [pc, #300]	@ (800100c <HAL_GPIO_Init+0x308>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d007      	beq.n	8000ef4 <HAL_GPIO_Init+0x1f0>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	4a4a      	ldr	r2, [pc, #296]	@ (8001010 <HAL_GPIO_Init+0x30c>)
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d101      	bne.n	8000ef0 <HAL_GPIO_Init+0x1ec>
 8000eec:	2306      	movs	r3, #6
 8000eee:	e00c      	b.n	8000f0a <HAL_GPIO_Init+0x206>
 8000ef0:	2307      	movs	r3, #7
 8000ef2:	e00a      	b.n	8000f0a <HAL_GPIO_Init+0x206>
 8000ef4:	2305      	movs	r3, #5
 8000ef6:	e008      	b.n	8000f0a <HAL_GPIO_Init+0x206>
 8000ef8:	2304      	movs	r3, #4
 8000efa:	e006      	b.n	8000f0a <HAL_GPIO_Init+0x206>
 8000efc:	2303      	movs	r3, #3
 8000efe:	e004      	b.n	8000f0a <HAL_GPIO_Init+0x206>
 8000f00:	2302      	movs	r3, #2
 8000f02:	e002      	b.n	8000f0a <HAL_GPIO_Init+0x206>
 8000f04:	2301      	movs	r3, #1
 8000f06:	e000      	b.n	8000f0a <HAL_GPIO_Init+0x206>
 8000f08:	2300      	movs	r3, #0
 8000f0a:	697a      	ldr	r2, [r7, #20]
 8000f0c:	f002 0203 	and.w	r2, r2, #3
 8000f10:	0092      	lsls	r2, r2, #2
 8000f12:	4093      	lsls	r3, r2
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f1a:	4937      	ldr	r1, [pc, #220]	@ (8000ff8 <HAL_GPIO_Init+0x2f4>)
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	089b      	lsrs	r3, r3, #2
 8000f20:	3302      	adds	r3, #2
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f28:	4b3a      	ldr	r3, [pc, #232]	@ (8001014 <HAL_GPIO_Init+0x310>)
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	43db      	mvns	r3, r3
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d003      	beq.n	8000f4c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f4c:	4a31      	ldr	r2, [pc, #196]	@ (8001014 <HAL_GPIO_Init+0x310>)
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f52:	4b30      	ldr	r3, [pc, #192]	@ (8001014 <HAL_GPIO_Init+0x310>)
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d003      	beq.n	8000f76 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	4313      	orrs	r3, r2
 8000f74:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f76:	4a27      	ldr	r2, [pc, #156]	@ (8001014 <HAL_GPIO_Init+0x310>)
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f7c:	4b25      	ldr	r3, [pc, #148]	@ (8001014 <HAL_GPIO_Init+0x310>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	43db      	mvns	r3, r3
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d003      	beq.n	8000fa0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000fa0:	4a1c      	ldr	r2, [pc, #112]	@ (8001014 <HAL_GPIO_Init+0x310>)
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fa6:	4b1b      	ldr	r3, [pc, #108]	@ (8001014 <HAL_GPIO_Init+0x310>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d003      	beq.n	8000fca <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000fca:	4a12      	ldr	r2, [pc, #72]	@ (8001014 <HAL_GPIO_Init+0x310>)
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	f47f ae97 	bne.w	8000d14 <HAL_GPIO_Init+0x10>
  }
}
 8000fe6:	bf00      	nop
 8000fe8:	bf00      	nop
 8000fea:	371c      	adds	r7, #28
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	40010000 	.word	0x40010000
 8000ffc:	48000400 	.word	0x48000400
 8001000:	48000800 	.word	0x48000800
 8001004:	48000c00 	.word	0x48000c00
 8001008:	48001000 	.word	0x48001000
 800100c:	48001400 	.word	0x48001400
 8001010:	48001800 	.word	0x48001800
 8001014:	40010400 	.word	0x40010400

08001018 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001018:	b480      	push	{r7}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	691a      	ldr	r2, [r3, #16]
 8001028:	887b      	ldrh	r3, [r7, #2]
 800102a:	4013      	ands	r3, r2
 800102c:	2b00      	cmp	r3, #0
 800102e:	d002      	beq.n	8001036 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001030:	2301      	movs	r3, #1
 8001032:	73fb      	strb	r3, [r7, #15]
 8001034:	e001      	b.n	800103a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001036:	2300      	movs	r3, #0
 8001038:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800103a:	7bfb      	ldrb	r3, [r7, #15]
}
 800103c:	4618      	mov	r0, r3
 800103e:	3714      	adds	r7, #20
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	460b      	mov	r3, r1
 8001052:	807b      	strh	r3, [r7, #2]
 8001054:	4613      	mov	r3, r2
 8001056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001058:	787b      	ldrb	r3, [r7, #1]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d003      	beq.n	8001066 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800105e:	887a      	ldrh	r2, [r7, #2]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001064:	e002      	b.n	800106c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001066:	887a      	ldrh	r2, [r7, #2]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800106c:	bf00      	nop
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800107e:	af00      	add	r7, sp, #0
 8001080:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001084:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001088:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800108a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800108e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d102      	bne.n	800109e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	f001 b80a 	b.w	80020b2 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800109e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f000 8161 	beq.w	8001376 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80010b4:	4bae      	ldr	r3, [pc, #696]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f003 030c 	and.w	r3, r3, #12
 80010bc:	2b04      	cmp	r3, #4
 80010be:	d00c      	beq.n	80010da <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010c0:	4bab      	ldr	r3, [pc, #684]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f003 030c 	and.w	r3, r3, #12
 80010c8:	2b08      	cmp	r3, #8
 80010ca:	d157      	bne.n	800117c <HAL_RCC_OscConfig+0x104>
 80010cc:	4ba8      	ldr	r3, [pc, #672]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80010d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010d8:	d150      	bne.n	800117c <HAL_RCC_OscConfig+0x104>
 80010da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010de:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80010e6:	fa93 f3a3 	rbit	r3, r3
 80010ea:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80010ee:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010f2:	fab3 f383 	clz	r3, r3
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80010fa:	d802      	bhi.n	8001102 <HAL_RCC_OscConfig+0x8a>
 80010fc:	4b9c      	ldr	r3, [pc, #624]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	e015      	b.n	800112e <HAL_RCC_OscConfig+0xb6>
 8001102:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001106:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800110a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800110e:	fa93 f3a3 	rbit	r3, r3
 8001112:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001116:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800111a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800111e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001122:	fa93 f3a3 	rbit	r3, r3
 8001126:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800112a:	4b91      	ldr	r3, [pc, #580]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 800112c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800112e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001132:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001136:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800113a:	fa92 f2a2 	rbit	r2, r2
 800113e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8001142:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001146:	fab2 f282 	clz	r2, r2
 800114a:	b2d2      	uxtb	r2, r2
 800114c:	f042 0220 	orr.w	r2, r2, #32
 8001150:	b2d2      	uxtb	r2, r2
 8001152:	f002 021f 	and.w	r2, r2, #31
 8001156:	2101      	movs	r1, #1
 8001158:	fa01 f202 	lsl.w	r2, r1, r2
 800115c:	4013      	ands	r3, r2
 800115e:	2b00      	cmp	r3, #0
 8001160:	f000 8108 	beq.w	8001374 <HAL_RCC_OscConfig+0x2fc>
 8001164:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001168:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	2b00      	cmp	r3, #0
 8001172:	f040 80ff 	bne.w	8001374 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	f000 bf9b 	b.w	80020b2 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800117c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001180:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800118c:	d106      	bne.n	800119c <HAL_RCC_OscConfig+0x124>
 800118e:	4b78      	ldr	r3, [pc, #480]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a77      	ldr	r2, [pc, #476]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 8001194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001198:	6013      	str	r3, [r2, #0]
 800119a:	e036      	b.n	800120a <HAL_RCC_OscConfig+0x192>
 800119c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011a0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d10c      	bne.n	80011c6 <HAL_RCC_OscConfig+0x14e>
 80011ac:	4b70      	ldr	r3, [pc, #448]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a6f      	ldr	r2, [pc, #444]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80011b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011b6:	6013      	str	r3, [r2, #0]
 80011b8:	4b6d      	ldr	r3, [pc, #436]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a6c      	ldr	r2, [pc, #432]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80011be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011c2:	6013      	str	r3, [r2, #0]
 80011c4:	e021      	b.n	800120a <HAL_RCC_OscConfig+0x192>
 80011c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011ca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80011d6:	d10c      	bne.n	80011f2 <HAL_RCC_OscConfig+0x17a>
 80011d8:	4b65      	ldr	r3, [pc, #404]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a64      	ldr	r2, [pc, #400]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80011de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011e2:	6013      	str	r3, [r2, #0]
 80011e4:	4b62      	ldr	r3, [pc, #392]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a61      	ldr	r2, [pc, #388]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80011ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011ee:	6013      	str	r3, [r2, #0]
 80011f0:	e00b      	b.n	800120a <HAL_RCC_OscConfig+0x192>
 80011f2:	4b5f      	ldr	r3, [pc, #380]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a5e      	ldr	r2, [pc, #376]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 80011f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011fc:	6013      	str	r3, [r2, #0]
 80011fe:	4b5c      	ldr	r3, [pc, #368]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a5b      	ldr	r2, [pc, #364]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 8001204:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001208:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800120a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800120e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d054      	beq.n	80012c4 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800121a:	f7ff fc5d 	bl	8000ad8 <HAL_GetTick>
 800121e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001222:	e00a      	b.n	800123a <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001224:	f7ff fc58 	bl	8000ad8 <HAL_GetTick>
 8001228:	4602      	mov	r2, r0
 800122a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	2b64      	cmp	r3, #100	@ 0x64
 8001232:	d902      	bls.n	800123a <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	f000 bf3c 	b.w	80020b2 <HAL_RCC_OscConfig+0x103a>
 800123a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800123e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001242:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001246:	fa93 f3a3 	rbit	r3, r3
 800124a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 800124e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001252:	fab3 f383 	clz	r3, r3
 8001256:	b2db      	uxtb	r3, r3
 8001258:	2b3f      	cmp	r3, #63	@ 0x3f
 800125a:	d802      	bhi.n	8001262 <HAL_RCC_OscConfig+0x1ea>
 800125c:	4b44      	ldr	r3, [pc, #272]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	e015      	b.n	800128e <HAL_RCC_OscConfig+0x216>
 8001262:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001266:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800126a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800126e:	fa93 f3a3 	rbit	r3, r3
 8001272:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001276:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800127a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800127e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001282:	fa93 f3a3 	rbit	r3, r3
 8001286:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800128a:	4b39      	ldr	r3, [pc, #228]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 800128c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800128e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001292:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001296:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800129a:	fa92 f2a2 	rbit	r2, r2
 800129e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80012a2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80012a6:	fab2 f282 	clz	r2, r2
 80012aa:	b2d2      	uxtb	r2, r2
 80012ac:	f042 0220 	orr.w	r2, r2, #32
 80012b0:	b2d2      	uxtb	r2, r2
 80012b2:	f002 021f 	and.w	r2, r2, #31
 80012b6:	2101      	movs	r1, #1
 80012b8:	fa01 f202 	lsl.w	r2, r1, r2
 80012bc:	4013      	ands	r3, r2
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d0b0      	beq.n	8001224 <HAL_RCC_OscConfig+0x1ac>
 80012c2:	e058      	b.n	8001376 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c4:	f7ff fc08 	bl	8000ad8 <HAL_GetTick>
 80012c8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012cc:	e00a      	b.n	80012e4 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012ce:	f7ff fc03 	bl	8000ad8 <HAL_GetTick>
 80012d2:	4602      	mov	r2, r0
 80012d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b64      	cmp	r3, #100	@ 0x64
 80012dc:	d902      	bls.n	80012e4 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	f000 bee7 	b.w	80020b2 <HAL_RCC_OscConfig+0x103a>
 80012e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012e8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80012f0:	fa93 f3a3 	rbit	r3, r3
 80012f4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80012f8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012fc:	fab3 f383 	clz	r3, r3
 8001300:	b2db      	uxtb	r3, r3
 8001302:	2b3f      	cmp	r3, #63	@ 0x3f
 8001304:	d802      	bhi.n	800130c <HAL_RCC_OscConfig+0x294>
 8001306:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	e015      	b.n	8001338 <HAL_RCC_OscConfig+0x2c0>
 800130c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001310:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001314:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001318:	fa93 f3a3 	rbit	r3, r3
 800131c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001320:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001324:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001328:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800132c:	fa93 f3a3 	rbit	r3, r3
 8001330:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001334:	4b0e      	ldr	r3, [pc, #56]	@ (8001370 <HAL_RCC_OscConfig+0x2f8>)
 8001336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001338:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800133c:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001340:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001344:	fa92 f2a2 	rbit	r2, r2
 8001348:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 800134c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001350:	fab2 f282 	clz	r2, r2
 8001354:	b2d2      	uxtb	r2, r2
 8001356:	f042 0220 	orr.w	r2, r2, #32
 800135a:	b2d2      	uxtb	r2, r2
 800135c:	f002 021f 	and.w	r2, r2, #31
 8001360:	2101      	movs	r1, #1
 8001362:	fa01 f202 	lsl.w	r2, r1, r2
 8001366:	4013      	ands	r3, r2
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1b0      	bne.n	80012ce <HAL_RCC_OscConfig+0x256>
 800136c:	e003      	b.n	8001376 <HAL_RCC_OscConfig+0x2fe>
 800136e:	bf00      	nop
 8001370:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001376:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800137a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	f000 816d 	beq.w	8001666 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800138c:	4bcd      	ldr	r3, [pc, #820]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f003 030c 	and.w	r3, r3, #12
 8001394:	2b00      	cmp	r3, #0
 8001396:	d00c      	beq.n	80013b2 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001398:	4bca      	ldr	r3, [pc, #808]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 030c 	and.w	r3, r3, #12
 80013a0:	2b08      	cmp	r3, #8
 80013a2:	d16e      	bne.n	8001482 <HAL_RCC_OscConfig+0x40a>
 80013a4:	4bc7      	ldr	r3, [pc, #796]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80013ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80013b0:	d167      	bne.n	8001482 <HAL_RCC_OscConfig+0x40a>
 80013b2:	2302      	movs	r3, #2
 80013b4:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80013bc:	fa93 f3a3 	rbit	r3, r3
 80013c0:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80013c4:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013c8:	fab3 f383 	clz	r3, r3
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b3f      	cmp	r3, #63	@ 0x3f
 80013d0:	d802      	bhi.n	80013d8 <HAL_RCC_OscConfig+0x360>
 80013d2:	4bbc      	ldr	r3, [pc, #752]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	e013      	b.n	8001400 <HAL_RCC_OscConfig+0x388>
 80013d8:	2302      	movs	r3, #2
 80013da:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013de:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80013e2:	fa93 f3a3 	rbit	r3, r3
 80013e6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80013ea:	2302      	movs	r3, #2
 80013ec:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80013f0:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80013f4:	fa93 f3a3 	rbit	r3, r3
 80013f8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80013fc:	4bb1      	ldr	r3, [pc, #708]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 80013fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001400:	2202      	movs	r2, #2
 8001402:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001406:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800140a:	fa92 f2a2 	rbit	r2, r2
 800140e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8001412:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001416:	fab2 f282 	clz	r2, r2
 800141a:	b2d2      	uxtb	r2, r2
 800141c:	f042 0220 	orr.w	r2, r2, #32
 8001420:	b2d2      	uxtb	r2, r2
 8001422:	f002 021f 	and.w	r2, r2, #31
 8001426:	2101      	movs	r1, #1
 8001428:	fa01 f202 	lsl.w	r2, r1, r2
 800142c:	4013      	ands	r3, r2
 800142e:	2b00      	cmp	r3, #0
 8001430:	d00a      	beq.n	8001448 <HAL_RCC_OscConfig+0x3d0>
 8001432:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001436:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d002      	beq.n	8001448 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	f000 be35 	b.w	80020b2 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001448:	4b9e      	ldr	r3, [pc, #632]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001450:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001454:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	691b      	ldr	r3, [r3, #16]
 800145c:	21f8      	movs	r1, #248	@ 0xf8
 800145e:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001462:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8001466:	fa91 f1a1 	rbit	r1, r1
 800146a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800146e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001472:	fab1 f181 	clz	r1, r1
 8001476:	b2c9      	uxtb	r1, r1
 8001478:	408b      	lsls	r3, r1
 800147a:	4992      	ldr	r1, [pc, #584]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 800147c:	4313      	orrs	r3, r2
 800147e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001480:	e0f1      	b.n	8001666 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001482:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001486:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	2b00      	cmp	r3, #0
 8001490:	f000 8083 	beq.w	800159a <HAL_RCC_OscConfig+0x522>
 8001494:	2301      	movs	r3, #1
 8001496:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800149a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800149e:	fa93 f3a3 	rbit	r3, r3
 80014a2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80014a6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014aa:	fab3 f383 	clz	r3, r3
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80014b4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	461a      	mov	r2, r3
 80014bc:	2301      	movs	r3, #1
 80014be:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c0:	f7ff fb0a 	bl	8000ad8 <HAL_GetTick>
 80014c4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c8:	e00a      	b.n	80014e0 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014ca:	f7ff fb05 	bl	8000ad8 <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d902      	bls.n	80014e0 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	f000 bde9 	b.w	80020b2 <HAL_RCC_OscConfig+0x103a>
 80014e0:	2302      	movs	r3, #2
 80014e2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80014ea:	fa93 f3a3 	rbit	r3, r3
 80014ee:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80014f2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014f6:	fab3 f383 	clz	r3, r3
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80014fe:	d802      	bhi.n	8001506 <HAL_RCC_OscConfig+0x48e>
 8001500:	4b70      	ldr	r3, [pc, #448]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	e013      	b.n	800152e <HAL_RCC_OscConfig+0x4b6>
 8001506:	2302      	movs	r3, #2
 8001508:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800150c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001510:	fa93 f3a3 	rbit	r3, r3
 8001514:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001518:	2302      	movs	r3, #2
 800151a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800151e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001522:	fa93 f3a3 	rbit	r3, r3
 8001526:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800152a:	4b66      	ldr	r3, [pc, #408]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 800152c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800152e:	2202      	movs	r2, #2
 8001530:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001534:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001538:	fa92 f2a2 	rbit	r2, r2
 800153c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8001540:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001544:	fab2 f282 	clz	r2, r2
 8001548:	b2d2      	uxtb	r2, r2
 800154a:	f042 0220 	orr.w	r2, r2, #32
 800154e:	b2d2      	uxtb	r2, r2
 8001550:	f002 021f 	and.w	r2, r2, #31
 8001554:	2101      	movs	r1, #1
 8001556:	fa01 f202 	lsl.w	r2, r1, r2
 800155a:	4013      	ands	r3, r2
 800155c:	2b00      	cmp	r3, #0
 800155e:	d0b4      	beq.n	80014ca <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001560:	4b58      	ldr	r3, [pc, #352]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001568:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800156c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	21f8      	movs	r1, #248	@ 0xf8
 8001576:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157a:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800157e:	fa91 f1a1 	rbit	r1, r1
 8001582:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8001586:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800158a:	fab1 f181 	clz	r1, r1
 800158e:	b2c9      	uxtb	r1, r1
 8001590:	408b      	lsls	r3, r1
 8001592:	494c      	ldr	r1, [pc, #304]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 8001594:	4313      	orrs	r3, r2
 8001596:	600b      	str	r3, [r1, #0]
 8001598:	e065      	b.n	8001666 <HAL_RCC_OscConfig+0x5ee>
 800159a:	2301      	movs	r3, #1
 800159c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015a0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80015a4:	fa93 f3a3 	rbit	r3, r3
 80015a8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80015ac:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015b0:	fab3 f383 	clz	r3, r3
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80015ba:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	461a      	mov	r2, r3
 80015c2:	2300      	movs	r3, #0
 80015c4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c6:	f7ff fa87 	bl	8000ad8 <HAL_GetTick>
 80015ca:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ce:	e00a      	b.n	80015e6 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015d0:	f7ff fa82 	bl	8000ad8 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d902      	bls.n	80015e6 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	f000 bd66 	b.w	80020b2 <HAL_RCC_OscConfig+0x103a>
 80015e6:	2302      	movs	r3, #2
 80015e8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ec:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80015f0:	fa93 f3a3 	rbit	r3, r3
 80015f4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80015f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015fc:	fab3 f383 	clz	r3, r3
 8001600:	b2db      	uxtb	r3, r3
 8001602:	2b3f      	cmp	r3, #63	@ 0x3f
 8001604:	d802      	bhi.n	800160c <HAL_RCC_OscConfig+0x594>
 8001606:	4b2f      	ldr	r3, [pc, #188]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	e013      	b.n	8001634 <HAL_RCC_OscConfig+0x5bc>
 800160c:	2302      	movs	r3, #2
 800160e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001612:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001616:	fa93 f3a3 	rbit	r3, r3
 800161a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800161e:	2302      	movs	r3, #2
 8001620:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001624:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001628:	fa93 f3a3 	rbit	r3, r3
 800162c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001630:	4b24      	ldr	r3, [pc, #144]	@ (80016c4 <HAL_RCC_OscConfig+0x64c>)
 8001632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001634:	2202      	movs	r2, #2
 8001636:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800163a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800163e:	fa92 f2a2 	rbit	r2, r2
 8001642:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8001646:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800164a:	fab2 f282 	clz	r2, r2
 800164e:	b2d2      	uxtb	r2, r2
 8001650:	f042 0220 	orr.w	r2, r2, #32
 8001654:	b2d2      	uxtb	r2, r2
 8001656:	f002 021f 	and.w	r2, r2, #31
 800165a:	2101      	movs	r1, #1
 800165c:	fa01 f202 	lsl.w	r2, r1, r2
 8001660:	4013      	ands	r3, r2
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1b4      	bne.n	80015d0 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001666:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800166a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	2b00      	cmp	r3, #0
 8001678:	f000 8119 	beq.w	80018ae <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800167c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001680:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	695b      	ldr	r3, [r3, #20]
 8001688:	2b00      	cmp	r3, #0
 800168a:	f000 8082 	beq.w	8001792 <HAL_RCC_OscConfig+0x71a>
 800168e:	2301      	movs	r3, #1
 8001690:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001698:	fa93 f3a3 	rbit	r3, r3
 800169c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80016a0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016a4:	fab3 f383 	clz	r3, r3
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	461a      	mov	r2, r3
 80016ac:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <HAL_RCC_OscConfig+0x650>)
 80016ae:	4413      	add	r3, r2
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	461a      	mov	r2, r3
 80016b4:	2301      	movs	r3, #1
 80016b6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b8:	f7ff fa0e 	bl	8000ad8 <HAL_GetTick>
 80016bc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016c0:	e00f      	b.n	80016e2 <HAL_RCC_OscConfig+0x66a>
 80016c2:	bf00      	nop
 80016c4:	40021000 	.word	0x40021000
 80016c8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016cc:	f7ff fa04 	bl	8000ad8 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d902      	bls.n	80016e2 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	f000 bce8 	b.w	80020b2 <HAL_RCC_OscConfig+0x103a>
 80016e2:	2302      	movs	r3, #2
 80016e4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80016ec:	fa93 f2a3 	rbit	r2, r3
 80016f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016f4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001702:	2202      	movs	r2, #2
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800170a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	fa93 f2a3 	rbit	r2, r3
 8001714:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001718:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001722:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001726:	2202      	movs	r2, #2
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800172e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	fa93 f2a3 	rbit	r2, r3
 8001738:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800173c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001740:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001742:	4bb0      	ldr	r3, [pc, #704]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 8001744:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001746:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800174a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800174e:	2102      	movs	r1, #2
 8001750:	6019      	str	r1, [r3, #0]
 8001752:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001756:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	fa93 f1a3 	rbit	r1, r3
 8001760:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001764:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001768:	6019      	str	r1, [r3, #0]
  return result;
 800176a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800176e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	fab3 f383 	clz	r3, r3
 8001778:	b2db      	uxtb	r3, r3
 800177a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800177e:	b2db      	uxtb	r3, r3
 8001780:	f003 031f 	and.w	r3, r3, #31
 8001784:	2101      	movs	r1, #1
 8001786:	fa01 f303 	lsl.w	r3, r1, r3
 800178a:	4013      	ands	r3, r2
 800178c:	2b00      	cmp	r3, #0
 800178e:	d09d      	beq.n	80016cc <HAL_RCC_OscConfig+0x654>
 8001790:	e08d      	b.n	80018ae <HAL_RCC_OscConfig+0x836>
 8001792:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001796:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800179a:	2201      	movs	r2, #1
 800179c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800179e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017a2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	fa93 f2a3 	rbit	r2, r3
 80017ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017b0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80017b4:	601a      	str	r2, [r3, #0]
  return result;
 80017b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017ba:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80017be:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017c0:	fab3 f383 	clz	r3, r3
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	461a      	mov	r2, r3
 80017c8:	4b8f      	ldr	r3, [pc, #572]	@ (8001a08 <HAL_RCC_OscConfig+0x990>)
 80017ca:	4413      	add	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	461a      	mov	r2, r3
 80017d0:	2300      	movs	r3, #0
 80017d2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017d4:	f7ff f980 	bl	8000ad8 <HAL_GetTick>
 80017d8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017dc:	e00a      	b.n	80017f4 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017de:	f7ff f97b 	bl	8000ad8 <HAL_GetTick>
 80017e2:	4602      	mov	r2, r0
 80017e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d902      	bls.n	80017f4 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	f000 bc5f 	b.w	80020b2 <HAL_RCC_OscConfig+0x103a>
 80017f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017f8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80017fc:	2202      	movs	r2, #2
 80017fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001800:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001804:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	fa93 f2a3 	rbit	r2, r3
 800180e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001812:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800181c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001820:	2202      	movs	r2, #2
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001828:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	fa93 f2a3 	rbit	r2, r3
 8001832:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001836:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001840:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001844:	2202      	movs	r2, #2
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800184c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	fa93 f2a3 	rbit	r2, r3
 8001856:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800185a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800185e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001860:	4b68      	ldr	r3, [pc, #416]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 8001862:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001864:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001868:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800186c:	2102      	movs	r1, #2
 800186e:	6019      	str	r1, [r3, #0]
 8001870:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001874:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	fa93 f1a3 	rbit	r1, r3
 800187e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001882:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001886:	6019      	str	r1, [r3, #0]
  return result;
 8001888:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800188c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	fab3 f383 	clz	r3, r3
 8001896:	b2db      	uxtb	r3, r3
 8001898:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800189c:	b2db      	uxtb	r3, r3
 800189e:	f003 031f 	and.w	r3, r3, #31
 80018a2:	2101      	movs	r1, #1
 80018a4:	fa01 f303 	lsl.w	r3, r1, r3
 80018a8:	4013      	ands	r3, r2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d197      	bne.n	80017de <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0304 	and.w	r3, r3, #4
 80018be:	2b00      	cmp	r3, #0
 80018c0:	f000 819c 	beq.w	8001bfc <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018c4:	2300      	movs	r3, #0
 80018c6:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ca:	4b4e      	ldr	r3, [pc, #312]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d116      	bne.n	8001904 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018d6:	4b4b      	ldr	r3, [pc, #300]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80018d8:	69db      	ldr	r3, [r3, #28]
 80018da:	4a4a      	ldr	r2, [pc, #296]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80018dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e0:	61d3      	str	r3, [r2, #28]
 80018e2:	4b48      	ldr	r3, [pc, #288]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80018e4:	69db      	ldr	r3, [r3, #28]
 80018e6:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80018ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018fc:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80018fe:	2301      	movs	r3, #1
 8001900:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001904:	4b41      	ldr	r3, [pc, #260]	@ (8001a0c <HAL_RCC_OscConfig+0x994>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800190c:	2b00      	cmp	r3, #0
 800190e:	d11a      	bne.n	8001946 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001910:	4b3e      	ldr	r3, [pc, #248]	@ (8001a0c <HAL_RCC_OscConfig+0x994>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a3d      	ldr	r2, [pc, #244]	@ (8001a0c <HAL_RCC_OscConfig+0x994>)
 8001916:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800191a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800191c:	f7ff f8dc 	bl	8000ad8 <HAL_GetTick>
 8001920:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001924:	e009      	b.n	800193a <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001926:	f7ff f8d7 	bl	8000ad8 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b64      	cmp	r3, #100	@ 0x64
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e3bb      	b.n	80020b2 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800193a:	4b34      	ldr	r3, [pc, #208]	@ (8001a0c <HAL_RCC_OscConfig+0x994>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001942:	2b00      	cmp	r3, #0
 8001944:	d0ef      	beq.n	8001926 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001946:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800194a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d106      	bne.n	8001964 <HAL_RCC_OscConfig+0x8ec>
 8001956:	4b2b      	ldr	r3, [pc, #172]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 8001958:	6a1b      	ldr	r3, [r3, #32]
 800195a:	4a2a      	ldr	r2, [pc, #168]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6213      	str	r3, [r2, #32]
 8001962:	e035      	b.n	80019d0 <HAL_RCC_OscConfig+0x958>
 8001964:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001968:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d10c      	bne.n	800198e <HAL_RCC_OscConfig+0x916>
 8001974:	4b23      	ldr	r3, [pc, #140]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 8001976:	6a1b      	ldr	r3, [r3, #32]
 8001978:	4a22      	ldr	r2, [pc, #136]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 800197a:	f023 0301 	bic.w	r3, r3, #1
 800197e:	6213      	str	r3, [r2, #32]
 8001980:	4b20      	ldr	r3, [pc, #128]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 8001982:	6a1b      	ldr	r3, [r3, #32]
 8001984:	4a1f      	ldr	r2, [pc, #124]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 8001986:	f023 0304 	bic.w	r3, r3, #4
 800198a:	6213      	str	r3, [r2, #32]
 800198c:	e020      	b.n	80019d0 <HAL_RCC_OscConfig+0x958>
 800198e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001992:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	2b05      	cmp	r3, #5
 800199c:	d10c      	bne.n	80019b8 <HAL_RCC_OscConfig+0x940>
 800199e:	4b19      	ldr	r3, [pc, #100]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80019a0:	6a1b      	ldr	r3, [r3, #32]
 80019a2:	4a18      	ldr	r2, [pc, #96]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80019a4:	f043 0304 	orr.w	r3, r3, #4
 80019a8:	6213      	str	r3, [r2, #32]
 80019aa:	4b16      	ldr	r3, [pc, #88]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	4a15      	ldr	r2, [pc, #84]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6213      	str	r3, [r2, #32]
 80019b6:	e00b      	b.n	80019d0 <HAL_RCC_OscConfig+0x958>
 80019b8:	4b12      	ldr	r3, [pc, #72]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80019ba:	6a1b      	ldr	r3, [r3, #32]
 80019bc:	4a11      	ldr	r2, [pc, #68]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80019be:	f023 0301 	bic.w	r3, r3, #1
 80019c2:	6213      	str	r3, [r2, #32]
 80019c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80019c6:	6a1b      	ldr	r3, [r3, #32]
 80019c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001a04 <HAL_RCC_OscConfig+0x98c>)
 80019ca:	f023 0304 	bic.w	r3, r3, #4
 80019ce:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	f000 8085 	beq.w	8001aec <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e2:	f7ff f879 	bl	8000ad8 <HAL_GetTick>
 80019e6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019ea:	e011      	b.n	8001a10 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019ec:	f7ff f874 	bl	8000ad8 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d907      	bls.n	8001a10 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e356      	b.n	80020b2 <HAL_RCC_OscConfig+0x103a>
 8001a04:	40021000 	.word	0x40021000
 8001a08:	10908120 	.word	0x10908120
 8001a0c:	40007000 	.word	0x40007000
 8001a10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a14:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a18:	2202      	movs	r2, #2
 8001a1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a20:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	fa93 f2a3 	rbit	r2, r3
 8001a2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a2e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a38:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001a3c:	2202      	movs	r2, #2
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a44:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	fa93 f2a3 	rbit	r2, r3
 8001a4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a52:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001a56:	601a      	str	r2, [r3, #0]
  return result;
 8001a58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a5c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001a60:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a62:	fab3 f383 	clz	r3, r3
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d102      	bne.n	8001a78 <HAL_RCC_OscConfig+0xa00>
 8001a72:	4b98      	ldr	r3, [pc, #608]	@ (8001cd4 <HAL_RCC_OscConfig+0xc5c>)
 8001a74:	6a1b      	ldr	r3, [r3, #32]
 8001a76:	e013      	b.n	8001aa0 <HAL_RCC_OscConfig+0xa28>
 8001a78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a7c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001a80:	2202      	movs	r2, #2
 8001a82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a88:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	fa93 f2a3 	rbit	r2, r3
 8001a92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a96:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	4b8d      	ldr	r3, [pc, #564]	@ (8001cd4 <HAL_RCC_OscConfig+0xc5c>)
 8001a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001aa4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001aa8:	2102      	movs	r1, #2
 8001aaa:	6011      	str	r1, [r2, #0]
 8001aac:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ab0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001ab4:	6812      	ldr	r2, [r2, #0]
 8001ab6:	fa92 f1a2 	rbit	r1, r2
 8001aba:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001abe:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001ac2:	6011      	str	r1, [r2, #0]
  return result;
 8001ac4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ac8:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001acc:	6812      	ldr	r2, [r2, #0]
 8001ace:	fab2 f282 	clz	r2, r2
 8001ad2:	b2d2      	uxtb	r2, r2
 8001ad4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ad8:	b2d2      	uxtb	r2, r2
 8001ada:	f002 021f 	and.w	r2, r2, #31
 8001ade:	2101      	movs	r1, #1
 8001ae0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d080      	beq.n	80019ec <HAL_RCC_OscConfig+0x974>
 8001aea:	e07d      	b.n	8001be8 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aec:	f7fe fff4 	bl	8000ad8 <HAL_GetTick>
 8001af0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001af4:	e00b      	b.n	8001b0e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001af6:	f7fe ffef 	bl	8000ad8 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e2d1      	b.n	80020b2 <HAL_RCC_OscConfig+0x103a>
 8001b0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b12:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001b16:	2202      	movs	r2, #2
 8001b18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b1e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	fa93 f2a3 	rbit	r2, r3
 8001b28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b2c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b36:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001b3a:	2202      	movs	r2, #2
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b42:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	fa93 f2a3 	rbit	r2, r3
 8001b4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b50:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001b54:	601a      	str	r2, [r3, #0]
  return result;
 8001b56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b5a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001b5e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b60:	fab3 f383 	clz	r3, r3
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d102      	bne.n	8001b76 <HAL_RCC_OscConfig+0xafe>
 8001b70:	4b58      	ldr	r3, [pc, #352]	@ (8001cd4 <HAL_RCC_OscConfig+0xc5c>)
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	e013      	b.n	8001b9e <HAL_RCC_OscConfig+0xb26>
 8001b76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b7a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001b7e:	2202      	movs	r2, #2
 8001b80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b86:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	fa93 f2a3 	rbit	r2, r3
 8001b90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b94:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	4b4e      	ldr	r3, [pc, #312]	@ (8001cd4 <HAL_RCC_OscConfig+0xc5c>)
 8001b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ba2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001ba6:	2102      	movs	r1, #2
 8001ba8:	6011      	str	r1, [r2, #0]
 8001baa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bae:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001bb2:	6812      	ldr	r2, [r2, #0]
 8001bb4:	fa92 f1a2 	rbit	r1, r2
 8001bb8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bbc:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001bc0:	6011      	str	r1, [r2, #0]
  return result;
 8001bc2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bc6:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001bca:	6812      	ldr	r2, [r2, #0]
 8001bcc:	fab2 f282 	clz	r2, r2
 8001bd0:	b2d2      	uxtb	r2, r2
 8001bd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001bd6:	b2d2      	uxtb	r2, r2
 8001bd8:	f002 021f 	and.w	r2, r2, #31
 8001bdc:	2101      	movs	r1, #1
 8001bde:	fa01 f202 	lsl.w	r2, r1, r2
 8001be2:	4013      	ands	r3, r2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d186      	bne.n	8001af6 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001be8:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d105      	bne.n	8001bfc <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bf0:	4b38      	ldr	r3, [pc, #224]	@ (8001cd4 <HAL_RCC_OscConfig+0xc5c>)
 8001bf2:	69db      	ldr	r3, [r3, #28]
 8001bf4:	4a37      	ldr	r2, [pc, #220]	@ (8001cd4 <HAL_RCC_OscConfig+0xc5c>)
 8001bf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001bfa:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bfc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c00:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 8251 	beq.w	80020b0 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c0e:	4b31      	ldr	r3, [pc, #196]	@ (8001cd4 <HAL_RCC_OscConfig+0xc5c>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 030c 	and.w	r3, r3, #12
 8001c16:	2b08      	cmp	r3, #8
 8001c18:	f000 820f 	beq.w	800203a <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c20:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	f040 8165 	bne.w	8001ef8 <HAL_RCC_OscConfig+0xe80>
 8001c2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c32:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001c36:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001c3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c40:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	fa93 f2a3 	rbit	r2, r3
 8001c4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c4e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001c52:	601a      	str	r2, [r3, #0]
  return result;
 8001c54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c58:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001c5c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c5e:	fab3 f383 	clz	r3, r3
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c68:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	461a      	mov	r2, r3
 8001c70:	2300      	movs	r3, #0
 8001c72:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c74:	f7fe ff30 	bl	8000ad8 <HAL_GetTick>
 8001c78:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c7c:	e009      	b.n	8001c92 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c7e:	f7fe ff2b 	bl	8000ad8 <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e20f      	b.n	80020b2 <HAL_RCC_OscConfig+0x103a>
 8001c92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c96:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001c9a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ca4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	fa93 f2a3 	rbit	r2, r3
 8001cae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cb2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001cb6:	601a      	str	r2, [r3, #0]
  return result;
 8001cb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cbc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001cc0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cc2:	fab3 f383 	clz	r3, r3
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cca:	d805      	bhi.n	8001cd8 <HAL_RCC_OscConfig+0xc60>
 8001ccc:	4b01      	ldr	r3, [pc, #4]	@ (8001cd4 <HAL_RCC_OscConfig+0xc5c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	e02a      	b.n	8001d28 <HAL_RCC_OscConfig+0xcb0>
 8001cd2:	bf00      	nop
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cdc:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001ce0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ce4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cea:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	fa93 f2a3 	rbit	r2, r3
 8001cf4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cf8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001cfc:	601a      	str	r2, [r3, #0]
 8001cfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d02:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001d06:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d10:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	fa93 f2a3 	rbit	r2, r3
 8001d1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d1e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	4bca      	ldr	r3, [pc, #808]	@ (8002050 <HAL_RCC_OscConfig+0xfd8>)
 8001d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d28:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d2c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001d30:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001d34:	6011      	str	r1, [r2, #0]
 8001d36:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d3a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001d3e:	6812      	ldr	r2, [r2, #0]
 8001d40:	fa92 f1a2 	rbit	r1, r2
 8001d44:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d48:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001d4c:	6011      	str	r1, [r2, #0]
  return result;
 8001d4e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d52:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001d56:	6812      	ldr	r2, [r2, #0]
 8001d58:	fab2 f282 	clz	r2, r2
 8001d5c:	b2d2      	uxtb	r2, r2
 8001d5e:	f042 0220 	orr.w	r2, r2, #32
 8001d62:	b2d2      	uxtb	r2, r2
 8001d64:	f002 021f 	and.w	r2, r2, #31
 8001d68:	2101      	movs	r1, #1
 8001d6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d6e:	4013      	ands	r3, r2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d184      	bne.n	8001c7e <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d74:	4bb6      	ldr	r3, [pc, #728]	@ (8002050 <HAL_RCC_OscConfig+0xfd8>)
 8001d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d78:	f023 020f 	bic.w	r2, r3, #15
 8001d7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d80:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d88:	49b1      	ldr	r1, [pc, #708]	@ (8002050 <HAL_RCC_OscConfig+0xfd8>)
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001d8e:	4bb0      	ldr	r3, [pc, #704]	@ (8002050 <HAL_RCC_OscConfig+0xfd8>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001d96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d9a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	6a19      	ldr	r1, [r3, #32]
 8001da2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001da6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	430b      	orrs	r3, r1
 8001db0:	49a7      	ldr	r1, [pc, #668]	@ (8002050 <HAL_RCC_OscConfig+0xfd8>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	604b      	str	r3, [r1, #4]
 8001db6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dba:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001dbe:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001dc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dc8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	fa93 f2a3 	rbit	r2, r3
 8001dd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dd6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001dda:	601a      	str	r2, [r3, #0]
  return result;
 8001ddc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001de0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001de4:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001de6:	fab3 f383 	clz	r3, r3
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001df0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	461a      	mov	r2, r3
 8001df8:	2301      	movs	r3, #1
 8001dfa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfc:	f7fe fe6c 	bl	8000ad8 <HAL_GetTick>
 8001e00:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e04:	e009      	b.n	8001e1a <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e06:	f7fe fe67 	bl	8000ad8 <HAL_GetTick>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e14b      	b.n	80020b2 <HAL_RCC_OscConfig+0x103a>
 8001e1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e1e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001e22:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e2c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	fa93 f2a3 	rbit	r2, r3
 8001e36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e3a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001e3e:	601a      	str	r2, [r3, #0]
  return result;
 8001e40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e44:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001e48:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e4a:	fab3 f383 	clz	r3, r3
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e52:	d802      	bhi.n	8001e5a <HAL_RCC_OscConfig+0xde2>
 8001e54:	4b7e      	ldr	r3, [pc, #504]	@ (8002050 <HAL_RCC_OscConfig+0xfd8>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	e027      	b.n	8001eaa <HAL_RCC_OscConfig+0xe32>
 8001e5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e5e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001e62:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e6c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	fa93 f2a3 	rbit	r2, r3
 8001e76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e7a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e84:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001e88:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e92:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	fa93 f2a3 	rbit	r2, r3
 8001e9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ea0:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	4b6a      	ldr	r3, [pc, #424]	@ (8002050 <HAL_RCC_OscConfig+0xfd8>)
 8001ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eaa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001eae:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001eb2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001eb6:	6011      	str	r1, [r2, #0]
 8001eb8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ebc:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001ec0:	6812      	ldr	r2, [r2, #0]
 8001ec2:	fa92 f1a2 	rbit	r1, r2
 8001ec6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001eca:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001ece:	6011      	str	r1, [r2, #0]
  return result;
 8001ed0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ed4:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	fab2 f282 	clz	r2, r2
 8001ede:	b2d2      	uxtb	r2, r2
 8001ee0:	f042 0220 	orr.w	r2, r2, #32
 8001ee4:	b2d2      	uxtb	r2, r2
 8001ee6:	f002 021f 	and.w	r2, r2, #31
 8001eea:	2101      	movs	r1, #1
 8001eec:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d087      	beq.n	8001e06 <HAL_RCC_OscConfig+0xd8e>
 8001ef6:	e0db      	b.n	80020b0 <HAL_RCC_OscConfig+0x1038>
 8001ef8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001efc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001f00:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f0a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	fa93 f2a3 	rbit	r2, r3
 8001f14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f18:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001f1c:	601a      	str	r2, [r3, #0]
  return result;
 8001f1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f22:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001f26:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f28:	fab3 f383 	clz	r3, r3
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f32:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	461a      	mov	r2, r3
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3e:	f7fe fdcb 	bl	8000ad8 <HAL_GetTick>
 8001f42:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f46:	e009      	b.n	8001f5c <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f48:	f7fe fdc6 	bl	8000ad8 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d901      	bls.n	8001f5c <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e0aa      	b.n	80020b2 <HAL_RCC_OscConfig+0x103a>
 8001f5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f60:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001f64:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f6e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	fa93 f2a3 	rbit	r2, r3
 8001f78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f7c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001f80:	601a      	str	r2, [r3, #0]
  return result;
 8001f82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f86:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001f8a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f8c:	fab3 f383 	clz	r3, r3
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f94:	d802      	bhi.n	8001f9c <HAL_RCC_OscConfig+0xf24>
 8001f96:	4b2e      	ldr	r3, [pc, #184]	@ (8002050 <HAL_RCC_OscConfig+0xfd8>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	e027      	b.n	8001fec <HAL_RCC_OscConfig+0xf74>
 8001f9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fa0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001fa4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fa8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001faa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fae:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	fa93 f2a3 	rbit	r2, r3
 8001fb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fbc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001fc0:	601a      	str	r2, [r3, #0]
 8001fc2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fc6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001fca:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fd4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	fa93 f2a3 	rbit	r2, r3
 8001fde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fe2:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	4b19      	ldr	r3, [pc, #100]	@ (8002050 <HAL_RCC_OscConfig+0xfd8>)
 8001fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fec:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ff0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001ff4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001ff8:	6011      	str	r1, [r2, #0]
 8001ffa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ffe:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002002:	6812      	ldr	r2, [r2, #0]
 8002004:	fa92 f1a2 	rbit	r1, r2
 8002008:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800200c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002010:	6011      	str	r1, [r2, #0]
  return result;
 8002012:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002016:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800201a:	6812      	ldr	r2, [r2, #0]
 800201c:	fab2 f282 	clz	r2, r2
 8002020:	b2d2      	uxtb	r2, r2
 8002022:	f042 0220 	orr.w	r2, r2, #32
 8002026:	b2d2      	uxtb	r2, r2
 8002028:	f002 021f 	and.w	r2, r2, #31
 800202c:	2101      	movs	r1, #1
 800202e:	fa01 f202 	lsl.w	r2, r1, r2
 8002032:	4013      	ands	r3, r2
 8002034:	2b00      	cmp	r3, #0
 8002036:	d187      	bne.n	8001f48 <HAL_RCC_OscConfig+0xed0>
 8002038:	e03a      	b.n	80020b0 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800203a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800203e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d104      	bne.n	8002054 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e031      	b.n	80020b2 <HAL_RCC_OscConfig+0x103a>
 800204e:	bf00      	nop
 8002050:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002054:	4b19      	ldr	r3, [pc, #100]	@ (80020bc <HAL_RCC_OscConfig+0x1044>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800205c:	4b17      	ldr	r3, [pc, #92]	@ (80020bc <HAL_RCC_OscConfig+0x1044>)
 800205e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002060:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002064:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002068:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 800206c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002070:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	429a      	cmp	r2, r3
 800207a:	d117      	bne.n	80020ac <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800207c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002080:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002084:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002088:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002090:	429a      	cmp	r2, r3
 8002092:	d10b      	bne.n	80020ac <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002094:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002098:	f003 020f 	and.w	r2, r3, #15
 800209c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020a0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d001      	beq.n	80020b0 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e000      	b.n	80020b2 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40021000 	.word	0x40021000

080020c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b09e      	sub	sp, #120	@ 0x78
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80020ca:	2300      	movs	r3, #0
 80020cc:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e154      	b.n	8002382 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020d8:	4b89      	ldr	r3, [pc, #548]	@ (8002300 <HAL_RCC_ClockConfig+0x240>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d910      	bls.n	8002108 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e6:	4b86      	ldr	r3, [pc, #536]	@ (8002300 <HAL_RCC_ClockConfig+0x240>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f023 0207 	bic.w	r2, r3, #7
 80020ee:	4984      	ldr	r1, [pc, #528]	@ (8002300 <HAL_RCC_ClockConfig+0x240>)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020f6:	4b82      	ldr	r3, [pc, #520]	@ (8002300 <HAL_RCC_ClockConfig+0x240>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	429a      	cmp	r2, r3
 8002102:	d001      	beq.n	8002108 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e13c      	b.n	8002382 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d008      	beq.n	8002126 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002114:	4b7b      	ldr	r3, [pc, #492]	@ (8002304 <HAL_RCC_ClockConfig+0x244>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	4978      	ldr	r1, [pc, #480]	@ (8002304 <HAL_RCC_ClockConfig+0x244>)
 8002122:	4313      	orrs	r3, r2
 8002124:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b00      	cmp	r3, #0
 8002130:	f000 80cd 	beq.w	80022ce <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d137      	bne.n	80021ac <HAL_RCC_ClockConfig+0xec>
 800213c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002140:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002142:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002144:	fa93 f3a3 	rbit	r3, r3
 8002148:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800214a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800214c:	fab3 f383 	clz	r3, r3
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b3f      	cmp	r3, #63	@ 0x3f
 8002154:	d802      	bhi.n	800215c <HAL_RCC_ClockConfig+0x9c>
 8002156:	4b6b      	ldr	r3, [pc, #428]	@ (8002304 <HAL_RCC_ClockConfig+0x244>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	e00f      	b.n	800217c <HAL_RCC_ClockConfig+0xbc>
 800215c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002160:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002162:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002164:	fa93 f3a3 	rbit	r3, r3
 8002168:	667b      	str	r3, [r7, #100]	@ 0x64
 800216a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800216e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002170:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002172:	fa93 f3a3 	rbit	r3, r3
 8002176:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002178:	4b62      	ldr	r3, [pc, #392]	@ (8002304 <HAL_RCC_ClockConfig+0x244>)
 800217a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800217c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002180:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002182:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002184:	fa92 f2a2 	rbit	r2, r2
 8002188:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800218a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800218c:	fab2 f282 	clz	r2, r2
 8002190:	b2d2      	uxtb	r2, r2
 8002192:	f042 0220 	orr.w	r2, r2, #32
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	f002 021f 	and.w	r2, r2, #31
 800219c:	2101      	movs	r1, #1
 800219e:	fa01 f202 	lsl.w	r2, r1, r2
 80021a2:	4013      	ands	r3, r2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d171      	bne.n	800228c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e0ea      	b.n	8002382 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d137      	bne.n	8002224 <HAL_RCC_ClockConfig+0x164>
 80021b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021b8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021bc:	fa93 f3a3 	rbit	r3, r3
 80021c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80021c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021c4:	fab3 f383 	clz	r3, r3
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80021cc:	d802      	bhi.n	80021d4 <HAL_RCC_ClockConfig+0x114>
 80021ce:	4b4d      	ldr	r3, [pc, #308]	@ (8002304 <HAL_RCC_ClockConfig+0x244>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	e00f      	b.n	80021f4 <HAL_RCC_ClockConfig+0x134>
 80021d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021dc:	fa93 f3a3 	rbit	r3, r3
 80021e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80021e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80021e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021ea:	fa93 f3a3 	rbit	r3, r3
 80021ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021f0:	4b44      	ldr	r3, [pc, #272]	@ (8002304 <HAL_RCC_ClockConfig+0x244>)
 80021f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80021f8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80021fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80021fc:	fa92 f2a2 	rbit	r2, r2
 8002200:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002202:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002204:	fab2 f282 	clz	r2, r2
 8002208:	b2d2      	uxtb	r2, r2
 800220a:	f042 0220 	orr.w	r2, r2, #32
 800220e:	b2d2      	uxtb	r2, r2
 8002210:	f002 021f 	and.w	r2, r2, #31
 8002214:	2101      	movs	r1, #1
 8002216:	fa01 f202 	lsl.w	r2, r1, r2
 800221a:	4013      	ands	r3, r2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d135      	bne.n	800228c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e0ae      	b.n	8002382 <HAL_RCC_ClockConfig+0x2c2>
 8002224:	2302      	movs	r3, #2
 8002226:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800222a:	fa93 f3a3 	rbit	r3, r3
 800222e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002232:	fab3 f383 	clz	r3, r3
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2b3f      	cmp	r3, #63	@ 0x3f
 800223a:	d802      	bhi.n	8002242 <HAL_RCC_ClockConfig+0x182>
 800223c:	4b31      	ldr	r3, [pc, #196]	@ (8002304 <HAL_RCC_ClockConfig+0x244>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	e00d      	b.n	800225e <HAL_RCC_ClockConfig+0x19e>
 8002242:	2302      	movs	r3, #2
 8002244:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002248:	fa93 f3a3 	rbit	r3, r3
 800224c:	627b      	str	r3, [r7, #36]	@ 0x24
 800224e:	2302      	movs	r3, #2
 8002250:	623b      	str	r3, [r7, #32]
 8002252:	6a3b      	ldr	r3, [r7, #32]
 8002254:	fa93 f3a3 	rbit	r3, r3
 8002258:	61fb      	str	r3, [r7, #28]
 800225a:	4b2a      	ldr	r3, [pc, #168]	@ (8002304 <HAL_RCC_ClockConfig+0x244>)
 800225c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800225e:	2202      	movs	r2, #2
 8002260:	61ba      	str	r2, [r7, #24]
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	fa92 f2a2 	rbit	r2, r2
 8002268:	617a      	str	r2, [r7, #20]
  return result;
 800226a:	697a      	ldr	r2, [r7, #20]
 800226c:	fab2 f282 	clz	r2, r2
 8002270:	b2d2      	uxtb	r2, r2
 8002272:	f042 0220 	orr.w	r2, r2, #32
 8002276:	b2d2      	uxtb	r2, r2
 8002278:	f002 021f 	and.w	r2, r2, #31
 800227c:	2101      	movs	r1, #1
 800227e:	fa01 f202 	lsl.w	r2, r1, r2
 8002282:	4013      	ands	r3, r2
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e07a      	b.n	8002382 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800228c:	4b1d      	ldr	r3, [pc, #116]	@ (8002304 <HAL_RCC_ClockConfig+0x244>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f023 0203 	bic.w	r2, r3, #3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	491a      	ldr	r1, [pc, #104]	@ (8002304 <HAL_RCC_ClockConfig+0x244>)
 800229a:	4313      	orrs	r3, r2
 800229c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800229e:	f7fe fc1b 	bl	8000ad8 <HAL_GetTick>
 80022a2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a4:	e00a      	b.n	80022bc <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a6:	f7fe fc17 	bl	8000ad8 <HAL_GetTick>
 80022aa:	4602      	mov	r2, r0
 80022ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e062      	b.n	8002382 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022bc:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <HAL_RCC_ClockConfig+0x244>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f003 020c 	and.w	r2, r3, #12
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d1eb      	bne.n	80022a6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002300 <HAL_RCC_ClockConfig+0x240>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0307 	and.w	r3, r3, #7
 80022d6:	683a      	ldr	r2, [r7, #0]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d215      	bcs.n	8002308 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022dc:	4b08      	ldr	r3, [pc, #32]	@ (8002300 <HAL_RCC_ClockConfig+0x240>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f023 0207 	bic.w	r2, r3, #7
 80022e4:	4906      	ldr	r1, [pc, #24]	@ (8002300 <HAL_RCC_ClockConfig+0x240>)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ec:	4b04      	ldr	r3, [pc, #16]	@ (8002300 <HAL_RCC_ClockConfig+0x240>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0307 	and.w	r3, r3, #7
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d006      	beq.n	8002308 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e041      	b.n	8002382 <HAL_RCC_ClockConfig+0x2c2>
 80022fe:	bf00      	nop
 8002300:	40022000 	.word	0x40022000
 8002304:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	2b00      	cmp	r3, #0
 8002312:	d008      	beq.n	8002326 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002314:	4b1d      	ldr	r3, [pc, #116]	@ (800238c <HAL_RCC_ClockConfig+0x2cc>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	491a      	ldr	r1, [pc, #104]	@ (800238c <HAL_RCC_ClockConfig+0x2cc>)
 8002322:	4313      	orrs	r3, r2
 8002324:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0308 	and.w	r3, r3, #8
 800232e:	2b00      	cmp	r3, #0
 8002330:	d009      	beq.n	8002346 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002332:	4b16      	ldr	r3, [pc, #88]	@ (800238c <HAL_RCC_ClockConfig+0x2cc>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	4912      	ldr	r1, [pc, #72]	@ (800238c <HAL_RCC_ClockConfig+0x2cc>)
 8002342:	4313      	orrs	r3, r2
 8002344:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002346:	f000 f829 	bl	800239c <HAL_RCC_GetSysClockFreq>
 800234a:	4601      	mov	r1, r0
 800234c:	4b0f      	ldr	r3, [pc, #60]	@ (800238c <HAL_RCC_ClockConfig+0x2cc>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002354:	22f0      	movs	r2, #240	@ 0xf0
 8002356:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	fa92 f2a2 	rbit	r2, r2
 800235e:	60fa      	str	r2, [r7, #12]
  return result;
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	fab2 f282 	clz	r2, r2
 8002366:	b2d2      	uxtb	r2, r2
 8002368:	40d3      	lsrs	r3, r2
 800236a:	4a09      	ldr	r2, [pc, #36]	@ (8002390 <HAL_RCC_ClockConfig+0x2d0>)
 800236c:	5cd3      	ldrb	r3, [r2, r3]
 800236e:	fa21 f303 	lsr.w	r3, r1, r3
 8002372:	4a08      	ldr	r2, [pc, #32]	@ (8002394 <HAL_RCC_ClockConfig+0x2d4>)
 8002374:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002376:	4b08      	ldr	r3, [pc, #32]	@ (8002398 <HAL_RCC_ClockConfig+0x2d8>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe fb68 	bl	8000a50 <HAL_InitTick>
  
  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3778      	adds	r7, #120	@ 0x78
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	40021000 	.word	0x40021000
 8002390:	08003228 	.word	0x08003228
 8002394:	20000000 	.word	0x20000000
 8002398:	20000004 	.word	0x20000004

0800239c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800239c:	b480      	push	{r7}
 800239e:	b087      	sub	sp, #28
 80023a0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	60fb      	str	r3, [r7, #12]
 80023a6:	2300      	movs	r3, #0
 80023a8:	60bb      	str	r3, [r7, #8]
 80023aa:	2300      	movs	r3, #0
 80023ac:	617b      	str	r3, [r7, #20]
 80023ae:	2300      	movs	r3, #0
 80023b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80023b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002434 <HAL_RCC_GetSysClockFreq+0x98>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f003 030c 	and.w	r3, r3, #12
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d002      	beq.n	80023cc <HAL_RCC_GetSysClockFreq+0x30>
 80023c6:	2b08      	cmp	r3, #8
 80023c8:	d003      	beq.n	80023d2 <HAL_RCC_GetSysClockFreq+0x36>
 80023ca:	e029      	b.n	8002420 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002438 <HAL_RCC_GetSysClockFreq+0x9c>)
 80023ce:	613b      	str	r3, [r7, #16]
      break;
 80023d0:	e029      	b.n	8002426 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	0c9b      	lsrs	r3, r3, #18
 80023d6:	f003 030f 	and.w	r3, r3, #15
 80023da:	4a18      	ldr	r2, [pc, #96]	@ (800243c <HAL_RCC_GetSysClockFreq+0xa0>)
 80023dc:	5cd3      	ldrb	r3, [r2, r3]
 80023de:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80023e0:	4b14      	ldr	r3, [pc, #80]	@ (8002434 <HAL_RCC_GetSysClockFreq+0x98>)
 80023e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e4:	f003 030f 	and.w	r3, r3, #15
 80023e8:	4a15      	ldr	r2, [pc, #84]	@ (8002440 <HAL_RCC_GetSysClockFreq+0xa4>)
 80023ea:	5cd3      	ldrb	r3, [r2, r3]
 80023ec:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d008      	beq.n	800240a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80023f8:	4a0f      	ldr	r2, [pc, #60]	@ (8002438 <HAL_RCC_GetSysClockFreq+0x9c>)
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	fb02 f303 	mul.w	r3, r2, r3
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	e007      	b.n	800241a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800240a:	4a0b      	ldr	r2, [pc, #44]	@ (8002438 <HAL_RCC_GetSysClockFreq+0x9c>)
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	fb02 f303 	mul.w	r3, r2, r3
 8002418:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	613b      	str	r3, [r7, #16]
      break;
 800241e:	e002      	b.n	8002426 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002420:	4b05      	ldr	r3, [pc, #20]	@ (8002438 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002422:	613b      	str	r3, [r7, #16]
      break;
 8002424:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002426:	693b      	ldr	r3, [r7, #16]
}
 8002428:	4618      	mov	r0, r3
 800242a:	371c      	adds	r7, #28
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	40021000 	.word	0x40021000
 8002438:	007a1200 	.word	0x007a1200
 800243c:	08003240 	.word	0x08003240
 8002440:	08003250 	.word	0x08003250

08002444 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002448:	4b03      	ldr	r3, [pc, #12]	@ (8002458 <HAL_RCC_GetHCLKFreq+0x14>)
 800244a:	681b      	ldr	r3, [r3, #0]
}
 800244c:	4618      	mov	r0, r3
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	20000000 	.word	0x20000000

0800245c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002462:	f7ff ffef 	bl	8002444 <HAL_RCC_GetHCLKFreq>
 8002466:	4601      	mov	r1, r0
 8002468:	4b0b      	ldr	r3, [pc, #44]	@ (8002498 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002470:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002474:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	fa92 f2a2 	rbit	r2, r2
 800247c:	603a      	str	r2, [r7, #0]
  return result;
 800247e:	683a      	ldr	r2, [r7, #0]
 8002480:	fab2 f282 	clz	r2, r2
 8002484:	b2d2      	uxtb	r2, r2
 8002486:	40d3      	lsrs	r3, r2
 8002488:	4a04      	ldr	r2, [pc, #16]	@ (800249c <HAL_RCC_GetPCLK1Freq+0x40>)
 800248a:	5cd3      	ldrb	r3, [r2, r3]
 800248c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002490:	4618      	mov	r0, r3
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	40021000 	.word	0x40021000
 800249c:	08003238 	.word	0x08003238

080024a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80024a6:	f7ff ffcd 	bl	8002444 <HAL_RCC_GetHCLKFreq>
 80024aa:	4601      	mov	r1, r0
 80024ac:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <HAL_RCC_GetPCLK2Freq+0x3c>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80024b4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80024b8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	fa92 f2a2 	rbit	r2, r2
 80024c0:	603a      	str	r2, [r7, #0]
  return result;
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	fab2 f282 	clz	r2, r2
 80024c8:	b2d2      	uxtb	r2, r2
 80024ca:	40d3      	lsrs	r3, r2
 80024cc:	4a04      	ldr	r2, [pc, #16]	@ (80024e0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80024ce:	5cd3      	ldrb	r3, [r2, r3]
 80024d0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80024d4:	4618      	mov	r0, r3
 80024d6:	3708      	adds	r7, #8
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	40021000 	.word	0x40021000
 80024e0:	08003238 	.word	0x08003238

080024e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b092      	sub	sp, #72	@ 0x48
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80024f0:	2300      	movs	r3, #0
 80024f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80024f4:	2300      	movs	r3, #0
 80024f6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002502:	2b00      	cmp	r3, #0
 8002504:	f000 80d2 	beq.w	80026ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002508:	4b4d      	ldr	r3, [pc, #308]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800250a:	69db      	ldr	r3, [r3, #28]
 800250c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d10e      	bne.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002514:	4b4a      	ldr	r3, [pc, #296]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002516:	69db      	ldr	r3, [r3, #28]
 8002518:	4a49      	ldr	r2, [pc, #292]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800251a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800251e:	61d3      	str	r3, [r2, #28]
 8002520:	4b47      	ldr	r3, [pc, #284]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002522:	69db      	ldr	r3, [r3, #28]
 8002524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800252c:	2301      	movs	r3, #1
 800252e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002532:	4b44      	ldr	r3, [pc, #272]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253a:	2b00      	cmp	r3, #0
 800253c:	d118      	bne.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800253e:	4b41      	ldr	r3, [pc, #260]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a40      	ldr	r2, [pc, #256]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002544:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002548:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800254a:	f7fe fac5 	bl	8000ad8 <HAL_GetTick>
 800254e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002550:	e008      	b.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002552:	f7fe fac1 	bl	8000ad8 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	2b64      	cmp	r3, #100	@ 0x64
 800255e:	d901      	bls.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e1d4      	b.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002564:	4b37      	ldr	r3, [pc, #220]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256c:	2b00      	cmp	r3, #0
 800256e:	d0f0      	beq.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002570:	4b33      	ldr	r3, [pc, #204]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002578:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800257a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800257c:	2b00      	cmp	r3, #0
 800257e:	f000 8082 	beq.w	8002686 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800258a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800258c:	429a      	cmp	r2, r3
 800258e:	d07a      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002590:	4b2b      	ldr	r3, [pc, #172]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002598:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800259a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800259e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a2:	fa93 f3a3 	rbit	r3, r3
 80025a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80025a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025aa:	fab3 f383 	clz	r3, r3
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	461a      	mov	r2, r3
 80025b2:	4b25      	ldr	r3, [pc, #148]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025b4:	4413      	add	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	461a      	mov	r2, r3
 80025ba:	2301      	movs	r3, #1
 80025bc:	6013      	str	r3, [r2, #0]
 80025be:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80025c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025c6:	fa93 f3a3 	rbit	r3, r3
 80025ca:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80025cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025ce:	fab3 f383 	clz	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	461a      	mov	r2, r3
 80025d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025d8:	4413      	add	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	461a      	mov	r2, r3
 80025de:	2300      	movs	r3, #0
 80025e0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80025e2:	4a17      	ldr	r2, [pc, #92]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80025e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025e6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80025e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d049      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f2:	f7fe fa71 	bl	8000ad8 <HAL_GetTick>
 80025f6:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025f8:	e00a      	b.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025fa:	f7fe fa6d 	bl	8000ad8 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002608:	4293      	cmp	r3, r2
 800260a:	d901      	bls.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e17e      	b.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8002610:	2302      	movs	r3, #2
 8002612:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002616:	fa93 f3a3 	rbit	r3, r3
 800261a:	627b      	str	r3, [r7, #36]	@ 0x24
 800261c:	2302      	movs	r3, #2
 800261e:	623b      	str	r3, [r7, #32]
 8002620:	6a3b      	ldr	r3, [r7, #32]
 8002622:	fa93 f3a3 	rbit	r3, r3
 8002626:	61fb      	str	r3, [r7, #28]
  return result;
 8002628:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800262a:	fab3 f383 	clz	r3, r3
 800262e:	b2db      	uxtb	r3, r3
 8002630:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d108      	bne.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800263a:	4b01      	ldr	r3, [pc, #4]	@ (8002640 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800263c:	6a1b      	ldr	r3, [r3, #32]
 800263e:	e00d      	b.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002640:	40021000 	.word	0x40021000
 8002644:	40007000 	.word	0x40007000
 8002648:	10908100 	.word	0x10908100
 800264c:	2302      	movs	r3, #2
 800264e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	fa93 f3a3 	rbit	r3, r3
 8002656:	617b      	str	r3, [r7, #20]
 8002658:	4b9a      	ldr	r3, [pc, #616]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800265a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800265c:	2202      	movs	r2, #2
 800265e:	613a      	str	r2, [r7, #16]
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	fa92 f2a2 	rbit	r2, r2
 8002666:	60fa      	str	r2, [r7, #12]
  return result;
 8002668:	68fa      	ldr	r2, [r7, #12]
 800266a:	fab2 f282 	clz	r2, r2
 800266e:	b2d2      	uxtb	r2, r2
 8002670:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002674:	b2d2      	uxtb	r2, r2
 8002676:	f002 021f 	and.w	r2, r2, #31
 800267a:	2101      	movs	r1, #1
 800267c:	fa01 f202 	lsl.w	r2, r1, r2
 8002680:	4013      	ands	r3, r2
 8002682:	2b00      	cmp	r3, #0
 8002684:	d0b9      	beq.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002686:	4b8f      	ldr	r3, [pc, #572]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002688:	6a1b      	ldr	r3, [r3, #32]
 800268a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	498c      	ldr	r1, [pc, #560]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002694:	4313      	orrs	r3, r2
 8002696:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002698:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800269c:	2b01      	cmp	r3, #1
 800269e:	d105      	bne.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026a0:	4b88      	ldr	r3, [pc, #544]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026a2:	69db      	ldr	r3, [r3, #28]
 80026a4:	4a87      	ldr	r2, [pc, #540]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026aa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d008      	beq.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026b8:	4b82      	ldr	r3, [pc, #520]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026bc:	f023 0203 	bic.w	r2, r3, #3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	497f      	ldr	r1, [pc, #508]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d008      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026d6:	4b7b      	ldr	r3, [pc, #492]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026da:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	4978      	ldr	r1, [pc, #480]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0304 	and.w	r3, r3, #4
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d008      	beq.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80026f4:	4b73      	ldr	r3, [pc, #460]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	4970      	ldr	r1, [pc, #448]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002702:	4313      	orrs	r3, r2
 8002704:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0320 	and.w	r3, r3, #32
 800270e:	2b00      	cmp	r3, #0
 8002710:	d008      	beq.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002712:	4b6c      	ldr	r3, [pc, #432]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002716:	f023 0210 	bic.w	r2, r3, #16
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	4969      	ldr	r1, [pc, #420]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002720:	4313      	orrs	r3, r2
 8002722:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d008      	beq.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002730:	4b64      	ldr	r3, [pc, #400]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800273c:	4961      	ldr	r1, [pc, #388]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800273e:	4313      	orrs	r3, r2
 8002740:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800274a:	2b00      	cmp	r3, #0
 800274c:	d008      	beq.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800274e:	4b5d      	ldr	r3, [pc, #372]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002752:	f023 0220 	bic.w	r2, r3, #32
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	495a      	ldr	r1, [pc, #360]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800275c:	4313      	orrs	r3, r2
 800275e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d008      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800276c:	4b55      	ldr	r3, [pc, #340]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800276e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002770:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002778:	4952      	ldr	r1, [pc, #328]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800277a:	4313      	orrs	r3, r2
 800277c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0308 	and.w	r3, r3, #8
 8002786:	2b00      	cmp	r3, #0
 8002788:	d008      	beq.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800278a:	4b4e      	ldr	r3, [pc, #312]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	494b      	ldr	r1, [pc, #300]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002798:	4313      	orrs	r3, r2
 800279a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0310 	and.w	r3, r3, #16
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d008      	beq.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027a8:	4b46      	ldr	r3, [pc, #280]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ac:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	4943      	ldr	r1, [pc, #268]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d008      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80027c6:	4b3f      	ldr	r3, [pc, #252]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	493c      	ldr	r1, [pc, #240]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027d4:	4313      	orrs	r3, r2
 80027d6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d008      	beq.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80027e4:	4b37      	ldr	r3, [pc, #220]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027e8:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f0:	4934      	ldr	r1, [pc, #208]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d008      	beq.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002802:	4b30      	ldr	r3, [pc, #192]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002806:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800280e:	492d      	ldr	r1, [pc, #180]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002810:	4313      	orrs	r3, r2
 8002812:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d008      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002820:	4b28      	ldr	r3, [pc, #160]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002824:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800282c:	4925      	ldr	r1, [pc, #148]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800282e:	4313      	orrs	r3, r2
 8002830:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d008      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800283e:	4b21      	ldr	r3, [pc, #132]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002842:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284a:	491e      	ldr	r1, [pc, #120]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800284c:	4313      	orrs	r3, r2
 800284e:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d008      	beq.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800285c:	4b19      	ldr	r3, [pc, #100]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800285e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002860:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002868:	4916      	ldr	r1, [pc, #88]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800286a:	4313      	orrs	r3, r2
 800286c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d008      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800287a:	4b12      	ldr	r3, [pc, #72]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002886:	490f      	ldr	r1, [pc, #60]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002888:	4313      	orrs	r3, r2
 800288a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d008      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002898:	4b0a      	ldr	r3, [pc, #40]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800289a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a4:	4907      	ldr	r1, [pc, #28]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d00c      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80028b6:	4b03      	ldr	r3, [pc, #12]	@ (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ba:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	e002      	b.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80028c2:	bf00      	nop
 80028c4:	40021000 	.word	0x40021000
 80028c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028ca:	4913      	ldr	r1, [pc, #76]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d008      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80028dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80028de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e8:	490b      	ldr	r1, [pc, #44]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d008      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80028fa:	4b07      	ldr	r3, [pc, #28]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002906:	4904      	ldr	r1, [pc, #16]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002908:	4313      	orrs	r3, r2
 800290a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3748      	adds	r7, #72	@ 0x48
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40021000 	.word	0x40021000

0800291c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e040      	b.n	80029b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002932:	2b00      	cmp	r3, #0
 8002934:	d106      	bne.n	8002944 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7fd ffc2 	bl	80008c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2224      	movs	r2, #36	@ 0x24
 8002948:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f022 0201 	bic.w	r2, r2, #1
 8002958:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295e:	2b00      	cmp	r3, #0
 8002960:	d002      	beq.n	8002968 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f000 f9fc 	bl	8002d60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f000 f825 	bl	80029b8 <UART_SetConfig>
 800296e:	4603      	mov	r3, r0
 8002970:	2b01      	cmp	r3, #1
 8002972:	d101      	bne.n	8002978 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e01b      	b.n	80029b0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002986:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689a      	ldr	r2, [r3, #8]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002996:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f042 0201 	orr.w	r2, r2, #1
 80029a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 fa7b 	bl	8002ea4 <UART_CheckIdleState>
 80029ae:	4603      	mov	r3, r0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b088      	sub	sp, #32
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80029c0:	2300      	movs	r3, #0
 80029c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	431a      	orrs	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	431a      	orrs	r2, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	69db      	ldr	r3, [r3, #28]
 80029d8:	4313      	orrs	r3, r2
 80029da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	4b92      	ldr	r3, [pc, #584]	@ (8002c2c <UART_SetConfig+0x274>)
 80029e4:	4013      	ands	r3, r2
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	6812      	ldr	r2, [r2, #0]
 80029ea:	6979      	ldr	r1, [r7, #20]
 80029ec:	430b      	orrs	r3, r1
 80029ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	68da      	ldr	r2, [r3, #12]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	699b      	ldr	r3, [r3, #24]
 8002a0a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	697a      	ldr	r2, [r7, #20]
 8002a26:	430a      	orrs	r2, r1
 8002a28:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a80      	ldr	r2, [pc, #512]	@ (8002c30 <UART_SetConfig+0x278>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d120      	bne.n	8002a76 <UART_SetConfig+0xbe>
 8002a34:	4b7f      	ldr	r3, [pc, #508]	@ (8002c34 <UART_SetConfig+0x27c>)
 8002a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a38:	f003 0303 	and.w	r3, r3, #3
 8002a3c:	2b03      	cmp	r3, #3
 8002a3e:	d817      	bhi.n	8002a70 <UART_SetConfig+0xb8>
 8002a40:	a201      	add	r2, pc, #4	@ (adr r2, 8002a48 <UART_SetConfig+0x90>)
 8002a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a46:	bf00      	nop
 8002a48:	08002a59 	.word	0x08002a59
 8002a4c:	08002a65 	.word	0x08002a65
 8002a50:	08002a6b 	.word	0x08002a6b
 8002a54:	08002a5f 	.word	0x08002a5f
 8002a58:	2301      	movs	r3, #1
 8002a5a:	77fb      	strb	r3, [r7, #31]
 8002a5c:	e0b5      	b.n	8002bca <UART_SetConfig+0x212>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	77fb      	strb	r3, [r7, #31]
 8002a62:	e0b2      	b.n	8002bca <UART_SetConfig+0x212>
 8002a64:	2304      	movs	r3, #4
 8002a66:	77fb      	strb	r3, [r7, #31]
 8002a68:	e0af      	b.n	8002bca <UART_SetConfig+0x212>
 8002a6a:	2308      	movs	r3, #8
 8002a6c:	77fb      	strb	r3, [r7, #31]
 8002a6e:	e0ac      	b.n	8002bca <UART_SetConfig+0x212>
 8002a70:	2310      	movs	r3, #16
 8002a72:	77fb      	strb	r3, [r7, #31]
 8002a74:	e0a9      	b.n	8002bca <UART_SetConfig+0x212>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a6f      	ldr	r2, [pc, #444]	@ (8002c38 <UART_SetConfig+0x280>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d124      	bne.n	8002aca <UART_SetConfig+0x112>
 8002a80:	4b6c      	ldr	r3, [pc, #432]	@ (8002c34 <UART_SetConfig+0x27c>)
 8002a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a88:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a8c:	d011      	beq.n	8002ab2 <UART_SetConfig+0xfa>
 8002a8e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a92:	d817      	bhi.n	8002ac4 <UART_SetConfig+0x10c>
 8002a94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a98:	d011      	beq.n	8002abe <UART_SetConfig+0x106>
 8002a9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a9e:	d811      	bhi.n	8002ac4 <UART_SetConfig+0x10c>
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d003      	beq.n	8002aac <UART_SetConfig+0xf4>
 8002aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002aa8:	d006      	beq.n	8002ab8 <UART_SetConfig+0x100>
 8002aaa:	e00b      	b.n	8002ac4 <UART_SetConfig+0x10c>
 8002aac:	2300      	movs	r3, #0
 8002aae:	77fb      	strb	r3, [r7, #31]
 8002ab0:	e08b      	b.n	8002bca <UART_SetConfig+0x212>
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	77fb      	strb	r3, [r7, #31]
 8002ab6:	e088      	b.n	8002bca <UART_SetConfig+0x212>
 8002ab8:	2304      	movs	r3, #4
 8002aba:	77fb      	strb	r3, [r7, #31]
 8002abc:	e085      	b.n	8002bca <UART_SetConfig+0x212>
 8002abe:	2308      	movs	r3, #8
 8002ac0:	77fb      	strb	r3, [r7, #31]
 8002ac2:	e082      	b.n	8002bca <UART_SetConfig+0x212>
 8002ac4:	2310      	movs	r3, #16
 8002ac6:	77fb      	strb	r3, [r7, #31]
 8002ac8:	e07f      	b.n	8002bca <UART_SetConfig+0x212>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a5b      	ldr	r2, [pc, #364]	@ (8002c3c <UART_SetConfig+0x284>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d124      	bne.n	8002b1e <UART_SetConfig+0x166>
 8002ad4:	4b57      	ldr	r3, [pc, #348]	@ (8002c34 <UART_SetConfig+0x27c>)
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8002adc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002ae0:	d011      	beq.n	8002b06 <UART_SetConfig+0x14e>
 8002ae2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002ae6:	d817      	bhi.n	8002b18 <UART_SetConfig+0x160>
 8002ae8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002aec:	d011      	beq.n	8002b12 <UART_SetConfig+0x15a>
 8002aee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002af2:	d811      	bhi.n	8002b18 <UART_SetConfig+0x160>
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d003      	beq.n	8002b00 <UART_SetConfig+0x148>
 8002af8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002afc:	d006      	beq.n	8002b0c <UART_SetConfig+0x154>
 8002afe:	e00b      	b.n	8002b18 <UART_SetConfig+0x160>
 8002b00:	2300      	movs	r3, #0
 8002b02:	77fb      	strb	r3, [r7, #31]
 8002b04:	e061      	b.n	8002bca <UART_SetConfig+0x212>
 8002b06:	2302      	movs	r3, #2
 8002b08:	77fb      	strb	r3, [r7, #31]
 8002b0a:	e05e      	b.n	8002bca <UART_SetConfig+0x212>
 8002b0c:	2304      	movs	r3, #4
 8002b0e:	77fb      	strb	r3, [r7, #31]
 8002b10:	e05b      	b.n	8002bca <UART_SetConfig+0x212>
 8002b12:	2308      	movs	r3, #8
 8002b14:	77fb      	strb	r3, [r7, #31]
 8002b16:	e058      	b.n	8002bca <UART_SetConfig+0x212>
 8002b18:	2310      	movs	r3, #16
 8002b1a:	77fb      	strb	r3, [r7, #31]
 8002b1c:	e055      	b.n	8002bca <UART_SetConfig+0x212>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a47      	ldr	r2, [pc, #284]	@ (8002c40 <UART_SetConfig+0x288>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d124      	bne.n	8002b72 <UART_SetConfig+0x1ba>
 8002b28:	4b42      	ldr	r3, [pc, #264]	@ (8002c34 <UART_SetConfig+0x27c>)
 8002b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b2c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002b30:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002b34:	d011      	beq.n	8002b5a <UART_SetConfig+0x1a2>
 8002b36:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002b3a:	d817      	bhi.n	8002b6c <UART_SetConfig+0x1b4>
 8002b3c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b40:	d011      	beq.n	8002b66 <UART_SetConfig+0x1ae>
 8002b42:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b46:	d811      	bhi.n	8002b6c <UART_SetConfig+0x1b4>
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d003      	beq.n	8002b54 <UART_SetConfig+0x19c>
 8002b4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b50:	d006      	beq.n	8002b60 <UART_SetConfig+0x1a8>
 8002b52:	e00b      	b.n	8002b6c <UART_SetConfig+0x1b4>
 8002b54:	2300      	movs	r3, #0
 8002b56:	77fb      	strb	r3, [r7, #31]
 8002b58:	e037      	b.n	8002bca <UART_SetConfig+0x212>
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	77fb      	strb	r3, [r7, #31]
 8002b5e:	e034      	b.n	8002bca <UART_SetConfig+0x212>
 8002b60:	2304      	movs	r3, #4
 8002b62:	77fb      	strb	r3, [r7, #31]
 8002b64:	e031      	b.n	8002bca <UART_SetConfig+0x212>
 8002b66:	2308      	movs	r3, #8
 8002b68:	77fb      	strb	r3, [r7, #31]
 8002b6a:	e02e      	b.n	8002bca <UART_SetConfig+0x212>
 8002b6c:	2310      	movs	r3, #16
 8002b6e:	77fb      	strb	r3, [r7, #31]
 8002b70:	e02b      	b.n	8002bca <UART_SetConfig+0x212>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a33      	ldr	r2, [pc, #204]	@ (8002c44 <UART_SetConfig+0x28c>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d124      	bne.n	8002bc6 <UART_SetConfig+0x20e>
 8002b7c:	4b2d      	ldr	r3, [pc, #180]	@ (8002c34 <UART_SetConfig+0x27c>)
 8002b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b80:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8002b84:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002b88:	d011      	beq.n	8002bae <UART_SetConfig+0x1f6>
 8002b8a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002b8e:	d817      	bhi.n	8002bc0 <UART_SetConfig+0x208>
 8002b90:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b94:	d011      	beq.n	8002bba <UART_SetConfig+0x202>
 8002b96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b9a:	d811      	bhi.n	8002bc0 <UART_SetConfig+0x208>
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <UART_SetConfig+0x1f0>
 8002ba0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ba4:	d006      	beq.n	8002bb4 <UART_SetConfig+0x1fc>
 8002ba6:	e00b      	b.n	8002bc0 <UART_SetConfig+0x208>
 8002ba8:	2300      	movs	r3, #0
 8002baa:	77fb      	strb	r3, [r7, #31]
 8002bac:	e00d      	b.n	8002bca <UART_SetConfig+0x212>
 8002bae:	2302      	movs	r3, #2
 8002bb0:	77fb      	strb	r3, [r7, #31]
 8002bb2:	e00a      	b.n	8002bca <UART_SetConfig+0x212>
 8002bb4:	2304      	movs	r3, #4
 8002bb6:	77fb      	strb	r3, [r7, #31]
 8002bb8:	e007      	b.n	8002bca <UART_SetConfig+0x212>
 8002bba:	2308      	movs	r3, #8
 8002bbc:	77fb      	strb	r3, [r7, #31]
 8002bbe:	e004      	b.n	8002bca <UART_SetConfig+0x212>
 8002bc0:	2310      	movs	r3, #16
 8002bc2:	77fb      	strb	r3, [r7, #31]
 8002bc4:	e001      	b.n	8002bca <UART_SetConfig+0x212>
 8002bc6:	2310      	movs	r3, #16
 8002bc8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	69db      	ldr	r3, [r3, #28]
 8002bce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bd2:	d16b      	bne.n	8002cac <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8002bd4:	7ffb      	ldrb	r3, [r7, #31]
 8002bd6:	2b08      	cmp	r3, #8
 8002bd8:	d838      	bhi.n	8002c4c <UART_SetConfig+0x294>
 8002bda:	a201      	add	r2, pc, #4	@ (adr r2, 8002be0 <UART_SetConfig+0x228>)
 8002bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be0:	08002c05 	.word	0x08002c05
 8002be4:	08002c0d 	.word	0x08002c0d
 8002be8:	08002c15 	.word	0x08002c15
 8002bec:	08002c4d 	.word	0x08002c4d
 8002bf0:	08002c1b 	.word	0x08002c1b
 8002bf4:	08002c4d 	.word	0x08002c4d
 8002bf8:	08002c4d 	.word	0x08002c4d
 8002bfc:	08002c4d 	.word	0x08002c4d
 8002c00:	08002c23 	.word	0x08002c23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c04:	f7ff fc2a 	bl	800245c <HAL_RCC_GetPCLK1Freq>
 8002c08:	61b8      	str	r0, [r7, #24]
        break;
 8002c0a:	e024      	b.n	8002c56 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c0c:	f7ff fc48 	bl	80024a0 <HAL_RCC_GetPCLK2Freq>
 8002c10:	61b8      	str	r0, [r7, #24]
        break;
 8002c12:	e020      	b.n	8002c56 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c14:	4b0c      	ldr	r3, [pc, #48]	@ (8002c48 <UART_SetConfig+0x290>)
 8002c16:	61bb      	str	r3, [r7, #24]
        break;
 8002c18:	e01d      	b.n	8002c56 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c1a:	f7ff fbbf 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8002c1e:	61b8      	str	r0, [r7, #24]
        break;
 8002c20:	e019      	b.n	8002c56 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c26:	61bb      	str	r3, [r7, #24]
        break;
 8002c28:	e015      	b.n	8002c56 <UART_SetConfig+0x29e>
 8002c2a:	bf00      	nop
 8002c2c:	efff69f3 	.word	0xefff69f3
 8002c30:	40013800 	.word	0x40013800
 8002c34:	40021000 	.word	0x40021000
 8002c38:	40004400 	.word	0x40004400
 8002c3c:	40004800 	.word	0x40004800
 8002c40:	40004c00 	.word	0x40004c00
 8002c44:	40005000 	.word	0x40005000
 8002c48:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	77bb      	strb	r3, [r7, #30]
        break;
 8002c54:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d073      	beq.n	8002d44 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	005a      	lsls	r2, r3, #1
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	085b      	lsrs	r3, r3, #1
 8002c66:	441a      	add	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c70:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	2b0f      	cmp	r3, #15
 8002c76:	d916      	bls.n	8002ca6 <UART_SetConfig+0x2ee>
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c7e:	d212      	bcs.n	8002ca6 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	f023 030f 	bic.w	r3, r3, #15
 8002c88:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	085b      	lsrs	r3, r3, #1
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	f003 0307 	and.w	r3, r3, #7
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	89fb      	ldrh	r3, [r7, #14]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	89fa      	ldrh	r2, [r7, #14]
 8002ca2:	60da      	str	r2, [r3, #12]
 8002ca4:	e04e      	b.n	8002d44 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	77bb      	strb	r3, [r7, #30]
 8002caa:	e04b      	b.n	8002d44 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002cac:	7ffb      	ldrb	r3, [r7, #31]
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d827      	bhi.n	8002d02 <UART_SetConfig+0x34a>
 8002cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8002cb8 <UART_SetConfig+0x300>)
 8002cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb8:	08002cdd 	.word	0x08002cdd
 8002cbc:	08002ce5 	.word	0x08002ce5
 8002cc0:	08002ced 	.word	0x08002ced
 8002cc4:	08002d03 	.word	0x08002d03
 8002cc8:	08002cf3 	.word	0x08002cf3
 8002ccc:	08002d03 	.word	0x08002d03
 8002cd0:	08002d03 	.word	0x08002d03
 8002cd4:	08002d03 	.word	0x08002d03
 8002cd8:	08002cfb 	.word	0x08002cfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cdc:	f7ff fbbe 	bl	800245c <HAL_RCC_GetPCLK1Freq>
 8002ce0:	61b8      	str	r0, [r7, #24]
        break;
 8002ce2:	e013      	b.n	8002d0c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ce4:	f7ff fbdc 	bl	80024a0 <HAL_RCC_GetPCLK2Freq>
 8002ce8:	61b8      	str	r0, [r7, #24]
        break;
 8002cea:	e00f      	b.n	8002d0c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cec:	4b1b      	ldr	r3, [pc, #108]	@ (8002d5c <UART_SetConfig+0x3a4>)
 8002cee:	61bb      	str	r3, [r7, #24]
        break;
 8002cf0:	e00c      	b.n	8002d0c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cf2:	f7ff fb53 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8002cf6:	61b8      	str	r0, [r7, #24]
        break;
 8002cf8:	e008      	b.n	8002d0c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002cfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cfe:	61bb      	str	r3, [r7, #24]
        break;
 8002d00:	e004      	b.n	8002d0c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8002d02:	2300      	movs	r3, #0
 8002d04:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	77bb      	strb	r3, [r7, #30]
        break;
 8002d0a:	bf00      	nop
    }

    if (pclk != 0U)
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d018      	beq.n	8002d44 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	085a      	lsrs	r2, r3, #1
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	441a      	add	r2, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d24:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	2b0f      	cmp	r3, #15
 8002d2a:	d909      	bls.n	8002d40 <UART_SetConfig+0x388>
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d32:	d205      	bcs.n	8002d40 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	60da      	str	r2, [r3, #12]
 8002d3e:	e001      	b.n	8002d44 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002d50:	7fbb      	ldrb	r3, [r7, #30]
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3720      	adds	r7, #32
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	007a1200 	.word	0x007a1200

08002d60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	f003 0308 	and.w	r3, r3, #8
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d00a      	beq.n	8002d8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	430a      	orrs	r2, r1
 8002d88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00a      	beq.n	8002dac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	430a      	orrs	r2, r1
 8002daa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00a      	beq.n	8002dce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd2:	f003 0304 	and.w	r3, r3, #4
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d00a      	beq.n	8002df0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	430a      	orrs	r2, r1
 8002dee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df4:	f003 0310 	and.w	r3, r3, #16
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d00a      	beq.n	8002e12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e16:	f003 0320 	and.w	r3, r3, #32
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00a      	beq.n	8002e34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	430a      	orrs	r2, r1
 8002e32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d01a      	beq.n	8002e76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002e5e:	d10a      	bne.n	8002e76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	430a      	orrs	r2, r1
 8002e74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00a      	beq.n	8002e98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	430a      	orrs	r2, r1
 8002e96:	605a      	str	r2, [r3, #4]
  }
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b098      	sub	sp, #96	@ 0x60
 8002ea8:	af02      	add	r7, sp, #8
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002eb4:	f7fd fe10 	bl	8000ad8 <HAL_GetTick>
 8002eb8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0308 	and.w	r3, r3, #8
 8002ec4:	2b08      	cmp	r3, #8
 8002ec6:	d12e      	bne.n	8002f26 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ec8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 f88c 	bl	8002ff4 <UART_WaitOnFlagUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d021      	beq.n	8002f26 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eea:	e853 3f00 	ldrex	r3, [r3]
 8002eee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ef2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ef6:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	461a      	mov	r2, r3
 8002efe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f00:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f02:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002f06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f08:	e841 2300 	strex	r3, r2, [r1]
 8002f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002f0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1e6      	bne.n	8002ee2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2220      	movs	r2, #32
 8002f18:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e062      	b.n	8002fec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0304 	and.w	r3, r3, #4
 8002f30:	2b04      	cmp	r3, #4
 8002f32:	d149      	bne.n	8002fc8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f34:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002f38:	9300      	str	r3, [sp, #0]
 8002f3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 f856 	bl	8002ff4 <UART_WaitOnFlagUntilTimeout>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d03c      	beq.n	8002fc8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f56:	e853 3f00 	ldrex	r3, [r3]
 8002f5a:	623b      	str	r3, [r7, #32]
   return(result);
 8002f5c:	6a3b      	ldr	r3, [r7, #32]
 8002f5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	461a      	mov	r2, r3
 8002f6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f74:	e841 2300 	strex	r3, r2, [r1]
 8002f78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1e6      	bne.n	8002f4e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	3308      	adds	r3, #8
 8002f86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	e853 3f00 	ldrex	r3, [r3]
 8002f8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f023 0301 	bic.w	r3, r3, #1
 8002f96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	3308      	adds	r3, #8
 8002f9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002fa0:	61fa      	str	r2, [r7, #28]
 8002fa2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa4:	69b9      	ldr	r1, [r7, #24]
 8002fa6:	69fa      	ldr	r2, [r7, #28]
 8002fa8:	e841 2300 	strex	r3, r2, [r1]
 8002fac:	617b      	str	r3, [r7, #20]
   return(result);
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1e5      	bne.n	8002f80 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2220      	movs	r2, #32
 8002fb8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e011      	b.n	8002fec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2220      	movs	r2, #32
 8002fcc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3758      	adds	r7, #88	@ 0x58
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	603b      	str	r3, [r7, #0]
 8003000:	4613      	mov	r3, r2
 8003002:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003004:	e04f      	b.n	80030a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300c:	d04b      	beq.n	80030a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800300e:	f7fd fd63 	bl	8000ad8 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	69ba      	ldr	r2, [r7, #24]
 800301a:	429a      	cmp	r2, r3
 800301c:	d302      	bcc.n	8003024 <UART_WaitOnFlagUntilTimeout+0x30>
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d101      	bne.n	8003028 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e04e      	b.n	80030c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0304 	and.w	r3, r3, #4
 8003032:	2b00      	cmp	r3, #0
 8003034:	d037      	beq.n	80030a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2b80      	cmp	r3, #128	@ 0x80
 800303a:	d034      	beq.n	80030a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2b40      	cmp	r3, #64	@ 0x40
 8003040:	d031      	beq.n	80030a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	69db      	ldr	r3, [r3, #28]
 8003048:	f003 0308 	and.w	r3, r3, #8
 800304c:	2b08      	cmp	r3, #8
 800304e:	d110      	bne.n	8003072 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2208      	movs	r2, #8
 8003056:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f000 f838 	bl	80030ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2208      	movs	r2, #8
 8003062:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e029      	b.n	80030c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	69db      	ldr	r3, [r3, #28]
 8003078:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800307c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003080:	d111      	bne.n	80030a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800308a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800308c:	68f8      	ldr	r0, [r7, #12]
 800308e:	f000 f81e 	bl	80030ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2220      	movs	r2, #32
 8003096:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e00f      	b.n	80030c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	69da      	ldr	r2, [r3, #28]
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	4013      	ands	r3, r2
 80030b0:	68ba      	ldr	r2, [r7, #8]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	bf0c      	ite	eq
 80030b6:	2301      	moveq	r3, #1
 80030b8:	2300      	movne	r3, #0
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	461a      	mov	r2, r3
 80030be:	79fb      	ldrb	r3, [r7, #7]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d0a0      	beq.n	8003006 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b095      	sub	sp, #84	@ 0x54
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030de:	e853 3f00 	ldrex	r3, [r3]
 80030e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80030e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	461a      	mov	r2, r3
 80030f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80030f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80030fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030fc:	e841 2300 	strex	r3, r2, [r1]
 8003100:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1e6      	bne.n	80030d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	3308      	adds	r3, #8
 800310e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003110:	6a3b      	ldr	r3, [r7, #32]
 8003112:	e853 3f00 	ldrex	r3, [r3]
 8003116:	61fb      	str	r3, [r7, #28]
   return(result);
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	f023 0301 	bic.w	r3, r3, #1
 800311e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	3308      	adds	r3, #8
 8003126:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003128:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800312a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800312c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800312e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003130:	e841 2300 	strex	r3, r2, [r1]
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1e5      	bne.n	8003108 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003140:	2b01      	cmp	r3, #1
 8003142:	d118      	bne.n	8003176 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	e853 3f00 	ldrex	r3, [r3]
 8003150:	60bb      	str	r3, [r7, #8]
   return(result);
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	f023 0310 	bic.w	r3, r3, #16
 8003158:	647b      	str	r3, [r7, #68]	@ 0x44
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	461a      	mov	r2, r3
 8003160:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003162:	61bb      	str	r3, [r7, #24]
 8003164:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003166:	6979      	ldr	r1, [r7, #20]
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	e841 2300 	strex	r3, r2, [r1]
 800316e:	613b      	str	r3, [r7, #16]
   return(result);
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d1e6      	bne.n	8003144 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2220      	movs	r2, #32
 800317a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800318a:	bf00      	nop
 800318c:	3754      	adds	r7, #84	@ 0x54
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr

08003196 <memset>:
 8003196:	4402      	add	r2, r0
 8003198:	4603      	mov	r3, r0
 800319a:	4293      	cmp	r3, r2
 800319c:	d100      	bne.n	80031a0 <memset+0xa>
 800319e:	4770      	bx	lr
 80031a0:	f803 1b01 	strb.w	r1, [r3], #1
 80031a4:	e7f9      	b.n	800319a <memset+0x4>
	...

080031a8 <__libc_init_array>:
 80031a8:	b570      	push	{r4, r5, r6, lr}
 80031aa:	4d0d      	ldr	r5, [pc, #52]	@ (80031e0 <__libc_init_array+0x38>)
 80031ac:	4c0d      	ldr	r4, [pc, #52]	@ (80031e4 <__libc_init_array+0x3c>)
 80031ae:	1b64      	subs	r4, r4, r5
 80031b0:	10a4      	asrs	r4, r4, #2
 80031b2:	2600      	movs	r6, #0
 80031b4:	42a6      	cmp	r6, r4
 80031b6:	d109      	bne.n	80031cc <__libc_init_array+0x24>
 80031b8:	4d0b      	ldr	r5, [pc, #44]	@ (80031e8 <__libc_init_array+0x40>)
 80031ba:	4c0c      	ldr	r4, [pc, #48]	@ (80031ec <__libc_init_array+0x44>)
 80031bc:	f000 f818 	bl	80031f0 <_init>
 80031c0:	1b64      	subs	r4, r4, r5
 80031c2:	10a4      	asrs	r4, r4, #2
 80031c4:	2600      	movs	r6, #0
 80031c6:	42a6      	cmp	r6, r4
 80031c8:	d105      	bne.n	80031d6 <__libc_init_array+0x2e>
 80031ca:	bd70      	pop	{r4, r5, r6, pc}
 80031cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80031d0:	4798      	blx	r3
 80031d2:	3601      	adds	r6, #1
 80031d4:	e7ee      	b.n	80031b4 <__libc_init_array+0xc>
 80031d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80031da:	4798      	blx	r3
 80031dc:	3601      	adds	r6, #1
 80031de:	e7f2      	b.n	80031c6 <__libc_init_array+0x1e>
 80031e0:	08003260 	.word	0x08003260
 80031e4:	08003260 	.word	0x08003260
 80031e8:	08003260 	.word	0x08003260
 80031ec:	08003264 	.word	0x08003264

080031f0 <_init>:
 80031f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f2:	bf00      	nop
 80031f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031f6:	bc08      	pop	{r3}
 80031f8:	469e      	mov	lr, r3
 80031fa:	4770      	bx	lr

080031fc <_fini>:
 80031fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031fe:	bf00      	nop
 8003200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003202:	bc08      	pop	{r3}
 8003204:	469e      	mov	lr, r3
 8003206:	4770      	bx	lr
