// Seed: 2917436709
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri  id_4
);
  assign id_6 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    output tri1 id_3,
    input wor id_4,
    output wor id_5
    , id_16,
    input wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri id_9,
    output uwire id_10,
    input wand id_11,
    output uwire id_12,
    input wand id_13,
    input tri1 id_14
);
  assign id_3 = 1 == id_1;
  module_0(
      id_6, id_2, id_14, id_1, id_1
  );
endmodule
