$date
	Fri Jun 10 15:23:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! cnt [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$scope module c0 $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var wire 1 $ x $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
0#
0"
b0 !
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
#15
b1 !
b1 %
1"
1#
#16
0"
#17
b11 !
b11 %
1"
#18
0"
#19
0$
b111 !
b111 %
1"
#20
0"
#21
1$
b1110 !
b1110 %
1"
#22
0"
#23
b1101 !
b1101 %
1"
#24
0"
#25
0$
b1011 !
b1011 %
1"
#26
0"
#27
b110 !
b110 %
1"
#28
0"
#29
1$
b1100 !
b1100 %
1"
#30
0"
#31
0$
b1001 !
b1001 %
1"
#32
0"
#33
1$
b10 !
b10 %
1"
#34
0"
#35
0$
b101 !
b101 %
1"
#36
0"
#37
b1010 !
b1010 %
1"
#38
0"
#39
b100 !
b100 %
1"
#40
0"
#41
b1000 !
b1000 %
1"
#42
0"
#43
1$
b0 !
b0 %
1"
#44
0"
#45
b1 !
b1 %
1"
#46
0"
#47
b11 !
b11 %
1"
#48
0"
#49
0$
b111 !
b111 %
1"
#50
0"
#51
1$
b1110 !
b1110 %
1"
#52
0"
#53
b1101 !
b1101 %
1"
#54
0"
#55
0$
b1011 !
b1011 %
1"
#56
0"
#57
b110 !
b110 %
1"
#58
0"
#59
1$
b1100 !
b1100 %
1"
#60
0"
#61
0$
b1001 !
b1001 %
1"
#62
0"
#63
1$
b10 !
b10 %
1"
#64
0"
#65
0$
b101 !
b101 %
1"
#66
0"
#67
b1010 !
b1010 %
1"
#68
0"
#69
b100 !
b100 %
1"
#70
0"
#71
b1000 !
b1000 %
1"
#72
0"
#73
1$
b0 !
b0 %
1"
#74
0"
#75
b1 !
b1 %
1"
#76
0"
#77
b11 !
b11 %
1"
#78
0"
#79
0$
b111 !
b111 %
1"
#80
0"
#81
1$
b1110 !
b1110 %
1"
#82
0"
#83
b1101 !
b1101 %
1"
#84
0"
#85
0$
b1011 !
b1011 %
1"
#86
0"
#87
b110 !
b110 %
1"
