# Analog-Circuits-Project-CMOS-Amplifier-Biasing-Networks


## ðŸ“Œ Project Overview
This project focuses on the design, simulation, and analysis of key analog building blocks using CMOS technologies at **180nm** and **22nm** nodes.  
The goal is to study the impact of **technology scaling** on **energy efficiency, frequency response, and layout considerations**.  

## ðŸ”§ Tools & Technologies
- **LTspice** â€“ Circuit simulation (AC, DC, and transient analysis)  
- **Magic VLSI** â€“ Schematic capture and layout design with DRC checks  
- **CMOS Technologies** â€“ 180nm and 22nm  

## ðŸ§© Circuits Implemented
- Cascode Amplifier  
- Cascode Current Mirror  
- Beta Multiplier  

## ðŸ“Š Key Contributions
- Designed and simulated analog circuits at 180nm and 22nm using LTspice.  
- Created **schematic and layout** for 180nm CMOS in Magic, ensuring **design-rule compliance**.  
- Analyzed scaling from 180nm â†’ 22nm, demonstrating **improved energy efficiency and frequency response**.  

## ðŸš€ Results
- **Energy Efficiency:** Significant reduction in power consumption at 22nm.  
- **Frequency Response:** Higher cutoff frequency and bandwidth at 22nm.  
- **Layout Insights:** Importance of DRC compliance and biasing networks in robust analog design.  


