{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680554283660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680554283672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 13:38:03 2023 " "Processing started: Mon Apr 03 13:38:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680554283672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554283672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554283672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680554284590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680554284591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680554297569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_seven.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_seven " "Found entity 1: bcd_seven" {  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680554297577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_seven.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_seven " "Found entity 1: dec_seven" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680554297583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_seven.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_seven " "Found entity 1: hex_seven" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680554297591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297591 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dec_seven_1.v " "Can't analyze file -- file dec_seven_1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1680554297600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680554297643 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dout Lab4.v(15) " "Verilog HDL Always Construct warning at Lab4.v(15): variable \"dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680554297644 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bout Lab4.v(16) " "Verilog HDL Always Construct warning at Lab4.v(16): variable \"bout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680554297644 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hout Lab4.v(17) " "Verilog HDL Always Construct warning at Lab4.v(17): variable \"hout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680554297644 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Lab4.v(26) " "Verilog HDL assignment warning at Lab4.v(26): truncated value with size 5 to match size of target (4)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680554297645 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Lab4.v(32) " "Verilog HDL assignment warning at Lab4.v(32): truncated value with size 5 to match size of target (4)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680554297645 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Lab4.v(40) " "Verilog HDL assignment warning at Lab4.v(40): truncated value with size 5 to match size of target (4)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680554297645 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Lab4.v(46) " "Verilog HDL assignment warning at Lab4.v(46): truncated value with size 5 to match size of target (4)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680554297645 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Lab4.v(52) " "Verilog HDL assignment warning at Lab4.v(52): truncated value with size 5 to match size of target (4)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680554297645 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din Lab4.v(21) " "Verilog HDL Always Construct warning at Lab4.v(21): inferring latch(es) for variable \"din\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680554297645 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bin Lab4.v(21) " "Verilog HDL Always Construct warning at Lab4.v(21): inferring latch(es) for variable \"bin\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680554297645 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hin Lab4.v(21) " "Verilog HDL Always Construct warning at Lab4.v(21): inferring latch(es) for variable \"hin\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680554297645 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hin\[0\] Lab4.v(21) " "Inferred latch for \"hin\[0\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hin\[1\] Lab4.v(21) " "Inferred latch for \"hin\[1\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hin\[2\] Lab4.v(21) " "Inferred latch for \"hin\[2\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hin\[3\] Lab4.v(21) " "Inferred latch for \"hin\[3\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[0\] Lab4.v(21) " "Inferred latch for \"bin\[0\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[1\] Lab4.v(21) " "Inferred latch for \"bin\[1\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[2\] Lab4.v(21) " "Inferred latch for \"bin\[2\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[3\] Lab4.v(21) " "Inferred latch for \"bin\[3\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[0\] Lab4.v(21) " "Inferred latch for \"din\[0\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[1\] Lab4.v(21) " "Inferred latch for \"din\[1\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[2\] Lab4.v(21) " "Inferred latch for \"din\[2\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[3\] Lab4.v(21) " "Inferred latch for \"din\[3\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297646 "|Lab4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_seven dec_seven:dec " "Elaborating entity \"dec_seven\" for hierarchy \"dec_seven:dec\"" {  } { { "Lab4.v" "dec" { Text "C:/FPGA Lab 4/Lab4.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680554297658 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dec_seven.v(9) " "Verilog HDL Case Statement warning at dec_seven.v(9): incomplete case statement has no default case item" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1680554297659 "|Lab4|dec_seven:dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven dec_seven.v(7) " "Verilog HDL Always Construct warning at dec_seven.v(7): inferring latch(es) for variable \"seven\", which holds its previous value in one or more paths through the always construct" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680554297659 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[0\] dec_seven.v(7) " "Inferred latch for \"seven\[0\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297659 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[1\] dec_seven.v(7) " "Inferred latch for \"seven\[1\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297660 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[2\] dec_seven.v(7) " "Inferred latch for \"seven\[2\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297660 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[3\] dec_seven.v(7) " "Inferred latch for \"seven\[3\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297660 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[4\] dec_seven.v(7) " "Inferred latch for \"seven\[4\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297660 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[5\] dec_seven.v(7) " "Inferred latch for \"seven\[5\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297660 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[6\] dec_seven.v(7) " "Inferred latch for \"seven\[6\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297660 "|Lab4|dec_seven:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_seven bcd_seven:bcd " "Elaborating entity \"bcd_seven\" for hierarchy \"bcd_seven:bcd\"" {  } { { "Lab4.v" "bcd" { Text "C:/FPGA Lab 4/Lab4.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680554297670 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd_seven.v(9) " "Verilog HDL Case Statement warning at bcd_seven.v(9): incomplete case statement has no default case item" {  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1680554297670 "|Lab4|bcd_seven:bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven bcd_seven.v(7) " "Verilog HDL Always Construct warning at bcd_seven.v(7): inferring latch(es) for variable \"seven\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680554297670 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[0\] bcd_seven.v(7) " "Inferred latch for \"seven\[0\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297671 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[1\] bcd_seven.v(7) " "Inferred latch for \"seven\[1\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297671 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[2\] bcd_seven.v(7) " "Inferred latch for \"seven\[2\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297671 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[3\] bcd_seven.v(7) " "Inferred latch for \"seven\[3\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297671 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[4\] bcd_seven.v(7) " "Inferred latch for \"seven\[4\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297671 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[5\] bcd_seven.v(7) " "Inferred latch for \"seven\[5\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297672 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[6\] bcd_seven.v(7) " "Inferred latch for \"seven\[6\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297672 "|Lab4|bcd_seven:bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_seven hex_seven:hex " "Elaborating entity \"hex_seven\" for hierarchy \"hex_seven:hex\"" {  } { { "Lab4.v" "hex" { Text "C:/FPGA Lab 4/Lab4.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680554297683 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "hex_seven.v(9) " "Verilog HDL Case Statement warning at hex_seven.v(9): incomplete case statement has no default case item" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1680554297685 "|Lab4|hex_seven:hex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven hex_seven.v(7) " "Verilog HDL Always Construct warning at hex_seven.v(7): inferring latch(es) for variable \"seven\", which holds its previous value in one or more paths through the always construct" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680554297685 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[0\] hex_seven.v(7) " "Inferred latch for \"seven\[0\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297685 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[1\] hex_seven.v(7) " "Inferred latch for \"seven\[1\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297685 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[2\] hex_seven.v(7) " "Inferred latch for \"seven\[2\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297685 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[3\] hex_seven.v(7) " "Inferred latch for \"seven\[3\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297685 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[4\] hex_seven.v(7) " "Inferred latch for \"seven\[4\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297685 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[5\] hex_seven.v(7) " "Inferred latch for \"seven\[5\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297685 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[6\] hex_seven.v(7) " "Inferred latch for \"seven\[6\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554297685 "|Lab4|hex_seven:hex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[0\] " "LATCH primitive \"hex_seven:hex\|seven\[0\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[1\] " "LATCH primitive \"hex_seven:hex\|seven\[1\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[2\] " "LATCH primitive \"hex_seven:hex\|seven\[2\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[3\] " "LATCH primitive \"hex_seven:hex\|seven\[3\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[4\] " "LATCH primitive \"hex_seven:hex\|seven\[4\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[5\] " "LATCH primitive \"hex_seven:hex\|seven\[5\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[6\] " "LATCH primitive \"hex_seven:hex\|seven\[6\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[0\] " "LATCH primitive \"dec_seven:dec\|seven\[0\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[1\] " "LATCH primitive \"dec_seven:dec\|seven\[1\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[2\] " "LATCH primitive \"dec_seven:dec\|seven\[2\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[3\] " "LATCH primitive \"dec_seven:dec\|seven\[3\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[4\] " "LATCH primitive \"dec_seven:dec\|seven\[4\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[5\] " "LATCH primitive \"dec_seven:dec\|seven\[5\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[6\] " "LATCH primitive \"dec_seven:dec\|seven\[6\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680554298019 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680554298201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[0\] " "Latch bcd_seven:bcd\|seven\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[1\] " "Ports D and ENA on the latch are fed by the same signal bin\[1\]" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680554298209 ""}  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680554298209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[1\] " "Latch bcd_seven:bcd\|seven\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[2\] " "Ports D and ENA on the latch are fed by the same signal bin\[2\]" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680554298209 ""}  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680554298209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[2\] " "Latch bcd_seven:bcd\|seven\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[1\] " "Ports D and ENA on the latch are fed by the same signal bin\[1\]" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680554298209 ""}  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680554298209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[3\] " "Latch bcd_seven:bcd\|seven\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[2\] " "Ports D and ENA on the latch are fed by the same signal bin\[2\]" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680554298209 ""}  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680554298209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[4\] " "Latch bcd_seven:bcd\|seven\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[1\] " "Ports D and ENA on the latch are fed by the same signal bin\[1\]" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680554298209 ""}  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680554298209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[5\] " "Latch bcd_seven:bcd\|seven\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[1\] " "Ports D and ENA on the latch are fed by the same signal bin\[1\]" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680554298209 ""}  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680554298209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[6\] " "Latch bcd_seven:bcd\|seven\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[1\] " "Ports D and ENA on the latch are fed by the same signal bin\[1\]" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680554298209 ""}  } { { "bcd_seven.v" "" { Text "C:/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680554298209 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven2\[0\] VCC " "Pin \"seven2\[0\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680554298233 "|Lab4|seven2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven2\[3\] VCC " "Pin \"seven2\[3\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680554298233 "|Lab4|seven2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven2\[4\] VCC " "Pin \"seven2\[4\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680554298233 "|Lab4|seven2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven2\[5\] VCC " "Pin \"seven2\[5\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680554298233 "|Lab4|seven2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven2\[6\] VCC " "Pin \"seven2\[6\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680554298233 "|Lab4|seven2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select\[0\] VCC " "Pin \"select\[0\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680554298233 "|Lab4|select[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680554298233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680554298311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680554298693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680554298693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680554298734 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680554298734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680554298734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680554298734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680554298754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 13:38:18 2023 " "Processing ended: Mon Apr 03 13:38:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680554298754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680554298754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680554298754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680554298754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1680554300231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680554300242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 13:38:19 2023 " "Processing started: Mon Apr 03 13:38:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680554300242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1680554300242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1680554300242 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1680554300513 ""}
{ "Info" "0" "" "Project  = Lab4" {  } {  } 0 0 "Project  = Lab4" 0 0 "Fitter" 0 0 1680554300513 ""}
{ "Info" "0" "" "Revision = Lab4" {  } {  } 0 0 "Revision = Lab4" 0 0 "Fitter" 0 0 1680554300513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1680554300682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1680554300683 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1680554300694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680554300759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680554300759 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1680554301111 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1680554301144 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1680554301560 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1680554307028 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680554307060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1680554307064 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680554307064 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680554307065 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1680554307065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1680554307065 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1680554307065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1680554307065 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1680554307066 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1680554307066 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680554307093 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1680554310796 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4.sdc " "Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1680554310797 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1680554310798 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1680554310800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1680554310800 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1680554310801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1680554310804 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1680554310879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680554311603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1680554312091 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1680554312746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680554312746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1680554313954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/FPGA Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1680554316924 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1680554316924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1680554318130 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1680554318130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680554318135 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1680554320492 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680554320505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680554320948 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680554320948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680554321373 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680554323895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA Lab 4/output_files/Lab4.fit.smsg " "Generated suppressed messages file C:/FPGA Lab 4/output_files/Lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1680554324202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6217 " "Peak virtual memory: 6217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680554324768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 13:38:44 2023 " "Processing ended: Mon Apr 03 13:38:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680554324768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680554324768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680554324768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680554324768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1680554326103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680554326113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 13:38:45 2023 " "Processing started: Mon Apr 03 13:38:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680554326113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1680554326113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1680554326113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1680554327215 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1680554330669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680554330981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 13:38:50 2023 " "Processing ended: Mon Apr 03 13:38:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680554330981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680554330981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680554330981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1680554330981 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1680554331762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1680554332553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680554332561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 13:38:52 2023 " "Processing started: Mon Apr 03 13:38:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680554332561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1680554332561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4 -c Lab4 " "Command: quartus_sta Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1680554332561 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1680554332854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1680554334010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1680554334010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554334060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554334060 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1680554334501 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4.sdc " "Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1680554334523 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554334523 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name btn\[0\] btn\[0\] " "create_clock -period 1.000 -name btn\[0\] btn\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1680554334524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bin\[1\] bin\[1\] " "create_clock -period 1.000 -name bin\[1\] bin\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1680554334524 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680554334524 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1680554334525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680554334526 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1680554334530 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680554334541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680554334561 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680554334561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.482 " "Worst-case setup slack is -5.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554334569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554334569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.482             -36.859 bin\[1\]  " "   -5.482             -36.859 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554334569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554334569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.523 " "Worst-case hold slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554334574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554334574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 bin\[1\]  " "    0.523               0.000 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554334574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554334574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680554334579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680554334595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.107 " "Worst-case minimum pulse width slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554334599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554334599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 btn\[0\]  " "    0.107               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554334599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 bin\[1\]  " "    0.436               0.000 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554334599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554334599 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680554334617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680554334655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680554335642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680554335710 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680554335718 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680554335718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.480 " "Worst-case setup slack is -5.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554335725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554335725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.480             -36.644 bin\[1\]  " "   -5.480             -36.644 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554335725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554335725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.553 " "Worst-case hold slack is 0.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554335730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554335730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 bin\[1\]  " "    0.553               0.000 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554335730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554335730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680554335740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680554335744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.188 " "Worst-case minimum pulse width slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554335754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554335754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 btn\[0\]  " "    0.188               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554335754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 bin\[1\]  " "    0.397               0.000 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554335754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554335754 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680554335767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680554335975 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680554336787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680554336843 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680554336844 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680554336844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.659 " "Worst-case setup slack is -2.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554336847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554336847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.659             -17.702 bin\[1\]  " "   -2.659             -17.702 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554336847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554336847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554336853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554336853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 bin\[1\]  " "    0.215               0.000 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554336853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554336853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680554336857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680554336862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.017 " "Worst-case minimum pulse width slack is -0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554336868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554336868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.281 btn\[0\]  " "   -0.017              -0.281 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554336868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 bin\[1\]  " "    0.472               0.000 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554336868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554336868 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680554336881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680554337073 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680554337074 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680554337074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.525 " "Worst-case setup slack is -2.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554337077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554337077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.525             -16.793 bin\[1\]  " "   -2.525             -16.793 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554337077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554337077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554337086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554337086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 bin\[1\]  " "    0.208               0.000 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554337086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554337086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680554337090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1680554337096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.008 " "Worst-case minimum pulse width slack is -0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554337101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554337101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008              -0.053 btn\[0\]  " "   -0.008              -0.053 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554337101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 bin\[1\]  " "    0.475               0.000 bin\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680554337101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680554337101 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680554338877 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680554338878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5051 " "Peak virtual memory: 5051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680554338944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 13:38:58 2023 " "Processing ended: Mon Apr 03 13:38:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680554338944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680554338944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680554338944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1680554338944 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1680554339761 ""}
