<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.3" />
<title>circuitgraph.io API documentation</title>
<meta name="description" content="Functions for reading/writing CircuitGraphs" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>circuitgraph.io</code></h1>
</header>
<section id="section-intro">
<p>Functions for reading/writing CircuitGraphs</p>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">&#34;&#34;&#34;Functions for reading/writing CircuitGraphs&#34;&#34;&#34;

import re
import os

from pyeda.parsing import boolexpr

from circuitgraph import Circuit


# Because there are no standards for sequential elements in Verilog, it may be
# necessary to define custom sequential types that differ from these
# TODO: We should probably make a class for this to make it easier to define
#       custom types
default_seq_types = [
    {
        &#34;name&#34;: &#34;fflopd&#34;,
        &#34;type&#34;: &#34;ff&#34;,
        &#34;io&#34;: {&#34;d&#34;: &#34;D&#34;, &#34;q&#34;: &#34;Q&#34;, &#34;clk&#34;: &#34;CK&#34;},
        &#34;def&#34;: &#34;module fflopd(CK, D, Q);&#34;
        &#34;input CK, D;&#34;
        &#34;output Q;&#34;
        &#34;wire CK, D;&#34;
        &#34;wire Q;&#34;
        &#34;wire next_state;&#34;
        &#34;reg  qi;&#34;
        &#34;assign #1 Q = qi;&#34;
        &#34;assign next_state = D;&#34;
        &#34;always&#34;
        &#34;  @(posedge CK)&#34;
        &#34;    qi &lt;= next_state;&#34;
        &#34;initial&#34;
        &#34;  qi &lt;= 1&#39;b0;&#34;
        &#34;endmodule&#34;,
    },
    {
        &#34;name&#34;: &#34;latchdrs&#34;,
        &#34;type&#34;: &#34;lat&#34;,
        &#34;io&#34;: {&#34;d&#34;: &#34;D&#34;, &#34;q&#34;: &#34;Q&#34;, &#34;clk&#34;: &#34;ENA&#34;, &#34;r&#34;: &#34;R&#34;, &#34;s&#34;: &#34;S&#34;},
        &#34;def&#34;: &#34;&#34;,
    },
]


def from_file(path, name=None, seq_types=None):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a verilog file.

    Parameters
    ----------
    path: str
            the path to the file to read from.
    name: str
            the name of the module to read if different from the filename.
    seq_types: list of dicts of str:str
            the types of sequential elements in the file.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    if name is None:
        name = path.split(&#34;/&#34;)[-1].replace(&#34;.v&#34;, &#34;&#34;)
    with open(path, &#34;r&#34;) as f:
        verilog = f.read()
    return verilog_to_circuit(verilog, name, seq_types)


def from_lib(circuit, name=None):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a netlist in the `../netlists`
    folder

    Parameters
    ----------
    circuit: the name of the netlist.
    name: the module name, if different from the netlist name.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    path = f&#34;{os.path.dirname(__file__)}/../netlists/{circuit}.v&#34;
    return from_file(path, name)


def verilog_to_circuit(verilog, name, seq_types=None):
    &#34;&#34;&#34;
    Creates a new Circuit from a verilog string.

    Parameters
    ----------
    verilog: str
            verilog code.
    name: str
            the module name.
    seq_types: list of dicts of str:str
            the sequential element types.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    if seq_types is None:
        seq_types = default_seq_types

    # extract module
    regex = rf&#34;module\s+{name}\s*\(.*?\);(.*?)endmodule&#34;
    m = re.search(regex, verilog, re.DOTALL)
    module = m.group(1)

    # create circuit
    c = Circuit(name=name)

    # get inputs
    in_regex = r&#34;input\s(.+?);&#34;
    for net_str in re.findall(in_regex, module, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        for n in nets:
            c.add(n, &#34;input&#34;)

    # handle gates
    regex = r&#34;(or|nor|and|nand|not|xor|xnor)\s+\S+\s*\((.+?)\);&#34;
    for gate, net_str in re.findall(regex, module, re.DOTALL):
        # parse all nets
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        c.add(nets[0], gate, fanin=nets[1:])

    # handle seq
    for st in seq_types:
        # find matching insts
        regex = rf&#34;{st[&#39;name&#39;]}\s+[^\s(]+\s*\((.+?)\);&#34;
        for io in re.findall(regex, module, re.DOTALL):
            # find matching pins
            pins = {}
            for typ, name in st[&#34;io&#34;].items():
                regex = rf&#34;.{name}\s*\((.+?)\)&#34;
                n = re.findall(regex, io, re.DOTALL)[0]
                pins[typ] = n

            c.add(
                pins.get(&#34;q&#34;, None),
                st[&#34;type&#34;],
                fanin=pins.get(&#34;d&#34;, None),
                clk=pins.get(&#34;clk&#34;, None),
                r=pins.get(&#34;r&#34;, None),
                s=pins.get(&#34;s&#34;, None),
            )

    # handle assign statements (with help from pyeda)
    assign_regex = r&#34;assign\s+(.+?)\s*=\s*(.+?);&#34;
    for dest, expr in re.findall(assign_regex, module, re.DOTALL):
        parse_ast(boolexpr.parse(expr), c, dest)

    # get outputs
    out_regex = r&#34;output\s(.+?);&#34;
    for net_str in re.findall(out_regex, module, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        c.set_output(nets)

    # assign constant types
    for n in c:
        if &#34;type&#34; not in c.graph.nodes[n]:
            if n == &#34;1&#39;b0&#34;:
                c.add(n, &#34;0&#34;)
            elif n == &#34;1&#39;b1&#34;:
                c.add(n, &#34;1&#34;)
            else:
                raise ValueError(f&#34;node {n} does not have a type&#34;)

    return c


def parse_ast(ast, g, dest, level=0):
    if ast[0] == &#34;var&#34;:
        return ast[1][0]
    else:
        if level == 0:
            fanin = [parse_ast(a, g, dest, level + 1) for a in ast[1:]]
            g.add(dest, ast[0], fanin=fanin)
        else:
            fanin = [parse_ast(a, g, dest, level + 1) for a in ast[1:]]
            name = f&#34;{ast[0]}_{&#39;_&#39;.join(fanin)}&#34;
            g.add(name, ast[0], fanin=fanin)
            return name


def to_file(c, path, seq_types=None):
    &#34;&#34;&#34;
    Writes a `Circuit` to a verilog file.

    Parameters
    ----------
    c: Circut
            the circuit
    path: str
            the path to the file to read from.
    seq_types: list of dicts of str:str
            the types of sequential elements in the file.
    &#34;&#34;&#34;
    with open(path, &#34;w&#34;) as f:
        f.write(circuit_to_verilog(c, seq_types))


def circuit_to_verilog(c, seq_types=None):
    &#34;&#34;&#34;
    Generates a str of verilog code from a `CircuitGraph`.

    Parameters
    ----------
    c: Circuit
            the circuit to turn into verilog.
    seq_types: list of dicts of str:str
            the sequential element types.

    Returns
    -------
    str
        verilog code.
    &#34;&#34;&#34;
    inputs = []
    outputs = []
    insts = []
    wires = []
    defs = set()

    if seq_types is None:
        seq_types = default_seq_types

    for n in c.nodes():
        if c.type(n) in [&#34;xor&#34;, &#34;xnor&#34;, &#34;buf&#34;, &#34;not&#34;, &#34;nor&#34;, &#34;or&#34;, &#34;and&#34;, &#34;nand&#34;]:
            fanin = &#34;,&#34;.join(p for p in c.fanin(n))
            insts.append(f&#34;{c.type(n)} g_{n} ({n},{fanin})&#34;)
            wires.append(n)
        elif c.type(n) in [&#34;0&#34;, &#34;1&#34;]:
            insts.append(f&#34;assign {n} = 1&#39;b{c.type(n)}&#34;)
        elif c.type(n) in [&#34;input&#34;]:
            inputs.append(n)
            wires.append(n)
        elif c.type(n) in [&#34;ff&#34;, &#34;lat&#34;]:
            wires.append(n)

            # get template
            for s in seq_types:
                if s[&#34;type&#34;] == c.type(n):
                    seq = s
                    defs.add(s[&#34;def&#34;])
                    break

            # connect
            io = []
            if c.d(n):
                d = c.d(n)
                io.append(f&#34;.{seq[&#39;io&#39;][&#39;d&#39;]}({d})&#34;)
            if c.r(n):
                r = c.r(n)
                io.append(f&#34;.{seq[&#39;io&#39;][&#39;r&#39;]}({r})&#34;)
            if c.s(n):
                s = c.s(n)
                io.append(f&#34;.{seq[&#39;io&#39;][&#39;s&#39;]}({s})&#34;)
            if c.clk(n):
                clk = c.clk(n)
                io.append(f&#34;.{seq[&#39;io&#39;][&#39;clk&#39;]}({clk})&#34;)
            io.append(f&#34;.{seq[&#39;io&#39;][&#39;q&#39;]}({n})&#34;)
            insts.append(f&#34;{s[&#39;name&#39;]} g_{n} ({&#39;,&#39;.join(io)})&#34;)

        else:
            print(f&#34;unknown gate type: {c.type(n)}&#34;)
            return

        if c.output(n):
            outputs.append(n)

    verilog = f&#34;module {c.name} (&#34; + &#34;,&#34;.join(inputs + outputs) + &#34;);\n&#34;
    verilog += &#34;&#34;.join(f&#34;input {inp};\n&#34; for inp in inputs)
    verilog += &#34;&#34;.join(f&#34;output {out};\n&#34; for out in outputs)
    verilog += &#34;&#34;.join(f&#34;wire {wire};\n&#34; for wire in wires)
    verilog += &#34;&#34;.join(f&#34;{inst};\n&#34; for inst in insts)
    verilog += &#34;endmodule\n&#34;
    verilog += &#34;\n&#34;.join(defs)

    return verilog</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="circuitgraph.io.circuit_to_verilog"><code class="name flex">
<span>def <span class="ident">circuit_to_verilog</span></span>(<span>c, seq_types=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates a str of verilog code from a <code>CircuitGraph</code>.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>c</code></strong> :&ensp;<code>Circuit</code></dt>
<dd>the circuit to turn into verilog.</dd>
<dt><strong><code>seq_types</code></strong> :&ensp;<code>list</code> of <code>dicts</code> of <code>str:str</code></dt>
<dd>the sequential element types.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>verilog code.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def circuit_to_verilog(c, seq_types=None):
    &#34;&#34;&#34;
    Generates a str of verilog code from a `CircuitGraph`.

    Parameters
    ----------
    c: Circuit
            the circuit to turn into verilog.
    seq_types: list of dicts of str:str
            the sequential element types.

    Returns
    -------
    str
        verilog code.
    &#34;&#34;&#34;
    inputs = []
    outputs = []
    insts = []
    wires = []
    defs = set()

    if seq_types is None:
        seq_types = default_seq_types

    for n in c.nodes():
        if c.type(n) in [&#34;xor&#34;, &#34;xnor&#34;, &#34;buf&#34;, &#34;not&#34;, &#34;nor&#34;, &#34;or&#34;, &#34;and&#34;, &#34;nand&#34;]:
            fanin = &#34;,&#34;.join(p for p in c.fanin(n))
            insts.append(f&#34;{c.type(n)} g_{n} ({n},{fanin})&#34;)
            wires.append(n)
        elif c.type(n) in [&#34;0&#34;, &#34;1&#34;]:
            insts.append(f&#34;assign {n} = 1&#39;b{c.type(n)}&#34;)
        elif c.type(n) in [&#34;input&#34;]:
            inputs.append(n)
            wires.append(n)
        elif c.type(n) in [&#34;ff&#34;, &#34;lat&#34;]:
            wires.append(n)

            # get template
            for s in seq_types:
                if s[&#34;type&#34;] == c.type(n):
                    seq = s
                    defs.add(s[&#34;def&#34;])
                    break

            # connect
            io = []
            if c.d(n):
                d = c.d(n)
                io.append(f&#34;.{seq[&#39;io&#39;][&#39;d&#39;]}({d})&#34;)
            if c.r(n):
                r = c.r(n)
                io.append(f&#34;.{seq[&#39;io&#39;][&#39;r&#39;]}({r})&#34;)
            if c.s(n):
                s = c.s(n)
                io.append(f&#34;.{seq[&#39;io&#39;][&#39;s&#39;]}({s})&#34;)
            if c.clk(n):
                clk = c.clk(n)
                io.append(f&#34;.{seq[&#39;io&#39;][&#39;clk&#39;]}({clk})&#34;)
            io.append(f&#34;.{seq[&#39;io&#39;][&#39;q&#39;]}({n})&#34;)
            insts.append(f&#34;{s[&#39;name&#39;]} g_{n} ({&#39;,&#39;.join(io)})&#34;)

        else:
            print(f&#34;unknown gate type: {c.type(n)}&#34;)
            return

        if c.output(n):
            outputs.append(n)

    verilog = f&#34;module {c.name} (&#34; + &#34;,&#34;.join(inputs + outputs) + &#34;);\n&#34;
    verilog += &#34;&#34;.join(f&#34;input {inp};\n&#34; for inp in inputs)
    verilog += &#34;&#34;.join(f&#34;output {out};\n&#34; for out in outputs)
    verilog += &#34;&#34;.join(f&#34;wire {wire};\n&#34; for wire in wires)
    verilog += &#34;&#34;.join(f&#34;{inst};\n&#34; for inst in insts)
    verilog += &#34;endmodule\n&#34;
    verilog += &#34;\n&#34;.join(defs)

    return verilog</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.from_file"><code class="name flex">
<span>def <span class="ident">from_file</span></span>(<span>path, name=None, seq_types=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Creates a new <code>Circuit</code> from a verilog file.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>path</code></strong> :&ensp;<code>str</code></dt>
<dd>the path to the file to read from.</dd>
<dt><strong><code>name</code></strong> :&ensp;<code>str</code></dt>
<dd>the name of the module to read if different from the filename.</dd>
<dt><strong><code>seq_types</code></strong> :&ensp;<code>list</code> of <code>dicts</code> of <code>str:str</code></dt>
<dd>the types of sequential elements in the file.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>the parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def from_file(path, name=None, seq_types=None):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a verilog file.

    Parameters
    ----------
    path: str
            the path to the file to read from.
    name: str
            the name of the module to read if different from the filename.
    seq_types: list of dicts of str:str
            the types of sequential elements in the file.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    if name is None:
        name = path.split(&#34;/&#34;)[-1].replace(&#34;.v&#34;, &#34;&#34;)
    with open(path, &#34;r&#34;) as f:
        verilog = f.read()
    return verilog_to_circuit(verilog, name, seq_types)</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.from_lib"><code class="name flex">
<span>def <span class="ident">from_lib</span></span>(<span>circuit, name=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Creates a new <code>Circuit</code> from a netlist in the <code>../netlists</code>
folder</p>
<h2 id="parameters">Parameters</h2>
<p>circuit: the name of the netlist.
name: the module name, if different from the netlist name.</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>the parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def from_lib(circuit, name=None):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a netlist in the `../netlists`
    folder

    Parameters
    ----------
    circuit: the name of the netlist.
    name: the module name, if different from the netlist name.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    path = f&#34;{os.path.dirname(__file__)}/../netlists/{circuit}.v&#34;
    return from_file(path, name)</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.parse_ast"><code class="name flex">
<span>def <span class="ident">parse_ast</span></span>(<span>ast, g, dest, level=0)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def parse_ast(ast, g, dest, level=0):
    if ast[0] == &#34;var&#34;:
        return ast[1][0]
    else:
        if level == 0:
            fanin = [parse_ast(a, g, dest, level + 1) for a in ast[1:]]
            g.add(dest, ast[0], fanin=fanin)
        else:
            fanin = [parse_ast(a, g, dest, level + 1) for a in ast[1:]]
            name = f&#34;{ast[0]}_{&#39;_&#39;.join(fanin)}&#34;
            g.add(name, ast[0], fanin=fanin)
            return name</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.to_file"><code class="name flex">
<span>def <span class="ident">to_file</span></span>(<span>c, path, seq_types=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Writes a <code>Circuit</code> to a verilog file.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>c</code></strong> :&ensp;<code>Circut</code></dt>
<dd>the circuit</dd>
<dt><strong><code>path</code></strong> :&ensp;<code>str</code></dt>
<dd>the path to the file to read from.</dd>
<dt><strong><code>seq_types</code></strong> :&ensp;<code>list</code> of <code>dicts</code> of <code>str:str</code></dt>
<dd>the types of sequential elements in the file.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def to_file(c, path, seq_types=None):
    &#34;&#34;&#34;
    Writes a `Circuit` to a verilog file.

    Parameters
    ----------
    c: Circut
            the circuit
    path: str
            the path to the file to read from.
    seq_types: list of dicts of str:str
            the types of sequential elements in the file.
    &#34;&#34;&#34;
    with open(path, &#34;w&#34;) as f:
        f.write(circuit_to_verilog(c, seq_types))</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.verilog_to_circuit"><code class="name flex">
<span>def <span class="ident">verilog_to_circuit</span></span>(<span>verilog, name, seq_types=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Creates a new Circuit from a verilog string.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>verilog</code></strong> :&ensp;<code>str</code></dt>
<dd>verilog code.</dd>
<dt><strong><code>name</code></strong> :&ensp;<code>str</code></dt>
<dd>the module name.</dd>
<dt><strong><code>seq_types</code></strong> :&ensp;<code>list</code> of <code>dicts</code> of <code>str:str</code></dt>
<dd>the sequential element types.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>the parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def verilog_to_circuit(verilog, name, seq_types=None):
    &#34;&#34;&#34;
    Creates a new Circuit from a verilog string.

    Parameters
    ----------
    verilog: str
            verilog code.
    name: str
            the module name.
    seq_types: list of dicts of str:str
            the sequential element types.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    if seq_types is None:
        seq_types = default_seq_types

    # extract module
    regex = rf&#34;module\s+{name}\s*\(.*?\);(.*?)endmodule&#34;
    m = re.search(regex, verilog, re.DOTALL)
    module = m.group(1)

    # create circuit
    c = Circuit(name=name)

    # get inputs
    in_regex = r&#34;input\s(.+?);&#34;
    for net_str in re.findall(in_regex, module, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        for n in nets:
            c.add(n, &#34;input&#34;)

    # handle gates
    regex = r&#34;(or|nor|and|nand|not|xor|xnor)\s+\S+\s*\((.+?)\);&#34;
    for gate, net_str in re.findall(regex, module, re.DOTALL):
        # parse all nets
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        c.add(nets[0], gate, fanin=nets[1:])

    # handle seq
    for st in seq_types:
        # find matching insts
        regex = rf&#34;{st[&#39;name&#39;]}\s+[^\s(]+\s*\((.+?)\);&#34;
        for io in re.findall(regex, module, re.DOTALL):
            # find matching pins
            pins = {}
            for typ, name in st[&#34;io&#34;].items():
                regex = rf&#34;.{name}\s*\((.+?)\)&#34;
                n = re.findall(regex, io, re.DOTALL)[0]
                pins[typ] = n

            c.add(
                pins.get(&#34;q&#34;, None),
                st[&#34;type&#34;],
                fanin=pins.get(&#34;d&#34;, None),
                clk=pins.get(&#34;clk&#34;, None),
                r=pins.get(&#34;r&#34;, None),
                s=pins.get(&#34;s&#34;, None),
            )

    # handle assign statements (with help from pyeda)
    assign_regex = r&#34;assign\s+(.+?)\s*=\s*(.+?);&#34;
    for dest, expr in re.findall(assign_regex, module, re.DOTALL):
        parse_ast(boolexpr.parse(expr), c, dest)

    # get outputs
    out_regex = r&#34;output\s(.+?);&#34;
    for net_str in re.findall(out_regex, module, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        c.set_output(nets)

    # assign constant types
    for n in c:
        if &#34;type&#34; not in c.graph.nodes[n]:
            if n == &#34;1&#39;b0&#34;:
                c.add(n, &#34;0&#34;)
            elif n == &#34;1&#39;b1&#34;:
                c.add(n, &#34;1&#34;)
            else:
                raise ValueError(f&#34;node {n} does not have a type&#34;)

    return c</code></pre>
</details>
</dd>
</dl>
</section>
<section>
</section>
</article>
<nav id="sidebar">
<header>
<img src="circuitgraph.png" alt="">
<a class="github-button" href="https://github.com/circuitgraph/circuitgraph">GitHub</a>
</header>
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="circuitgraph" href="index.html">circuitgraph</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="two-column">
<li><code><a title="circuitgraph.io.circuit_to_verilog" href="#circuitgraph.io.circuit_to_verilog">circuit_to_verilog</a></code></li>
<li><code><a title="circuitgraph.io.from_file" href="#circuitgraph.io.from_file">from_file</a></code></li>
<li><code><a title="circuitgraph.io.from_lib" href="#circuitgraph.io.from_lib">from_lib</a></code></li>
<li><code><a title="circuitgraph.io.parse_ast" href="#circuitgraph.io.parse_ast">parse_ast</a></code></li>
<li><code><a title="circuitgraph.io.to_file" href="#circuitgraph.io.to_file">to_file</a></code></li>
<li><code><a title="circuitgraph.io.verilog_to_circuit" href="#circuitgraph.io.verilog_to_circuit">verilog_to_circuit</a></code></li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.3</a>.</p>
</footer>
</body>
</html>