Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar  7 15:55:19 2023
| Host         : HW-GRMF1-PC014 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           
SYNTH-16   Warning           Address collision            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1216)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3046)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1216)
---------------------------
 There are 1216 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3046)
---------------------------------------------------
 There are 3046 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.194        0.000                      0                    1        0.266        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.194        0.000                      0                    1        0.266        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.438ns (54.725%)  route 0.362ns (45.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.240     4.119    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.341     4.460 f  clk_div_reg/Q
                         net (fo=2, routed)           0.362     4.822    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.097     4.919 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     4.919    clk_div_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.137    13.863    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.256    14.119    
                         clock uncertainty           -0.035    14.084    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.030    14.114    clk_div_reg
  -------------------------------------------------------------------
                         required time                         14.114    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  9.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_div_reg/Q
                         net (fo=2, routed)           0.171     1.758    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.803    clk_div_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3057 Endpoints
Min Delay          3057 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.360ns  (logic 6.874ns (32.182%)  route 14.486ns (67.818%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         3.632     3.973    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.100     4.073 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=23, routed)          2.379     6.451    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.234     6.685 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           0.874     7.559    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.095     7.654 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.398     8.052    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.118    11.170 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.279 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.738    13.017    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.097    13.114 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.114    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.516 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.516    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.608 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.608    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.765 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/O[0]
                         net (fo=1, routed)           1.097    14.862    u_CORTEXM0INTEGRATION/u_logic/p_1_in62_in
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.213    15.075 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8/O
                         net (fo=1, routed)           0.818    15.893    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.239    16.132 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4/O
                         net (fo=1, routed)           0.600    16.733    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.097    16.830 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2/O
                         net (fo=2, routed)           0.347    17.177    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.097    17.274 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44/O
                         net (fo=1, routed)           0.895    18.169    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.097    18.266 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=2, routed)           0.357    18.623    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.097    18.720 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_31/O
                         net (fo=1, routed)           0.532    19.252    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_31_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I2_O)        0.097    19.349 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_16/O
                         net (fo=1, routed)           1.079    20.428    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_16_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.097    20.525 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5/O
                         net (fo=1, routed)           0.737    21.263    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.097    21.360 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    21.360    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X50Y11         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.751ns  (logic 6.874ns (33.126%)  route 13.877ns (66.874%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         3.632     3.973    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.100     4.073 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=23, routed)          2.379     6.451    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.234     6.685 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           0.874     7.559    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.095     7.654 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.398     8.052    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.118    11.170 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.279 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.738    13.017    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.097    13.114 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.114    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.516 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.516    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.608 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.608    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.765 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/O[0]
                         net (fo=1, routed)           1.097    14.862    u_CORTEXM0INTEGRATION/u_logic/p_1_in62_in
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.213    15.075 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8/O
                         net (fo=1, routed)           0.818    15.893    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.239    16.132 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4/O
                         net (fo=1, routed)           0.600    16.733    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.097    16.830 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2/O
                         net (fo=2, routed)           0.347    17.177    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.097    17.274 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44/O
                         net (fo=1, routed)           0.895    18.169    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.097    18.266 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=2, routed)           0.427    18.693    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.097    18.790 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14/O
                         net (fo=2, routed)           0.592    19.382    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.097    19.479 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_8/O
                         net (fo=2, routed)           0.982    20.461    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_8_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.097    20.558 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=1, routed)           0.096    20.654    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.097    20.751 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.000    20.751    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X49Y13         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.967ns  (logic 6.874ns (34.427%)  route 13.093ns (65.573%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=3 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         3.632     3.973    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.100     4.073 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=23, routed)          2.379     6.451    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.234     6.685 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           0.874     7.559    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.095     7.654 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.398     8.052    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.118    11.170 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.279 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.738    13.017    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.097    13.114 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.114    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.516 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.516    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.608 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.608    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.765 f  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/O[0]
                         net (fo=1, routed)           1.097    14.862    u_CORTEXM0INTEGRATION/u_logic/p_1_in62_in
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.213    15.075 f  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8/O
                         net (fo=1, routed)           0.818    15.893    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.239    16.132 f  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4/O
                         net (fo=1, routed)           0.600    16.733    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.097    16.830 f  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2/O
                         net (fo=2, routed)           0.347    17.177    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.097    17.274 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44/O
                         net (fo=1, routed)           0.895    18.169    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I0_O)        0.097    18.266 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=2, routed)           0.427    18.693    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.097    18.790 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14/O
                         net (fo=2, routed)           0.205    18.995    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.097    19.092 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=1, routed)           0.101    19.194    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.097    19.291 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.579    19.870    u_CORTEXM0INTEGRATION/u_logic_n_120
    SLICE_X40Y23         LUT5 (Prop_lut5_I2_O)        0.097    19.967 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    19.967    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X40Y23         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Veqax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.779ns  (logic 6.389ns (34.022%)  route 12.390ns (65.978%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         3.632     3.973    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.100     4.073 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=23, routed)          2.379     6.451    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.234     6.685 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           0.874     7.559    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.095     7.654 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.398     8.052    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.118    11.170 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.279 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.738    13.017    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.097    13.114 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.114    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.516 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.516    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.608 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.608    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.765 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/O[0]
                         net (fo=1, routed)           1.097    14.862    u_CORTEXM0INTEGRATION/u_logic/p_1_in62_in
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.213    15.075 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8/O
                         net (fo=1, routed)           0.818    15.893    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.239    16.132 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4/O
                         net (fo=1, routed)           0.600    16.733    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.097    16.830 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2/O
                         net (fo=2, routed)           0.648    17.478    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2_n_0
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.097    17.575 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_1/O
                         net (fo=16, routed)          1.204    18.779    u_CORTEXM0INTEGRATION/u_logic/Zvkiu6
    SLICE_X56Y37         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Veqax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ynspw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.779ns  (logic 6.389ns (34.023%)  route 12.390ns (65.977%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         3.632     3.973    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.100     4.073 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=23, routed)          2.379     6.451    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.234     6.685 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           0.874     7.559    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.095     7.654 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.398     8.052    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.118    11.170 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.279 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.738    13.017    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.097    13.114 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.114    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.516 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.516    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.608 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.608    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.765 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/O[0]
                         net (fo=1, routed)           1.097    14.862    u_CORTEXM0INTEGRATION/u_logic/p_1_in62_in
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.213    15.075 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8/O
                         net (fo=1, routed)           0.818    15.893    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.239    16.132 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4/O
                         net (fo=1, routed)           0.600    16.733    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.097    16.830 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2/O
                         net (fo=2, routed)           0.648    17.478    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2_n_0
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.097    17.575 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_1/O
                         net (fo=16, routed)          1.204    18.779    u_CORTEXM0INTEGRATION/u_logic/Zvkiu6
    SLICE_X55Y37         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ynspw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ypspw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.770ns  (logic 6.389ns (34.038%)  route 12.381ns (65.962%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         3.632     3.973    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.100     4.073 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=23, routed)          2.379     6.451    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.234     6.685 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           0.874     7.559    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.095     7.654 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.398     8.052    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.118    11.170 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.279 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.738    13.017    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.097    13.114 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.114    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.516 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.516    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.608 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.608    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.765 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/O[0]
                         net (fo=1, routed)           1.097    14.862    u_CORTEXM0INTEGRATION/u_logic/p_1_in62_in
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.213    15.075 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8/O
                         net (fo=1, routed)           0.818    15.893    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.239    16.132 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4/O
                         net (fo=1, routed)           0.600    16.733    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.097    16.830 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2/O
                         net (fo=2, routed)           0.648    17.478    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2_n_0
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.097    17.575 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_1/O
                         net (fo=16, routed)          1.196    18.770    u_CORTEXM0INTEGRATION/u_logic/Zvkiu6
    SLICE_X56Y35         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ypspw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Fvoax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.680ns  (logic 6.389ns (34.203%)  route 12.291ns (65.797%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         3.632     3.973    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.100     4.073 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=23, routed)          2.379     6.451    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.234     6.685 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           0.874     7.559    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.095     7.654 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.398     8.052    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.118    11.170 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.279 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.738    13.017    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.097    13.114 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.114    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.516 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.516    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.608 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.608    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.765 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/O[0]
                         net (fo=1, routed)           1.097    14.862    u_CORTEXM0INTEGRATION/u_logic/p_1_in62_in
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.213    15.075 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8/O
                         net (fo=1, routed)           0.818    15.893    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.239    16.132 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4/O
                         net (fo=1, routed)           0.600    16.733    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.097    16.830 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2/O
                         net (fo=2, routed)           0.648    17.478    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2_n_0
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.097    17.575 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_1/O
                         net (fo=16, routed)          1.105    18.680    u_CORTEXM0INTEGRATION/u_logic/Zvkiu6
    SLICE_X56Y36         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Fvoax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/M3wax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.680ns  (logic 6.389ns (34.203%)  route 12.291ns (65.797%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         3.632     3.973    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.100     4.073 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=23, routed)          2.379     6.451    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.234     6.685 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           0.874     7.559    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.095     7.654 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.398     8.052    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.118    11.170 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.279 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.738    13.017    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.097    13.114 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.114    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.516 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.516    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.608 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.608    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.765 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/O[0]
                         net (fo=1, routed)           1.097    14.862    u_CORTEXM0INTEGRATION/u_logic/p_1_in62_in
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.213    15.075 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8/O
                         net (fo=1, routed)           0.818    15.893    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.239    16.132 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4/O
                         net (fo=1, routed)           0.600    16.733    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.097    16.830 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2/O
                         net (fo=2, routed)           0.648    17.478    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2_n_0
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.097    17.575 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_1/O
                         net (fo=16, routed)          1.105    18.680    u_CORTEXM0INTEGRATION/u_logic/Zvkiu6
    SLICE_X57Y36         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/M3wax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ni5bx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.659ns  (logic 6.389ns (34.240%)  route 12.270ns (65.760%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         3.632     3.973    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.100     4.073 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=23, routed)          2.379     6.451    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.234     6.685 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           0.874     7.559    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.095     7.654 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.398     8.052    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.118    11.170 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.279 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.738    13.017    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.097    13.114 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.114    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.516 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.516    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.608 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.608    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.765 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/O[0]
                         net (fo=1, routed)           1.097    14.862    u_CORTEXM0INTEGRATION/u_logic/p_1_in62_in
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.213    15.075 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8/O
                         net (fo=1, routed)           0.818    15.893    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.239    16.132 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4/O
                         net (fo=1, routed)           0.600    16.733    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.097    16.830 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2/O
                         net (fo=2, routed)           0.648    17.478    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2_n_0
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.097    17.575 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_1/O
                         net (fo=16, routed)          1.085    18.659    u_CORTEXM0INTEGRATION/u_logic/Zvkiu6
    SLICE_X55Y35         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ni5bx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Wjuax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.565ns  (logic 6.389ns (34.414%)  route 12.176ns (65.586%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         3.632     3.973    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.100     4.073 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=23, routed)          2.379     6.451    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.234     6.685 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           0.874     7.559    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.095     7.654 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.398     8.052    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.118    11.170 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.172    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.279 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.738    13.017    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.097    13.114 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.114    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.516 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.516    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.608 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.608    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.765 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/O[0]
                         net (fo=1, routed)           1.097    14.862    u_CORTEXM0INTEGRATION/u_logic/p_1_in62_in
    SLICE_X45Y25         LUT5 (Prop_lut5_I0_O)        0.213    15.075 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8/O
                         net (fo=1, routed)           0.818    15.893    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.239    16.132 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4/O
                         net (fo=1, routed)           0.600    16.733    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.097    16.830 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2/O
                         net (fo=2, routed)           0.648    17.478    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2_n_0
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.097    17.575 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_1/O
                         net (fo=16, routed)          0.990    18.565    u_CORTEXM0INTEGRATION/u_logic/Zvkiu6
    SLICE_X55Y36         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Wjuax6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.164ns (71.658%)  route 0.065ns (28.342%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.065     0.229    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X10Y29         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.134%)  route 0.119ns (45.866%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[6]/C
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[6]/Q
                         net (fo=3, routed)           0.119     0.260    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/D
    SLICE_X30Y18         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.134%)  route 0.119ns (45.866%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[6]/C
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[6]/Q
                         net (fo=3, routed)           0.119     0.260    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/D
    SLICE_X30Y18         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.730%)  route 0.113ns (43.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE                         0.000     0.000 r  reset_sync_reg_reg[0]/C
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  reset_sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     0.261    reset_sync_reg_reg_n_0_[0]
    SLICE_X10Y28         FDCE                                         r  reset_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.291%)  route 0.124ns (46.709%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=9, routed)           0.124     0.265    uAHBVGA/uvga_console/ADDRBWRADDR[0]
    SLICE_X9Y26          FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.289%)  route 0.124ns (46.711%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[2]/C
    SLICE_X33Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.124     0.265    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIB0
    SLICE_X34Y18         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.132%)  route 0.129ns (47.868%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[5]/C
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[5]/Q
                         net (fo=2, routed)           0.129     0.270    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIC1
    SLICE_X34Y18         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_TX/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uUART_TX/tx_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (68.000%)  route 0.088ns (32.000%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE                         0.000     0.000 r  uAHBUART/uUART_TX/FSM_sequential_current_state_reg[0]/C
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_TX/FSM_sequential_current_state_reg[0]/Q
                         net (fo=11, routed)          0.088     0.229    uAHBUART/uUART_TX/current_state[0]
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.274 r  uAHBUART/uUART_TX/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     0.274    uAHBUART/uUART_TX/tx_next
    SLICE_X12Y29         FDPE                                         r  uAHBUART/uUART_TX/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Ofmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Pt7ax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.342%)  route 0.094ns (33.658%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Ofmpw6_reg/C
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Ofmpw6_reg/Q
                         net (fo=2, routed)           0.094     0.235    u_CORTEXM0INTEGRATION/u_logic/Ofmpw6
    SLICE_X37Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.280 r  u_CORTEXM0INTEGRATION/u_logic/Pt7ax6_i_1/O
                         net (fo=1, routed)           0.000     0.280    u_CORTEXM0INTEGRATION/u_logic/Ybuhu6
    SLICE_X37Y12         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Pt7ax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHB2RAM/APhase_HWADDR_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHB2RAM/memory_reg_1/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.598%)  route 0.149ns (51.402%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE                         0.000     0.000 r  uAHB2RAM/APhase_HWADDR_reg[6]/C
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHB2RAM/APhase_HWADDR_reg[6]/Q
                         net (fo=4, routed)           0.149     0.290    uAHB2RAM/APhase_HWADDR_reg_n_0_[6]
    RAMB36_X1Y1          RAMB36E1                                     r  uAHB2RAM/memory_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





