{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529101204134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529101204139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 19:20:04 2018 " "Processing started: Fri Jun 15 19:20:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529101204139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101204139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stock_component -c stock_component " "Command: quartus_map --read_settings_files=on --write_settings_files=off stock_component -c stock_component" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101204139 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Analysis & Synthesis" 0 -1 1529101204319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529101204444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529101204444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacon.vhd 4 2 " "Found 4 design units, including 2 entities, in source file vgacon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacon-behav " "Found design unit 1: vgacon-behav" {  } { { "vgacon.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/vgacon.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_clock_ram-behav " "Found design unit 2: dual_clock_ram-behav" {  } { { "vgacon.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/vgacon.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212988 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgacon " "Found entity 1: vgacon" {  } { { "vgacon.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/vgacon.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212988 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_clock_ram " "Found entity 2: dual_clock_ram" {  } { { "vgacon.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/vgacon.vhd" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101212988 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_pll.vhd " "Can't analyze file -- file vga_pll.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1529101212989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101212991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stock_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stock_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stock_component-Behavior " "Found design unit 1: stock_component-Behavior" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212992 ""} { "Info" "ISGN_ENTITY_NAME" "1 stock_component " "Found entity 1: stock_component" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101212992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-Behavior " "Found design unit 1: bin2hex-Behavior" {  } { { "bin2hex.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/bin2hex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212993 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101212993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stock_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stock_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stock_controller-Behavior " "Found design unit 1: stock_controller-Behavior" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212994 ""} { "Info" "ISGN_ENTITY_NAME" "1 stock_controller " "Found entity 1: stock_controller" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101212994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receipt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receipt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receipt_controller-Behavior " "Found design unit 1: receipt_controller-Behavior" {  } { { "receipt_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/receipt_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212995 ""} { "Info" "ISGN_ENTITY_NAME" "1 receipt_controller " "Found entity 1: receipt_controller" {  } { { "receipt_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/receipt_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101212995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "money_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file money_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 money_controller-Behavior " "Found design unit 1: money_controller-Behavior" {  } { { "money_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/money_controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212996 ""} { "Info" "ISGN_ENTITY_NAME" "1 money_controller " "Found entity 1: money_controller" {  } { { "money_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/money_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101212996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST-behavior " "Found design unit 1: TEST-behavior" {  } { { "test.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212997 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101212997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Font_Rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Font_Rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Font_Rom-Behavioral " "Found design unit 1: Font_Rom-Behavioral" {  } { { "Font_Rom.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/Font_Rom.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212999 ""} { "Info" "ISGN_ENTITY_NAME" "1 Font_Rom " "Found entity 1: Font_Rom" {  } { { "Font_Rom.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/Font_Rom.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529101212999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101212999 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "vga_pll work vgacon.vhd(118) " "VHDL Use Clause error at vgacon.vhd(118): design library \"work\" does not contain primary unit \"vga_pll\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "vgacon.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/vgacon.vhd" 118 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1529101213000 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1132 " "Peak virtual memory: 1132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529101213131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 15 19:20:13 2018 " "Processing ended: Fri Jun 15 19:20:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529101213131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529101213131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529101213131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529101213131 ""}
