EN carry_look_ahead_block NULL /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/carry_look_ahead_block.vhd sub00/vhpl04 1460243272
AR register_file behavioral /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/register_file.vhd sub00/vhpl21 1460331740
EN sixteen_bits_add_sub NULL /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/sixteen_bits_add_sub.vhd sub00/vhpl08 1460243276
EN four_bits_cla_adder NULL /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/four_bits_CLA_adder.vhd sub00/vhpl02 1460243270
EN shift_module NULL /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/shift_module.vhd sub00/vhpl10 1460243280
EN dual_edge_check NULL /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/dual_edge_check.vhd sub00/vhpl18 1460321129
AR dual_edge_check behavioral /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/dual_edge_check.vhd sub00/vhpl19 1460321130
EN logic_module NULL /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/logic_module.vhd sub00/vhpl00 1460243278
EN sixteen_bits_adder NULL /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/sixteen_bits_adder.vhd sub00/vhpl06 1460243274
AR instr_memory_simulation behavioral /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/instr_mem_simulatio.vhd sub00/vhpl17 1460246651
EN instr_memory_simulation NULL /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/instr_mem_simulatio.vhd sub00/vhpl16 1460246650
EN register_file NULL /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/register_file.vhd sub00/vhpl20 1460331739
EN decode_stage NULL /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/decode_stage.vhd sub00/vhpl22 1460331741
AR four_bits_cla_adder behavioral /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/four_bits_CLA_adder.vhd sub00/vhpl03 1460243271
AR sixteen_bits_adder behavioral /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/sixteen_bits_adder.vhd sub00/vhpl07 1460243275
AR logic_module behavioral /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/logic_module.vhd sub00/vhpl01 1460243279
EN data_memory_simulation NULL /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/data_memory_simulation.vhd sub00/vhpl14 1460246421
AR alu_module behavioral /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/ALU_module.vhd sub00/vhpl13 1460243283
AR decode_stage behavioral /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/decode_stage.vhd sub00/vhpl23 1460331742
AR shift_module behavioral /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/shift_module.vhd sub00/vhpl11 1460243281
AR carry_look_ahead_block behavioral /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/carry_look_ahead_block.vhd sub00/vhpl05 1460243273
AR data_memory_simulation behavioral /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/data_memory_simulation.vhd sub00/vhpl15 1460246422
EN alu_module NULL /home/waseemh/Xilinx_Proj/CPU-2016/untested_src/ALU_module.vhd sub00/vhpl12 1460243282
AR sixteen_bits_add_sub behavioral /home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/sixteen_bits_add_sub.vhd sub00/vhpl09 1460243277
