// Seed: 3164558604
module module_0 (
    input wand id_0,
    output tri id_1,
    input supply1 id_2
);
  parameter id_4 = -1;
  assign module_1.id_8 = 0;
  wire id_5;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd4,
    parameter id_11 = 32'd71,
    parameter id_14 = 32'd46
) (
    input wire id_0,
    input tri id_1,
    input uwire id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri id_5,
    input wire id_6,
    input supply0 id_7,
    output uwire id_8,
    input wor id_9,
    input tri _id_10,
    input tri _id_11,
    input tri0 id_12[1 : id_14],
    output wor id_13,
    input wire _id_14
);
  logic [7:0][id_10 : 1  *  -1  -  id_11] id_16, id_17;
  always @(posedge 1) id_17[id_11] <= 1;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_6
  );
  wire  id_18 [-1 : -1 'd0];
  logic id_19;
  ;
endmodule
