<h3 id="FSYS_SCB:Week#46:11/14/2022-11/18/2022-Summary/Highlights:">Summary / Highlights:</h3><ol start="1"><li><p>Updated FSYS_SCB to support AXI write transactions. In process of releasing it to team(ETA: 11/23)</p></li><li><p>Urvish, Sai &amp; Kavishâ€™s assigned tasks are on hold until RC Release.</p></li></ol><h3 id="FSYS_SCB:Week#46:11/14/2022-11/18/2022-Activitiesoftheweek:">Activities of the week:</h3><ol start="1"><li><p>AXI, ACE coherent write transaction support.</p><ol start="1"><li><p><strong>Known Issue#1</strong>: RTL behavior is unpredictable around RBRReq-Reserve when multiple CMDReqs match addr &amp; other attributes. Current version of scoreboard maintains incoming CMDReq order and matches RBRs in CMDReq order. This needs to be researched and a solid solution needs to be implemented.</p></li><li><p><strong>Known issue#2</strong>: RTL behavior is unpredictable when multiple AXI transactions match the addr, ID, etc fields of CMDReq. There is a UVM_WARNING that will be printed and scoreboard with make forward progress by picking oldest pending read/write transaction, based on CMDReq command type.</p></li></ol></li><li><p>Write transactions are passing 70% of tests in all config regression, working on getting rest 30% stable before releasing to the team. </p></li><li><p>Urvish: Develop aging algorithm for fsys pending transaction queue</p><ol start="1"><li><p>WIP with ETA of 11/??</p></li></ol></li><li><p>Sai: Implement AXI txn prediction in DII predictor</p><ol start="1"><li><p> On hold until RC release.</p></li></ol></li><li><p>Kavish: DVM Predictor implementation</p><ol start="1"><li><p>On hold until RC release. </p></li></ol></li></ol><h3 id="FSYS_SCB:Week#46:11/14/2022-11/18/2022-RTLJIRAsCreatedthisweek:">RTL JIRAs Created this week:</h3><ol start="1"><li><p>None</p></li></ol><h3 id="FSYS_SCB:Week#46:11/14/2022-11/18/2022-DVJIRAsResolvedthisweek:">DV JIRAs Resolved this week:</h3><h3 id="FSYS_SCB:Week#46:11/14/2022-11/18/2022-Regressions:">Regressions:</h3><p />