#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sun Jun 21 00:39:47 2015
# Process ID: 6792
# Log file: C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/Counter/counter_wireframe/counter_wireframe/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/Counter/counter_wireframe/counter_wireframe/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/Counter/counter_wireframe/counter_wireframe/pa.fromHdl.tcl}
set_property package_pin "" [get_ports [list  clk]]
startgroup
set_property package_pin P89 [get_ports clk]
endgroup
startgroup
set_property package_pin P88 [get_ports rst]
endgroup
set_property is_loc_fixed false [get_ports [list  rst]]
set_property is_loc_fixed true [get_ports [list  rst]]
set_property is_loc_fixed false [get_ports [list  rst]]
startgroup
set_property package_pin P79 [get_ports {count[20]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {count[19]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {count[19]}]]
set_property is_loc_fixed false [get_ports [list  {count[20]}]]
set_property is_loc_fixed true [get_ports [list  {count[19]}]]
set_property is_loc_fixed true [get_ports [list  {count[20]}]]
save_design
