INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemDogMillionaire
INFO: [VRFC 10-311] analyzing module NesCpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/NoES.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NoES
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/CPU_Module-Template.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol cpuAddressOut, assumed default net type wire [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr/Vivado_Simulation_old_verr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
