
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040023                       # Number of seconds simulated
sim_ticks                                 40022891000                       # Number of ticks simulated
final_tick                                40022891000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 217502                       # Simulator instruction rate (inst/s)
host_op_rate                                   225149                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64159439                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678396                       # Number of bytes of host memory used
host_seconds                                   623.80                       # Real time elapsed on the host
sim_insts                                   135678676                       # Number of instructions simulated
sim_ops                                     140448536                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20608                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            16576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            16768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           187584                       # Number of bytes read from this memory
system.physmem.bytes_read::total               241536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        16768                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37376                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               322                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               259                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               262                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              2931                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3774                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst              514905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              414163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              418960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             4686918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6034946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         514905                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         418960                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             933866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             514905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             414163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             418960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            4686918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6034946                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               20001264                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         20000518                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              508                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            19999867                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               19999530                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998315                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    239                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                51                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  42                       # Number of system calls
system.cpu0.numCycles                        40022892                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              7291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100007451                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   20001264                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          19999769                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     40007172                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1216                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1687                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  222                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          40015233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499335                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501712                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   11267      0.03%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     525      0.00%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                19999361     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                20004080     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            40015233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499746                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.498756                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    6985                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 4778                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 40002302                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  733                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   435                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 304                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  179                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             100009357                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  419                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   435                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    7554                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    534                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1539                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 40002359                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2812                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             100008609                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    20                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2656                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          100010140                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            460044444                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       100013786                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            100004243                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5867                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                41                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1183                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            39998996                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           20001996                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         19998211                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        19998184                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 100007169                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 61                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                100005465                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              291                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           3994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        10319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     40015233                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499185                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.708358                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              11683      0.03%      0.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            5002314     12.50%     12.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10000557     24.99%     37.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25000679     62.48%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       40015233                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40005009     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39998656     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           20001791     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             100005465                       # Type of FU issued
system.cpu0.iq.rate                          2.498707                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         240026421                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        100011299                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    100004791                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             100005449                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        19998371                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1094                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          404                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   435                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    397                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  135                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          100007245                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              234                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             39998996                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            20001996                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            91                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            88                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          262                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 350                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            100005055                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             39998557                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              409                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                    60000234                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                20000099                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             728                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       19999101                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          254                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          474                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     19998900                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          201                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  20001677                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498696                       # Inst execution rate
system.cpu0.iew.wb_sent                     100004864                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    100004807                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 60000932                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 60010642                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498690                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999838                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4009                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             58                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              335                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     40014504                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499174                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581490                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        12464      0.03%      0.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20000588     49.98%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1114      0.00%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5001321     12.50%     62.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9999156     24.99%     87.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4999614     12.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           64      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          106      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           77      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     40014504                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           100000002                       # Number of instructions committed
system.cpu0.commit.committedOps             100003215                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      59999482                       # Number of memory references committed
system.cpu0.commit.loads                     39997894                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.branches                  19999799                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 80003753                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 129                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40003724     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       39997894     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      20001588     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100003215                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   77                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   140021520                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200015202                       # The number of ROB writes
system.cpu0.timesIdled                            225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  100000002                       # Number of Instructions Simulated
system.cpu0.committedOps                    100003215                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400229                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400229                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498570                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498570                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               100007492                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40004048                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      176                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                420010044                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                60001881                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               60006292                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    48                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               25                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          128.344585                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           39998760                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              147                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         272100.408163                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   128.344585                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.250673                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.250673                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.238281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         80003522                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        80003522                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     19999884                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19999884                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     19999166                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19999166                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           20                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           23                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     39999050                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39999050                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     39999050                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39999050                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          167                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          167                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2355                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2355                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2522                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2522                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2522                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2522                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      8024490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      8024490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118007500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118007500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    126031990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    126031990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    126031990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    126031990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     20000051                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20000051                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     20001521                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     20001521                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     40001572                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     40001572                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     40001572                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     40001572                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000063                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000063                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 48050.838323                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48050.838323                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50109.341826                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50109.341826                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49973.033307                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49973.033307                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49973.033307                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49973.033307                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu0.dcache.writebacks::total                8                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           57                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2179                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2179                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2236                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2236                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2236                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2236                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          176                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          176                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          286                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          286                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      5245506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5245506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9725000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9725000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     14970506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     14970506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     14970506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     14970506                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 47686.418182                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47686.418182                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55255.681818                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55255.681818                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52344.426573                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52344.426573                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52344.426573                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52344.426573                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               51                       # number of replacements
system.cpu0.icache.tags.tagsinuse          286.921305                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1297                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              338                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.837278                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   286.921305                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.560393                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.560393                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          287                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             3712                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            3712                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1297                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1297                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1297                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1297                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1297                       # number of overall hits
system.cpu0.icache.overall_hits::total           1297                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          390                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          390                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          390                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           390                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          390                       # number of overall misses
system.cpu0.icache.overall_misses::total          390                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     20940998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20940998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     20940998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20940998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     20940998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20940998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1687                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1687                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1687                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1687                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1687                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1687                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.231180                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.231180                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.231180                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.231180                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.231180                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.231180                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53694.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53694.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53694.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53694.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53694.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53694.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           52                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           52                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           52                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18138502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18138502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18138502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18138502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18138502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18138502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.200356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.200356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.200356                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.200356                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.200356                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.200356                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53664.207101                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53664.207101                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53664.207101                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53664.207101                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53664.207101                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53664.207101                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               13531875                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          9524040                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           976103                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             6772316                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6095595                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.007540                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1567617                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            510172                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        39997447                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           9078460                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      67193570                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   13531875                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           7663212                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     29937382                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1952592                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          224                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  8611782                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               274497                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          39992370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.869727                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.330229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                11904250     29.77%     29.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2614981      6.54%     36.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4259568     10.65%     46.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21213571     53.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            39992370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.338318                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.679946                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 7895950                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              8681390                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 21250670                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1192299                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                972061                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             1300399                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 4248                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              61556184                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                12551                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                972061                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 9123657                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2271843                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       5776111                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 21024459                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               824239                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              59127730                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                289500                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   203                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           73688468                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            267819898                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        64046179                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             49248665                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                24439802                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            368555                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        305107                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2200148                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            10089156                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4242724                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           599888                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          257644                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  54776338                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             598745                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 44780000                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           630064                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       14929761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     54465429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          3016                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     39992370                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.119714                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.073689                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           15963850     39.92%     39.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8257731     20.65%     60.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10790098     26.98%     87.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4980691     12.45%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       39992370                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5161432     48.18%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     48.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3460040     32.30%     80.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite              2091162     19.52%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             32306957     72.15%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               67449      0.15%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8525329     19.04%     91.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3880265      8.67%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44780000                       # Type of FU issued
system.cpu1.iq.rate                          1.119571                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   10712634                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.239228                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         140895068                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         70305019                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     43685537                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              55492634                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           34738                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2918269                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       533957                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        54177                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                972061                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1756798                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               455846                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           55375099                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           221532                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             10089156                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             4242724                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            300847                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                139938                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           176                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        865261                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       169474                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts             1034735                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             44346643                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              8358832                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           433357                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           16                       # number of nop insts executed
system.cpu1.iew.exec_refs                    12182919                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 8239903                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         3774467                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        2663039                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches      1350807                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      2423660                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1305201                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches      1357838                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   3824087                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.108737                       # Inst execution rate
system.cpu1.iew.wb_sent                      44094291                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     43685537                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 25560679                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 47627082                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.092208                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.536684                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       14929777                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         595729                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           971868                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     37618087                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.075156                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.554732                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     18385431     48.87%     48.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10297336     27.37%     76.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3471681      9.23%     85.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2517524      6.69%     92.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       913644      2.43%     94.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       976034      2.59%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       477538      1.27%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       379115      1.01%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       199784      0.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     37618087                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            35678674                       # Number of instructions committed
system.cpu1.commit.committedOps              40445321                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      10879653                       # Number of memory references committed
system.cpu1.commit.loads                      7170887                       # Number of loads committed
system.cpu1.commit.membars                     297865                       # Number of memory barriers committed
system.cpu1.commit.branches                   7874187                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 34726302                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              853753                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        29498221     72.93%     72.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          67447      0.17%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7170887     17.73%     90.83% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3708766      9.17%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         40445321                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               199784                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    92792985                       # The number of ROB reads
system.cpu1.rob.rob_writes                  113132493                       # The number of ROB writes
system.cpu1.timesIdled                            190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           5077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25444                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   35678674                       # Number of Instructions Simulated
system.cpu1.committedOps                     40445321                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.121046                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.121046                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.892024                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.892024                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                44751005                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26869071                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                157440300                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                25623343                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               15261900                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                595666                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           208051                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.117316                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11289888                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           208563                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            54.131788                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       1209165000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   508.117316                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.992417                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992417                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23298775                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23298775                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      7295271                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7295271                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      3397581                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3397581                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       299065                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       299065                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       297829                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       297829                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     10692852                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10692852                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     10692852                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10692852                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       252065                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       252065                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         3255                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3255                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           37                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       255320                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        255320                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       255320                       # number of overall misses
system.cpu1.dcache.overall_misses::total       255320                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   3750440500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3750440500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    175286500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    175286500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       553500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       553500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        22500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        22500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   3925727000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3925727000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   3925727000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3925727000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      7547336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7547336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3400836                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3400836                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       299102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       299102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       297832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       297832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     10948172                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10948172                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     10948172                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10948172                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.033398                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.033398                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000957                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000957                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.000124                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000124                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.000010                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000010                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.023321                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023321                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.023321                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023321                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14878.862595                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14878.862595                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 53851.459293                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53851.459293                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14959.459459                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14959.459459                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         7500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15375.712831                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15375.712831                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15375.712831                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15375.712831                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       207343                       # number of writebacks
system.cpu1.dcache.writebacks::total           207343                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        46325                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        46325                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          329                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          329                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            5                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        46654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        46654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        46654                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        46654                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       205740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       205740                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2926                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2926                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           32                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       208666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       208666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       208666                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       208666                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   2577011000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2577011000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    153735000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    153735000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       399000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       399000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        13500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        13500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2730746000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2730746000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2730746000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2730746000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.027260                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027260                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000860                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000860                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.000107                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.000010                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.019059                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.019059                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.019059                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.019059                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12525.571109                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12525.571109                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 52541.011620                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52541.011620                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12468.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12468.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         4500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13086.683983                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13086.683983                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13086.683983                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13086.683983                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              129                       # number of replacements
system.cpu1.icache.tags.tagsinuse          343.181444                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8611223                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              485                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         17755.098969                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   343.181444                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.670276                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.670276                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17224049                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17224049                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      8611223                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8611223                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      8611223                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8611223                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      8611223                       # number of overall hits
system.cpu1.icache.overall_hits::total        8611223                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          559                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          559                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          559                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           559                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          559                       # number of overall misses
system.cpu1.icache.overall_misses::total          559                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     20552500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20552500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     20552500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20552500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     20552500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20552500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      8611782                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8611782                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      8611782                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8611782                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      8611782                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8611782                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000065                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000065                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 36766.547406                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36766.547406                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 36766.547406                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36766.547406                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 36766.547406                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36766.547406                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     5.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           74                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           74                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           74                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          485                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          485                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          485                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     17231500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     17231500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     17231500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     17231500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     17231500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     17231500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 35528.865979                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35528.865979                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 35528.865979                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35528.865979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 35528.865979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35528.865979                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3473.009476                       # Cycle average of tags in use
system.l2.tags.total_refs                      410164                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3731                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    109.934066                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2668.504648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       321.902596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        81.981000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       254.244407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       146.376825                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.040718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.003879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.052994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3731                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3731                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.056931                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    423569                       # Number of tag accesses
system.l2.tags.data_accesses                   423569                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  21                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 223                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              205471                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  205729                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           207351                       # number of Writeback hits
system.l2.Writeback_hits::total                207351                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  223                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               205479                       # number of demand (read+write) hits
system.l2.demand_hits::total                   205737                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  14                       # number of overall hits
system.l2.overall_hits::cpu0.data                  21                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 223                       # number of overall hits
system.l2.overall_hits::cpu1.data              205479                       # number of overall hits
system.l2.overall_hits::total                  205737                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               324                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                89                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               262                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               149                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   824                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu0.data             176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            2782                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2958                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                324                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                265                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                262                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               2931                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3782                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               324                       # number of overall misses
system.l2.overall_misses::cpu0.data               265                       # number of overall misses
system.l2.overall_misses::cpu1.inst               262                       # number of overall misses
system.l2.overall_misses::cpu1.data              2931                       # number of overall misses
system.l2.overall_misses::total                  3782                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17308500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      4804000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     13912500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      7926000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        43951000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9372500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data    147449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     156821500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14176500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     13912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    155375000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        200772500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17308500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14176500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     13912500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    155375000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       200772500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             338                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          205620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              206553                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       207351                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            207351                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2966                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              338                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              286                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              485                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           208410                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               209519                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             338                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             286                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             485                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          208410                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              209519                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.958580                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.809091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.540206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000725                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003989                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.997133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997303                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.958580                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.926573                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.540206                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.014064                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018051                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.958580                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.926573                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.540206                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.014064                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018051                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53421.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 53977.528090                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 53101.145038                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53194.630872                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53338.592233                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53252.840909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53001.078361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53016.058147                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53421.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53496.226415                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 53101.145038                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53010.917776                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53086.329984                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53421.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53496.226415                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 53101.145038                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53010.917776                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53086.329984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  8                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          262                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              816                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         2782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2958                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          2931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3774                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         2931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3774                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13208500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3502500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst     10648000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      6069000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     33428000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data    112675500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    119855000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13208500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     10682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst     10648000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    118744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    153283000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13208500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     10682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst     10648000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    118744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    153283000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.952663                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.754545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.540206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000725                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.003951                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.997133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997303                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.952663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.905594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.540206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.014064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018013                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.952663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.905594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.540206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.014064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018013                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41020.186335                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42198.795181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40641.221374                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40731.543624                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40965.686275                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40792.613636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40501.617541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40518.931711                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41020.186335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41243.243243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40641.221374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40513.306039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40615.527292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41020.186335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41243.243243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40641.221374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40513.306039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40615.527292                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 816                       # Transaction distribution
system.membus.trans_dist::ReadResp                816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              134                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2958                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2958                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         7685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       241536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  241536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              137                       # Total snoops (count)
system.membus.snoop_fanout::samples              4022                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4022    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4022                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5806752                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20690500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             206705                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            206705                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           207351                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             135                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            138                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2967                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2967                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       624455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                626681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        21632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        18816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        31040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     26608192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               26679680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             290                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           417161                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 417161    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             417161                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          415931500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            507998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            431994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            727500                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         312913500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
