library ieee;
use ieee.std_logic_1164.all;

entity register8 is

	port 
	(
		enable	: in std_logic;
		rin      : in std_logic_vector (7 downto 0);
		rout		: out std_logic_vector (7 downto 0)
	);

end entity;

architecture r8 of register8 is
	
	signal rt: std_logic_vector (7 downto 0);

begin

	process (enable)
	begin
		
		if (enable = '0') then

				rout <= rin;

		end if;
	end process;

	
end r8;
