```verilog
assign q = a & b;
endmodule
```