
Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "D:/ripple_carry/ripple_adder.xst" -ofn "D:/ripple_carry/ripple_adder.syr"
Reading design: ripple_adder.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ripple_carry\ripple_adder.v" into library work
Parsing module <ripple_adder>.
Parsing module <fulladder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ripple_adder>.

Elaborating module <fulladder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ripple_adder>.
    Related source file is "D:\ripple_carry\ripple_adder.v".
    Summary:
	no macro.
Unit <ripple_adder> synthesized.

Synthesizing Unit <fulladder>.
    Related source file is "D:\ripple_carry\ripple_adder.v".
    Summary:
Unit <fulladder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ripple_adder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ripple_adder, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.494ns

=========================================================================

Process "Synthesize - XST" completed successfully
