<stg><name>generate_arp_pkg<64></name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:11 %myMacAddress_read = read i48 @_ssdm_op_Read.ap_fifo.i48P0A, i48 %myMacAddress

]]></Node>
<StgValue><ssdm name="myMacAddress_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress

]]></Node>
<StgValue><ssdm name="myIpAddress_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataOut_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:25 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2">
<![CDATA[
entry:26 %gap_state_load = load i2 %gap_state

]]></Node>
<StgValue><ssdm name="gap_state_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
entry:27 %header_idx_1_load = load i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="header_idx_1_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="336" op_0_bw="336">
<![CDATA[
entry:28 %p_Val2_s = load i336 %header_header_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:29 %switch_ln92 = switch i2 %gap_state_load, void %.exit, i2 0, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln92"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="16">
<![CDATA[
:0 %trunc_ln76_2 = trunc i16 %header_idx_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln76_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="16">
<![CDATA[
:1 %trunc_ln76_3 = trunc i16 %header_idx_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln76_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
:2 %shl_ln76_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_1_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln76_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="23" op_0_bw="22">
<![CDATA[
:3 %zext_ln76_1 = zext i22 %shl_ln76_1

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %add_ln76_1 = add i23 %zext_ln76_1, i23 64

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln76_1 = icmp_ult  i23 %add_ln76_1, i23 337

]]></Node>
<StgValue><ssdm name="icmp_ln76_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln76 = br i1 %icmp_ln76_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:0 %icmp_ln82_1 = icmp_ult  i22 %shl_ln76_1, i22 336

]]></Node>
<StgValue><ssdm name="icmp_ln82_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln82 = br i1 %icmp_ln82_1, void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:0 %tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln76_3, i6 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="336" op_0_bw="9">
<![CDATA[
:1 %zext_ln674_6 = zext i9 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln674_6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="336" op_0_bw="9">
<![CDATA[
:2 %zext_ln674_7 = zext i9 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln674_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:3 %lshr_ln674_6 = lshr i336 %p_Val2_s, i336 %zext_ln674_6

]]></Node>
<StgValue><ssdm name="lshr_ln674_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:4 %lshr_ln674_7 = lshr i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln674_7

]]></Node>
<StgValue><ssdm name="lshr_ln674_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:5 %p_Result_20 = and i336 %lshr_ln674_6, i336 %lshr_ln674_7

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="336">
<![CDATA[
:6 %p_Result_21 = trunc i336 %p_Result_20

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="16">
<![CDATA[
:7 %zext_ln414_1 = zext i16 %p_Result_21

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %add_ln85_1 = add i16 %header_idx_1_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:9 %store_ln85 = store i16 %add_ln85_1, i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="0"/>
<literal name="icmp_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln86 = br void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:0 %or_ln78_1 = or i22 %shl_ln76_1, i22 63

]]></Node>
<StgValue><ssdm name="or_ln78_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1 %icmp_ln674_1 = icmp_ugt  i22 %shl_ln76_1, i22 %or_ln78_1

]]></Node>
<StgValue><ssdm name="icmp_ln674_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:2 %tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln76_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="22">
<![CDATA[
:3 %trunc_ln674_1 = trunc i22 %or_ln78_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="336" op_0_bw="336" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %tmp_5 = partselect i336 @llvm.part.select.i336, i336 %p_Val2_s, i32 335, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5 %sub_ln674_4 = sub i9 %tmp_4, i9 %trunc_ln674_1

]]></Node>
<StgValue><ssdm name="sub_ln674_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %sub_ln674_5 = sub i9 335, i9 %tmp_4

]]></Node>
<StgValue><ssdm name="sub_ln674_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %sub_ln674_6 = sub i9 %trunc_ln674_1, i9 %tmp_4

]]></Node>
<StgValue><ssdm name="sub_ln674_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:8 %select_ln674_3 = select i1 %icmp_ln674_1, i9 %sub_ln674_4, i9 %sub_ln674_6

]]></Node>
<StgValue><ssdm name="select_ln674_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="336" op_0_bw="1" op_1_bw="336" op_2_bw="336">
<![CDATA[
:9 %select_ln674_4 = select i1 %icmp_ln674_1, i336 %tmp_5, i336 %p_Val2_s

]]></Node>
<StgValue><ssdm name="select_ln674_4"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:10 %select_ln674_5 = select i1 %icmp_ln674_1, i9 %sub_ln674_5, i9 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln674_5"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11 %sub_ln674_7 = sub i9 335, i9 %select_ln674_3

]]></Node>
<StgValue><ssdm name="sub_ln674_7"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="336" op_0_bw="9">
<![CDATA[
:12 %zext_ln674_2 = zext i9 %select_ln674_5

]]></Node>
<StgValue><ssdm name="zext_ln674_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="336" op_0_bw="9">
<![CDATA[
:13 %zext_ln674_3 = zext i9 %sub_ln674_7

]]></Node>
<StgValue><ssdm name="zext_ln674_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:14 %lshr_ln674_2 = lshr i336 %select_ln674_4, i336 %zext_ln674_2

]]></Node>
<StgValue><ssdm name="lshr_ln674_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:15 %lshr_ln674_3 = lshr i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln674_3

]]></Node>
<StgValue><ssdm name="lshr_ln674_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:16 %p_Result_19 = and i336 %lshr_ln674_2, i336 %lshr_ln674_3

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="336">
<![CDATA[
:17 %sendWord_data_V_1 = trunc i336 %p_Result_19

]]></Node>
<StgValue><ssdm name="sendWord_data_V_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18 %add_ln79_1 = add i16 %header_idx_1_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:19 %store_ln79 = store i16 %add_ln79_1, i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:20 %br_ln80 = br void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i:7 %store_ln161 = store i2 0, i2 %gap_state

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="16">
<![CDATA[
:0 %trunc_ln76 = trunc i16 %header_idx_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="16">
<![CDATA[
:1 %trunc_ln76_1 = trunc i16 %header_idx_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln76_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
:2 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_1_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="23" op_0_bw="22">
<![CDATA[
:3 %zext_ln76 = zext i22 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %add_ln76 = add i23 %zext_ln76, i23 64

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln76 = icmp_ult  i23 %add_ln76, i23 337

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln76 = br i1 %icmp_ln76, void, void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:0 %icmp_ln82 = icmp_ult  i22 %shl_ln, i22 336

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:0 %tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln76_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="336" op_0_bw="9">
<![CDATA[
:1 %zext_ln674_4 = zext i9 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln674_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="336" op_0_bw="9">
<![CDATA[
:2 %zext_ln674_5 = zext i9 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln674_5"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:3 %lshr_ln674_4 = lshr i336 %p_Val2_s, i336 %zext_ln674_4

]]></Node>
<StgValue><ssdm name="lshr_ln674_4"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:4 %lshr_ln674_5 = lshr i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln674_5

]]></Node>
<StgValue><ssdm name="lshr_ln674_5"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:5 %p_Result_17 = and i336 %lshr_ln674_4, i336 %lshr_ln674_5

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="336">
<![CDATA[
:6 %p_Result_18 = trunc i336 %p_Result_17

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="16">
<![CDATA[
:7 %zext_ln414 = zext i16 %p_Result_18

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %add_ln85 = add i16 %header_idx_1_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:9 %store_ln85 = store i16 %add_ln85, i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln86 = br void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:0 %or_ln78 = or i22 %shl_ln, i22 63

]]></Node>
<StgValue><ssdm name="or_ln78"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1 %icmp_ln674 = icmp_ugt  i22 %shl_ln, i22 %or_ln78

]]></Node>
<StgValue><ssdm name="icmp_ln674"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:2 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln76, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="22">
<![CDATA[
:3 %trunc_ln674 = trunc i22 %or_ln78

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="336" op_0_bw="336" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %tmp_2 = partselect i336 @llvm.part.select.i336, i336 %p_Val2_s, i32 335, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5 %sub_ln674 = sub i9 %tmp, i9 %trunc_ln674

]]></Node>
<StgValue><ssdm name="sub_ln674"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %sub_ln674_1 = sub i9 335, i9 %tmp

]]></Node>
<StgValue><ssdm name="sub_ln674_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %sub_ln674_2 = sub i9 %trunc_ln674, i9 %tmp

]]></Node>
<StgValue><ssdm name="sub_ln674_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:8 %select_ln674 = select i1 %icmp_ln674, i9 %sub_ln674, i9 %sub_ln674_2

]]></Node>
<StgValue><ssdm name="select_ln674"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="336" op_0_bw="1" op_1_bw="336" op_2_bw="336">
<![CDATA[
:9 %select_ln674_1 = select i1 %icmp_ln674, i336 %tmp_2, i336 %p_Val2_s

]]></Node>
<StgValue><ssdm name="select_ln674_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:10 %select_ln674_2 = select i1 %icmp_ln674, i9 %sub_ln674_1, i9 %tmp

]]></Node>
<StgValue><ssdm name="select_ln674_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11 %sub_ln674_3 = sub i9 335, i9 %select_ln674

]]></Node>
<StgValue><ssdm name="sub_ln674_3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="336" op_0_bw="9">
<![CDATA[
:12 %zext_ln674 = zext i9 %select_ln674_2

]]></Node>
<StgValue><ssdm name="zext_ln674"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="336" op_0_bw="9">
<![CDATA[
:13 %zext_ln674_1 = zext i9 %sub_ln674_3

]]></Node>
<StgValue><ssdm name="zext_ln674_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:14 %lshr_ln674 = lshr i336 %select_ln674_1, i336 %zext_ln674

]]></Node>
<StgValue><ssdm name="lshr_ln674"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:15 %lshr_ln674_1 = lshr i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln674_1

]]></Node>
<StgValue><ssdm name="lshr_ln674_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
:16 %p_Result_16 = and i336 %lshr_ln674, i336 %lshr_ln674_1

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="336">
<![CDATA[
:17 %sendWord_data_V = trunc i336 %p_Result_16

]]></Node>
<StgValue><ssdm name="sendWord_data_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18 %add_ln79 = add i16 %header_idx_1_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:19 %store_ln79 = store i16 %add_ln79, i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
:20 %shl_ln1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %add_ln79, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="23" op_0_bw="22">
<![CDATA[
:21 %zext_ln80 = zext i22 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:22 %sub_ln80 = sub i23 336, i23 %zext_ln80

]]></Node>
<StgValue><ssdm name="sub_ln80"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="23">
<![CDATA[
:23 %trunc_ln80 = trunc i23 %sub_ln80

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:24 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sub_ln80, i32 22

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25 %sub_ln80_1 = sub i11 0, i11 %trunc_ln80

]]></Node>
<StgValue><ssdm name="sub_ln80_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26 %trunc_ln80_2 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln80_1, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln80_2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27 %sub_ln80_2 = sub i8 0, i8 %trunc_ln80_2

]]></Node>
<StgValue><ssdm name="sub_ln80_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28 %trunc_ln80_3 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %sub_ln80, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln80_3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:29 %select_ln80 = select i1 %tmp_3, i8 %sub_ln80_2, i8 %trunc_ln80_3

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:30 %br_ln80 = br void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i:0 %ref_tmp11_0_i_i = phi i8 %select_ln80, void, i8 0, void, i8 0, void

]]></Node>
<StgValue><ssdm name="ref_tmp11_0_i_i"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="8">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i:2 %trunc_ln125 = trunc i8 %ref_tmp11_0_i_i

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i:3 %store_ln129 = store i6 %trunc_ln125, i6 %remainingLength_V

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i:4 %tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %ref_tmp11_0_i_i, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i:5 %icmp_ln878 = icmp_eq  i5 %tmp_7, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i:6 %br_ln141 = br i1 %icmp_ln878, void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit._crit_edge.i.i, void

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln143 = store i2 2, i2 %gap_state

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln144 = br void %_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:0 %store_ln162 = store i16 0, i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
:1 %tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i192P0A, i192 %arpReplyMetaFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln96 = br i1 %tmp_i_i, void, void

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %tmp_i_i_33 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %arpRequestMetaFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_i_33"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln109 = br i1 %tmp_i_i_33, void %.exit, void

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="0"/>
<literal name="tmp_i_i_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:0 %arpRequestMetaFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %arpRequestMetaFifo

]]></Node>
<StgValue><ssdm name="arpRequestMetaFifo_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="0"/>
<literal name="tmp_i_i_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="336" op_0_bw="336" op_1_bw="336" op_2_bw="48" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1 %p_Result_14 = partset i336 @llvm.part.set.i336.i48, i336 %p_Val2_s, i48 281474976710655, i32 0, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="0"/>
<literal name="tmp_i_i_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="336" op_0_bw="336" op_1_bw="336" op_2_bw="48" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2 %p_Result_15 = partset i336 @llvm.part.set.i336.i48, i336 %p_Result_14, i48 %myMacAddress_read, i32 48, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="0"/>
<literal name="tmp_i_i_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="176" op_0_bw="176" op_1_bw="32" op_2_bw="48" op_3_bw="32" op_4_bw="48" op_5_bw="16">
<![CDATA[
:3 %tmp_10_i_i = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i32.i48.i32.i48.i16, i32 %arpRequestMetaFifo_read, i48 0, i32 %myIpAddress_read, i48 %myMacAddress_read, i16 256

]]></Node>
<StgValue><ssdm name="tmp_10_i_i"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="0"/>
<literal name="tmp_i_i_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="336" op_0_bw="336" op_1_bw="336" op_2_bw="176" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4 %p_Result_6 = partset i336 @_ssdm_op_PartSet.i336.i336.i176.i32.i32, i336 %p_Result_15, i176 %tmp_10_i_i, i32 160, i32 335

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="0"/>
<literal name="tmp_i_i_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="336" op_1_bw="336" op_2_bw="0">
<![CDATA[
:5 %store_ln414 = store i336 %p_Result_6, i336 %header_header_V_1

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="0"/>
<literal name="tmp_i_i_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:6 %store_ln120 = store i2 1, i2 %gap_state

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="0"/>
<literal name="tmp_i_i_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln121 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="192" op_0_bw="192" op_1_bw="192" op_2_bw="0">
<![CDATA[
:0 %arpReplyMetaFifo_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %arpReplyMetaFifo

]]></Node>
<StgValue><ssdm name="arpReplyMetaFifo_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="48" op_0_bw="192">
<![CDATA[
:1 %trunc_ln145 = trunc i192 %arpReplyMetaFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="48" op_0_bw="48" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln145_5 = partselect i48 @_ssdm_op_PartSelect.i48.i192.i32.i32, i192 %arpReplyMetaFifo_read, i32 64, i32 111

]]></Node>
<StgValue><ssdm name="trunc_ln145_5"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln145_6 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %arpReplyMetaFifo_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln145_6"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="336" op_0_bw="336" op_1_bw="336" op_2_bw="48" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4 %p_Result_12 = partset i336 @llvm.part.set.i336.i48, i336 %p_Val2_s, i48 %trunc_ln145, i32 0, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="336" op_0_bw="336" op_1_bw="336" op_2_bw="48" op_3_bw="32" op_4_bw="32">
<![CDATA[
:5 %p_Result_13 = partset i336 @llvm.part.set.i336.i48, i336 %p_Result_12, i48 %myMacAddress_read, i32 48, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="176" op_0_bw="176" op_1_bw="32" op_2_bw="48" op_3_bw="32" op_4_bw="48" op_5_bw="16">
<![CDATA[
:6 %tmp_9_i_i = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i32.i48.i32.i48.i16, i32 %trunc_ln145_6, i48 %trunc_ln145_5, i32 %myIpAddress_read, i48 %myMacAddress_read, i16 512

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="336" op_0_bw="336" op_1_bw="336" op_2_bw="176" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7 %p_Result_s = partset i336 @_ssdm_op_PartSet.i336.i336.i176.i32.i32, i336 %p_Result_13, i176 %tmp_9_i_i, i32 160, i32 335

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="336" op_1_bw="336" op_2_bw="0">
<![CDATA[
:8 %store_ln414 = store i336 %p_Result_s, i336 %header_header_V_1

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:9 %store_ln107 = store i2 1, i2 %gap_state

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln108 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i:0 %sendWord_data_V_5 = phi i64 %sendWord_data_V_1, void, i64 %zext_ln414_1, void, i64 0, void

]]></Node>
<StgValue><ssdm name="sendWord_data_V_5"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i:1 %remainingLength_V_load = load i6 %remainingLength_V

]]></Node>
<StgValue><ssdm name="remainingLength_V_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="6">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i:2 %this_V_write_assign = mux i64 @_ssdm_op_Mux.ap_auto.64i64.i6, i64 18446744073709551615, i64 1, i64 3, i64 7, i64 15, i64 31, i64 63, i64 127, i64 255, i64 511, i64 1023, i64 2047, i64 4095, i64 8191, i64 16383, i64 32767, i64 65535, i64 131071, i64 262143, i64 524287, i64 1048575, i64 2097151, i64 4194303, i64 8388607, i64 16777215, i64 33554431, i64 67108863, i64 134217727, i64 268435455, i64 536870911, i64 1073741823, i64 2147483647, i64 4294967295, i64 8589934591, i64 17179869183, i64 34359738367, i64 68719476735, i64 137438953471, i64 274877906943, i64 549755813887, i64 1099511627775, i64 2199023255551, i64 4398046511103, i64 8796093022207, i64 17592186044415, i64 35184372088831, i64 70368744177663, i64 140737488355327, i64 281474976710655, i64 562949953421311, i64 1125899906842623, i64 2251799813685247, i64 4503599627370495, i64 9007199254740991, i64 18014398509481983, i64 36028797018963967, i64 72057594037927935, i64 144115188075855871, i64 288230376151711743, i64 576460752303423487, i64 1152921504606846975, i64 2305843009213693951, i64 4611686018427387903, i64 9223372036854775807, i6 %remainingLength_V_load

]]></Node>
<StgValue><ssdm name="this_V_write_assign"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="64">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i:3 %sendWord_keep_V = trunc i64 %this_V_write_assign

]]></Node>
<StgValue><ssdm name="sendWord_keep_V"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="73" op_0_bw="73" op_1_bw="1" op_2_bw="8" op_3_bw="64">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i:4 %or_ln = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 1, i8 %sendWord_keep_V, i64 %sendWord_data_V_5

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="73">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i:5 %zext_ln174 = zext i73 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %arpDataOut_internal, i128 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit51.i.i:8 %br_ln162 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit.i.i:1 %sendWord_data_V_3 = phi i64 %sendWord_data_V, void, i64 %zext_ln414, void, i64 0, void

]]></Node>
<StgValue><ssdm name="sendWord_data_V_3"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit._crit_edge.i.i:0 %or_ln174_1 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 1, i64 %sendWord_data_V_3

]]></Node>
<StgValue><ssdm name="or_ln174_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="72" op_0_bw="65">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit._crit_edge.i.i:1 %sext_ln174 = sext i65 %or_ln174_1

]]></Node>
<StgValue><ssdm name="sext_ln174"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="128" op_0_bw="72">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit._crit_edge.i.i:2 %zext_ln174_2 = zext i72 %sext_ln174

]]></Node>
<StgValue><ssdm name="zext_ln174_2"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit._crit_edge.i.i:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %arpDataOut_internal, i128 %zext_ln174_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gap_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE11consumeWordER7ap_uintILi64EE.exit._crit_edge.i.i:4 %br_ln149 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0">
<![CDATA[
.exit:0 %ret_ln222 = ret

]]></Node>
<StgValue><ssdm name="ret_ln222"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
