{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659910318361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659910318361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 07 19:11:58 2022 " "Processing started: Sun Aug 07 19:11:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659910318361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659910318361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659910318361 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1659910318498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1659910318566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorandgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectorandgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorAndGenerator-arch " "Found design unit 1: DetectorAndGenerator-arch" {  } { { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318816 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorAndGenerator " "Found entity 1: DetectorAndGenerator" {  } { { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659910318816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DetectorAndGenerator " "Elaborating entity \"DetectorAndGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1659910318833 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gerador.vhd 2 1 " "Using design file gerador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador-arch " "Found design unit 1: gerador-arch" {  } { { "gerador.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318839 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador " "Found entity 1: gerador" {  } { { "gerador.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910318839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador gerador:g " "Elaborating entity \"gerador\" for hierarchy \"gerador:g\"" {  } { { "DetectorAndGenerator.vhd" "g" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910318839 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generatorcontroller.vhd 2 1 " "Using design file generatorcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneratorController-arch " "Found design unit 1: GeneratorController-arch" {  } { { "generatorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/generatorcontroller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318844 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeneratorController " "Found entity 1: GeneratorController" {  } { { "generatorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/generatorcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910318844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneratorController gerador:g\|GeneratorController:control " "Elaborating entity \"GeneratorController\" for hierarchy \"gerador:g\|GeneratorController:control\"" {  } { { "gerador.vhd" "control" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910318845 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn generatorcontroller.vhd(18) " "VHDL Process Statement warning at generatorcontroller.vhd(18): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generatorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/generatorcontroller.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1659910318845 "|DetectorAndGenerator|gerador:g|GeneratorController:control"}
{ "Warning" "WSGN_SEARCH_FILE" "message.vhd 2 1 " "Using design file message.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Message-arch " "Found design unit 1: Message-arch" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Message " "Found entity 1: Message" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910318850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Message gerador:g\|Message:m " "Elaborating entity \"Message\" for hierarchy \"gerador:g\|Message:m\"" {  } { { "gerador.vhd" "m" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910318850 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "firstMessage message.vhd(16) " "VHDL Variable Declaration warning at message.vhd(16): used initial value expression for variable \"firstMessage\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 16 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "secondMessage message.vhd(17) " "VHDL Variable Declaration warning at message.vhd(17): used initial value expression for variable \"secondMessage\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 17 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "thirdMessage message.vhd(18) " "VHDL Variable Declaration warning at message.vhd(18): used initial value expression for variable \"thirdMessage\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 18 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter message.vhd(14) " "VHDL Process Statement warning at message.vhd(14): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] message.vhd(20) " "Inferred latch for \"counter\[0\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] message.vhd(20) " "Inferred latch for \"counter\[1\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] message.vhd(20) " "Inferred latch for \"counter\[2\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] message.vhd(20) " "Inferred latch for \"counter\[3\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] message.vhd(20) " "Inferred latch for \"counter\[4\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] message.vhd(20) " "Inferred latch for \"counter\[5\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] message.vhd(20) " "Inferred latch for \"counter\[6\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] message.vhd(20) " "Inferred latch for \"counter\[7\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] message.vhd(20) " "Inferred latch for \"counter\[8\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] message.vhd(20) " "Inferred latch for \"counter\[9\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] message.vhd(20) " "Inferred latch for \"counter\[10\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318851 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] message.vhd(20) " "Inferred latch for \"counter\[11\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] message.vhd(20) " "Inferred latch for \"counter\[12\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] message.vhd(20) " "Inferred latch for \"counter\[13\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] message.vhd(20) " "Inferred latch for \"counter\[14\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] message.vhd(20) " "Inferred latch for \"counter\[15\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] message.vhd(20) " "Inferred latch for \"counter\[16\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] message.vhd(20) " "Inferred latch for \"counter\[17\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] message.vhd(20) " "Inferred latch for \"counter\[18\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] message.vhd(20) " "Inferred latch for \"counter\[19\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] message.vhd(20) " "Inferred latch for \"counter\[20\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] message.vhd(20) " "Inferred latch for \"counter\[21\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] message.vhd(20) " "Inferred latch for \"counter\[22\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] message.vhd(20) " "Inferred latch for \"counter\[23\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] message.vhd(20) " "Inferred latch for \"counter\[24\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] message.vhd(20) " "Inferred latch for \"counter\[25\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] message.vhd(20) " "Inferred latch for \"counter\[26\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] message.vhd(20) " "Inferred latch for \"counter\[27\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] message.vhd(20) " "Inferred latch for \"counter\[28\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] message.vhd(20) " "Inferred latch for \"counter\[29\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] message.vhd(20) " "Inferred latch for \"counter\[30\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] message.vhd(20) " "Inferred latch for \"counter\[31\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318852 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WSGN_SEARCH_FILE" "header.vhd 2 1 " "Using design file header.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Header-arch " "Found design unit 1: Header-arch" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318857 ""} { "Info" "ISGN_ENTITY_NAME" "1 Header " "Found entity 1: Header" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910318857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Header gerador:g\|Header:h " "Elaborating entity \"Header\" for hierarchy \"gerador:g\|Header:h\"" {  } { { "gerador.vhd" "h" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910318858 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[4\] header.vhd(13) " "Inferred latch for \"transmissionBus\[4\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318858 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[3\] header.vhd(13) " "Inferred latch for \"transmissionBus\[3\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318858 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[2\] header.vhd(13) " "Inferred latch for \"transmissionBus\[2\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318858 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[1\] header.vhd(13) " "Inferred latch for \"transmissionBus\[1\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318858 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[0\] header.vhd(13) " "Inferred latch for \"transmissionBus\[0\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318858 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Warning" "WSGN_SEARCH_FILE" "transmissor.vhd 2 1 " "Using design file transmissor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmissor-arch " "Found design unit 1: transmissor-arch" {  } { { "transmissor.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/transmissor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318863 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "transmissor.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/transmissor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910318863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor gerador:g\|transmissor:t " "Elaborating entity \"transmissor\" for hierarchy \"gerador:g\|transmissor:t\"" {  } { { "gerador.vhd" "t" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910318863 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s\[0\] transmissor.vhd(19) " "Using initial value X (don't care) for net \"s\[0\]\" at transmissor.vhd(19)" {  } { { "transmissor.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/transmissor.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910318864 "|DetectorAndGenerator|gerador:g|transmissor:t"}
{ "Warning" "WSGN_SEARCH_FILE" "flipflop.vhd 2 1 " "Using design file flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-behaviour " "Found design unit 1: flipFlop-behaviour" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318869 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910318869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop gerador:g\|transmissor:t\|flipFlop:f0 " "Elaborating entity \"flipFlop\" for hierarchy \"gerador:g\|transmissor:t\|flipFlop:f0\"" {  } { { "transmissor.vhd" "f0" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/transmissor.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910318869 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set flipflop.vhd(18) " "VHDL Process Statement warning at flipflop.vhd(18): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1659910318870 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setIn flipflop.vhd(19) " "VHDL Process Statement warning at flipflop.vhd(19): signal \"setIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1659910318870 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f0"}
{ "Warning" "WSGN_SEARCH_FILE" "detector.vhd 2 1 " "Using design file detector.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Detector-arch " "Found design unit 1: Detector-arch" {  } { { "detector.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318879 ""} { "Info" "ISGN_ENTITY_NAME" "1 Detector " "Found entity 1: Detector" {  } { { "detector.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910318879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detector Detector:d " "Elaborating entity \"Detector\" for hierarchy \"Detector:d\"" {  } { { "DetectorAndGenerator.vhd" "d" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910318880 ""}
{ "Warning" "WSGN_SEARCH_FILE" "receptor.vhd 2 1 " "Using design file receptor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receptor-arch " "Found design unit 1: Receptor-arch" {  } { { "receptor.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/receptor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318885 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receptor " "Found entity 1: Receptor" {  } { { "receptor.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/receptor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318885 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910318885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receptor Detector:d\|Receptor:r " "Elaborating entity \"Receptor\" for hierarchy \"Detector:d\|Receptor:r\"" {  } { { "detector.vhd" "r" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detector.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910318886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "detectorcontroller.vhd 2 1 " "Using design file detectorcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorController-arch " "Found design unit 1: DetectorController-arch" {  } { { "detectorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detectorcontroller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318896 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorController " "Found entity 1: DetectorController" {  } { { "detectorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detectorcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910318896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorController Detector:d\|DetectorController:c " "Elaborating entity \"DetectorController\" for hierarchy \"Detector:d\|DetectorController:c\"" {  } { { "detector.vhd" "c" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detector.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910318896 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a detectorcontroller.vhd(19) " "Verilog HDL or VHDL warning at detectorcontroller.vhd(19): object \"a\" assigned a value but never read" {  } { { "detectorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detectorcontroller.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1659910318897 "|DetectorAndGenerator|Detector:d|DetectorController:c"}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador.vhd 2 1 " "Using design file decodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-arch " "Found design unit 1: Decodificador-arch" {  } { { "decodificador.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/decodificador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318902 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "decodificador.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910318902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910318902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Detector:d\|Decodificador:d " "Elaborating entity \"Decodificador\" for hierarchy \"Detector:d\|Decodificador:d\"" {  } { { "detector.vhd" "d" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detector.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910318903 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f12\|data gerador:g\|transmissor:t\|flipFlop:f12\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f12\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f12\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f12\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f12\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910319207 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f12|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f11\|data gerador:g\|transmissor:t\|flipFlop:f11\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f11\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f11\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f11\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f11\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910319207 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f11|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f10\|data gerador:g\|transmissor:t\|flipFlop:f10\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f10\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f10\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f10\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f10\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910319207 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f10|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f9\|data gerador:g\|transmissor:t\|flipFlop:f9\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f9\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f9\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f9\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f9\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910319207 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f9|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f8\|data gerador:g\|transmissor:t\|flipFlop:f8\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f8\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f8\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f8\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f8\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910319207 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f8|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f6\|data gerador:g\|transmissor:t\|flipFlop:f6\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f6\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f6\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f6\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f6\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910319207 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f6|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f3\|data gerador:g\|transmissor:t\|flipFlop:f3\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f3\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f3\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f3\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f3\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910319207 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f3|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f2\|data gerador:g\|transmissor:t\|flipFlop:f2\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f3\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f2\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f2\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f3\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910319207 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f2|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f1\|data gerador:g\|transmissor:t\|flipFlop:f1\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f1\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f1\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f1\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f1\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910319207 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f1|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f0\|data gerador:g\|transmissor:t\|flipFlop:f0\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f6\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f0\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f0\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f6\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910319207 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f0|data"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1659910319207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1659910319326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1659910319507 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659910319507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1659910319540 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1659910319540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1659910319540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1659910319540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659910319559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 07 19:11:59 2022 " "Processing ended: Sun Aug 07 19:11:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659910319559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659910319559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659910319559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659910319559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659910320714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659910320714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 07 19:12:00 2022 " "Processing started: Sun Aug 07 19:12:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659910320714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1659910320714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1659910320714 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1659910320758 ""}
{ "Info" "0" "" "Project  = DetectorAndGenerator" {  } {  } 0 0 "Project  = DetectorAndGenerator" 0 0 "Fitter" 0 0 1659910320758 ""}
{ "Info" "0" "" "Revision = DetectorAndGenerator" {  } {  } 0 0 "Revision = DetectorAndGenerator" 0 0 "Fitter" 0 0 1659910320758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1659910320834 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DetectorAndGenerator 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"DetectorAndGenerator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1659910320840 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1659910320868 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1659910320868 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1659910320977 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1659910320994 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1659910321332 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valid_out " "Pin valid_out not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { valid_out } } } { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valid_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659910321525 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[7\] " "Pin message\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { message[7] } } } { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { message[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659910321525 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[6\] " "Pin message\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { message[6] } } } { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { message[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659910321525 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[5\] " "Pin message\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { message[5] } } } { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { message[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659910321525 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[4\] " "Pin message\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { message[4] } } } { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { message[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659910321525 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[3\] " "Pin message\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { message[3] } } } { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { message[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659910321525 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[2\] " "Pin message\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { message[2] } } } { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { message[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659910321525 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[1\] " "Pin message\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { message[1] } } } { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { message[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659910321525 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[0\] " "Pin message\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { message[0] } } } { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { message[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659910321525 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659910321525 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetn " "Pin resetn not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { resetn } } } { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659910321525 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1659910321525 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1659910326465 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 95 global CLKCTRL_G10 " "clk~inputCLKENA0 with 95 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1659910326925 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1659910326925 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659910327010 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "TimeQuest Timing Analyzer is analyzing 39 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1659910327401 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DetectorAndGenerator.sdc " "Synopsys Design Constraints File file not found: 'DetectorAndGenerator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1659910327401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1659910327401 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "g\|m\|counter\[0\]~0\|combout " "Node \"g\|m\|counter\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659910327403 ""} { "Warning" "WSTA_SCC_NODE" "g\|m\|counter\[0\]~0\|datac " "Node \"g\|m\|counter\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659910327403 ""}  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1659910327403 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1659910327404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1659910327404 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1659910327404 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1659910327409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659910327409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659910327409 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1659910327410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1659910327410 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1659910327410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1659910327421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1659910327421 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1659910327421 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659910327528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1659910330552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659910331000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1659910331007 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1659910333810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659910333810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1659910334621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1659910338584 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1659910338584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659910341401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1659910341402 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1659910341402 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1659910342178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659910342267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659910342658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659910342711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659910343383 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659910345165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/output_files/DetectorAndGenerator.fit.smsg " "Generated suppressed messages file D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/output_files/DetectorAndGenerator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1659910345432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6935 " "Peak virtual memory: 6935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659910345853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 07 19:12:25 2022 " "Processing ended: Sun Aug 07 19:12:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659910345853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659910345853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659910345853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1659910345853 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1659910346938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659910346938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 07 19:12:26 2022 " "Processing started: Sun Aug 07 19:12:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659910346938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1659910346938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1659910346938 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1659910352330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659910353647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 07 19:12:33 2022 " "Processing ended: Sun Aug 07 19:12:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659910353647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659910353647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659910353647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1659910353647 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1659910354231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1659910354764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659910354764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 07 19:12:34 2022 " "Processing started: Sun Aug 07 19:12:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659910354764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659910354764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DetectorAndGenerator -c DetectorAndGenerator " "Command: quartus_sta DetectorAndGenerator -c DetectorAndGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659910354764 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1659910354810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1659910355212 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1659910355242 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1659910355242 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "TimeQuest Timing Analyzer is analyzing 39 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1659910355895 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DetectorAndGenerator.sdc " "Synopsys Design Constraints File file not found: 'DetectorAndGenerator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1659910355961 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1659910355961 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gerador:g\|GeneratorController:control\|state gerador:g\|GeneratorController:control\|state " "create_clock -period 1.000 -name gerador:g\|GeneratorController:control\|state gerador:g\|GeneratorController:control\|state" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355962 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355962 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "g\|m\|counter\[0\]~0\|combout " "Node \"g\|m\|counter\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659910355963 ""} { "Warning" "WSTA_SCC_NODE" "g\|m\|counter\[0\]~0\|datad " "Node \"g\|m\|counter\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659910355963 ""}  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1659910355963 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1659910355964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355964 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1659910355965 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1659910355969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1659910355984 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659910355984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.591 " "Worst-case setup slack is -6.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.591            -432.804 clk  " "   -6.591            -432.804 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.497            -165.603 gerador:g\|GeneratorController:control\|state  " "   -5.497            -165.603 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910355985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.235 " "Worst-case hold slack is -2.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.235             -18.700 clk  " "   -2.235             -18.700 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 gerador:g\|GeneratorController:control\|state  " "    0.832               0.000 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910355987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.338 " "Worst-case recovery slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk  " "    0.338               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910355989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.743 " "Worst-case removal slack is -0.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743              -8.153 clk  " "   -0.743              -8.153 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910355990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -106.256 clk  " "   -0.724            -106.256 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 gerador:g\|GeneratorController:control\|state  " "    0.410               0.000 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910355991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910355991 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1659910356003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1659910356034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1659910357024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1659910357093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659910357093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.685 " "Worst-case setup slack is -6.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.685            -440.609 clk  " "   -6.685            -440.609 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.718            -172.107 gerador:g\|GeneratorController:control\|state  " "   -5.718            -172.107 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910357094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.369 " "Worst-case hold slack is -2.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.369             -20.723 clk  " "   -2.369             -20.723 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.821               0.000 gerador:g\|GeneratorController:control\|state  " "    0.821               0.000 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910357096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.520 " "Worst-case recovery slack is 0.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 clk  " "    0.520               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910357098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.879 " "Worst-case removal slack is -0.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -9.776 clk  " "   -0.879              -9.776 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910357099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -106.302 clk  " "   -0.724            -106.302 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 gerador:g\|GeneratorController:control\|state  " "    0.371               0.000 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910357100 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1659910357111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1659910357247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1659910357865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357902 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1659910357903 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659910357903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.073 " "Worst-case setup slack is -2.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.073             -48.187 gerador:g\|GeneratorController:control\|state  " "   -2.073             -48.187 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.980            -124.730 clk  " "   -1.980            -124.730 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910357904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.990 " "Worst-case hold slack is -0.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.990              -7.352 clk  " "   -0.990              -7.352 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 gerador:g\|GeneratorController:control\|state  " "    0.347               0.000 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910357906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.471 " "Worst-case recovery slack is 0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 clk  " "    0.471               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910357908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.144 " "Worst-case removal slack is -0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -1.429 clk  " "   -0.144              -1.429 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910357909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -8.207 clk  " "   -0.088              -8.207 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 gerador:g\|GeneratorController:control\|state  " "    0.368               0.000 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910357911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910357911 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1659910357921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358124 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1659910358125 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659910358125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.879 " "Worst-case setup slack is -1.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.879             -43.184 gerador:g\|GeneratorController:control\|state  " "   -1.879             -43.184 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811            -112.284 clk  " "   -1.811            -112.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910358126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.999 " "Worst-case hold slack is -0.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.999              -7.705 clk  " "   -0.999              -7.705 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 gerador:g\|GeneratorController:control\|state  " "    0.320               0.000 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910358128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.560 " "Worst-case recovery slack is 0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 clk  " "    0.560               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910358129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.223 " "Worst-case removal slack is -0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223              -2.477 clk  " "   -0.223              -2.477 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910358131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -8.438 clk  " "   -0.090              -8.438 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 gerador:g\|GeneratorController:control\|state  " "    0.387               0.000 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659910358132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659910358132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1659910358689 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1659910358689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5179 " "Peak virtual memory: 5179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659910358728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 07 19:12:38 2022 " "Processing ended: Sun Aug 07 19:12:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659910358728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659910358728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659910358728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659910358728 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659910359833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659910359833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 07 19:12:39 2022 " "Processing started: Sun Aug 07 19:12:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659910359833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659910359833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659910359833 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1659910360373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659910360413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 07 19:12:40 2022 " "Processing ended: Sun Aug 07 19:12:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659910360413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659910360413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659910360413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659910360413 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659910361001 ""}
