/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Target Instruction Enum Values and Descriptors                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace MSP430 {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    CFI_INSTRUCTION	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    BUNDLE	= 14,
    LIFETIME_START	= 15,
    LIFETIME_END	= 16,
    STACKMAP	= 17,
    FENTRY_CALL	= 18,
    PATCHPOINT	= 19,
    LOAD_STACK_GUARD	= 20,
    STATEPOINT	= 21,
    LOCAL_ESCAPE	= 22,
    FAULTING_OP	= 23,
    PATCHABLE_OP	= 24,
    PATCHABLE_FUNCTION_ENTER	= 25,
    PATCHABLE_RET	= 26,
    PATCHABLE_FUNCTION_EXIT	= 27,
    PATCHABLE_TAIL_CALL	= 28,
    PATCHABLE_EVENT_CALL	= 29,
    G_ADD	= 30,
    G_SUB	= 31,
    G_MUL	= 32,
    G_SDIV	= 33,
    G_UDIV	= 34,
    G_SREM	= 35,
    G_UREM	= 36,
    G_AND	= 37,
    G_OR	= 38,
    G_XOR	= 39,
    G_FRAME_INDEX	= 40,
    G_GLOBAL_VALUE	= 41,
    G_EXTRACT	= 42,
    G_UNMERGE_VALUES	= 43,
    G_INSERT	= 44,
    G_SEQUENCE	= 45,
    G_MERGE_VALUES	= 46,
    G_PTRTOINT	= 47,
    G_INTTOPTR	= 48,
    G_BITCAST	= 49,
    G_LOAD	= 50,
    G_STORE	= 51,
    G_BRCOND	= 52,
    G_BRINDIRECT	= 53,
    G_INTRINSIC	= 54,
    G_INTRINSIC_W_SIDE_EFFECTS	= 55,
    G_ANYEXT	= 56,
    G_TRUNC	= 57,
    G_CONSTANT	= 58,
    G_FCONSTANT	= 59,
    G_VASTART	= 60,
    G_VAARG	= 61,
    G_SEXT	= 62,
    G_ZEXT	= 63,
    G_SHL	= 64,
    G_LSHR	= 65,
    G_ASHR	= 66,
    G_ICMP	= 67,
    G_FCMP	= 68,
    G_SELECT	= 69,
    G_UADDE	= 70,
    G_USUBE	= 71,
    G_SADDO	= 72,
    G_SSUBO	= 73,
    G_UMULO	= 74,
    G_SMULO	= 75,
    G_UMULH	= 76,
    G_SMULH	= 77,
    G_FADD	= 78,
    G_FSUB	= 79,
    G_FMUL	= 80,
    G_FDIV	= 81,
    G_FREM	= 82,
    G_FPOW	= 83,
    G_FNEG	= 84,
    G_FPEXT	= 85,
    G_FPTRUNC	= 86,
    G_FPTOSI	= 87,
    G_FPTOUI	= 88,
    G_SITOFP	= 89,
    G_UITOFP	= 90,
    G_GEP	= 91,
    G_PTR_MASK	= 92,
    G_BR	= 93,
    G_INSERT_VECTOR_ELT	= 94,
    G_EXTRACT_VECTOR_ELT	= 95,
    G_SHUFFLE_VECTOR	= 96,
    ADC16mi	= 97,
    ADC16mm	= 98,
    ADC16mr	= 99,
    ADC16ri	= 100,
    ADC16rm	= 101,
    ADC16rr	= 102,
    ADC8mi	= 103,
    ADC8mm	= 104,
    ADC8mr	= 105,
    ADC8ri	= 106,
    ADC8rm	= 107,
    ADC8rr	= 108,
    ADD16mi	= 109,
    ADD16mm	= 110,
    ADD16mr	= 111,
    ADD16ri	= 112,
    ADD16rm	= 113,
    ADD16rm_POST	= 114,
    ADD16rr	= 115,
    ADD8mi	= 116,
    ADD8mm	= 117,
    ADD8mr	= 118,
    ADD8ri	= 119,
    ADD8rm	= 120,
    ADD8rm_POST	= 121,
    ADD8rr	= 122,
    ADDframe	= 123,
    ADJCALLSTACKDOWN	= 124,
    ADJCALLSTACKUP	= 125,
    AND16mi	= 126,
    AND16mm	= 127,
    AND16mr	= 128,
    AND16ri	= 129,
    AND16rm	= 130,
    AND16rm_POST	= 131,
    AND16rr	= 132,
    AND8mi	= 133,
    AND8mm	= 134,
    AND8mr	= 135,
    AND8ri	= 136,
    AND8rm	= 137,
    AND8rm_POST	= 138,
    AND8rr	= 139,
    BIC16mm	= 140,
    BIC16mr	= 141,
    BIC16rm	= 142,
    BIC16rr	= 143,
    BIC8mm	= 144,
    BIC8mr	= 145,
    BIC8rm	= 146,
    BIC8rr	= 147,
    BIT16mi	= 148,
    BIT16mm	= 149,
    BIT16mr	= 150,
    BIT16ri	= 151,
    BIT16rm	= 152,
    BIT16rr	= 153,
    BIT8mi	= 154,
    BIT8mm	= 155,
    BIT8mr	= 156,
    BIT8ri	= 157,
    BIT8rm	= 158,
    BIT8rr	= 159,
    Bi	= 160,
    Bm	= 161,
    Br	= 162,
    CALLi	= 163,
    CALLm	= 164,
    CALLr	= 165,
    CMP16mi	= 166,
    CMP16mr	= 167,
    CMP16ri	= 168,
    CMP16rm	= 169,
    CMP16rr	= 170,
    CMP8mi	= 171,
    CMP8mr	= 172,
    CMP8ri	= 173,
    CMP8rm	= 174,
    CMP8rr	= 175,
    JCC	= 176,
    JMP	= 177,
    MOV16mi	= 178,
    MOV16mm	= 179,
    MOV16mr	= 180,
    MOV16ri	= 181,
    MOV16rm	= 182,
    MOV16rm_POST	= 183,
    MOV16rr	= 184,
    MOV8mi	= 185,
    MOV8mm	= 186,
    MOV8mr	= 187,
    MOV8ri	= 188,
    MOV8rm	= 189,
    MOV8rm_POST	= 190,
    MOV8rr	= 191,
    MOVZX16rm8	= 192,
    MOVZX16rr8	= 193,
    NOP	= 194,
    OR16mi	= 195,
    OR16mm	= 196,
    OR16mr	= 197,
    OR16ri	= 198,
    OR16rm	= 199,
    OR16rm_POST	= 200,
    OR16rr	= 201,
    OR8mi	= 202,
    OR8mm	= 203,
    OR8mr	= 204,
    OR8ri	= 205,
    OR8rm	= 206,
    OR8rm_POST	= 207,
    OR8rr	= 208,
    POP16r	= 209,
    PUSH16r	= 210,
    RET	= 211,
    RETI	= 212,
    SAR16r1	= 213,
    SAR16r1c	= 214,
    SAR8r1	= 215,
    SAR8r1c	= 216,
    SBC16mi	= 217,
    SBC16mm	= 218,
    SBC16mr	= 219,
    SBC16ri	= 220,
    SBC16rm	= 221,
    SBC16rr	= 222,
    SBC8mi	= 223,
    SBC8mm	= 224,
    SBC8mr	= 225,
    SBC8ri	= 226,
    SBC8rm	= 227,
    SBC8rr	= 228,
    SEXT16r	= 229,
    SHL16r1	= 230,
    SHL8r1	= 231,
    SUB16mi	= 232,
    SUB16mm	= 233,
    SUB16mr	= 234,
    SUB16ri	= 235,
    SUB16rm	= 236,
    SUB16rm_POST	= 237,
    SUB16rr	= 238,
    SUB8mi	= 239,
    SUB8mm	= 240,
    SUB8mr	= 241,
    SUB8ri	= 242,
    SUB8rm	= 243,
    SUB8rm_POST	= 244,
    SUB8rr	= 245,
    SWPB16r	= 246,
    Select16	= 247,
    Select8	= 248,
    Shl16	= 249,
    Shl8	= 250,
    Sra16	= 251,
    Sra8	= 252,
    Srl16	= 253,
    Srl8	= 254,
    XOR16mi	= 255,
    XOR16mm	= 256,
    XOR16mr	= 257,
    XOR16ri	= 258,
    XOR16rm	= 259,
    XOR16rm_POST	= 260,
    XOR16rr	= 261,
    XOR8mi	= 262,
    XOR8mm	= 263,
    XOR8mr	= 264,
    XOR8ri	= 265,
    XOR8rm	= 266,
    XOR8rm_POST	= 267,
    XOR8rr	= 268,
    ZEXT16r	= 269,
    INSTRUCTION_LIST_END = 270
  };

namespace Sched {
  enum {
    NoInstrModel	= 0,
    SCHED_LIST_END = 1
  };
} // end Sched namespace
} // end MSP430 namespace
} // end llvm namespace
#endif // GET_INSTRINFO_ENUM

#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const MCPhysReg ImplicitList1[] = { MSP430::SR, 0 };
static const MCPhysReg ImplicitList2[] = { MSP430::SP, 0 };
static const MCPhysReg ImplicitList3[] = { MSP430::SP, MSP430::SR, 0 };
static const MCPhysReg ImplicitList4[] = { MSP430::R11, MSP430::R12, MSP430::R13, MSP430::R14, MSP430::R15, MSP430::SR, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo8[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo9[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo10[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo11[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo12[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo13[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo14[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo15[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo16[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo17[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo18[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo19[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo20[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo21[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo22[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo23[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo24[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
static const MCOperandInfo OperandInfo25[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
static const MCOperandInfo OperandInfo26[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
static const MCOperandInfo OperandInfo27[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo28[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo29[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo30[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo31[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo32[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo33[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo34[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo35[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo36[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo37[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo38[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo39[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo40[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo41[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo42[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo43[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo44[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo45[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo46[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo47[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo48[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo49[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo50[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo51[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo52[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo53[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo54[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo55[] = { { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo56[] = { { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { MSP430::GR8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };

extern const MCInstrDesc MSP430Insts[] = {
  { 0,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #2 = CFI_INSTRUCTION
  { 3,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo4, -1 ,nullptr },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo5, -1 ,nullptr },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo6, -1 ,nullptr },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo4, -1 ,nullptr },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #11 = DBG_VALUE
  { 12,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #13 = COPY
  { 14,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #14 = BUNDLE
  { 15,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #15 = LIFETIME_START
  { 16,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #16 = LIFETIME_END
  { 17,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo8, -1 ,nullptr },  // Inst #17 = STACKMAP
  { 18,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #18 = FENTRY_CALL
  { 19,	6,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo9, -1 ,nullptr },  // Inst #19 = PATCHPOINT
  { 20,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo10, -1 ,nullptr },  // Inst #20 = LOAD_STACK_GUARD
  { 21,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #21 = STATEPOINT
  { 22,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo11, -1 ,nullptr },  // Inst #22 = LOCAL_ESCAPE
  { 23,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #23 = FAULTING_OP
  { 24,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #24 = PATCHABLE_OP
  { 25,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #25 = PATCHABLE_FUNCTION_ENTER
  { 26,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #26 = PATCHABLE_RET
  { 27,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #27 = PATCHABLE_FUNCTION_EXIT
  { 28,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #28 = PATCHABLE_TAIL_CALL
  { 29,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo11, -1 ,nullptr },  // Inst #29 = PATCHABLE_EVENT_CALL
  { 30,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #30 = G_ADD
  { 31,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #31 = G_SUB
  { 32,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #32 = G_MUL
  { 33,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #33 = G_SDIV
  { 34,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #34 = G_UDIV
  { 35,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #35 = G_SREM
  { 36,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #36 = G_UREM
  { 37,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #37 = G_AND
  { 38,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #38 = G_OR
  { 39,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #39 = G_XOR
  { 40,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #40 = G_FRAME_INDEX
  { 41,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #41 = G_GLOBAL_VALUE
  { 42,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #42 = G_EXTRACT
  { 43,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #43 = G_UNMERGE_VALUES
  { 44,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #44 = G_INSERT
  { 45,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo16, -1 ,nullptr },  // Inst #45 = G_SEQUENCE
  { 46,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo16, -1 ,nullptr },  // Inst #46 = G_MERGE_VALUES
  { 47,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #47 = G_PTRTOINT
  { 48,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #48 = G_INTTOPTR
  { 49,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #49 = G_BITCAST
  { 50,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #50 = G_LOAD
  { 51,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #51 = G_STORE
  { 52,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #52 = G_BRCOND
  { 53,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo16, -1 ,nullptr },  // Inst #53 = G_BRINDIRECT
  { 54,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #54 = G_INTRINSIC
  { 55,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #55 = G_INTRINSIC_W_SIDE_EFFECTS
  { 56,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #56 = G_ANYEXT
  { 57,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #57 = G_TRUNC
  { 58,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #58 = G_CONSTANT
  { 59,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #59 = G_FCONSTANT
  { 60,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo16, -1 ,nullptr },  // Inst #60 = G_VASTART
  { 61,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #61 = G_VAARG
  { 62,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #62 = G_SEXT
  { 63,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #63 = G_ZEXT
  { 64,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #64 = G_SHL
  { 65,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #65 = G_LSHR
  { 66,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #66 = G_ASHR
  { 67,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo18, -1 ,nullptr },  // Inst #67 = G_ICMP
  { 68,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo18, -1 ,nullptr },  // Inst #68 = G_FCMP
  { 69,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #69 = G_SELECT
  { 70,	5,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #70 = G_UADDE
  { 71,	5,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #71 = G_USUBE
  { 72,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #72 = G_SADDO
  { 73,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #73 = G_SSUBO
  { 74,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #74 = G_UMULO
  { 75,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #75 = G_SMULO
  { 76,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #76 = G_UMULH
  { 77,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #77 = G_SMULH
  { 78,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #78 = G_FADD
  { 79,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #79 = G_FSUB
  { 80,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #80 = G_FMUL
  { 81,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #81 = G_FDIV
  { 82,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #82 = G_FREM
  { 83,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #83 = G_FPOW
  { 84,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #84 = G_FNEG
  { 85,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #85 = G_FPEXT
  { 86,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #86 = G_FPTRUNC
  { 87,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #87 = G_FPTOSI
  { 88,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #88 = G_FPTOUI
  { 89,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #89 = G_SITOFP
  { 90,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #90 = G_UITOFP
  { 91,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #91 = G_GEP
  { 92,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo23, -1 ,nullptr },  // Inst #92 = G_PTR_MASK
  { 93,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #93 = G_BR
  { 94,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo24, -1 ,nullptr },  // Inst #94 = G_INSERT_VECTOR_ELT
  { 95,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #95 = G_EXTRACT_VECTOR_ELT
  { 96,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo26, -1 ,nullptr },  // Inst #96 = G_SHUFFLE_VECTOR
  { 97,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #97 = ADC16mi
  { 98,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #98 = ADC16mm
  { 99,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo29, -1 ,nullptr },  // Inst #99 = ADC16mr
  { 100,	3,	1,	0,	0,	0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo30, -1 ,nullptr },  // Inst #100 = ADC16ri
  { 101,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #101 = ADC16rm
  { 102,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, ImplicitList1, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #102 = ADC16rr
  { 103,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #103 = ADC8mi
  { 104,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #104 = ADC8mm
  { 105,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #105 = ADC8mr
  { 106,	3,	1,	0,	0,	0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #106 = ADC8ri
  { 107,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #107 = ADC8rm
  { 108,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, ImplicitList1, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #108 = ADC8rr
  { 109,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #109 = ADD16mi
  { 110,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #110 = ADD16mm
  { 111,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo29, -1 ,nullptr },  // Inst #111 = ADD16mr
  { 112,	3,	1,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo30, -1 ,nullptr },  // Inst #112 = ADD16ri
  { 113,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #113 = ADD16rm
  { 114,	4,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #114 = ADD16rm_POST
  { 115,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #115 = ADD16rr
  { 116,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #116 = ADD8mi
  { 117,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #117 = ADD8mm
  { 118,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #118 = ADD8mr
  { 119,	3,	1,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #119 = ADD8ri
  { 120,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #120 = ADD8rm
  { 121,	4,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #121 = ADD8rm_POST
  { 122,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #122 = ADD8rr
  { 123,	3,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x4ULL, ImplicitList2, ImplicitList1, OperandInfo39, -1 ,nullptr },  // Inst #123 = ADDframe
  { 124,	2,	0,	0,	0,	0, 0x4ULL, ImplicitList2, ImplicitList3, OperandInfo8, -1 ,nullptr },  // Inst #124 = ADJCALLSTACKDOWN
  { 125,	2,	0,	0,	0,	0, 0x4ULL, ImplicitList2, ImplicitList3, OperandInfo8, -1 ,nullptr },  // Inst #125 = ADJCALLSTACKUP
  { 126,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #126 = AND16mi
  { 127,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #127 = AND16mm
  { 128,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo29, -1 ,nullptr },  // Inst #128 = AND16mr
  { 129,	3,	1,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo30, -1 ,nullptr },  // Inst #129 = AND16ri
  { 130,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #130 = AND16rm
  { 131,	4,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #131 = AND16rm_POST
  { 132,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #132 = AND16rr
  { 133,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #133 = AND8mi
  { 134,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #134 = AND8mm
  { 135,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #135 = AND8mr
  { 136,	3,	1,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #136 = AND8ri
  { 137,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #137 = AND8rm
  { 138,	4,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #138 = AND8rm_POST
  { 139,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #139 = AND8rr
  { 140,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #140 = BIC16mm
  { 141,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo29, -1 ,nullptr },  // Inst #141 = BIC16mr
  { 142,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #142 = BIC16rm
  { 143,	3,	1,	0,	0,	0, 0xaULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #143 = BIC16rr
  { 144,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #144 = BIC8mm
  { 145,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #145 = BIC8mr
  { 146,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #146 = BIC8rm
  { 147,	3,	1,	0,	0,	0, 0xaULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #147 = BIC8rr
  { 148,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #148 = BIT16mi
  { 149,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #149 = BIT16mm
  { 150,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo29, -1 ,nullptr },  // Inst #150 = BIT16mr
  { 151,	2,	0,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo40, -1 ,nullptr },  // Inst #151 = BIT16ri
  { 152,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo41, -1 ,nullptr },  // Inst #152 = BIT16rm
  { 153,	2,	0,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, nullptr, ImplicitList1, OperandInfo42, -1 ,nullptr },  // Inst #153 = BIT16rr
  { 154,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #154 = BIT8mi
  { 155,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #155 = BIT8mm
  { 156,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #156 = BIT8mr
  { 157,	2,	0,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo43, -1 ,nullptr },  // Inst #157 = BIT8ri
  { 158,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo44, -1 ,nullptr },  // Inst #158 = BIT8rm
  { 159,	2,	0,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, nullptr, ImplicitList1, OperandInfo45, -1 ,nullptr },  // Inst #159 = BIT8rr
  { 160,	1,	0,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0xeULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #160 = Bi
  { 161,	2,	0,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Terminator), 0xeULL, nullptr, nullptr, OperandInfo46, -1 ,nullptr },  // Inst #161 = Bm
  { 162,	1,	0,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0xaULL, nullptr, nullptr, OperandInfo47, -1 ,nullptr },  // Inst #162 = Br
  { 163,	1,	0,	0,	0,	0|(1ULL<<MCID::Call), 0xdULL, ImplicitList2, ImplicitList4, OperandInfo3, -1 ,nullptr },  // Inst #163 = CALLi
  { 164,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad), 0xdULL, ImplicitList2, ImplicitList4, OperandInfo46, -1 ,nullptr },  // Inst #164 = CALLm
  { 165,	1,	0,	0,	0,	0|(1ULL<<MCID::Call), 0x9ULL, ImplicitList2, ImplicitList4, OperandInfo47, -1 ,nullptr },  // Inst #165 = CALLr
  { 166,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #166 = CMP16mi
  { 167,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo29, -1 ,nullptr },  // Inst #167 = CMP16mr
  { 168,	2,	0,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo40, -1 ,nullptr },  // Inst #168 = CMP16ri
  { 169,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo41, -1 ,nullptr },  // Inst #169 = CMP16rm
  { 170,	2,	0,	0,	0,	0, 0xaULL, nullptr, ImplicitList1, OperandInfo42, -1 ,nullptr },  // Inst #170 = CMP16rr
  { 171,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #171 = CMP8mi
  { 172,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #172 = CMP8mr
  { 173,	2,	0,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo43, -1 ,nullptr },  // Inst #173 = CMP8ri
  { 174,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo44, -1 ,nullptr },  // Inst #174 = CMP8rm
  { 175,	2,	0,	0,	0,	0, 0xaULL, nullptr, ImplicitList1, OperandInfo45, -1 ,nullptr },  // Inst #175 = CMP8rr
  { 176,	2,	0,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0xbULL, ImplicitList1, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #176 = JCC
  { 177,	1,	0,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0xbULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #177 = JMP
  { 178,	3,	0,	0,	0,	0|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, nullptr, OperandInfo27, -1 ,nullptr },  // Inst #178 = MOV16mi
  { 179,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #179 = MOV16mm
  { 180,	3,	0,	0,	0,	0|(1ULL<<MCID::MayStore), 0xeULL, nullptr, nullptr, OperandInfo29, -1 ,nullptr },  // Inst #180 = MOV16mr
  { 181,	2,	1,	0,	0,	0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0xeULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #181 = MOV16ri
  { 182,	3,	1,	0,	0,	0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Rematerializable), 0xeULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #182 = MOV16rm
  { 183,	3,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #183 = MOV16rm_POST
  { 184,	2,	1,	0,	0,	0, 0xaULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #184 = MOV16rr
  { 185,	3,	0,	0,	0,	0|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, nullptr, OperandInfo27, -1 ,nullptr },  // Inst #185 = MOV8mi
  { 186,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #186 = MOV8mm
  { 187,	3,	0,	0,	0,	0|(1ULL<<MCID::MayStore), 0xeULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #187 = MOV8mr
  { 188,	2,	1,	0,	0,	0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0xeULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #188 = MOV8ri
  { 189,	3,	1,	0,	0,	0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Rematerializable), 0xeULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #189 = MOV8rm
  { 190,	3,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #190 = MOV8rm_POST
  { 191,	2,	1,	0,	0,	0, 0xaULL, nullptr, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #191 = MOV8rr
  { 192,	3,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #192 = MOVZX16rm8
  { 193,	2,	1,	0,	0,	0, 0xaULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #193 = MOVZX16rr8
  { 194,	0,	0,	0,	0,	0, 0x4ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #194 = NOP
  { 195,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #195 = OR16mi
  { 196,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #196 = OR16mm
  { 197,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo29, -1 ,nullptr },  // Inst #197 = OR16mr
  { 198,	3,	1,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo30, -1 ,nullptr },  // Inst #198 = OR16ri
  { 199,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #199 = OR16rm
  { 200,	4,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #200 = OR16rm_POST
  { 201,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #201 = OR16rr
  { 202,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #202 = OR8mi
  { 203,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #203 = OR8mm
  { 204,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #204 = OR8mr
  { 205,	3,	1,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #205 = OR8ri
  { 206,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #206 = OR8rm
  { 207,	4,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #207 = OR8rm_POST
  { 208,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #208 = OR8rr
  { 209,	1,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xaULL, ImplicitList2, ImplicitList2, OperandInfo47, -1 ,nullptr },  // Inst #209 = POP16r
  { 210,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore), 0x9ULL, ImplicitList2, ImplicitList2, OperandInfo47, -1 ,nullptr },  // Inst #210 = PUSH16r
  { 211,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0xaULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #211 = RET
  { 212,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x9ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #212 = RETI
  { 213,	2,	1,	0,	0,	0, 0x9ULL, nullptr, ImplicitList1, OperandInfo51, -1 ,nullptr },  // Inst #213 = SAR16r1
  { 214,	2,	1,	0,	0,	0, 0x4ULL, nullptr, ImplicitList1, OperandInfo51, -1 ,nullptr },  // Inst #214 = SAR16r1c
  { 215,	2,	1,	0,	0,	0, 0x9ULL, nullptr, ImplicitList1, OperandInfo52, -1 ,nullptr },  // Inst #215 = SAR8r1
  { 216,	2,	1,	0,	0,	0, 0x4ULL, nullptr, ImplicitList1, OperandInfo52, -1 ,nullptr },  // Inst #216 = SAR8r1c
  { 217,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #217 = SBC16mi
  { 218,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #218 = SBC16mm
  { 219,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo29, -1 ,nullptr },  // Inst #219 = SBC16mr
  { 220,	3,	1,	0,	0,	0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo30, -1 ,nullptr },  // Inst #220 = SBC16ri
  { 221,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #221 = SBC16rm
  { 222,	3,	1,	0,	0,	0, 0xaULL, ImplicitList1, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #222 = SBC16rr
  { 223,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #223 = SBC8mi
  { 224,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #224 = SBC8mm
  { 225,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #225 = SBC8mr
  { 226,	3,	1,	0,	0,	0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #226 = SBC8ri
  { 227,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #227 = SBC8rm
  { 228,	3,	1,	0,	0,	0, 0xaULL, ImplicitList1, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #228 = SBC8rr
  { 229,	2,	1,	0,	0,	0, 0x9ULL, nullptr, ImplicitList1, OperandInfo51, -1 ,nullptr },  // Inst #229 = SEXT16r
  { 230,	2,	1,	0,	0,	0, 0xaULL, nullptr, ImplicitList1, OperandInfo51, -1 ,nullptr },  // Inst #230 = SHL16r1
  { 231,	2,	1,	0,	0,	0, 0xaULL, nullptr, ImplicitList1, OperandInfo52, -1 ,nullptr },  // Inst #231 = SHL8r1
  { 232,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #232 = SUB16mi
  { 233,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #233 = SUB16mm
  { 234,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo29, -1 ,nullptr },  // Inst #234 = SUB16mr
  { 235,	3,	1,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo30, -1 ,nullptr },  // Inst #235 = SUB16ri
  { 236,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #236 = SUB16rm
  { 237,	4,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #237 = SUB16rm_POST
  { 238,	3,	1,	0,	0,	0, 0xaULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #238 = SUB16rr
  { 239,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #239 = SUB8mi
  { 240,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #240 = SUB8mm
  { 241,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #241 = SUB8mr
  { 242,	3,	1,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #242 = SUB8ri
  { 243,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #243 = SUB8rm
  { 244,	4,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #244 = SUB8rm_POST
  { 245,	3,	1,	0,	0,	0, 0xaULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #245 = SUB8rr
  { 246,	2,	1,	0,	0,	0, 0x9ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #246 = SWPB16r
  { 247,	4,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter), 0x4ULL, ImplicitList1, nullptr, OperandInfo53, -1 ,nullptr },  // Inst #247 = Select16
  { 248,	4,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter), 0x4ULL, ImplicitList1, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #248 = Select8
  { 249,	3,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter), 0x4ULL, nullptr, ImplicitList1, OperandInfo55, -1 ,nullptr },  // Inst #249 = Shl16
  { 250,	3,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter), 0x4ULL, nullptr, ImplicitList1, OperandInfo56, -1 ,nullptr },  // Inst #250 = Shl8
  { 251,	3,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter), 0x4ULL, nullptr, ImplicitList1, OperandInfo55, -1 ,nullptr },  // Inst #251 = Sra16
  { 252,	3,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter), 0x4ULL, nullptr, ImplicitList1, OperandInfo56, -1 ,nullptr },  // Inst #252 = Sra8
  { 253,	3,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter), 0x4ULL, nullptr, ImplicitList1, OperandInfo55, -1 ,nullptr },  // Inst #253 = Srl16
  { 254,	3,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter), 0x4ULL, nullptr, ImplicitList1, OperandInfo56, -1 ,nullptr },  // Inst #254 = Srl8
  { 255,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #255 = XOR16mi
  { 256,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #256 = XOR16mm
  { 257,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo29, -1 ,nullptr },  // Inst #257 = XOR16mr
  { 258,	3,	1,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo30, -1 ,nullptr },  // Inst #258 = XOR16ri
  { 259,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #259 = XOR16rm
  { 260,	4,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #260 = XOR16rm_POST
  { 261,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #261 = XOR16rr
  { 262,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #262 = XOR8mi
  { 263,	4,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x12ULL, nullptr, ImplicitList1, OperandInfo28, -1 ,nullptr },  // Inst #263 = XOR8mm
  { 264,	3,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0xeULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #264 = XOR8mr
  { 265,	3,	1,	0,	0,	0, 0xeULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #265 = XOR8ri
  { 266,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad), 0xeULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #266 = XOR8rm
  { 267,	4,	2,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraDefRegAllocReq), 0xaULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #267 = XOR8rm_POST
  { 268,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable), 0xaULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #268 = XOR8rr
  { 269,	2,	1,	0,	0,	0, 0xaULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #269 = ZEXT16r
};

extern const char MSP430InstrNameData[] = {
  /* 0 */ 'S', 'H', 'L', '1', '6', 'r', '1', 0,
  /* 8 */ 'S', 'A', 'R', '1', '6', 'r', '1', 0,
  /* 16 */ 'S', 'H', 'L', '8', 'r', '1', 0,
  /* 23 */ 'S', 'A', 'R', '8', 'r', '1', 0,
  /* 30 */ 'S', 'r', 'a', '1', '6', 0,
  /* 36 */ 'S', 'h', 'l', '1', '6', 0,
  /* 42 */ 'S', 'r', 'l', '1', '6', 0,
  /* 48 */ 'S', 'e', 'l', 'e', 'c', 't', '1', '6', 0,
  /* 57 */ 'S', 'r', 'a', '8', 0,
  /* 62 */ 'S', 'h', 'l', '8', 0,
  /* 67 */ 'S', 'r', 'l', '8', 0,
  /* 72 */ 'M', 'O', 'V', 'Z', 'X', '1', '6', 'r', 'm', '8', 0,
  /* 83 */ 'M', 'O', 'V', 'Z', 'X', '1', '6', 'r', 'r', '8', 0,
  /* 94 */ 'S', 'e', 'l', 'e', 'c', 't', '8', 0,
  /* 102 */ 'G', '_', 'F', 'S', 'U', 'B', 0,
  /* 109 */ 'G', '_', 'S', 'U', 'B', 0,
  /* 115 */ 'J', 'C', 'C', 0,
  /* 119 */ 'G', '_', 'I', 'N', 'T', 'R', 'I', 'N', 'S', 'I', 'C', 0,
  /* 131 */ 'G', '_', 'F', 'P', 'T', 'R', 'U', 'N', 'C', 0,
  /* 141 */ 'G', '_', 'T', 'R', 'U', 'N', 'C', 0,
  /* 149 */ 'G', '_', 'L', 'O', 'A', 'D', 0,
  /* 156 */ 'G', '_', 'F', 'A', 'D', 'D', 0,
  /* 163 */ 'G', '_', 'A', 'D', 'D', 0,
  /* 169 */ 'G', '_', 'A', 'N', 'D', 0,
  /* 175 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'E', 'N', 'D', 0,
  /* 188 */ 'G', '_', 'B', 'R', 'C', 'O', 'N', 'D', 0,
  /* 197 */ 'L', 'O', 'A', 'D', '_', 'S', 'T', 'A', 'C', 'K', '_', 'G', 'U', 'A', 'R', 'D', 0,
  /* 214 */ 'G', '_', 'U', 'S', 'U', 'B', 'E', 0,
  /* 222 */ 'R', 'E', 'G', '_', 'S', 'E', 'Q', 'U', 'E', 'N', 'C', 'E', 0,
  /* 235 */ 'G', '_', 'U', 'A', 'D', 'D', 'E', 0,
  /* 243 */ 'B', 'U', 'N', 'D', 'L', 'E', 0,
  /* 250 */ 'L', 'O', 'C', 'A', 'L', '_', 'E', 'S', 'C', 'A', 'P', 'E', 0,
  /* 263 */ 'G', '_', 'S', 'T', 'O', 'R', 'E', 0,
  /* 271 */ 'D', 'B', 'G', '_', 'V', 'A', 'L', 'U', 'E', 0,
  /* 281 */ 'G', '_', 'G', 'L', 'O', 'B', 'A', 'L', '_', 'V', 'A', 'L', 'U', 'E', 0,
  /* 296 */ 'I', 'M', 'P', 'L', 'I', 'C', 'I', 'T', '_', 'D', 'E', 'F', 0,
  /* 309 */ 'G', '_', 'F', 'N', 'E', 'G', 0,
  /* 316 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 331 */ 'I', 'N', 'S', 'E', 'R', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 345 */ 'S', 'U', 'B', 'R', 'E', 'G', '_', 'T', 'O', '_', 'R', 'E', 'G', 0,
  /* 359 */ 'G', '_', 'V', 'A', 'A', 'R', 'G', 0,
  /* 367 */ 'G', '_', 'S', 'M', 'U', 'L', 'H', 0,
  /* 375 */ 'G', '_', 'U', 'M', 'U', 'L', 'H', 0,
  /* 383 */ 'P', 'H', 'I', 0,
  /* 387 */ 'G', '_', 'F', 'P', 'T', 'O', 'S', 'I', 0,
  /* 396 */ 'R', 'E', 'T', 'I', 0,
  /* 401 */ 'G', '_', 'F', 'P', 'T', 'O', 'U', 'I', 0,
  /* 410 */ 'G', '_', 'P', 'T', 'R', '_', 'M', 'A', 'S', 'K', 0,
  /* 421 */ 'G', 'C', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 430 */ 'E', 'H', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 439 */ 'G', '_', 'S', 'H', 'L', 0,
  /* 445 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'T', 'A', 'I', 'L', '_', 'C', 'A', 'L', 'L', 0,
  /* 465 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'E', 'V', 'E', 'N', 'T', '_', 'C', 'A', 'L', 'L', 0,
  /* 486 */ 'F', 'E', 'N', 'T', 'R', 'Y', '_', 'C', 'A', 'L', 'L', 0,
  /* 498 */ 'K', 'I', 'L', 'L', 0,
  /* 503 */ 'G', '_', 'F', 'M', 'U', 'L', 0,
  /* 510 */ 'G', '_', 'M', 'U', 'L', 0,
  /* 516 */ 'G', '_', 'F', 'R', 'E', 'M', 0,
  /* 523 */ 'G', '_', 'S', 'R', 'E', 'M', 0,
  /* 530 */ 'G', '_', 'U', 'R', 'E', 'M', 0,
  /* 537 */ 'I', 'N', 'L', 'I', 'N', 'E', 'A', 'S', 'M', 0,
  /* 547 */ 'C', 'F', 'I', '_', 'I', 'N', 'S', 'T', 'R', 'U', 'C', 'T', 'I', 'O', 'N', 0,
  /* 563 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'D', 'O', 'W', 'N', 0,
  /* 580 */ 'G', '_', 'S', 'S', 'U', 'B', 'O', 0,
  /* 588 */ 'G', '_', 'S', 'A', 'D', 'D', 'O', 0,
  /* 596 */ 'G', '_', 'S', 'M', 'U', 'L', 'O', 0,
  /* 604 */ 'G', '_', 'U', 'M', 'U', 'L', 'O', 0,
  /* 612 */ 'S', 'T', 'A', 'C', 'K', 'M', 'A', 'P', 0,
  /* 621 */ 'G', '_', 'G', 'E', 'P', 0,
  /* 627 */ 'G', '_', 'S', 'I', 'T', 'O', 'F', 'P', 0,
  /* 636 */ 'G', '_', 'U', 'I', 'T', 'O', 'F', 'P', 0,
  /* 645 */ 'G', '_', 'F', 'C', 'M', 'P', 0,
  /* 652 */ 'G', '_', 'I', 'C', 'M', 'P', 0,
  /* 659 */ 'J', 'M', 'P', 0,
  /* 663 */ 'N', 'O', 'P', 0,
  /* 667 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'O', 'P', 0,
  /* 680 */ 'F', 'A', 'U', 'L', 'T', 'I', 'N', 'G', '_', 'O', 'P', 0,
  /* 692 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'U', 'P', 0,
  /* 707 */ 'G', '_', 'B', 'R', 0,
  /* 712 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'F', 'U', 'N', 'C', 'T', 'I', 'O', 'N', '_', 'E', 'N', 'T', 'E', 'R', 0,
  /* 737 */ 'G', '_', 'A', 'S', 'H', 'R', 0,
  /* 744 */ 'G', '_', 'L', 'S', 'H', 'R', 0,
  /* 751 */ 'G', '_', 'S', 'H', 'U', 'F', 'F', 'L', 'E', '_', 'V', 'E', 'C', 'T', 'O', 'R', 0,
  /* 768 */ 'G', '_', 'X', 'O', 'R', 0,
  /* 774 */ 'G', '_', 'O', 'R', 0,
  /* 779 */ 'G', '_', 'I', 'N', 'T', 'T', 'O', 'P', 'T', 'R', 0,
  /* 790 */ 'G', '_', 'U', 'N', 'M', 'E', 'R', 'G', 'E', '_', 'V', 'A', 'L', 'U', 'E', 'S', 0,
  /* 807 */ 'G', '_', 'M', 'E', 'R', 'G', 'E', '_', 'V', 'A', 'L', 'U', 'E', 'S', 0,
  /* 822 */ 'C', 'O', 'P', 'Y', '_', 'T', 'O', '_', 'R', 'E', 'G', 'C', 'L', 'A', 'S', 'S', 0,
  /* 839 */ 'G', '_', 'I', 'N', 'T', 'R', 'I', 'N', 'S', 'I', 'C', '_', 'W', '_', 'S', 'I', 'D', 'E', '_', 'E', 'F', 'F', 'E', 'C', 'T', 'S', 0,
  /* 866 */ 'G', '_', 'E', 'X', 'T', 'R', 'A', 'C', 'T', 0,
  /* 876 */ 'G', '_', 'S', 'E', 'L', 'E', 'C', 'T', 0,
  /* 885 */ 'G', '_', 'B', 'R', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', 0,
  /* 898 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'R', 'E', 'T', 0,
  /* 912 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'F', 'U', 'N', 'C', 'T', 'I', 'O', 'N', '_', 'E', 'X', 'I', 'T', 0,
  /* 936 */ 'G', '_', 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'V', 'E', 'C', 'T', 'O', 'R', '_', 'E', 'L', 'T', 0,
  /* 957 */ 'G', '_', 'I', 'N', 'S', 'E', 'R', 'T', '_', 'V', 'E', 'C', 'T', 'O', 'R', '_', 'E', 'L', 'T', 0,
  /* 977 */ 'G', '_', 'F', 'C', 'O', 'N', 'S', 'T', 'A', 'N', 'T', 0,
  /* 989 */ 'G', '_', 'C', 'O', 'N', 'S', 'T', 'A', 'N', 'T', 0,
  /* 1000 */ 'S', 'T', 'A', 'T', 'E', 'P', 'O', 'I', 'N', 'T', 0,
  /* 1011 */ 'P', 'A', 'T', 'C', 'H', 'P', 'O', 'I', 'N', 'T', 0,
  /* 1022 */ 'G', '_', 'P', 'T', 'R', 'T', 'O', 'I', 'N', 'T', 0,
  /* 1033 */ 'G', '_', 'V', 'A', 'S', 'T', 'A', 'R', 'T', 0,
  /* 1043 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'S', 'T', 'A', 'R', 'T', 0,
  /* 1058 */ 'G', '_', 'I', 'N', 'S', 'E', 'R', 'T', 0,
  /* 1067 */ 'G', '_', 'B', 'I', 'T', 'C', 'A', 'S', 'T', 0,
  /* 1077 */ 'S', 'U', 'B', '1', '6', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 1090 */ 'A', 'D', 'D', '1', '6', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 1103 */ 'A', 'N', 'D', '1', '6', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 1116 */ 'X', 'O', 'R', '1', '6', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 1129 */ 'M', 'O', 'V', '1', '6', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 1142 */ 'S', 'U', 'B', '8', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 1154 */ 'A', 'D', 'D', '8', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 1166 */ 'A', 'N', 'D', '8', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 1178 */ 'X', 'O', 'R', '8', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 1190 */ 'M', 'O', 'V', '8', 'r', 'm', '_', 'P', 'O', 'S', 'T', 0,
  /* 1202 */ 'G', '_', 'F', 'P', 'E', 'X', 'T', 0,
  /* 1210 */ 'G', '_', 'S', 'E', 'X', 'T', 0,
  /* 1217 */ 'G', '_', 'A', 'N', 'Y', 'E', 'X', 'T', 0,
  /* 1226 */ 'G', '_', 'Z', 'E', 'X', 'T', 0,
  /* 1233 */ 'G', '_', 'F', 'D', 'I', 'V', 0,
  /* 1240 */ 'G', '_', 'S', 'D', 'I', 'V', 0,
  /* 1247 */ 'G', '_', 'U', 'D', 'I', 'V', 0,
  /* 1254 */ 'G', '_', 'F', 'P', 'O', 'W', 0,
  /* 1261 */ 'G', '_', 'F', 'R', 'A', 'M', 'E', '_', 'I', 'N', 'D', 'E', 'X', 0,
  /* 1275 */ 'C', 'O', 'P', 'Y', 0,
  /* 1280 */ 'S', 'A', 'R', '1', '6', 'r', '1', 'c', 0,
  /* 1289 */ 'S', 'A', 'R', '8', 'r', '1', 'c', 0,
  /* 1297 */ 'A', 'D', 'D', 'f', 'r', 'a', 'm', 'e', 0,
  /* 1306 */ 'B', 'i', 0,
  /* 1309 */ 'C', 'A', 'L', 'L', 'i', 0,
  /* 1315 */ 'S', 'U', 'B', '1', '6', 'm', 'i', 0,
  /* 1323 */ 'S', 'B', 'C', '1', '6', 'm', 'i', 0,
  /* 1331 */ 'A', 'D', 'C', '1', '6', 'm', 'i', 0,
  /* 1339 */ 'A', 'D', 'D', '1', '6', 'm', 'i', 0,
  /* 1347 */ 'A', 'N', 'D', '1', '6', 'm', 'i', 0,
  /* 1355 */ 'C', 'M', 'P', '1', '6', 'm', 'i', 0,
  /* 1363 */ 'X', 'O', 'R', '1', '6', 'm', 'i', 0,
  /* 1371 */ 'B', 'I', 'T', '1', '6', 'm', 'i', 0,
  /* 1379 */ 'M', 'O', 'V', '1', '6', 'm', 'i', 0,
  /* 1387 */ 'S', 'U', 'B', '8', 'm', 'i', 0,
  /* 1394 */ 'S', 'B', 'C', '8', 'm', 'i', 0,
  /* 1401 */ 'A', 'D', 'C', '8', 'm', 'i', 0,
  /* 1408 */ 'A', 'D', 'D', '8', 'm', 'i', 0,
  /* 1415 */ 'A', 'N', 'D', '8', 'm', 'i', 0,
  /* 1422 */ 'C', 'M', 'P', '8', 'm', 'i', 0,
  /* 1429 */ 'X', 'O', 'R', '8', 'm', 'i', 0,
  /* 1436 */ 'B', 'I', 'T', '8', 'm', 'i', 0,
  /* 1443 */ 'M', 'O', 'V', '8', 'm', 'i', 0,
  /* 1450 */ 'S', 'U', 'B', '1', '6', 'r', 'i', 0,
  /* 1458 */ 'S', 'B', 'C', '1', '6', 'r', 'i', 0,
  /* 1466 */ 'A', 'D', 'C', '1', '6', 'r', 'i', 0,
  /* 1474 */ 'A', 'D', 'D', '1', '6', 'r', 'i', 0,
  /* 1482 */ 'A', 'N', 'D', '1', '6', 'r', 'i', 0,
  /* 1490 */ 'C', 'M', 'P', '1', '6', 'r', 'i', 0,
  /* 1498 */ 'X', 'O', 'R', '1', '6', 'r', 'i', 0,
  /* 1506 */ 'B', 'I', 'T', '1', '6', 'r', 'i', 0,
  /* 1514 */ 'M', 'O', 'V', '1', '6', 'r', 'i', 0,
  /* 1522 */ 'S', 'U', 'B', '8', 'r', 'i', 0,
  /* 1529 */ 'S', 'B', 'C', '8', 'r', 'i', 0,
  /* 1536 */ 'A', 'D', 'C', '8', 'r', 'i', 0,
  /* 1543 */ 'A', 'D', 'D', '8', 'r', 'i', 0,
  /* 1550 */ 'A', 'N', 'D', '8', 'r', 'i', 0,
  /* 1557 */ 'C', 'M', 'P', '8', 'r', 'i', 0,
  /* 1564 */ 'X', 'O', 'R', '8', 'r', 'i', 0,
  /* 1571 */ 'B', 'I', 'T', '8', 'r', 'i', 0,
  /* 1578 */ 'M', 'O', 'V', '8', 'r', 'i', 0,
  /* 1585 */ 'B', 'm', 0,
  /* 1588 */ 'C', 'A', 'L', 'L', 'm', 0,
  /* 1594 */ 'S', 'U', 'B', '1', '6', 'm', 'm', 0,
  /* 1602 */ 'S', 'B', 'C', '1', '6', 'm', 'm', 0,
  /* 1610 */ 'A', 'D', 'C', '1', '6', 'm', 'm', 0,
  /* 1618 */ 'B', 'I', 'C', '1', '6', 'm', 'm', 0,
  /* 1626 */ 'A', 'D', 'D', '1', '6', 'm', 'm', 0,
  /* 1634 */ 'A', 'N', 'D', '1', '6', 'm', 'm', 0,
  /* 1642 */ 'X', 'O', 'R', '1', '6', 'm', 'm', 0,
  /* 1650 */ 'B', 'I', 'T', '1', '6', 'm', 'm', 0,
  /* 1658 */ 'M', 'O', 'V', '1', '6', 'm', 'm', 0,
  /* 1666 */ 'S', 'U', 'B', '8', 'm', 'm', 0,
  /* 1673 */ 'S', 'B', 'C', '8', 'm', 'm', 0,
  /* 1680 */ 'A', 'D', 'C', '8', 'm', 'm', 0,
  /* 1687 */ 'B', 'I', 'C', '8', 'm', 'm', 0,
  /* 1694 */ 'A', 'D', 'D', '8', 'm', 'm', 0,
  /* 1701 */ 'A', 'N', 'D', '8', 'm', 'm', 0,
  /* 1708 */ 'X', 'O', 'R', '8', 'm', 'm', 0,
  /* 1715 */ 'B', 'I', 'T', '8', 'm', 'm', 0,
  /* 1722 */ 'M', 'O', 'V', '8', 'm', 'm', 0,
  /* 1729 */ 'S', 'U', 'B', '1', '6', 'r', 'm', 0,
  /* 1737 */ 'S', 'B', 'C', '1', '6', 'r', 'm', 0,
  /* 1745 */ 'A', 'D', 'C', '1', '6', 'r', 'm', 0,
  /* 1753 */ 'B', 'I', 'C', '1', '6', 'r', 'm', 0,
  /* 1761 */ 'A', 'D', 'D', '1', '6', 'r', 'm', 0,
  /* 1769 */ 'A', 'N', 'D', '1', '6', 'r', 'm', 0,
  /* 1777 */ 'C', 'M', 'P', '1', '6', 'r', 'm', 0,
  /* 1785 */ 'X', 'O', 'R', '1', '6', 'r', 'm', 0,
  /* 1793 */ 'B', 'I', 'T', '1', '6', 'r', 'm', 0,
  /* 1801 */ 'M', 'O', 'V', '1', '6', 'r', 'm', 0,
  /* 1809 */ 'S', 'U', 'B', '8', 'r', 'm', 0,
  /* 1816 */ 'S', 'B', 'C', '8', 'r', 'm', 0,
  /* 1823 */ 'A', 'D', 'C', '8', 'r', 'm', 0,
  /* 1830 */ 'B', 'I', 'C', '8', 'r', 'm', 0,
  /* 1837 */ 'A', 'D', 'D', '8', 'r', 'm', 0,
  /* 1844 */ 'A', 'N', 'D', '8', 'r', 'm', 0,
  /* 1851 */ 'C', 'M', 'P', '8', 'r', 'm', 0,
  /* 1858 */ 'X', 'O', 'R', '8', 'r', 'm', 0,
  /* 1865 */ 'B', 'I', 'T', '8', 'r', 'm', 0,
  /* 1872 */ 'M', 'O', 'V', '8', 'r', 'm', 0,
  /* 1879 */ 'S', 'W', 'P', 'B', '1', '6', 'r', 0,
  /* 1887 */ 'P', 'U', 'S', 'H', '1', '6', 'r', 0,
  /* 1895 */ 'P', 'O', 'P', '1', '6', 'r', 0,
  /* 1902 */ 'S', 'E', 'X', 'T', '1', '6', 'r', 0,
  /* 1910 */ 'Z', 'E', 'X', 'T', '1', '6', 'r', 0,
  /* 1918 */ 'B', 'r', 0,
  /* 1921 */ 'C', 'A', 'L', 'L', 'r', 0,
  /* 1927 */ 'S', 'U', 'B', '1', '6', 'm', 'r', 0,
  /* 1935 */ 'S', 'B', 'C', '1', '6', 'm', 'r', 0,
  /* 1943 */ 'A', 'D', 'C', '1', '6', 'm', 'r', 0,
  /* 1951 */ 'B', 'I', 'C', '1', '6', 'm', 'r', 0,
  /* 1959 */ 'A', 'D', 'D', '1', '6', 'm', 'r', 0,
  /* 1967 */ 'A', 'N', 'D', '1', '6', 'm', 'r', 0,
  /* 1975 */ 'C', 'M', 'P', '1', '6', 'm', 'r', 0,
  /* 1983 */ 'X', 'O', 'R', '1', '6', 'm', 'r', 0,
  /* 1991 */ 'B', 'I', 'T', '1', '6', 'm', 'r', 0,
  /* 1999 */ 'M', 'O', 'V', '1', '6', 'm', 'r', 0,
  /* 2007 */ 'S', 'U', 'B', '8', 'm', 'r', 0,
  /* 2014 */ 'S', 'B', 'C', '8', 'm', 'r', 0,
  /* 2021 */ 'A', 'D', 'C', '8', 'm', 'r', 0,
  /* 2028 */ 'B', 'I', 'C', '8', 'm', 'r', 0,
  /* 2035 */ 'A', 'D', 'D', '8', 'm', 'r', 0,
  /* 2042 */ 'A', 'N', 'D', '8', 'm', 'r', 0,
  /* 2049 */ 'C', 'M', 'P', '8', 'm', 'r', 0,
  /* 2056 */ 'X', 'O', 'R', '8', 'm', 'r', 0,
  /* 2063 */ 'B', 'I', 'T', '8', 'm', 'r', 0,
  /* 2070 */ 'M', 'O', 'V', '8', 'm', 'r', 0,
  /* 2077 */ 'S', 'U', 'B', '1', '6', 'r', 'r', 0,
  /* 2085 */ 'S', 'B', 'C', '1', '6', 'r', 'r', 0,
  /* 2093 */ 'A', 'D', 'C', '1', '6', 'r', 'r', 0,
  /* 2101 */ 'B', 'I', 'C', '1', '6', 'r', 'r', 0,
  /* 2109 */ 'A', 'D', 'D', '1', '6', 'r', 'r', 0,
  /* 2117 */ 'A', 'N', 'D', '1', '6', 'r', 'r', 0,
  /* 2125 */ 'C', 'M', 'P', '1', '6', 'r', 'r', 0,
  /* 2133 */ 'X', 'O', 'R', '1', '6', 'r', 'r', 0,
  /* 2141 */ 'B', 'I', 'T', '1', '6', 'r', 'r', 0,
  /* 2149 */ 'M', 'O', 'V', '1', '6', 'r', 'r', 0,
  /* 2157 */ 'S', 'U', 'B', '8', 'r', 'r', 0,
  /* 2164 */ 'S', 'B', 'C', '8', 'r', 'r', 0,
  /* 2171 */ 'A', 'D', 'C', '8', 'r', 'r', 0,
  /* 2178 */ 'B', 'I', 'C', '8', 'r', 'r', 0,
  /* 2185 */ 'A', 'D', 'D', '8', 'r', 'r', 0,
  /* 2192 */ 'A', 'N', 'D', '8', 'r', 'r', 0,
  /* 2199 */ 'C', 'M', 'P', '8', 'r', 'r', 0,
  /* 2206 */ 'X', 'O', 'R', '8', 'r', 'r', 0,
  /* 2213 */ 'B', 'I', 'T', '8', 'r', 'r', 0,
  /* 2220 */ 'M', 'O', 'V', '8', 'r', 'r', 0,
};

extern const unsigned MSP430InstrNameIndices[] = {
    383U, 537U, 547U, 430U, 421U, 498U, 316U, 331U, 
    296U, 345U, 822U, 271U, 222U, 1275U, 243U, 1043U, 
    175U, 612U, 486U, 1011U, 197U, 1000U, 250U, 680U, 
    667U, 712U, 898U, 912U, 445U, 465U, 163U, 109U, 
    510U, 1240U, 1247U, 523U, 530U, 169U, 774U, 768U, 
    1261U, 281U, 866U, 790U, 1058U, 224U, 807U, 1022U, 
    779U, 1067U, 149U, 263U, 188U, 885U, 119U, 839U, 
    1217U, 141U, 989U, 977U, 1033U, 359U, 1210U, 1226U, 
    439U, 744U, 737U, 652U, 645U, 876U, 235U, 214U, 
    588U, 580U, 604U, 596U, 375U, 367U, 156U, 102U, 
    503U, 1233U, 516U, 1254U, 309U, 1202U, 131U, 387U, 
    401U, 627U, 636U, 621U, 410U, 707U, 957U, 936U, 
    751U, 1331U, 1610U, 1943U, 1466U, 1745U, 2093U, 1401U, 
    1680U, 2021U, 1536U, 1823U, 2171U, 1339U, 1626U, 1959U, 
    1474U, 1761U, 1090U, 2109U, 1408U, 1694U, 2035U, 1543U, 
    1837U, 1154U, 2185U, 1297U, 563U, 692U, 1347U, 1634U, 
    1967U, 1482U, 1769U, 1103U, 2117U, 1415U, 1701U, 2042U, 
    1550U, 1844U, 1166U, 2192U, 1618U, 1951U, 1753U, 2101U, 
    1687U, 2028U, 1830U, 2178U, 1371U, 1650U, 1991U, 1506U, 
    1793U, 2141U, 1436U, 1715U, 2063U, 1571U, 1865U, 2213U, 
    1306U, 1585U, 1918U, 1309U, 1588U, 1921U, 1355U, 1975U, 
    1490U, 1777U, 2125U, 1422U, 2049U, 1557U, 1851U, 2199U, 
    115U, 659U, 1379U, 1658U, 1999U, 1514U, 1801U, 1129U, 
    2149U, 1443U, 1722U, 2070U, 1578U, 1872U, 1190U, 2220U, 
    72U, 83U, 663U, 1364U, 1643U, 1984U, 1499U, 1786U, 
    1117U, 2134U, 1430U, 1709U, 2057U, 1565U, 1859U, 1179U, 
    2207U, 1895U, 1887U, 908U, 396U, 8U, 1280U, 23U, 
    1289U, 1323U, 1602U, 1935U, 1458U, 1737U, 2085U, 1394U, 
    1673U, 2014U, 1529U, 1816U, 2164U, 1902U, 0U, 16U, 
    1315U, 1594U, 1927U, 1450U, 1729U, 1077U, 2077U, 1387U, 
    1666U, 2007U, 1522U, 1809U, 1142U, 2157U, 1879U, 48U, 
    94U, 36U, 62U, 30U, 57U, 42U, 67U, 1363U, 
    1642U, 1983U, 1498U, 1785U, 1116U, 2133U, 1429U, 1708U, 
    2056U, 1564U, 1858U, 1178U, 2206U, 1910U, 
};

static inline void InitMSP430MCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(MSP430Insts, MSP430InstrNameIndices, MSP430InstrNameData, 270);
}

} // end llvm namespace
#endif // GET_INSTRINFO_MC_DESC

#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct MSP430GenInstrInfo : public TargetInstrInfo {
  explicit MSP430GenInstrInfo(int CFSetupOpcode = -1, int CFDestroyOpcode = -1, int CatchRetOpcode = -1, int ReturnOpcode = -1);
  ~MSP430GenInstrInfo() override = default;
};
} // end llvm namespace
#endif // GET_INSTRINFO_HEADER

#ifdef GET_INSTRINFO_CTOR_DTOR
#undef GET_INSTRINFO_CTOR_DTOR
namespace llvm {
extern const MCInstrDesc MSP430Insts[];
extern const unsigned MSP430InstrNameIndices[];
extern const char MSP430InstrNameData[];
MSP430GenInstrInfo::MSP430GenInstrInfo(int CFSetupOpcode, int CFDestroyOpcode, int CatchRetOpcode, int ReturnOpcode)
  : TargetInstrInfo(CFSetupOpcode, CFDestroyOpcode, CatchRetOpcode, ReturnOpcode) {
  InitMCInstrInfo(MSP430Insts, MSP430InstrNameIndices, MSP430InstrNameData, 270);
}
} // end llvm namespace
#endif // GET_INSTRINFO_CTOR_DTOR

#ifdef GET_INSTRINFO_OPERAND_ENUM
#undef GET_INSTRINFO_OPERAND_ENUM
namespace llvm {
namespace MSP430 {
namespace OpName {
enum {
OPERAND_LAST
};
} // end namespace OpName
} // end namespace MSP430
} // end namespace llvm
#endif //GET_INSTRINFO_OPERAND_ENUM

#ifdef GET_INSTRINFO_NAMED_OPS
#undef GET_INSTRINFO_NAMED_OPS
namespace llvm {
namespace MSP430 {
LLVM_READONLY
int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx) {
  return -1;
}
} // end namespace MSP430
} // end namespace llvm
#endif //GET_INSTRINFO_NAMED_OPS

#ifdef GET_INSTRINFO_OPERAND_TYPES_ENUM
#undef GET_INSTRINFO_OPERAND_TYPES_ENUM
namespace llvm {
namespace MSP430 {
namespace OpTypes {
enum OperandType {
  cc = 0,
  f32imm = 1,
  f64imm = 2,
  i16imm = 3,
  i1imm = 4,
  i32imm = 5,
  i64imm = 6,
  i8imm = 7,
  jmptarget = 8,
  memdst = 9,
  memsrc = 10,
  type0 = 11,
  type1 = 12,
  type2 = 13,
  type3 = 14,
  type4 = 15,
  type5 = 16,
  OPERAND_TYPE_LIST_END
};
} // end namespace OpTypes
} // end namespace MSP430
} // end namespace llvm
#endif // GET_INSTRINFO_OPERAND_TYPES_ENUM

