module data_mem(
input we,clk,
input [31:0] A,wd,
output [31:0] rd
);

reg [31:0] mem [63:0];

always@(posedge clk) begin
if(we)
mem[A]<=wd;
end
assign rd=mem[A];
endmodule