name: sampler4
filepath: ../spice/sampler4.sp
#template: SamplerCustomTemplate
template: SamplerTemplate


checkpoint_controller:
    StaticNonlinearityTest:
        choose_inputs: True
        run_sim: True
        run_analysis: True
        run_post_process: True
        run_regression: True


physical_pins:
    in_:
        direction: in
        datatype: real
        # NMOS vth is 0.4 and vdd is 1.2, max pull up is 0.8
    clk_v2t<0:1>:
        direction: in
        datatype: bit
    clk_v2tb<0:1>:
        direction: in
        datatype: bit
    clk_v2t_e<0:1>:
        direction: in
        datatype: bit
    clk_v2t_eb<0:1>:
        direction: in
        datatype: bit
    clk_v2t_l<0:1>:
        direction: in
        datatype: bit
    clk_v2t_lb<0:1>:
        direction: in
        datatype: bit
    clk_v2t_gated<0:1>:
        direction: in
        datatype: bit
    clk_v2tb_gated<0:1>:
        direction: in
        datatype: bit
    out<0:1>:
        direction: out
        datatype: real
    vdd:
        direction: in
        datatype: real
    z_debug:
        direction: out
        datatype: real

proxy_signals:
    out_0_proxy:
        style: pulse_width
        reference: out<0>

template_pins:
   in_: in_
   # TODO make the bus-wise assignment work
   #out<0:1>: out<0:1>
   out<0>: out_0_proxy
   out<1>: out<1>
   clk: clk_v2t
   #clk<0:1>: clk_v2t<0:1>
   #clk<0>: clk_v2t<0>
   #clk<1>: clk_v2t<1>

   # With the new SignalArray I can't leae ignore[0:1] blank
   # so I moved clk_v2tb_gated into the [0:1] spot
   #ignore[0:1]: clk_v2t<0:1>
   ignore[0:1]: clk_v2tb_gated<0:1>
   ignore[2:3]: clk_v2tb<0:1>
   ignore[4:5]: clk_v2t_e<0:1>
   ignore[6:7]: clk_v2t_eb<0:1>
   ignore[8:9]: clk_v2t_l<0:1>
   ignore[10:11]: clk_v2t_lb<0:1>
   ignore[12:13]: clk_v2t_gated<0:1>
   #ignore[14:15]: clk_v2tb_gated<0:1>
   debug: z_debug

stimulus_generation:
    in_: (0.6, 0.7)
    #vdd: 1.2
    vdd: (1.1, 1.3)

    


test_config_file: ngspice_sampler.yaml

extras:
    # TODO not sure why StaticNonliearityTest is asking for cycle_time
    cycle_time: 1e-5
    #approx_settling_time: 50e-6
    #max_slope: 19.7e9 # 3.125G sine wave
    max_slope: 0.5e6
    clks:
        unit: 4e-8
        period: 250

        clk_v2t<0>:
            125: 1
            250: 0
        clk_v2tb<0>:
            125: 0
            250: 1
        out_0_proxy:
            250: sample
            124: read


        clk_v2t<1>:
            250: 1
            125: 0
        clk_v2tb<1>:
            250: 0
            125: 1

        clk_v2t_e<0>:
            105: 1
            230: 0
        clk_v2t_eb<0>:
            105: 0
            230: 1

        clk_v2t_l<0>:
            145: 1
            20:  0
            max_jitter: 0.1
        clk_v2t_lb<0>:
            145: 0
            20:  1

        clk_v2t_gated<0>:
            125: 1
            250: 0
        clk_v2tb_gated<0>:
            125: 0
            250: 1


    channel_info:
        file_path: ../channels/Case4_FM_13SI_20_T_D13_L6.s4p
        bit_freq: 1e5
        fake_channel_time_stretch: 1e-4
        voltage_range: (0.6, 0.7)
