<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de busctrl.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2350/hardware_regs/include/hardware/regs/busctrl.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : BUSCTRL</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : Register block for busfabric control signals and performance</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//                  counters</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#ifndef _HARDWARE_REGS_BUSCTRL_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#define _HARDWARE_REGS_BUSCTRL_H</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Register    : BUSCTRL_BUS_PRIORITY</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// Description : Set the priority of each master for bus arbitration.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ae9b44d2697b11a32c5fd7174dfad4ecb">   20</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ade2a5c65115c9cdcf088cda38db0709d">   21</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_BITS   _u(0x00001111)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a37d577f7c37b2e029c45bc5d2946d846">   22</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Field       : BUSCTRL_BUS_PRIORITY_DMA_W</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// Description : 0 - low priority, 1 - high priority</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a0d8472b678d80f6a74bd69a0f6a062b3">   26</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_DMA_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad486eadfb26714c6a5d0d593b7d35838">   27</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_DMA_W_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a7af6bff6a84a279ccdfd6e3f47d9c56e">   28</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_DMA_W_MSB    _u(12)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a8ff47ac03fe9e390f67e6c4a9cd13858">   29</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_DMA_W_LSB    _u(12)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a6ec44b4f80dcae366e1223b93c50f593">   30</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_DMA_W_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// Field       : BUSCTRL_BUS_PRIORITY_DMA_R</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// Description : 0 - low priority, 1 - high priority</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a1ecc68ae1de2dc80ccc982db9153cead">   34</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_DMA_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a8c993c21608da7f4e6a38a93628cf5c8">   35</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_DMA_R_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab524e11e6b81e0edb033e334ee04d752">   36</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_DMA_R_MSB    _u(8)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab5d56a4ba19075310f00c5193d85528e">   37</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_DMA_R_LSB    _u(8)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#acf0bf81a60315dd6cd6584205aefe2ae">   38</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_DMA_R_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// Field       : BUSCTRL_BUS_PRIORITY_PROC1</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// Description : 0 - low priority, 1 - high priority</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a6b2e0e778c2a785529449296648b3254">   42</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_PROC1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af5bb59a9b2995b6a6f35b15e580fdc96">   43</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_PROC1_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a637a25101fc517f2f62bb32bc4b28101">   44</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_PROC1_MSB    _u(4)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a2ae6d392eaa8b6fe32262de6535050da">   45</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_PROC1_LSB    _u(4)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab70fe34835a2ba00785b90df204c1678">   46</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_PROC1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">// Field       : BUSCTRL_BUS_PRIORITY_PROC0</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">// Description : 0 - low priority, 1 - high priority</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a709246c0f45211ea6b89605ee653468c">   50</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_PROC0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a73d711ea3f7a4dc9b80ee8a0f215dfb9">   51</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_PROC0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#adbdd57cfa0d2632944f56cbeb11d5156">   52</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_PROC0_MSB    _u(0)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a873506fdc1d4f36677794bebfac3ef02">   53</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_PROC0_LSB    _u(0)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a413e82587729a743f0cc54df6aa08790">   54</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_PROC0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// Register    : BUSCTRL_BUS_PRIORITY_ACK</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">// Description : Bus priority acknowledge</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//               Goes to 1 once all arbiters have registered the new global</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//               priority levels.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//               Arbiters update their local priority when servicing a new</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//               nonsequential access.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//               In normal circumstances this will happen almost immediately.</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a85a19289f53f275c0480465296a878c4">   63</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_ACK_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a700e64a77832fc5ec8efebf906fc28f4">   64</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_ACK_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9a7a677e8ad604500d01979c24421890">   65</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_ACK_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aeed8cd6bf040607a4e6a0ccc814b2328">   66</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_ACK_MSB    _u(0)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a15b89522a9a6d8dbaa4fde36ffe8e23a">   67</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_ACK_LSB    _u(0)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab1df8aa26e207f7d91eaa097d3e6be3e">   68</a></span><span class="preprocessor">#define BUSCTRL_BUS_PRIORITY_ACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// Register    : BUSCTRL_PERFCTR_EN</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// Description : Enable the performance counters. If 0, the performance counters</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">//               do not increment. This can be used to precisely start/stop</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">//               event sampling around the profiled section of code.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">//</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">//               The performance counters are initially disabled, to save</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//               energy.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#abf15ca0eef62f8f384363a699ed32ad1">   77</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR_EN_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a3c47bf01abdd076d4e8b41e3ca9f1ce4">   78</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a225f3fa8700de43fcd8cdac41872ea27">   79</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR_EN_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9826c276e53fcda81d55f65875b7c969">   80</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a819d78a94a0e3c0a06f70aac40b6bd75">   81</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a11bd3a1047c28b26c17ed083366a78b0">   82</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// Register    : BUSCTRL_PERFCTR0</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">// Description : Bus fabric performance counter 0</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">//               Busfabric saturating performance counter 0</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//               Count some event signal from the busfabric arbiters, if</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">//               PERFCTR_EN is set.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//               Write any value to clear. Select an event to count using</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">//               PERFSEL0</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a2c291dec07e1df138526aac8582bb380">   91</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR0_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab2060552331d6c87627a80aef7721afc">   92</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR0_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a8821a011aa96aaf2a3ad6e083000473a">   93</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a586364440d01c1851f65daf203bfe4fd">   94</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR0_MSB    _u(23)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a559f0a5b3d174b9cde4d4aa4416db2fc">   95</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR0_LSB    _u(0)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a549feaafe3d25ace9f8d02c6a5f23552">   96</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR0_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">// Register    : BUSCTRL_PERFSEL0</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">// Description : Bus fabric performance event select for PERFCTR0</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">//               Select an event for PERFCTR0. For each downstream port of the</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">//               main crossbar, four events are available: ACCESS, an access</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//               took place; ACCESS_CONTESTED, an access took place that</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">//               previously stalled due to contention from other masters;</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">//               STALL_DOWNSTREAM, count cycles where any master stalled due to</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">//               a stall on the downstream bus; STALL_UPSTREAM, count cycles</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//               where any master stalled for any reason, including contention</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//               from other masters.</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//               0x00 -&gt; siob_proc1_stall_upstream</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">//               0x01 -&gt; siob_proc1_stall_downstream</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">//               0x02 -&gt; siob_proc1_access_contested</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//               0x03 -&gt; siob_proc1_access</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">//               0x04 -&gt; siob_proc0_stall_upstream</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">//               0x05 -&gt; siob_proc0_stall_downstream</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">//               0x06 -&gt; siob_proc0_access_contested</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">//               0x07 -&gt; siob_proc0_access</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">//               0x08 -&gt; apb_stall_upstream</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">//               0x09 -&gt; apb_stall_downstream</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">//               0x0a -&gt; apb_access_contested</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">//               0x0b -&gt; apb_access</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">//               0x0c -&gt; fastperi_stall_upstream</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">//               0x0d -&gt; fastperi_stall_downstream</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">//               0x0e -&gt; fastperi_access_contested</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">//               0x0f -&gt; fastperi_access</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">//               0x10 -&gt; sram9_stall_upstream</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">//               0x11 -&gt; sram9_stall_downstream</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">//               0x12 -&gt; sram9_access_contested</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">//               0x13 -&gt; sram9_access</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">//               0x14 -&gt; sram8_stall_upstream</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">//               0x15 -&gt; sram8_stall_downstream</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">//               0x16 -&gt; sram8_access_contested</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">//               0x17 -&gt; sram8_access</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">//               0x18 -&gt; sram7_stall_upstream</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">//               0x19 -&gt; sram7_stall_downstream</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">//               0x1a -&gt; sram7_access_contested</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">//               0x1b -&gt; sram7_access</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">//               0x1c -&gt; sram6_stall_upstream</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">//               0x1d -&gt; sram6_stall_downstream</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">//               0x1e -&gt; sram6_access_contested</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">//               0x1f -&gt; sram6_access</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">//               0x20 -&gt; sram5_stall_upstream</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">//               0x21 -&gt; sram5_stall_downstream</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">//               0x22 -&gt; sram5_access_contested</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">//               0x23 -&gt; sram5_access</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">//               0x24 -&gt; sram4_stall_upstream</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">//               0x25 -&gt; sram4_stall_downstream</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">//               0x26 -&gt; sram4_access_contested</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">//               0x27 -&gt; sram4_access</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">//               0x28 -&gt; sram3_stall_upstream</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">//               0x29 -&gt; sram3_stall_downstream</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//               0x2a -&gt; sram3_access_contested</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">//               0x2b -&gt; sram3_access</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">//               0x2c -&gt; sram2_stall_upstream</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">//               0x2d -&gt; sram2_stall_downstream</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">//               0x2e -&gt; sram2_access_contested</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">//               0x2f -&gt; sram2_access</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">//               0x30 -&gt; sram1_stall_upstream</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">//               0x31 -&gt; sram1_stall_downstream</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">//               0x32 -&gt; sram1_access_contested</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">//               0x33 -&gt; sram1_access</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">//               0x34 -&gt; sram0_stall_upstream</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">//               0x35 -&gt; sram0_stall_downstream</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">//               0x36 -&gt; sram0_access_contested</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">//               0x37 -&gt; sram0_access</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">//               0x38 -&gt; xip_main1_stall_upstream</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">//               0x39 -&gt; xip_main1_stall_downstream</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">//               0x3a -&gt; xip_main1_access_contested</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">//               0x3b -&gt; xip_main1_access</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">//               0x3c -&gt; xip_main0_stall_upstream</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">//               0x3d -&gt; xip_main0_stall_downstream</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">//               0x3e -&gt; xip_main0_access_contested</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">//               0x3f -&gt; xip_main0_access</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">//               0x40 -&gt; rom_stall_upstream</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">//               0x41 -&gt; rom_stall_downstream</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">//               0x42 -&gt; rom_access_contested</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">//               0x43 -&gt; rom_access</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a274fe1cf78c322776a9ede9bb52f0b3b">  176</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ae0e038b29c8b9bba2f1925c432a56e7e">  177</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_BITS   _u(0x0000007f)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ae00706916f9a3486e756a6bc81e5c977">  178</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#acf20d66aa1fe31eb18cc152482a0a566">  179</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_MSB    _u(6)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a4cd04cc6d4e68d1dd52d6ab56a280e7b">  180</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_LSB    _u(0)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac1876879479a3248f5aeddac4055c114">  181</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad089b13c1d2a1cc91ca22444cc06dbe1">  182</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SIOB_PROC1_STALL_UPSTREAM _u(0x00)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a29a2682c79a55c85a09973273188766a">  183</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SIOB_PROC1_STALL_DOWNSTREAM _u(0x01)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af4a381624d406af1265dfec7d4dccd05">  184</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SIOB_PROC1_ACCESS_CONTESTED _u(0x02)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9a6954de22f2d2d8ba535dac43e28b22">  185</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SIOB_PROC1_ACCESS _u(0x03)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a53de39b7f79b81d897a7e9ffdb9938d8">  186</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SIOB_PROC0_STALL_UPSTREAM _u(0x04)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a3ac0364c9eddf5604163fc1a17ac7fa2">  187</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SIOB_PROC0_STALL_DOWNSTREAM _u(0x05)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a7009220fd67f6cf0b453d4f68a06fb72">  188</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SIOB_PROC0_ACCESS_CONTESTED _u(0x06)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa0f6c5af2667eb1b3ec722a96916b1ab">  189</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SIOB_PROC0_ACCESS _u(0x07)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a0c3f15f15a8a8cf9111cefea69137b4b">  190</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_APB_STALL_UPSTREAM _u(0x08)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#addeacaab7cde1ffdaf736ee5ae98eb89">  191</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_APB_STALL_DOWNSTREAM _u(0x09)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a512fa084f9847a9277353424e8febb80">  192</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_APB_ACCESS_CONTESTED _u(0x0a)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aba2f6248a72688bc74dafb2274fdbd7e">  193</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_APB_ACCESS _u(0x0b)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af851b804ffe341350072264c90d6a6e6">  194</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_FASTPERI_STALL_UPSTREAM _u(0x0c)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aaaa87eed33c07f3142efdb31af38d065">  195</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_FASTPERI_STALL_DOWNSTREAM _u(0x0d)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac6ca667e3ba2f8fcb83d95f90dd9a02a">  196</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_FASTPERI_ACCESS_CONTESTED _u(0x0e)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab9c98f528b6c2a0985e585acccdc4551">  197</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_FASTPERI_ACCESS _u(0x0f)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a4709778a724c6d883ded45cfcec4502e">  198</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM9_STALL_UPSTREAM _u(0x10)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a4d5866795f8a50cd1bcade5b9a20ddcf">  199</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM9_STALL_DOWNSTREAM _u(0x11)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab902807a8234f7ab67f746a47206afb0">  200</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM9_ACCESS_CONTESTED _u(0x12)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a76f0e134475239adf2de6f9c1c576958">  201</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM9_ACCESS _u(0x13)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aecc588616d931c381fe4aad5de117651">  202</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM8_STALL_UPSTREAM _u(0x14)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5281d4d6a339fbb74b3ba46f969c3be8">  203</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM8_STALL_DOWNSTREAM _u(0x15)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af98ec45d76ef2a9345e7336bf82878a3">  204</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM8_ACCESS_CONTESTED _u(0x16)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af4376768031eb48e53c5a9ba79811583">  205</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM8_ACCESS _u(0x17)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a6d5c3ae807683d2e3d86e9443ed6d140">  206</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM7_STALL_UPSTREAM _u(0x18)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a98976d4c70e4e40b46d35ab14457def4">  207</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM7_STALL_DOWNSTREAM _u(0x19)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aeb96b48ac86b6e10d915d2b638949064">  208</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM7_ACCESS_CONTESTED _u(0x1a)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9fb8b2deb733cf8a054670eb080a2541">  209</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM7_ACCESS _u(0x1b)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aacffc013237948a94b4d366b4af478b4">  210</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM6_STALL_UPSTREAM _u(0x1c)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aba3e93740f208cfe0c86f1ee13877070">  211</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM6_STALL_DOWNSTREAM _u(0x1d)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac33f25080dd4fb233fff97f7a6cf780c">  212</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM6_ACCESS_CONTESTED _u(0x1e)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab31dcc16835f682712bd9050b26a0a11">  213</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM6_ACCESS _u(0x1f)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac812867f3d98eaad6dc97b1628d7e78b">  214</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM5_STALL_UPSTREAM _u(0x20)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad80d53289ea330545e71903929aa85b0">  215</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM5_STALL_DOWNSTREAM _u(0x21)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac68f7ca051d368cd05364cbfc8aa5628">  216</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM5_ACCESS_CONTESTED _u(0x22)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ade03fb04af268bd3b57d3588a1d85b53">  217</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM5_ACCESS _u(0x23)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af77b9a644cea7260b177b8cf5c603ade">  218</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM4_STALL_UPSTREAM _u(0x24)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ae011728387977fa08dc9634f077ad59e">  219</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM4_STALL_DOWNSTREAM _u(0x25)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#acef9842b0ef92171b104a7db92dbd04f">  220</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM4_ACCESS_CONTESTED _u(0x26)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a2e14514343a83b92192fe3f5e92f4eca">  221</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM4_ACCESS _u(0x27)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a1f6b05ab3ed69d8b6fe831cbd6e91935">  222</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM3_STALL_UPSTREAM _u(0x28)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad64ded8dd1a476420ffdd387372ea419">  223</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM3_STALL_DOWNSTREAM _u(0x29)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a0484dc981e71709b53fb2b4ebc14bf70">  224</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM3_ACCESS_CONTESTED _u(0x2a)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ae2da8b3112f2012524ae25c2c5a186b7">  225</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM3_ACCESS _u(0x2b)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a3d06417a0c189cb9a27142a355d05c6b">  226</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM2_STALL_UPSTREAM _u(0x2c)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#afcdc7c0b5e76e74bfe117a081a3e1461">  227</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM2_STALL_DOWNSTREAM _u(0x2d)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a104c9262235bee850d3090f80c92f15b">  228</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM2_ACCESS_CONTESTED _u(0x2e)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab2f7fe3b4df4a91a63f1169dc3931a86">  229</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM2_ACCESS _u(0x2f)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a0005636dae8c7437b59d4c5aaa8a2324">  230</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM1_STALL_UPSTREAM _u(0x30)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a07916e0cffdb2e222b2d6cf29c127386">  231</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM1_STALL_DOWNSTREAM _u(0x31)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a13f2aa4e77f46a01453f05671c69cadc">  232</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM1_ACCESS_CONTESTED _u(0x32)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5eb505291e4e928a4f71b548956234c0">  233</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM1_ACCESS _u(0x33)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a14146a1911d0ce67c0b4de626c5fe3ee">  234</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM0_STALL_UPSTREAM _u(0x34)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a199378a06867af51f0d618477b326fa4">  235</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM0_STALL_DOWNSTREAM _u(0x35)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a829bd853596699a92b981eba98ecbd3f">  236</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM0_ACCESS_CONTESTED _u(0x36)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa8336808250d19d9d9d54fcfdb130823">  237</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_SRAM0_ACCESS _u(0x37)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#adff16846300cd93a1c78881ccbea5abf">  238</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_XIP_MAIN1_STALL_UPSTREAM _u(0x38)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a58ccb5526d121ce4c31980832d716c0d">  239</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_XIP_MAIN1_STALL_DOWNSTREAM _u(0x39)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aaec1413ebdefa65662888df04673d735">  240</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_XIP_MAIN1_ACCESS_CONTESTED _u(0x3a)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a45501eecabe0ee6686e783f586742b19">  241</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_XIP_MAIN1_ACCESS _u(0x3b)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aad1419b510f7a9fd0132aeda191352af">  242</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_XIP_MAIN0_STALL_UPSTREAM _u(0x3c)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#affa994c46cc1fe9ae0af9596f27d9020">  243</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_XIP_MAIN0_STALL_DOWNSTREAM _u(0x3d)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aeea726c98ac9f0885d70fd309912b605">  244</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_XIP_MAIN0_ACCESS_CONTESTED _u(0x3e)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ae1bfc4363768369dfa4ed3ed8e7764a0">  245</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_XIP_MAIN0_ACCESS _u(0x3f)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#abe11cf48321e07448e105696d7e3f251">  246</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_ROM_STALL_UPSTREAM _u(0x40)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad3b9fa4f5e935643e5a2bd125dd5c5c0">  247</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_ROM_STALL_DOWNSTREAM _u(0x41)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#abf76c41675ad16cb6ef54deee11fc939">  248</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_ROM_ACCESS_CONTESTED _u(0x42)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a7092926048606ae89b8a41279ce8d251">  249</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL0_VALUE_ROM_ACCESS _u(0x43)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// Register    : BUSCTRL_PERFCTR1</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">// Description : Bus fabric performance counter 1</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">//               Busfabric saturating performance counter 1</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">//               Count some event signal from the busfabric arbiters, if</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">//               PERFCTR_EN is set.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">//               Write any value to clear. Select an event to count using</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">//               PERFSEL1</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a7870952d102f0033b43de705bfbb16e0">  258</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR1_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5ba3851fa2134775d2ab033e56f40999">  259</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR1_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a1b3f15739f165ec3d8a709672b6bd3dc">  260</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a214861a8909950e24e88383b72a1b0f3">  261</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR1_MSB    _u(23)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#abc71fb86180b244a3c1d34de37037350">  262</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR1_LSB    _u(0)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aee652d588e52a75c28340163f2771de4">  263</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR1_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">// Register    : BUSCTRL_PERFSEL1</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">// Description : Bus fabric performance event select for PERFCTR1</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">//               Select an event for PERFCTR1. For each downstream port of the</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">//               main crossbar, four events are available: ACCESS, an access</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">//               took place; ACCESS_CONTESTED, an access took place that</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">//               previously stalled due to contention from other masters;</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">//               STALL_DOWNSTREAM, count cycles where any master stalled due to</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">//               a stall on the downstream bus; STALL_UPSTREAM, count cycles</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">//               where any master stalled for any reason, including contention</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">//               from other masters.</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">//               0x00 -&gt; siob_proc1_stall_upstream</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">//               0x01 -&gt; siob_proc1_stall_downstream</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">//               0x02 -&gt; siob_proc1_access_contested</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">//               0x03 -&gt; siob_proc1_access</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">//               0x04 -&gt; siob_proc0_stall_upstream</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">//               0x05 -&gt; siob_proc0_stall_downstream</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">//               0x06 -&gt; siob_proc0_access_contested</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">//               0x07 -&gt; siob_proc0_access</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">//               0x08 -&gt; apb_stall_upstream</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">//               0x09 -&gt; apb_stall_downstream</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">//               0x0a -&gt; apb_access_contested</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">//               0x0b -&gt; apb_access</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">//               0x0c -&gt; fastperi_stall_upstream</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">//               0x0d -&gt; fastperi_stall_downstream</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">//               0x0e -&gt; fastperi_access_contested</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">//               0x0f -&gt; fastperi_access</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">//               0x10 -&gt; sram9_stall_upstream</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">//               0x11 -&gt; sram9_stall_downstream</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">//               0x12 -&gt; sram9_access_contested</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">//               0x13 -&gt; sram9_access</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">//               0x14 -&gt; sram8_stall_upstream</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">//               0x15 -&gt; sram8_stall_downstream</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">//               0x16 -&gt; sram8_access_contested</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">//               0x17 -&gt; sram8_access</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">//               0x18 -&gt; sram7_stall_upstream</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">//               0x19 -&gt; sram7_stall_downstream</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">//               0x1a -&gt; sram7_access_contested</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">//               0x1b -&gt; sram7_access</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">//               0x1c -&gt; sram6_stall_upstream</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">//               0x1d -&gt; sram6_stall_downstream</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">//               0x1e -&gt; sram6_access_contested</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">//               0x1f -&gt; sram6_access</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">//               0x20 -&gt; sram5_stall_upstream</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">//               0x21 -&gt; sram5_stall_downstream</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">//               0x22 -&gt; sram5_access_contested</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">//               0x23 -&gt; sram5_access</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">//               0x24 -&gt; sram4_stall_upstream</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">//               0x25 -&gt; sram4_stall_downstream</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">//               0x26 -&gt; sram4_access_contested</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">//               0x27 -&gt; sram4_access</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">//               0x28 -&gt; sram3_stall_upstream</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">//               0x29 -&gt; sram3_stall_downstream</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">//               0x2a -&gt; sram3_access_contested</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">//               0x2b -&gt; sram3_access</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">//               0x2c -&gt; sram2_stall_upstream</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">//               0x2d -&gt; sram2_stall_downstream</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">//               0x2e -&gt; sram2_access_contested</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">//               0x2f -&gt; sram2_access</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">//               0x30 -&gt; sram1_stall_upstream</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">//               0x31 -&gt; sram1_stall_downstream</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">//               0x32 -&gt; sram1_access_contested</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">//               0x33 -&gt; sram1_access</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">//               0x34 -&gt; sram0_stall_upstream</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">//               0x35 -&gt; sram0_stall_downstream</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">//               0x36 -&gt; sram0_access_contested</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">//               0x37 -&gt; sram0_access</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">//               0x38 -&gt; xip_main1_stall_upstream</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">//               0x39 -&gt; xip_main1_stall_downstream</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">//               0x3a -&gt; xip_main1_access_contested</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">//               0x3b -&gt; xip_main1_access</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">//               0x3c -&gt; xip_main0_stall_upstream</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">//               0x3d -&gt; xip_main0_stall_downstream</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">//               0x3e -&gt; xip_main0_access_contested</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">//               0x3f -&gt; xip_main0_access</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">//               0x40 -&gt; rom_stall_upstream</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">//               0x41 -&gt; rom_stall_downstream</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">//               0x42 -&gt; rom_access_contested</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">//               0x43 -&gt; rom_access</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#adeef05cfa655ff8a7be4d60c3f71e361">  343</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a30fc56a24120a4c0d6f6fae9b73deb42">  344</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_BITS   _u(0x0000007f)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac0c4a7e28ab664ac2fc6d5c74d06244a">  345</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#acedffa8b58d73ca0a17d7025373ac3d9">  346</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_MSB    _u(6)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a3ee3cf88fa4d128b9abb0b63f7d9bab5">  347</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_LSB    _u(0)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa71bf3f40d13ad5b75859579fc259f8a">  348</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a70fada72fbddf5b23fe30e766af7bc83">  349</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SIOB_PROC1_STALL_UPSTREAM _u(0x00)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac6f2e0d58c17bffb92aa6cb916180ddb">  350</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SIOB_PROC1_STALL_DOWNSTREAM _u(0x01)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5c3b23be745abddde64f64cba71cb6ec">  351</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SIOB_PROC1_ACCESS_CONTESTED _u(0x02)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af3df954e7eb54598232b8dc823f61f28">  352</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SIOB_PROC1_ACCESS _u(0x03)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a338e65c31f8a9f3f0e48e3f7de3bc82a">  353</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SIOB_PROC0_STALL_UPSTREAM _u(0x04)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a623b7ab429a92c699bb3f0d90bd8e215">  354</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SIOB_PROC0_STALL_DOWNSTREAM _u(0x05)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a0a176c09741d531e13f122cb62b1a230">  355</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SIOB_PROC0_ACCESS_CONTESTED _u(0x06)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aaddae98b18ea87fa0a50b586e7b0132b">  356</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SIOB_PROC0_ACCESS _u(0x07)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#abb2e833959b1500e0c9da7a53352d6f5">  357</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_APB_STALL_UPSTREAM _u(0x08)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aac7a6f03fe655d17a751df7679a00409">  358</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_APB_STALL_DOWNSTREAM _u(0x09)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab0d2277328b7d025ff6fde0a69ffcbf6">  359</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_APB_ACCESS_CONTESTED _u(0x0a)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af810130423b55229042b4a5ff6f48ad8">  360</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_APB_ACCESS _u(0x0b)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab21d00ca07306b0d83b88b1c2c69db00">  361</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_FASTPERI_STALL_UPSTREAM _u(0x0c)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af44739674073d8893db2c2e49c56c8be">  362</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_FASTPERI_STALL_DOWNSTREAM _u(0x0d)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a0e060852cb6637f306f7b2162acb86d2">  363</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_FASTPERI_ACCESS_CONTESTED _u(0x0e)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a77be516dd65fe04e033d24a4bf92f297">  364</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_FASTPERI_ACCESS _u(0x0f)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#abffa0d518b5b5c1d060fec4dbd91c995">  365</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM9_STALL_UPSTREAM _u(0x10)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af4289afc0994af4e0a1b663337880617">  366</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM9_STALL_DOWNSTREAM _u(0x11)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a74e1fd54c68bf522e39c62ca30107764">  367</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM9_ACCESS_CONTESTED _u(0x12)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad830967c6b6384cc8705d3b839629333">  368</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM9_ACCESS _u(0x13)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a950d7d6c2796905ac386bbfbad53ea49">  369</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM8_STALL_UPSTREAM _u(0x14)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a015c97c17dab0280884bb61e9ba48753">  370</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM8_STALL_DOWNSTREAM _u(0x15)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aff4abdaa2be9ae01c9e6f20a32a45823">  371</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM8_ACCESS_CONTESTED _u(0x16)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a52bf98e3099e47492e22f6139b1826f4">  372</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM8_ACCESS _u(0x17)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab1969918ababdb1ee18d34600a82b7e6">  373</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM7_STALL_UPSTREAM _u(0x18)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a976099cf0e203fb7335e5b744279d720">  374</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM7_STALL_DOWNSTREAM _u(0x19)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab921b939dc9c62e206ccc4b79b1e270b">  375</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM7_ACCESS_CONTESTED _u(0x1a)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a0b6715f948543ee4faabf1760f68a4e3">  376</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM7_ACCESS _u(0x1b)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a3b38459f71e4c2313c1abac1ba184f7f">  377</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM6_STALL_UPSTREAM _u(0x1c)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#afeeaed59d151327efbd7fe9d5f6f2754">  378</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM6_STALL_DOWNSTREAM _u(0x1d)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a2dff889289f66aa3a0d790ef5b530043">  379</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM6_ACCESS_CONTESTED _u(0x1e)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a1eea3f2942bfdd263b79fe015a7ed49f">  380</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM6_ACCESS _u(0x1f)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a8b62ef2f9b16478e13b4596bf19a54ac">  381</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM5_STALL_UPSTREAM _u(0x20)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5ae007f7b18c1f47c7878f43548abece">  382</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM5_STALL_DOWNSTREAM _u(0x21)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad9115142f58c0cad1500eabeabfa5b25">  383</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM5_ACCESS_CONTESTED _u(0x22)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a8777c119b2cdba78a2f506f17dbf14fa">  384</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM5_ACCESS _u(0x23)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#acbfafa0dd0a42e679f0729a884558a17">  385</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM4_STALL_UPSTREAM _u(0x24)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a90a8045a6c01e8cbf2e24c08b5d12c3e">  386</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM4_STALL_DOWNSTREAM _u(0x25)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a8c2aace01075c6b806bbf689d617d0ee">  387</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM4_ACCESS_CONTESTED _u(0x26)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#afce61ab1cc55c37dc7d3f47c2f30c83b">  388</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM4_ACCESS _u(0x27)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a2a7165f55d05a8d92fc059a9482916fc">  389</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM3_STALL_UPSTREAM _u(0x28)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a72b250b1b95a02e106f2562fbb5c2ad8">  390</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM3_STALL_DOWNSTREAM _u(0x29)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa49a368c34c0b951676908dd7cfefcdf">  391</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM3_ACCESS_CONTESTED _u(0x2a)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a0f9da79407e2568971a7bacc600654df">  392</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM3_ACCESS _u(0x2b)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a95ec28c488686419d3c0ab45504f5d14">  393</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM2_STALL_UPSTREAM _u(0x2c)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a4e5f0843b3d6f53d92008675d270beb7">  394</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM2_STALL_DOWNSTREAM _u(0x2d)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a4f3644756c79e61510bd5a536cea9766">  395</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM2_ACCESS_CONTESTED _u(0x2e)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa79c3274ea0f1d83eaa3fb8242393993">  396</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM2_ACCESS _u(0x2f)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa5fa8af79d13866015a6f71efc3d0bbb">  397</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM1_STALL_UPSTREAM _u(0x30)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a1bee79f47acc18b582143a645759d47c">  398</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM1_STALL_DOWNSTREAM _u(0x31)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa376803b629c76413539a9a02756af8d">  399</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM1_ACCESS_CONTESTED _u(0x32)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa35a8179e435219d2f379fdb167462c5">  400</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM1_ACCESS _u(0x33)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a4ea750cb2d98c97e97b593a4398968db">  401</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM0_STALL_UPSTREAM _u(0x34)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a6d36f317955cc7f5b5a7c16052c01458">  402</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM0_STALL_DOWNSTREAM _u(0x35)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a32b47a41b31c35926a07be3baddf8368">  403</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM0_ACCESS_CONTESTED _u(0x36)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a98e6340d6351d6f3329e67fcdee1d59b">  404</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_SRAM0_ACCESS _u(0x37)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa526b4edc6cf1e62fe18720caa24b9bf">  405</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_XIP_MAIN1_STALL_UPSTREAM _u(0x38)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a19bf452f9a58d417d62a076f4b693155">  406</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_XIP_MAIN1_STALL_DOWNSTREAM _u(0x39)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a30cfba83497799ecac0331123962ca3a">  407</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_XIP_MAIN1_ACCESS_CONTESTED _u(0x3a)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aadf52f9320b5ed86480a8d4c7266a7e4">  408</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_XIP_MAIN1_ACCESS _u(0x3b)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad474842bfbd1a43bbbf895f687e2c979">  409</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_XIP_MAIN0_STALL_UPSTREAM _u(0x3c)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac0e4c2f7c469fbde4559b90c5f334955">  410</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_XIP_MAIN0_STALL_DOWNSTREAM _u(0x3d)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a6091acd58ed2d8eb26ce77f189126554">  411</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_XIP_MAIN0_ACCESS_CONTESTED _u(0x3e)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a14a82220719645eb0f20c781c5e3c665">  412</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_XIP_MAIN0_ACCESS _u(0x3f)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad73cd7b199d34cb878ddd3942eaddc51">  413</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_ROM_STALL_UPSTREAM _u(0x40)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab2463d4f0db5fac6c8e2571e66afc2bf">  414</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_ROM_STALL_DOWNSTREAM _u(0x41)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a99bce1623362817ee09637f4535d8b7a">  415</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_ROM_ACCESS_CONTESTED _u(0x42)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aeb0c4c495a4ac861de4cdc2521a60da9">  416</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL1_VALUE_ROM_ACCESS _u(0x43)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// Register    : BUSCTRL_PERFCTR2</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">// Description : Bus fabric performance counter 2</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">//               Busfabric saturating performance counter 2</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">//               Count some event signal from the busfabric arbiters, if</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">//               PERFCTR_EN is set.</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">//               Write any value to clear. Select an event to count using</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">//               PERFSEL2</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a828cbd0dbf278638a33cdd7803201799">  425</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR2_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5b80f587b4f3250801eb3af087641546">  426</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR2_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af086febdff2d60d871b15fb6a243ffd4">  427</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aaf1ff29db7ce52dd089c34a0f4aa9a2a">  428</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR2_MSB    _u(23)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a3c5d70043f1c1accb37af80a7a464dee">  429</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR2_LSB    _u(0)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a6071be7b7714e37c0bce6840fd66cd98">  430</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR2_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">// Register    : BUSCTRL_PERFSEL2</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">// Description : Bus fabric performance event select for PERFCTR2</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">//               Select an event for PERFCTR2. For each downstream port of the</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">//               main crossbar, four events are available: ACCESS, an access</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">//               took place; ACCESS_CONTESTED, an access took place that</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">//               previously stalled due to contention from other masters;</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">//               STALL_DOWNSTREAM, count cycles where any master stalled due to</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">//               a stall on the downstream bus; STALL_UPSTREAM, count cycles</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">//               where any master stalled for any reason, including contention</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">//               from other masters.</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">//               0x00 -&gt; siob_proc1_stall_upstream</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">//               0x01 -&gt; siob_proc1_stall_downstream</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">//               0x02 -&gt; siob_proc1_access_contested</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">//               0x03 -&gt; siob_proc1_access</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">//               0x04 -&gt; siob_proc0_stall_upstream</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">//               0x05 -&gt; siob_proc0_stall_downstream</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">//               0x06 -&gt; siob_proc0_access_contested</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">//               0x07 -&gt; siob_proc0_access</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">//               0x08 -&gt; apb_stall_upstream</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">//               0x09 -&gt; apb_stall_downstream</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">//               0x0a -&gt; apb_access_contested</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">//               0x0b -&gt; apb_access</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">//               0x0c -&gt; fastperi_stall_upstream</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">//               0x0d -&gt; fastperi_stall_downstream</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">//               0x0e -&gt; fastperi_access_contested</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">//               0x0f -&gt; fastperi_access</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">//               0x10 -&gt; sram9_stall_upstream</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">//               0x11 -&gt; sram9_stall_downstream</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">//               0x12 -&gt; sram9_access_contested</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">//               0x13 -&gt; sram9_access</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">//               0x14 -&gt; sram8_stall_upstream</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">//               0x15 -&gt; sram8_stall_downstream</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">//               0x16 -&gt; sram8_access_contested</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">//               0x17 -&gt; sram8_access</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">//               0x18 -&gt; sram7_stall_upstream</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">//               0x19 -&gt; sram7_stall_downstream</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">//               0x1a -&gt; sram7_access_contested</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">//               0x1b -&gt; sram7_access</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">//               0x1c -&gt; sram6_stall_upstream</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">//               0x1d -&gt; sram6_stall_downstream</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">//               0x1e -&gt; sram6_access_contested</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">//               0x1f -&gt; sram6_access</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">//               0x20 -&gt; sram5_stall_upstream</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">//               0x21 -&gt; sram5_stall_downstream</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">//               0x22 -&gt; sram5_access_contested</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">//               0x23 -&gt; sram5_access</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">//               0x24 -&gt; sram4_stall_upstream</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">//               0x25 -&gt; sram4_stall_downstream</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">//               0x26 -&gt; sram4_access_contested</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">//               0x27 -&gt; sram4_access</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">//               0x28 -&gt; sram3_stall_upstream</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">//               0x29 -&gt; sram3_stall_downstream</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">//               0x2a -&gt; sram3_access_contested</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">//               0x2b -&gt; sram3_access</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">//               0x2c -&gt; sram2_stall_upstream</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">//               0x2d -&gt; sram2_stall_downstream</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">//               0x2e -&gt; sram2_access_contested</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">//               0x2f -&gt; sram2_access</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">//               0x30 -&gt; sram1_stall_upstream</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">//               0x31 -&gt; sram1_stall_downstream</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">//               0x32 -&gt; sram1_access_contested</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">//               0x33 -&gt; sram1_access</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">//               0x34 -&gt; sram0_stall_upstream</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">//               0x35 -&gt; sram0_stall_downstream</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">//               0x36 -&gt; sram0_access_contested</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">//               0x37 -&gt; sram0_access</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">//               0x38 -&gt; xip_main1_stall_upstream</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">//               0x39 -&gt; xip_main1_stall_downstream</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">//               0x3a -&gt; xip_main1_access_contested</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">//               0x3b -&gt; xip_main1_access</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">//               0x3c -&gt; xip_main0_stall_upstream</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">//               0x3d -&gt; xip_main0_stall_downstream</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">//               0x3e -&gt; xip_main0_access_contested</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">//               0x3f -&gt; xip_main0_access</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">//               0x40 -&gt; rom_stall_upstream</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">//               0x41 -&gt; rom_stall_downstream</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">//               0x42 -&gt; rom_access_contested</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">//               0x43 -&gt; rom_access</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a79d89b63e6b940b99b3fa5fb9aa9cb24">  510</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa8d7a1df8f77439c2578a6bd07c81257">  511</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_BITS   _u(0x0000007f)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a4cf35a94780d72e30624b2095f30f0e2">  512</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a76205c547bbf10a213f9957a73412586">  513</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_MSB    _u(6)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aaf83ebe96e4a3adcfba9b4bea1fc19ca">  514</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_LSB    _u(0)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a763cbae4512c98a2a01dd400e8e61766">  515</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa30aba9d60ee4daa02dbd6082c233e70">  516</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SIOB_PROC1_STALL_UPSTREAM _u(0x00)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a210373450b11b6abe02aa8cc4c61e044">  517</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SIOB_PROC1_STALL_DOWNSTREAM _u(0x01)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ae392d42d4cd6a5dd39c9574226280d7c">  518</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SIOB_PROC1_ACCESS_CONTESTED _u(0x02)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a66f415d037799f8a58182ec79085e8e8">  519</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SIOB_PROC1_ACCESS _u(0x03)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a55f9c17c8726f69e54e821589b0f7906">  520</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SIOB_PROC0_STALL_UPSTREAM _u(0x04)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa66cad0fabd2a366ea5db7239b7da092">  521</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SIOB_PROC0_STALL_DOWNSTREAM _u(0x05)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ae9c66b30d70594ee21babb9e1ce82811">  522</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SIOB_PROC0_ACCESS_CONTESTED _u(0x06)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a8a812e5c4cf2173b9a96be9433421974">  523</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SIOB_PROC0_ACCESS _u(0x07)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a086004f4bd2db67d9eaf00c137358c50">  524</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_APB_STALL_UPSTREAM _u(0x08)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9f47983010ef7729515aa2bd6ffcbbdb">  525</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_APB_STALL_DOWNSTREAM _u(0x09)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a79186e333ef54b9333ed82d3f350eacd">  526</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_APB_ACCESS_CONTESTED _u(0x0a)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a7f8d939313512f15d094a175e840fa96">  527</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_APB_ACCESS _u(0x0b)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a7b39263a346457bbf40b1dc23774fcc9">  528</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_FASTPERI_STALL_UPSTREAM _u(0x0c)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a786609f6ed4c3315b86ad241dc1cca77">  529</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_FASTPERI_STALL_DOWNSTREAM _u(0x0d)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a1c811aa97ebcb35523e5c577c6ec9811">  530</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_FASTPERI_ACCESS_CONTESTED _u(0x0e)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab9a43b7978c978e0d8d71b2eeed0915b">  531</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_FASTPERI_ACCESS _u(0x0f)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5f7eabcf775c83015487b1ce2457a7a0">  532</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM9_STALL_UPSTREAM _u(0x10)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a8133362cde572390702fb6665161bc11">  533</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM9_STALL_DOWNSTREAM _u(0x11)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa8e13bacb93c55f9452143615b152d83">  534</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM9_ACCESS_CONTESTED _u(0x12)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#affb5f0a52b23979b0a5c2bf8e9f8533c">  535</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM9_ACCESS _u(0x13)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ade5ea0cba0e40ba70fd5d67a496e24cb">  536</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM8_STALL_UPSTREAM _u(0x14)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a64172d5bd2f0a4d31d6a8f50340ebc33">  537</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM8_STALL_DOWNSTREAM _u(0x15)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ade88d7990d634d333adc43a904ed8a10">  538</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM8_ACCESS_CONTESTED _u(0x16)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa229bd7f5b063c4dd0f468b0ca3904a2">  539</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM8_ACCESS _u(0x17)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5bdd1a5985c320b77266e5e434015c44">  540</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM7_STALL_UPSTREAM _u(0x18)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a27269875bbe091ad04fdcbd5d37b5454">  541</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM7_STALL_DOWNSTREAM _u(0x19)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9e56d0ad05136bc800de642fe0f77c2a">  542</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM7_ACCESS_CONTESTED _u(0x1a)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a20fe2412f0faa88114f9e0fba176b185">  543</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM7_ACCESS _u(0x1b)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac818c54821990c56eb54212555dcef84">  544</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM6_STALL_UPSTREAM _u(0x1c)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9e4286c1dbdbe1378615ba0b30b2ad65">  545</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM6_STALL_DOWNSTREAM _u(0x1d)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9409ef419c18fdf6a1f6b18ed41e3372">  546</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM6_ACCESS_CONTESTED _u(0x1e)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a4b3fc15c13b78b52a0e157c7aae3ffca">  547</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM6_ACCESS _u(0x1f)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a6c131b82d750ec83c507306f061d621a">  548</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM5_STALL_UPSTREAM _u(0x20)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a6234e21667aab676f8708efa96fa34a7">  549</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM5_STALL_DOWNSTREAM _u(0x21)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a118e57842dc1bc770cc90c55c14503c8">  550</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM5_ACCESS_CONTESTED _u(0x22)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aaac679519d1dac53eb9b3f4fbbf84388">  551</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM5_ACCESS _u(0x23)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ae8035a541381ff3dcff5ea2132b532e6">  552</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM4_STALL_UPSTREAM _u(0x24)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a915ec0adec027542aef6c4a2bc169a5a">  553</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM4_STALL_DOWNSTREAM _u(0x25)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a4236c1a634835008c69c113e48c497bd">  554</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM4_ACCESS_CONTESTED _u(0x26)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a663d26934b9ad7a7dd77d4ca65b22e92">  555</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM4_ACCESS _u(0x27)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a7abb050e63bba8288cf8b64138e5d41f">  556</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM3_STALL_UPSTREAM _u(0x28)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a74ba645d084a4f9e2e0d4e05169f7b45">  557</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM3_STALL_DOWNSTREAM _u(0x29)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad7e4c24346a45b71634b426db6138327">  558</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM3_ACCESS_CONTESTED _u(0x2a)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab7402fc5b2cac15ee8f11b88addbde2d">  559</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM3_ACCESS _u(0x2b)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ae32ac189f025ec1addcf489c800be5cf">  560</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM2_STALL_UPSTREAM _u(0x2c)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab034396e5634951eea263a2f4e9faf47">  561</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM2_STALL_DOWNSTREAM _u(0x2d)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a00dda44101a7997ac62bccf35e225c34">  562</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM2_ACCESS_CONTESTED _u(0x2e)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#adfb33fbdcd1c3e451678030e0dacbbcc">  563</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM2_ACCESS _u(0x2f)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aae3c42921e80b89e3854f91d2c153003">  564</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM1_STALL_UPSTREAM _u(0x30)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a26fffe56e5f53b1c6e617cf3e58e76ca">  565</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM1_STALL_DOWNSTREAM _u(0x31)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a34b327b2ad53c8423afa8e624efd167b">  566</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM1_ACCESS_CONTESTED _u(0x32)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af7ef6cfe5c42346a56f221e5a4dd096d">  567</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM1_ACCESS _u(0x33)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a1781e4ae4efb8d8240842686b00ca14d">  568</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM0_STALL_UPSTREAM _u(0x34)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#afd74375e4bfd70aa6f37302b0a914c8f">  569</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM0_STALL_DOWNSTREAM _u(0x35)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a609797686e5caba13db63cd31343f0e3">  570</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM0_ACCESS_CONTESTED _u(0x36)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab3111fa8e7fad2aaf9ac2a1fefa4ca94">  571</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_SRAM0_ACCESS _u(0x37)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa442102857cfe118576ee9338c74ca7c">  572</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_XIP_MAIN1_STALL_UPSTREAM _u(0x38)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a7c97a221574bb80a86ad4089fd2a5de4">  573</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_XIP_MAIN1_STALL_DOWNSTREAM _u(0x39)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5c44644f38292f16211cbe316fa954a1">  574</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_XIP_MAIN1_ACCESS_CONTESTED _u(0x3a)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab1fd46e929b4b14b0a0992d7c30c83b4">  575</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_XIP_MAIN1_ACCESS _u(0x3b)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9128a75bb64a760db313d335136d0682">  576</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_XIP_MAIN0_STALL_UPSTREAM _u(0x3c)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#acbe425d06d47e1ae343e2b4870b29c58">  577</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_XIP_MAIN0_STALL_DOWNSTREAM _u(0x3d)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#afe4c0261d566afb2394c1ff8eaf39488">  578</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_XIP_MAIN0_ACCESS_CONTESTED _u(0x3e)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a42f363a5439cec9f6d3ce7277f54aa73">  579</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_XIP_MAIN0_ACCESS _u(0x3f)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a58913aa5fcf6ffcca201789d6a1bf0f5">  580</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_ROM_STALL_UPSTREAM _u(0x40)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac20d0aa28f0f5b020e1e1a6366ff3567">  581</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_ROM_STALL_DOWNSTREAM _u(0x41)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab9072eeb4472715c3f1652013ff01ae9">  582</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_ROM_ACCESS_CONTESTED _u(0x42)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a2a8eacd67cebb028f7e56fb31f159e69">  583</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL2_VALUE_ROM_ACCESS _u(0x43)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">// Register    : BUSCTRL_PERFCTR3</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">// Description : Bus fabric performance counter 3</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">//               Busfabric saturating performance counter 3</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">//               Count some event signal from the busfabric arbiters, if</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">//               PERFCTR_EN is set.</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">//               Write any value to clear. Select an event to count using</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">//               PERFSEL3</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a8dc40ea00b35b9e9b605d9a665b67e13">  592</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR3_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#acf2db13524ec29a04604dcc1af3fe4e6">  593</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR3_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a6c8cebf29280e4b0f0bb3be8822f6408">  594</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a0358c6e822e49f5a1a700f00f3d3743f">  595</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR3_MSB    _u(23)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#adfb19bf344d1121b435a37386b62078c">  596</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR3_LSB    _u(0)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad5014320c282f983e273c08e4a861d19">  597</a></span><span class="preprocessor">#define BUSCTRL_PERFCTR3_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">// Register    : BUSCTRL_PERFSEL3</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">// Description : Bus fabric performance event select for PERFCTR3</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">//               Select an event for PERFCTR3. For each downstream port of the</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">//               main crossbar, four events are available: ACCESS, an access</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">//               took place; ACCESS_CONTESTED, an access took place that</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">//               previously stalled due to contention from other masters;</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">//               STALL_DOWNSTREAM, count cycles where any master stalled due to</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">//               a stall on the downstream bus; STALL_UPSTREAM, count cycles</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">//               where any master stalled for any reason, including contention</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">//               from other masters.</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">//               0x00 -&gt; siob_proc1_stall_upstream</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">//               0x01 -&gt; siob_proc1_stall_downstream</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">//               0x02 -&gt; siob_proc1_access_contested</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">//               0x03 -&gt; siob_proc1_access</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">//               0x04 -&gt; siob_proc0_stall_upstream</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">//               0x05 -&gt; siob_proc0_stall_downstream</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">//               0x06 -&gt; siob_proc0_access_contested</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">//               0x07 -&gt; siob_proc0_access</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">//               0x08 -&gt; apb_stall_upstream</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">//               0x09 -&gt; apb_stall_downstream</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">//               0x0a -&gt; apb_access_contested</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">//               0x0b -&gt; apb_access</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">//               0x0c -&gt; fastperi_stall_upstream</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">//               0x0d -&gt; fastperi_stall_downstream</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">//               0x0e -&gt; fastperi_access_contested</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">//               0x0f -&gt; fastperi_access</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">//               0x10 -&gt; sram9_stall_upstream</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">//               0x11 -&gt; sram9_stall_downstream</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">//               0x12 -&gt; sram9_access_contested</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">//               0x13 -&gt; sram9_access</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">//               0x14 -&gt; sram8_stall_upstream</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">//               0x15 -&gt; sram8_stall_downstream</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">//               0x16 -&gt; sram8_access_contested</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">//               0x17 -&gt; sram8_access</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">//               0x18 -&gt; sram7_stall_upstream</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">//               0x19 -&gt; sram7_stall_downstream</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">//               0x1a -&gt; sram7_access_contested</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">//               0x1b -&gt; sram7_access</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">//               0x1c -&gt; sram6_stall_upstream</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">//               0x1d -&gt; sram6_stall_downstream</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">//               0x1e -&gt; sram6_access_contested</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">//               0x1f -&gt; sram6_access</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">//               0x20 -&gt; sram5_stall_upstream</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">//               0x21 -&gt; sram5_stall_downstream</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">//               0x22 -&gt; sram5_access_contested</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">//               0x23 -&gt; sram5_access</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">//               0x24 -&gt; sram4_stall_upstream</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">//               0x25 -&gt; sram4_stall_downstream</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">//               0x26 -&gt; sram4_access_contested</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">//               0x27 -&gt; sram4_access</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">//               0x28 -&gt; sram3_stall_upstream</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">//               0x29 -&gt; sram3_stall_downstream</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">//               0x2a -&gt; sram3_access_contested</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">//               0x2b -&gt; sram3_access</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">//               0x2c -&gt; sram2_stall_upstream</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">//               0x2d -&gt; sram2_stall_downstream</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">//               0x2e -&gt; sram2_access_contested</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">//               0x2f -&gt; sram2_access</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">//               0x30 -&gt; sram1_stall_upstream</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">//               0x31 -&gt; sram1_stall_downstream</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">//               0x32 -&gt; sram1_access_contested</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">//               0x33 -&gt; sram1_access</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">//               0x34 -&gt; sram0_stall_upstream</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">//               0x35 -&gt; sram0_stall_downstream</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">//               0x36 -&gt; sram0_access_contested</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">//               0x37 -&gt; sram0_access</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">//               0x38 -&gt; xip_main1_stall_upstream</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">//               0x39 -&gt; xip_main1_stall_downstream</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">//               0x3a -&gt; xip_main1_access_contested</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">//               0x3b -&gt; xip_main1_access</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">//               0x3c -&gt; xip_main0_stall_upstream</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">//               0x3d -&gt; xip_main0_stall_downstream</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">//               0x3e -&gt; xip_main0_access_contested</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">//               0x3f -&gt; xip_main0_access</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">//               0x40 -&gt; rom_stall_upstream</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">//               0x41 -&gt; rom_stall_downstream</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">//               0x42 -&gt; rom_access_contested</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">//               0x43 -&gt; rom_access</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a2f007360bc802d92e9b66c27e5f081f7">  677</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a1677afca2a2df4691060c5390f886a92">  678</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_BITS   _u(0x0000007f)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad8f689a3f5718801fbacaca1822590d7">  679</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a81312e9c0622a9f4b4625a2fd1768199">  680</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_MSB    _u(6)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac3fce3c6471857f564dabc434f6a088e">  681</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_LSB    _u(0)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a6aafa1065c37e8bf9bd10abf9ea2e9fc">  682</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a409d19b5a1b4a49498f66207cc017ac7">  683</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SIOB_PROC1_STALL_UPSTREAM _u(0x00)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a6393c7ba5653b28a0ced97f5ab466775">  684</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SIOB_PROC1_STALL_DOWNSTREAM _u(0x01)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a2c63c2c90f2185a86f62a3c88d633f23">  685</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SIOB_PROC1_ACCESS_CONTESTED _u(0x02)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a601384f3cf44b0db977d9b6f73249dd2">  686</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SIOB_PROC1_ACCESS _u(0x03)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a58098115b62e1ede29a74722a7b156c9">  687</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SIOB_PROC0_STALL_UPSTREAM _u(0x04)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af107dca473d4042a927048b5695bd50b">  688</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SIOB_PROC0_STALL_DOWNSTREAM _u(0x05)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#abe21dbc5fdf101758b0851c038c9178f">  689</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SIOB_PROC0_ACCESS_CONTESTED _u(0x06)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aae6bd54d5619589c4b4d285b1b212c2a">  690</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SIOB_PROC0_ACCESS _u(0x07)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5421cfb5142b7b23096e6742e98f02b9">  691</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_APB_STALL_UPSTREAM _u(0x08)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a791dfb44b7afdb21600db5538f17736e">  692</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_APB_STALL_DOWNSTREAM _u(0x09)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a4813b0b129bdcfddd7d76e56df677836">  693</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_APB_ACCESS_CONTESTED _u(0x0a)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a3f824ea541d0fa1ead4d9aa5f974ea5e">  694</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_APB_ACCESS _u(0x0b)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a2791e7f9a698a685a3b302e1ff93d457">  695</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_FASTPERI_STALL_UPSTREAM _u(0x0c)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a414f96f46160454ac88a81b740da44f2">  696</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_FASTPERI_STALL_DOWNSTREAM _u(0x0d)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a0b553464d8c1988f4212401e7e695b9a">  697</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_FASTPERI_ACCESS_CONTESTED _u(0x0e)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aef75cbc8e6be285f96ccfc46a1b5d81e">  698</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_FASTPERI_ACCESS _u(0x0f)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a27b2e06d6b8fe7a40adae971aac7c94a">  699</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM9_STALL_UPSTREAM _u(0x10)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a1e5001035a548f2c2017507552bb2d36">  700</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM9_STALL_DOWNSTREAM _u(0x11)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a8b03953f1456f12c4f7ce93b11ea74f8">  701</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM9_ACCESS_CONTESTED _u(0x12)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa98442f9cc364037198132f206104917">  702</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM9_ACCESS _u(0x13)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a276e1591eabb56ef065c5cb19d7e20f3">  703</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM8_STALL_UPSTREAM _u(0x14)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ae3cee8fc670e0b818f71dc9d3aa5a4b1">  704</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM8_STALL_DOWNSTREAM _u(0x15)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af92b006bcc51929bf67d513e67192b68">  705</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM8_ACCESS_CONTESTED _u(0x16)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aefb2b6cdc3b62dc78a6db42a4032973a">  706</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM8_ACCESS _u(0x17)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ad1119cd04200306254cc712b34febfb2">  707</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM7_STALL_UPSTREAM _u(0x18)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a79356dc9ab7522925d1648be614a90ba">  708</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM7_STALL_DOWNSTREAM _u(0x19)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a2103b7e8537f16d3667594ed8fc95d55">  709</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM7_ACCESS_CONTESTED _u(0x1a)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af45447473f478ba1ea5c759c1be29e2c">  710</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM7_ACCESS _u(0x1b)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a893cce2a2fa22d9031abf32c037e774b">  711</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM6_STALL_UPSTREAM _u(0x1c)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab720f8d65e342479c1cd0a056a6dd0d4">  712</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM6_STALL_DOWNSTREAM _u(0x1d)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a3e66281e7e53c73f58402ed93b25df67">  713</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM6_ACCESS_CONTESTED _u(0x1e)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a3065332532cb48e8af1681ac299ed232">  714</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM6_ACCESS _u(0x1f)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a72ddc7b064c364e4a39775f22b59dd99">  715</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM5_STALL_UPSTREAM _u(0x20)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa1ae15d9ea02d29f926ebd76efbbb098">  716</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM5_STALL_DOWNSTREAM _u(0x21)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a1188d2f712a9847c754798133a37a919">  717</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM5_ACCESS_CONTESTED _u(0x22)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a45cc4b483771995a002ddd89789e8126">  718</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM5_ACCESS _u(0x23)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac3659f7a18a66ca1cdabd7eea08fdfe4">  719</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM4_STALL_UPSTREAM _u(0x24)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a2601ec0a1d45efb6841bf6299d63e219">  720</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM4_STALL_DOWNSTREAM _u(0x25)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#add2228e56c450d1082d4a759a3b5c88a">  721</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM4_ACCESS_CONTESTED _u(0x26)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a3d9d9e14367dbaa20a745509b0889677">  722</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM4_ACCESS _u(0x27)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a04681fb54a4ee9cbb701af1502d6a1ad">  723</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM3_STALL_UPSTREAM _u(0x28)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a95aeb884c1b40cdb158a545fb4261722">  724</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM3_STALL_DOWNSTREAM _u(0x29)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#adfa6acc2ccc45a43c6ff3e28e12141b1">  725</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM3_ACCESS_CONTESTED _u(0x2a)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#af1e929f75a9bfab93dee0c25ccf82525">  726</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM3_ACCESS _u(0x2b)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac48074e8d74af275fec7d9bc853f7f2e">  727</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM2_STALL_UPSTREAM _u(0x2c)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5fd819dfc68b3c1bb32223ff5f4c7249">  728</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM2_STALL_DOWNSTREAM _u(0x2d)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa7975270be47c290d79dd7035cd7f823">  729</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM2_ACCESS_CONTESTED _u(0x2e)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac02aed980cdf556ea9a23a3fa355c103">  730</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM2_ACCESS _u(0x2f)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a4cf97475e35a107876d8fb6141fd6ce2">  731</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM1_STALL_UPSTREAM _u(0x30)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#acd4cf64a918303e696b07b1fda73bb7a">  732</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM1_STALL_DOWNSTREAM _u(0x31)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9ee5f8befed8561c79132b9d2fadf95f">  733</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM1_ACCESS_CONTESTED _u(0x32)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a8ea35a9385747a24149db3720ebedd3d">  734</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM1_ACCESS _u(0x33)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a465d66af4256a3c2d1f9ffd121947f47">  735</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM0_STALL_UPSTREAM _u(0x34)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9a16235e9ff75b4cb189f7f7245a090e">  736</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM0_STALL_DOWNSTREAM _u(0x35)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa7795bbf699926ccd8482bc879a0fb53">  737</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM0_ACCESS_CONTESTED _u(0x36)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5e5aff16bc55c4df9ce7dd2ebe29a04d">  738</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_SRAM0_ACCESS _u(0x37)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#adeb121227586a2156ae9ca0295503fa5">  739</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_XIP_MAIN1_STALL_UPSTREAM _u(0x38)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa813ed6c64e497bbff37280bd21f7f01">  740</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_XIP_MAIN1_STALL_DOWNSTREAM _u(0x39)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a3def34515e01f98e8bbe0eb03206461d">  741</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_XIP_MAIN1_ACCESS_CONTESTED _u(0x3a)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a9a627eed8458a939d689709b903d8fd0">  742</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_XIP_MAIN1_ACCESS _u(0x3b)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a7b79fb2fa7f35edffd0553300bc3782b">  743</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_XIP_MAIN0_STALL_UPSTREAM _u(0x3c)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#aa9e8cd8ded9bf81e147bac2b87ed8f67">  744</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_XIP_MAIN0_STALL_DOWNSTREAM _u(0x3d)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a78de3fd59273508de89bf5826ad66479">  745</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_XIP_MAIN0_ACCESS_CONTESTED _u(0x3e)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ab1a9ed1c1f7d9ba7b16304ef61061f30">  746</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_XIP_MAIN0_ACCESS _u(0x3f)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a5f5f1cc7e0aa062811655b9f9856615a">  747</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_ROM_STALL_UPSTREAM _u(0x40)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#a85a07ba4b8e4ecbcf67b3fd0e4a4f2c2">  748</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_ROM_STALL_DOWNSTREAM _u(0x41)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac3b1e4680188fb20f2fac6e94895bd4c">  749</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_ROM_ACCESS_CONTESTED _u(0x42)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html#ac76624523f40ddf7056b01eca36c840a">  750</a></span><span class="preprocessor">#define BUSCTRL_PERFSEL3_VALUE_ROM_ACCESS _u(0x43)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_BUSCTRL_H</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2busctrl_8h.html">busctrl.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
