always @(posedge clk or posedge reset) begin
    if (reset) begin
        q <= 4'b0000; // Synchronously reset the counter when reset is high
    end else begin
        if (q == 4'd9)
            q <= 4'b0000; // Wrap around to 0 when count reaches 10
        else
            q <= q + 1'b1; // Increment the counter by 1, ensuring correct precedence with explicit bit width for clarity
    end
end

endmodule