Protel Design System Design Rule Check
PCB File : D:\NETUBE\workspace\BEESP\hardware\BEESP_CODE\BEESP_CODE.PcbDoc
Date     : 2021/12/1
Time     : 22:07:38

Processing Rule : Clearance Constraint (Gap=0.089mm) (All),(All)
   Violation between Clearance Constraint: (0.046mm < 0.089mm) Between Area Fill (-3.5mm,1.75mm) (1.75mm,2.75mm) on Top Layer And Track (1.846mm,1.75mm)(2.125mm,1.75mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Pad C14-1(18.75mm,6.5mm) on Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Pad C14-2(18.75mm,7.4mm) on Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.062mm < 0.089mm) Between Pad L2-1(7.857mm,6.25mm) on Top Layer And Track (6.25mm,7mm)(7.25mm,7mm) on Top Layer 
   Violation between Clearance Constraint: (0.075mm < 0.089mm) Between Pad L4-1(19mm,3.575mm) on Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.075mm < 0.089mm) Between Pad L4-2(19mm,4.425mm) on Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.025mm < 0.089mm) Between Pad P1-1(21.426mm,16.614mm) on Multi-Layer And Track (22.001mm,15mm)(22.001mm,21mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.025mm < 0.089mm) Between Pad P1-1(21.426mm,19.386mm) on Multi-Layer And Track (22.001mm,15mm)(22.001mm,21mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.025mm < 0.089mm) Between Pad P1-1(21.426mm,19.386mm) on Multi-Layer And Track (22.001mm,15mm)(22.001mm,21mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.023mm < 0.089mm) Between Pad P1-1(22.574mm,16.614mm) on Multi-Layer And Track (22.001mm,15mm)(22.001mm,21mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.023mm < 0.089mm) Between Pad P1-1(22.574mm,19.386mm) on Multi-Layer And Track (22.001mm,15mm)(22.001mm,21mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Pad P1-1(22mm,18mm) on Multi-Layer And Track (22.001mm,15mm)(22.001mm,21mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Pad R16-1(18.5mm,11.075mm) on Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Pad R16-2(18.5mm,11.925mm) on Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Pad R17-1(18.75mm,9.175mm) on Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Pad R17-2(18.75mm,8.325mm) on Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Pad R4-2(18.425mm,13.25mm) on Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Pad R7-1(6.5mm,9.825mm) on Top Layer And Track (6.5mm,9.825mm)(6.5mm,10.675mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Pad R7-2(6.5mm,10.675mm) on Top Layer And Track (6.5mm,9.825mm)(6.5mm,10.675mm) on Top Layer 
   Violation between Clearance Constraint: (0.077mm < 0.089mm) Between Region (0 hole(s)) Bottom Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.069mm < 0.089mm) Between Region (0 hole(s)) Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.074mm < 0.089mm) Between Region (0 hole(s)) Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Region (0 hole(s)) Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Region (0 hole(s)) Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Region (0 hole(s)) Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Region (0 hole(s)) Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Region (0 hole(s)) Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Region (0 hole(s)) Top Layer And Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (1.25mm,15mm)(1.5mm,15.25mm) on Bottom Layer And Track (1.5mm,14.5mm)(1.5mm,15.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (1.5mm,14.5mm)(1.5mm,15.25mm) on Bottom Layer And Track (1.5mm,15.25mm)(1.5mm,17.75mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (1.5mm,14.5mm)(1.5mm,15.25mm) on Bottom Layer And Track (-2.5mm,14.5mm)(6.25mm,14.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (17.5mm,8.75mm)(18mm,9.25mm) on Bottom Layer And Track (18mm,9.25mm)(18.5mm,9.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (18.625mm,0mm)(18.625mm,14.5mm) on Keep-Out Layer And Via (18.5mm,12.5mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (18mm,9.25mm)(18.5mm,9.25mm) on Bottom Layer And Track (18mm,9.25mm)(18mm,11mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (5.25mm,7mm)(6.25mm,7mm) on Top Layer And Track (6.25mm,7mm)(7.25mm,7mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (5.823mm,11.352mm)(6.5mm,10.675mm) on Top Layer And Track (6.5mm,9.825mm)(6.5mm,10.675mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (6.25mm,7mm)(7.25mm,7mm) on Top Layer And Via (6.25mm,7mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (6.55mm,9.825mm)(6.996mm,9.379mm) on Top Layer And Track (6.5mm,9.825mm)(6.5mm,10.675mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (6.5mm,9.825mm)(6.55mm,9.825mm) on Top Layer And Track (6.5mm,9.825mm)(6.5mm,10.675mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (7.5mm,11.75mm)(8mm,12.25mm) on Bottom Layer And Track (8mm,12.25mm)(8mm,13.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (7.75mm,13mm)(8mm,13.25mm) on Bottom Layer And Track (8mm,12.25mm)(8mm,13.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (8mm,12.25mm)(10.25mm,12.25mm) on Bottom Layer And Track (8mm,12.25mm)(8mm,13.25mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.089mm) Between Track (8mm,12.25mm)(8mm,13.25mm) on Bottom Layer And Track (8mm,13.25mm)(8mm,15.5mm) on Bottom Layer 
Rule Violations :43

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.089mm) (Max=1mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Pad P1-1(20.614mm,17.426mm) on Multi-Layer And Pad P1-1(22mm,18mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Pad P1-1(20.614mm,18.574mm) on Multi-Layer And Pad P1-1(22mm,18mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Pad P1-1(21.426mm,16.614mm) on Multi-Layer And Pad P1-1(22mm,18mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad P1-1(21.426mm,19.386mm) on Multi-Layer And Pad P1-1(21.426mm,19.386mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Pad P1-1(21.426mm,19.386mm) on Multi-Layer And Pad P1-1(22mm,18mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Pad P1-1(21.426mm,19.386mm) on Multi-Layer And Pad P1-1(22mm,18mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Pad P1-1(22.574mm,16.614mm) on Multi-Layer And Pad P1-1(22mm,18mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Pad P1-1(22.574mm,19.386mm) on Multi-Layer And Pad P1-1(22mm,18mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Pad P1-1(22mm,18mm) on Multi-Layer And Pad P1-1(23.386mm,17.426mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Pad P1-1(22mm,18mm) on Multi-Layer And Pad P1-1(23.386mm,18.574mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (12.25mm,4.75mm) from Top Layer to Bottom Layer And Via (12.75mm,4.75mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (12.75mm,4.75mm) from Top Layer to Bottom Layer And Via (13.25mm,4.75mm) from Top Layer to Bottom Layer 
Rule Violations :12

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C16-1(14.5mm,11.05mm) on Top Layer And Pad Q1-4(13.5mm,10.85mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C16-1(14.5mm,11.05mm) on Top Layer And Pad Q1-5(13.5mm,11.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C16-2(14.5mm,11.95mm) on Top Layer And Pad Q1-5(13.5mm,11.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C16-2(14.5mm,11.95mm) on Top Layer And Pad Q1-6(13.5mm,12.15mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C7-1(15.95mm,21mm) on Top Layer And Pad C8-1(16.75mm,21mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad L1-1(16.5mm,14.1mm) on Top Layer And Pad L1-2(16.5mm,13.25mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad L3-1(15.5mm,11.925mm) on Top Layer And Pad L3-2(15.5mm,11.075mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad L4-1(19mm,3.575mm) on Top Layer And Pad L4-2(19mm,4.425mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad L5-1(18mm,4.425mm) on Top Layer And Pad L5-2(18mm,3.575mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad LED1-1(8.25mm,8.925mm) on Top Layer And Pad R1-1(8.2mm,10mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad LED1-1(8.25mm,8.925mm) on Top Layer And Pad R1-2(8.75mm,10mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad LED1-2(9.75mm,8.925mm) on Top Layer And Pad R1-3(9.25mm,10mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad LED1-2(9.75mm,8.925mm) on Top Layer And Pad R1-4(9.8mm,10mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad Q1-1(11.66mm,12.15mm) on Top Layer And Pad Q1-2(11.66mm,11.5mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad Q1-2(11.66mm,11.5mm) on Top Layer And Pad Q1-3(11.66mm,10.85mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad Q1-4(13.5mm,10.85mm) on Top Layer And Pad Q1-5(13.5mm,11.5mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad Q1-5(13.5mm,11.5mm) on Top Layer And Pad Q1-6(13.5mm,12.15mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R10-1(6.825mm,1.5mm) on Top Layer And Pad R10-2(7.675mm,1.5mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-1(8.2mm,10mm) on Top Layer And Pad R1-7(8.75mm,11mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-1(8.2mm,10mm) on Top Layer And Pad R1-8(8.2mm,11mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R11-1(8.575mm,1.5mm) on Top Layer And Pad R11-2(9.425mm,1.5mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-2(8.75mm,10mm) on Top Layer And Pad R1-6(9.25mm,11mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-2(8.75mm,10mm) on Top Layer And Pad R1-7(8.75mm,11mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-2(8.75mm,10mm) on Top Layer And Pad R1-8(8.2mm,11mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R12-1(12.25mm,6.925mm) on Top Layer And Pad R12-2(12.25mm,6.075mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-3(9.25mm,10mm) on Top Layer And Pad R1-5(9.8mm,11mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-3(9.25mm,10mm) on Top Layer And Pad R1-6(9.25mm,11mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-3(9.25mm,10mm) on Top Layer And Pad R1-7(8.75mm,11mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R13-1(12.25mm,8.075mm) on Top Layer And Pad R13-2(12.25mm,8.925mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-4(9.8mm,10mm) on Top Layer And Pad R1-5(9.8mm,11mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-4(9.8mm,10mm) on Top Layer And Pad R1-6(9.25mm,11mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R14-1(17.5mm,11.075mm) on Top Layer And Pad R14-2(17.5mm,11.925mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R15-1(17mm,4.425mm) on Top Layer And Pad R15-2(17mm,3.575mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R16-1(18.5mm,11.075mm) on Top Layer And Pad R16-2(18.5mm,11.925mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R17-1(18.75mm,9.175mm) on Top Layer And Pad R17-2(18.75mm,8.325mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R2-1(10.325mm,17.5mm) on Top Layer And Pad R2-2(11.175mm,17.5mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R3-1(14.575mm,13.25mm) on Top Layer And Pad R3-2(15.425mm,13.25mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R4-1(17.575mm,13.25mm) on Top Layer And Pad R4-2(18.425mm,13.25mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R5-1(11.175mm,20.5mm) on Top Layer And Pad R5-2(10.325mm,20.5mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R6-1(11.175mm,19.5mm) on Top Layer And Pad R6-2(10.325mm,19.5mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R7-1(6.5mm,9.825mm) on Top Layer And Pad R7-2(6.5mm,10.675mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R8-1(18.75mm,20.925mm) on Top Layer And Pad R8-2(18.75mm,20.075mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R9-1(11.175mm,1.5mm) on Top Layer And Pad R9-2(10.325mm,1.5mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-1(8.25mm,13.75mm) on Top Layer And Pad U1-2(8.25mm,14.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Pad U1-1(8.25mm,13.75mm) on Top Layer And Pad U1-48(7.5mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(8.25mm,18.25mm) on Top Layer And Pad U1-11(8.25mm,18.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(8.25mm,18.25mm) on Top Layer And Pad U1-9(8.25mm,17.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-11(8.25mm,18.75mm) on Top Layer And Pad U1-12(8.25mm,19.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U1-12(8.25mm,19.25mm) on Top Layer And Pad U1-13(7.5mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-13(7.5mm,20mm) on Top Layer And Pad U1-14(7mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-14(7mm,20mm) on Top Layer And Pad U1-15(6.5mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-15(6.5mm,20mm) on Top Layer And Pad U1-16(6mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-16(6mm,20mm) on Top Layer And Pad U1-17(5.5mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-17(5.5mm,20mm) on Top Layer And Pad U1-18(5mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-18(5mm,20mm) on Top Layer And Pad U1-19(4.5mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-19(4.5mm,20mm) on Top Layer And Pad U1-20(4mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-2(8.25mm,14.25mm) on Top Layer And Pad U1-3(8.25mm,14.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-20(4mm,20mm) on Top Layer And Pad U1-21(3.5mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-21(3.5mm,20mm) on Top Layer And Pad U1-22(3mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-22(3mm,20mm) on Top Layer And Pad U1-23(2.5mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-23(2.5mm,20mm) on Top Layer And Pad U1-24(2mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U1-24(2mm,20mm) on Top Layer And Pad U1-25(1.25mm,19.25mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-25(1.25mm,19.25mm) on Top Layer And Pad U1-26(1.25mm,18.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-26(1.25mm,18.75mm) on Top Layer And Pad U1-27(1.25mm,18.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-27(1.25mm,18.25mm) on Top Layer And Pad U1-28(1.25mm,17.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-28(1.25mm,17.75mm) on Top Layer And Pad U1-29(1.25mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-29(1.25mm,17.25mm) on Top Layer And Pad U1-30(1.25mm,16.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-3(8.25mm,14.75mm) on Top Layer And Pad U1-4(8.25mm,15.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-30(1.25mm,16.75mm) on Top Layer And Pad U1-31(1.25mm,16.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-31(1.25mm,16.25mm) on Top Layer And Pad U1-32(1.25mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-32(1.25mm,15.75mm) on Top Layer And Pad U1-33(1.25mm,15.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-33(1.25mm,15.25mm) on Top Layer And Pad U1-34(1.25mm,14.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-34(1.25mm,14.75mm) on Top Layer And Pad U1-35(1.25mm,14.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-35(1.25mm,14.25mm) on Top Layer And Pad U1-36(1.25mm,13.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U1-36(1.25mm,13.75mm) on Top Layer And Pad U1-37(2mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-37(2mm,13mm) on Top Layer And Pad U1-38(2.5mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-38(2.5mm,13mm) on Top Layer And Pad U1-39(3mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-39(3mm,13mm) on Top Layer And Pad U1-40(3.5mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-4(8.25mm,15.25mm) on Top Layer And Pad U1-5(8.25mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-40(3.5mm,13mm) on Top Layer And Pad U1-41(4mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-41(4mm,13mm) on Top Layer And Pad U1-42(4.5mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-42(4.5mm,13mm) on Top Layer And Pad U1-43(5mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-43(5mm,13mm) on Top Layer And Pad U1-44(5.5mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-44(5.5mm,13mm) on Top Layer And Pad U1-45(6mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-45(6mm,13mm) on Top Layer And Pad U1-46(6.5mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-46(6.5mm,13mm) on Top Layer And Pad U1-47(7mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-47(7mm,13mm) on Top Layer And Pad U1-48(7.5mm,13mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-5(8.25mm,15.75mm) on Top Layer And Pad U1-6(8.25mm,16.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-6(8.25mm,16.25mm) on Top Layer And Pad U1-7(8.25mm,16.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-7(8.25mm,16.75mm) on Top Layer And Pad U1-8(8.25mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-8(8.25mm,17.25mm) on Top Layer And Pad U1-9(8.25mm,17.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-1(4.5mm,10.25mm) on Top Layer And Pad U2-2(4mm,10.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Pad U2-1(4.5mm,10.25mm) on Top Layer And Pad U2-24(5.25mm,9.5mm) on Top Layer [Top Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-10(1.25mm,8mm) on Top Layer And Pad U2-11(1.25mm,7.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-10(1.25mm,8mm) on Top Layer And Pad U2-9(1.25mm,8.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-11(1.25mm,7.5mm) on Top Layer And Pad U2-12(1.25mm,7mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U2-12(1.25mm,7mm) on Top Layer And Pad U2-13(2mm,6.25mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-13(2mm,6.25mm) on Top Layer And Pad U2-14(2.5mm,6.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-14(2.5mm,6.25mm) on Top Layer And Pad U2-15(3mm,6.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-15(3mm,6.25mm) on Top Layer And Pad U2-16(3.5mm,6.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-16(3.5mm,6.25mm) on Top Layer And Pad U2-17(4mm,6.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-17(4mm,6.25mm) on Top Layer And Pad U2-18(4.5mm,6.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U2-18(4.5mm,6.25mm) on Top Layer And Pad U2-19(5.25mm,7mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-19(5.25mm,7mm) on Top Layer And Pad U2-20(5.25mm,7.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-2(4mm,10.25mm) on Top Layer And Pad U2-3(3.5mm,10.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-20(5.25mm,7.5mm) on Top Layer And Pad U2-21(5.25mm,8mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-21(5.25mm,8mm) on Top Layer And Pad U2-22(5.25mm,8.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-22(5.25mm,8.5mm) on Top Layer And Pad U2-23(5.25mm,9mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-23(5.25mm,9mm) on Top Layer And Pad U2-24(5.25mm,9.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-3(3.5mm,10.25mm) on Top Layer And Pad U2-4(3mm,10.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-4(3mm,10.25mm) on Top Layer And Pad U2-5(2.5mm,10.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-5(2.5mm,10.25mm) on Top Layer And Pad U2-6(2mm,10.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U2-6(2mm,10.25mm) on Top Layer And Pad U2-7(1.25mm,9.5mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-7(1.25mm,9.5mm) on Top Layer And Pad U2-8(1.25mm,9mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-8(1.25mm,9mm) on Top Layer And Pad U2-9(1.25mm,8.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-1(14.25mm,15.75mm) on Top Layer And Pad U3-2(14.75mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Pad U3-1(14.25mm,15.75mm) on Top Layer And Pad U3-24(13.5mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-10(17.5mm,18mm) on Top Layer And Pad U3-11(17.5mm,18.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-10(17.5mm,18mm) on Top Layer And Pad U3-9(17.5mm,17.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-11(17.5mm,18.5mm) on Top Layer And Pad U3-12(17.5mm,19mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U3-12(17.5mm,19mm) on Top Layer And Pad U3-13(16.75mm,19.75mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-13(16.75mm,19.75mm) on Top Layer And Pad U3-14(16.25mm,19.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-14(16.25mm,19.75mm) on Top Layer And Pad U3-15(15.75mm,19.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-15(15.75mm,19.75mm) on Top Layer And Pad U3-16(15.25mm,19.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-16(15.25mm,19.75mm) on Top Layer And Pad U3-17(14.75mm,19.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-17(14.75mm,19.75mm) on Top Layer And Pad U3-18(14.25mm,19.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U3-18(14.25mm,19.75mm) on Top Layer And Pad U3-19(13.5mm,19mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-19(13.5mm,19mm) on Top Layer And Pad U3-20(13.5mm,18.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-2(14.75mm,15.75mm) on Top Layer And Pad U3-3(15.25mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-20(13.5mm,18.5mm) on Top Layer And Pad U3-21(13.5mm,18mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-21(13.5mm,18mm) on Top Layer And Pad U3-22(13.5mm,17.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-22(13.5mm,17.5mm) on Top Layer And Pad U3-23(13.5mm,17mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-23(13.5mm,17mm) on Top Layer And Pad U3-24(13.5mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-3(15.25mm,15.75mm) on Top Layer And Pad U3-4(15.75mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-4(15.75mm,15.75mm) on Top Layer And Pad U3-5(16.25mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-5(16.25mm,15.75mm) on Top Layer And Pad U3-6(16.75mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U3-6(16.75mm,15.75mm) on Top Layer And Pad U3-7(17.5mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-7(17.5mm,16.5mm) on Top Layer And Pad U3-8(17.5mm,17mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-8(17.5mm,17mm) on Top Layer And Pad U3-9(17.5mm,17.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X1-1(14.9mm,3.225mm) on Top Layer And Pad X1-2(14.9mm,4.275mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X1-1(14.9mm,3.225mm) on Top Layer And Pad X1-3(14.1mm,4.275mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X1-2(14.9mm,4.275mm) on Top Layer And Pad X1-4(14.1mm,3.225mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X1-3(14.1mm,4.275mm) on Top Layer And Pad X1-4(14.1mm,3.225mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
Rule Violations :143

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Arc (11.437mm,12.77mm) on Top Overlay And Pad Q1-1(11.66mm,12.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (13.75mm,15.25mm) on Top Overlay And Pad U3-1(14.25mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (22mm,18mm) on Top Overlay And Pad P1-1(20.614mm,17.426mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (22mm,18mm) on Top Overlay And Pad P1-1(20.614mm,18.574mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (22mm,18mm) on Top Overlay And Pad P1-1(21.426mm,16.614mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (22mm,18mm) on Top Overlay And Pad P1-1(21.426mm,19.386mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (22mm,18mm) on Top Overlay And Pad P1-1(21.426mm,19.386mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (22mm,18mm) on Top Overlay And Pad P1-1(22.574mm,16.614mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (22mm,18mm) on Top Overlay And Pad P1-1(22.574mm,19.386mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Arc (22mm,18mm) on Top Overlay And Pad P1-1(22mm,18mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (22mm,18mm) on Top Overlay And Pad P1-1(23.386mm,17.426mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (22mm,18mm) on Top Overlay And Pad P1-1(23.386mm,18.574mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (5mm,10.75mm) on Top Overlay And Pad U2-1(4.5mm,10.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Arc (7.222mm,2.355mm) on Top Overlay And Pad C10-2(6.5mm,3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (8.85mm,13.15mm) on Top Overlay And Pad U1-1(8.25mm,13.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(6.5mm,4.3mm) on Top Layer And Track (5.85mm,4.031mm)(5.85mm,4.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(6.5mm,4.3mm) on Top Layer And Track (5.85mm,4.95mm)(7.15mm,4.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-1(6.5mm,4.3mm) on Top Layer And Track (6.272mm,3.65mm)(6.729mm,3.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-1(6.5mm,4.3mm) on Top Layer And Track (6.5mm,3.574mm)(6.5mm,3.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-1(6.5mm,4.3mm) on Top Layer And Track (6.5mm,3.65mm)(6.5mm,3.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(6.5mm,4.3mm) on Top Layer And Track (7.15mm,4.031mm)(7.15mm,4.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(6.5mm,3mm) on Top Layer And Text "R10" (6.343mm,2.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(6.5mm,3mm) on Top Layer And Track (5.85mm,2.35mm)(5.85mm,3.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(6.5mm,3mm) on Top Layer And Track (5.85mm,2.35mm)(7.15mm,2.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-2(6.5mm,3mm) on Top Layer And Track (6.272mm,3.65mm)(6.729mm,3.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-2(6.5mm,3mm) on Top Layer And Track (6.5mm,3.574mm)(6.5mm,3.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-2(6.5mm,3mm) on Top Layer And Track (6.5mm,3.65mm)(6.5mm,3.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(6.5mm,3mm) on Top Layer And Track (7.15mm,2.35mm)(7.15mm,3.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C1-1(11.2mm,18.5mm) on Top Layer And Track (10.75mm,18.348mm)(10.75mm,18.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C1-1(11.2mm,18.5mm) on Top Layer And Track (11.004mm,18.05mm)(11.6mm,18.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C1-1(11.2mm,18.5mm) on Top Layer And Track (11.004mm,18.95mm)(11.6mm,18.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C1-1(11.2mm,18.5mm) on Top Layer And Track (11.6mm,18.05mm)(11.6mm,18.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C1-1(11.2mm,18.5mm) on Top Layer And Track (11.6mm,18.95mm)(11.6mm,18.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C1-1(11.2mm,18.5mm) on Top Layer And Track (9.925mm,17.95mm)(11.575mm,17.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C1-1(11.2mm,18.5mm) on Top Layer And Track (9.925mm,19.05mm)(11.575mm,19.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C11-1(11.5mm,4.3mm) on Top Layer And Track (10.85mm,4.031mm)(10.85mm,4.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C11-1(11.5mm,4.3mm) on Top Layer And Track (10.85mm,4.95mm)(12.15mm,4.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C11-1(11.5mm,4.3mm) on Top Layer And Track (11.272mm,3.65mm)(11.729mm,3.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C11-1(11.5mm,4.3mm) on Top Layer And Track (11.5mm,3.574mm)(11.5mm,3.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C11-1(11.5mm,4.3mm) on Top Layer And Track (11.5mm,3.65mm)(11.5mm,3.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C11-1(11.5mm,4.3mm) on Top Layer And Track (12.15mm,4.031mm)(12.15mm,4.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C11-2(11.5mm,3mm) on Top Layer And Track (10.85mm,2.35mm)(10.85mm,3.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C11-2(11.5mm,3mm) on Top Layer And Track (10.85mm,2.35mm)(12.15mm,2.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C11-2(11.5mm,3mm) on Top Layer And Track (11.272mm,3.65mm)(11.729mm,3.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C11-2(11.5mm,3mm) on Top Layer And Track (11.5mm,3.574mm)(11.5mm,3.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C11-2(11.5mm,3mm) on Top Layer And Track (11.5mm,3.65mm)(11.5mm,3.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C11-2(11.5mm,3mm) on Top Layer And Track (12.15mm,2.35mm)(12.15mm,3.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C1-2(10.3mm,18.5mm) on Top Layer And Text "C3" (9.594mm,17.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(10.3mm,18.5mm) on Top Layer And Text "R2" (9.848mm,18.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C1-2(10.3mm,18.5mm) on Top Layer And Track (10.75mm,18.348mm)(10.75mm,18.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C1-2(10.3mm,18.5mm) on Top Layer And Track (9.925mm,17.95mm)(11.575mm,17.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C1-2(10.3mm,18.5mm) on Top Layer And Track (9.925mm,19.05mm)(11.575mm,19.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C1-2(10.3mm,18.5mm) on Top Layer And Track (9.9mm,18.05mm)(10.496mm,18.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C1-2(10.3mm,18.5mm) on Top Layer And Track (9.9mm,18.05mm)(9.9mm,18.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C1-2(10.3mm,18.5mm) on Top Layer And Track (9.9mm,18.95mm)(10.496mm,18.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-1(12.75mm,3.3mm) on Top Layer And Text "D1" (12.261mm,2.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C12-1(12.75mm,3.3mm) on Top Layer And Track (12.15mm,2.35mm)(12.15mm,3.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C12-1(12.75mm,3.3mm) on Top Layer And Track (12.3mm,2.9mm)(12.3mm,3.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C12-1(12.75mm,3.3mm) on Top Layer And Track (12.3mm,2.9mm)(13.2mm,2.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C12-1(12.75mm,3.3mm) on Top Layer And Track (12.598mm,3.75mm)(12.903mm,3.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C12-1(12.75mm,3.3mm) on Top Layer And Track (13.2mm,2.9mm)(13.2mm,2.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C12-1(12.75mm,3.3mm) on Top Layer And Track (13.2mm,2.9mm)(13.2mm,3.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C12-2(12.75mm,4.2mm) on Top Layer And Track (12.15mm,4.031mm)(12.15mm,4.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C12-2(12.75mm,4.2mm) on Top Layer And Track (12.3mm,4.004mm)(12.3mm,4.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C12-2(12.75mm,4.2mm) on Top Layer And Track (12.3mm,4.6mm)(13.2mm,4.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C12-2(12.75mm,4.2mm) on Top Layer And Track (12.598mm,3.75mm)(12.903mm,3.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C12-2(12.75mm,4.2mm) on Top Layer And Track (13.2mm,4.004mm)(13.2mm,4.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C13-1(16mm,4.45mm) on Top Layer And Track (15.55mm,4.254mm)(15.55mm,4.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C13-1(16mm,4.45mm) on Top Layer And Track (15.55mm,4.85mm)(15.55mm,4.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C13-1(16mm,4.45mm) on Top Layer And Track (15.55mm,4.85mm)(16.45mm,4.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C13-1(16mm,4.45mm) on Top Layer And Track (15.848mm,4mm)(16.153mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C13-1(16mm,4.45mm) on Top Layer And Track (16.45mm,4.254mm)(16.45mm,4.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C13-1(16mm,4.45mm) on Top Layer And Track (16.55mm,3.175mm)(16.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad C13-2(16mm,3.55mm) on Top Layer And Track (15.491mm,2.531mm)(15.491mm,3.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C13-2(16mm,3.55mm) on Top Layer And Track (15.55mm,3.15mm)(15.55mm,3.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C13-2(16mm,3.55mm) on Top Layer And Track (15.55mm,3.15mm)(16.45mm,3.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C13-2(16mm,3.55mm) on Top Layer And Track (15.848mm,4mm)(16.153mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C13-2(16mm,3.55mm) on Top Layer And Track (16.45mm,3.15mm)(16.45mm,3.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C13-2(16mm,3.55mm) on Top Layer And Track (16.55mm,3.175mm)(16.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C14-1(18.75mm,6.5mm) on Top Layer And Track (18.3mm,6.1mm)(18.3mm,6.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C14-1(18.75mm,6.5mm) on Top Layer And Track (18.3mm,6.1mm)(19.2mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C14-1(18.75mm,6.5mm) on Top Layer And Track (18.598mm,6.95mm)(18.903mm,6.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C14-1(18.75mm,6.5mm) on Top Layer And Track (19.2mm,6.1mm)(19.2mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C14-1(18.75mm,6.5mm) on Top Layer And Track (19.2mm,6.1mm)(19.2mm,6.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C14-2(18.75mm,7.4mm) on Top Layer And Track (18.3mm,7.204mm)(18.3mm,7.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C14-2(18.75mm,7.4mm) on Top Layer And Track (18.3mm,7.8mm)(19.2mm,7.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad C14-2(18.75mm,7.4mm) on Top Layer And Track (18.3mm,7.925mm)(19.2mm,7.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C14-2(18.75mm,7.4mm) on Top Layer And Track (18.598mm,6.95mm)(18.903mm,6.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C14-2(18.75mm,7.4mm) on Top Layer And Track (19.2mm,7.204mm)(19.2mm,7.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C15-1(16.5mm,11.05mm) on Top Layer And Track (15.95mm,10.675mm)(15.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C15-1(16.5mm,11.05mm) on Top Layer And Track (16.05mm,10.65mm)(16.05mm,11.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C15-1(16.5mm,11.05mm) on Top Layer And Track (16.05mm,10.65mm)(16.95mm,10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C15-1(16.5mm,11.05mm) on Top Layer And Track (16.348mm,11.5mm)(16.653mm,11.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C15-1(16.5mm,11.05mm) on Top Layer And Track (16.95mm,10.65mm)(16.95mm,10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C15-1(16.5mm,11.05mm) on Top Layer And Track (16.95mm,10.65mm)(16.95mm,11.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C15-1(16.5mm,11.05mm) on Top Layer And Track (17.05mm,10.675mm)(17.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C15-2(16.5mm,11.95mm) on Top Layer And Track (15.95mm,10.675mm)(15.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C15-2(16.5mm,11.95mm) on Top Layer And Track (16.05mm,11.754mm)(16.05mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C15-2(16.5mm,11.95mm) on Top Layer And Track (16.05mm,12.35mm)(16.95mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C15-2(16.5mm,11.95mm) on Top Layer And Track (16.348mm,11.5mm)(16.653mm,11.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C15-2(16.5mm,11.95mm) on Top Layer And Track (16.95mm,11.754mm)(16.95mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C15-2(16.5mm,11.95mm) on Top Layer And Track (17.05mm,10.675mm)(17.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C16-1(14.5mm,11.05mm) on Top Layer And Track (14.05mm,10.65mm)(14.05mm,11.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C16-1(14.5mm,11.05mm) on Top Layer And Track (14.05mm,10.65mm)(14.95mm,10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C16-1(14.5mm,11.05mm) on Top Layer And Track (14.348mm,11.5mm)(14.653mm,11.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C16-1(14.5mm,11.05mm) on Top Layer And Track (14.95mm,10.65mm)(14.95mm,10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C16-1(14.5mm,11.05mm) on Top Layer And Track (14.95mm,10.65mm)(14.95mm,11.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C16-1(14.5mm,11.05mm) on Top Layer And Track (15.05mm,10.675mm)(15.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C16-2(14.5mm,11.95mm) on Top Layer And Track (14.05mm,11.754mm)(14.05mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C16-2(14.5mm,11.95mm) on Top Layer And Track (14.05mm,12.35mm)(14.95mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C16-2(14.5mm,11.95mm) on Top Layer And Track (14.348mm,11.5mm)(14.653mm,11.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C16-2(14.5mm,11.95mm) on Top Layer And Track (14.95mm,11.754mm)(14.95mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C16-2(14.5mm,11.95mm) on Top Layer And Track (15.05mm,10.675mm)(15.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C2-1(11.2mm,15mm) on Top Layer And Track (10.75mm,14.848mm)(10.75mm,15.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C2-1(11.2mm,15mm) on Top Layer And Track (11.004mm,14.55mm)(11.6mm,14.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C2-1(11.2mm,15mm) on Top Layer And Track (11.004mm,15.45mm)(11.6mm,15.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C2-1(11.2mm,15mm) on Top Layer And Track (11.381mm,15.6mm)(12.3mm,15.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C2-1(11.2mm,15mm) on Top Layer And Track (11.6mm,14.55mm)(11.6mm,15.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C2-1(11.2mm,15mm) on Top Layer And Track (11.6mm,15.45mm)(11.6mm,15.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C2-2(10.3mm,15mm) on Top Layer And Track (10.75mm,14.848mm)(10.75mm,15.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C2-2(10.3mm,15mm) on Top Layer And Track (9.7mm,15.6mm)(10.619mm,15.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C2-2(10.3mm,15mm) on Top Layer And Track (9.9mm,14.55mm)(10.496mm,14.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C2-2(10.3mm,15mm) on Top Layer And Track (9.9mm,14.55mm)(9.9mm,15.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C2-2(10.3mm,15mm) on Top Layer And Track (9.9mm,15.45mm)(10.496mm,15.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-1(10.35mm,16.25mm) on Top Layer And Text "C2" (9.823mm,16.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-1(10.35mm,16.25mm) on Top Layer And Track (10.924mm,16.25mm)(11mm,16.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-1(10.35mm,16.25mm) on Top Layer And Track (11mm,16.021mm)(11mm,16.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-1(10.35mm,16.25mm) on Top Layer And Track (11mm,16.25mm)(11.076mm,16.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(10.35mm,16.25mm) on Top Layer And Track (9.7mm,15.6mm)(10.619mm,15.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(10.35mm,16.25mm) on Top Layer And Track (9.7mm,15.6mm)(9.7mm,16.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(10.35mm,16.25mm) on Top Layer And Track (9.7mm,16.9mm)(10.619mm,16.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(11.65mm,16.25mm) on Top Layer And Track (10.924mm,16.25mm)(11mm,16.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(11.65mm,16.25mm) on Top Layer And Track (11.381mm,15.6mm)(12.3mm,15.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(11.65mm,16.25mm) on Top Layer And Track (11.381mm,16.9mm)(12.3mm,16.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(11.65mm,16.25mm) on Top Layer And Track (11mm,16.021mm)(11mm,16.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-2(11.65mm,16.25mm) on Top Layer And Track (11mm,16.25mm)(11.076mm,16.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(11.65mm,16.25mm) on Top Layer And Track (12.3mm,15.6mm)(12.3mm,16.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C4-1(6.5mm,8.9mm) on Top Layer And Track (6.05mm,8.704mm)(6.05mm,9.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C4-1(6.5mm,8.9mm) on Top Layer And Track (6.05mm,9.3mm)(6.05mm,9.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C4-1(6.5mm,8.9mm) on Top Layer And Track (6.05mm,9.3mm)(6.95mm,9.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad C4-1(6.5mm,8.9mm) on Top Layer And Track (6.05mm,9.425mm)(6.95mm,9.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C4-1(6.5mm,8.9mm) on Top Layer And Track (6.348mm,8.45mm)(6.653mm,8.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C4-1(6.5mm,8.9mm) on Top Layer And Track (6.95mm,8.704mm)(6.95mm,9.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad C4-2(6.5mm,8mm) on Top Layer And Text "L2" (6.978mm,7.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C4-2(6.5mm,8mm) on Top Layer And Track (6.05mm,7.6mm)(6.05mm,8.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C4-2(6.5mm,8mm) on Top Layer And Track (6.05mm,7.6mm)(6.95mm,7.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C4-2(6.5mm,8mm) on Top Layer And Track (6.348mm,8.45mm)(6.653mm,8.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C4-2(6.5mm,8mm) on Top Layer And Track (6.95mm,7.6mm)(6.95mm,8.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C5-1(12.25mm,17.55mm) on Top Layer And Track (11.8mm,17.15mm)(11.8mm,17.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C5-1(12.25mm,17.55mm) on Top Layer And Track (11.8mm,17.15mm)(12.7mm,17.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C5-1(12.25mm,17.55mm) on Top Layer And Track (12.098mm,18mm)(12.403mm,18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C5-1(12.25mm,17.55mm) on Top Layer And Track (12.7mm,17.15mm)(12.7mm,17.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C5-1(12.25mm,17.55mm) on Top Layer And Track (12.7mm,17.15mm)(12.7mm,17.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C5-2(12.25mm,18.45mm) on Top Layer And Track (11.8mm,18.254mm)(11.8mm,18.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C5-2(12.25mm,18.45mm) on Top Layer And Track (11.8mm,18.85mm)(12.7mm,18.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C5-2(12.25mm,18.45mm) on Top Layer And Track (12.098mm,18mm)(12.403mm,18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C5-2(12.25mm,18.45mm) on Top Layer And Track (12.7mm,18.254mm)(12.7mm,18.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C6-1(18.75mm,18.95mm) on Top Layer And Track (18.3mm,18.754mm)(18.3mm,19.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C6-1(18.75mm,18.95mm) on Top Layer And Track (18.3mm,19.35mm)(18.3mm,19.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C6-1(18.75mm,18.95mm) on Top Layer And Track (18.3mm,19.35mm)(19.2mm,19.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C6-1(18.75mm,18.95mm) on Top Layer And Track (18.598mm,18.5mm)(18.903mm,18.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C6-1(18.75mm,18.95mm) on Top Layer And Track (19.2mm,18.754mm)(19.2mm,19.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(18.75mm,18.05mm) on Top Layer And Text "C9" (18.23mm,17.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C6-2(18.75mm,18.05mm) on Top Layer And Track (18.3mm,17.65mm)(18.3mm,18.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C6-2(18.75mm,18.05mm) on Top Layer And Track (18.3mm,17.65mm)(19.2mm,17.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C6-2(18.75mm,18.05mm) on Top Layer And Track (18.598mm,18.5mm)(18.903mm,18.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C6-2(18.75mm,18.05mm) on Top Layer And Track (19.2mm,17.65mm)(19.2mm,18.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C7-1(15.95mm,21mm) on Top Layer And Track (15.5mm,20.848mm)(15.5mm,21.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C7-1(15.95mm,21mm) on Top Layer And Track (15.754mm,20.55mm)(16.35mm,20.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C7-1(15.95mm,21mm) on Top Layer And Track (15.754mm,21.45mm)(16.35mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C7-1(15.95mm,21mm) on Top Layer And Track (16.35mm,20.55mm)(16.35mm,20.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C7-1(15.95mm,21mm) on Top Layer And Track (16.35mm,20.55mm)(16.35mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C7-1(15.95mm,21mm) on Top Layer And Track (16.35mm,20.55mm)(16.35mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C7-1(15.95mm,21mm) on Top Layer And Track (16.35mm,20.55mm)(16.946mm,20.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C7-1(15.95mm,21mm) on Top Layer And Track (16.35mm,21.45mm)(16.35mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C7-1(15.95mm,21mm) on Top Layer And Track (16.35mm,21.45mm)(16.946mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C7-2(15.05mm,21mm) on Top Layer And Track (14.65mm,20.55mm)(14.65mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C7-2(15.05mm,21mm) on Top Layer And Track (14.65mm,20.55mm)(15.246mm,20.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C7-2(15.05mm,21mm) on Top Layer And Track (14.65mm,21.45mm)(15.246mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C7-2(15.05mm,21mm) on Top Layer And Track (15.5mm,20.848mm)(15.5mm,21.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C8-1(16.75mm,21mm) on Top Layer And Track (15.754mm,20.55mm)(16.35mm,20.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C8-1(16.75mm,21mm) on Top Layer And Track (15.754mm,21.45mm)(16.35mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C8-1(16.75mm,21mm) on Top Layer And Track (16.35mm,20.55mm)(16.35mm,20.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-1(16.75mm,21mm) on Top Layer And Track (16.35mm,20.55mm)(16.35mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-1(16.75mm,21mm) on Top Layer And Track (16.35mm,20.55mm)(16.35mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-1(16.75mm,21mm) on Top Layer And Track (16.35mm,20.55mm)(16.946mm,20.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C8-1(16.75mm,21mm) on Top Layer And Track (16.35mm,21.45mm)(16.35mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-1(16.75mm,21mm) on Top Layer And Track (16.35mm,21.45mm)(16.946mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C8-1(16.75mm,21mm) on Top Layer And Track (17.2mm,20.848mm)(17.2mm,21.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C8-2(17.65mm,21mm) on Top Layer And Track (17.2mm,20.848mm)(17.2mm,21.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-2(17.65mm,21mm) on Top Layer And Track (17.454mm,20.55mm)(18.05mm,20.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-2(17.65mm,21mm) on Top Layer And Track (17.454mm,21.45mm)(18.05mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-2(17.65mm,21mm) on Top Layer And Track (18.05mm,20.55mm)(18.05mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-1(18.75mm,16.95mm) on Top Layer And Track (18.3mm,16.754mm)(18.3mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C9-1(18.75mm,16.95mm) on Top Layer And Track (18.3mm,17.35mm)(18.3mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-1(18.75mm,16.95mm) on Top Layer And Track (18.3mm,17.35mm)(19.2mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C9-1(18.75mm,16.95mm) on Top Layer And Track (18.598mm,16.5mm)(18.903mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-1(18.75mm,16.95mm) on Top Layer And Track (19.2mm,16.754mm)(19.2mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-2(18.75mm,16.05mm) on Top Layer And Track (18.3mm,15.65mm)(18.3mm,16.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-2(18.75mm,16.05mm) on Top Layer And Track (18.3mm,15.65mm)(19.2mm,15.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C9-2(18.75mm,16.05mm) on Top Layer And Track (18.598mm,16.5mm)(18.903mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-2(18.75mm,16.05mm) on Top Layer And Track (19.2mm,15.65mm)(19.2mm,16.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad D1-1(15.5mm,1.5mm) on Top Layer And Track (16.15mm,0.738mm)(16.15mm,2.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad D1-2(13mm,1.5mm) on Top Layer And Track (12.35mm,1.1mm)(12.35mm,1.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D1-2(13mm,1.5mm) on Top Layer And Track (12.35mm,1.1mm)(12.712mm,0.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D1-2(13mm,1.5mm) on Top Layer And Track (12.35mm,1.9mm)(12.712mm,2.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad D2-1(4.75mm,1.75mm) on Top Layer And Track (3.988mm,1.1mm)(5.512mm,1.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D2-2(4.75mm,4.25mm) on Top Layer And Track (3.988mm,4.538mm)(4.35mm,4.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad D2-2(4.75mm,4.25mm) on Top Layer And Track (4.35mm,4.9mm)(5.15mm,4.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D2-2(4.75mm,4.25mm) on Top Layer And Track (5.15mm,4.9mm)(5.512mm,4.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad F1-1(1.236mm,3.75mm) on Top Layer And Text "F2" (0.374mm,3.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad F1-1(1.236mm,3.75mm) on Top Layer And Track (0.474mm,3.115mm)(0.474mm,4.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F1-1(1.236mm,3.75mm) on Top Layer And Track (0.474mm,3.115mm)(1.236mm,3.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F1-1(1.236mm,3.75mm) on Top Layer And Track (0.474mm,4.385mm)(1.109mm,4.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F1-1(1.236mm,3.75mm) on Top Layer And Track (1.109mm,4.385mm)(2.125mm,4.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F1-2(3.014mm,3.75mm) on Top Layer And Track (2.125mm,3.115mm)(3.141mm,3.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F1-2(3.014mm,3.75mm) on Top Layer And Track (3.014mm,4.385mm)(3.776mm,4.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F1-2(3.014mm,3.75mm) on Top Layer And Track (3.141mm,3.115mm)(3.776mm,3.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad F1-2(3.014mm,3.75mm) on Top Layer And Track (3.776mm,3.115mm)(3.776mm,4.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F2-1(3.014mm,2.25mm) on Top Layer And Track (2.125mm,1.615mm)(3.141mm,1.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F2-1(3.014mm,2.25mm) on Top Layer And Track (3.014mm,2.885mm)(3.776mm,2.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F2-1(3.014mm,2.25mm) on Top Layer And Track (3.141mm,1.615mm)(3.776mm,1.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad F2-1(3.014mm,2.25mm) on Top Layer And Track (3.776mm,1.615mm)(3.776mm,2.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad F2-2(1.236mm,2.25mm) on Top Layer And Track (0.474mm,1.615mm)(0.474mm,2.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F2-2(1.236mm,2.25mm) on Top Layer And Track (0.474mm,1.615mm)(1.236mm,1.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F2-2(1.236mm,2.25mm) on Top Layer And Track (0.474mm,2.885mm)(1.109mm,2.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad F2-2(1.236mm,2.25mm) on Top Layer And Track (1.109mm,2.885mm)(2.125mm,2.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L1-1(16.5mm,14.1mm) on Top Layer And Track (16.05mm,12.85mm)(16.05mm,14.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L1-1(16.5mm,14.1mm) on Top Layer And Track (16.05mm,14.5mm)(16.95mm,14.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L1-1(16.5mm,14.1mm) on Top Layer And Track (16.95mm,12.85mm)(16.95mm,14.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(16.5mm,13.25mm) on Top Layer And Text "C15" (15.969mm,12.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-2(16.5mm,13.25mm) on Top Layer And Text "R14" (16.985mm,12.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L1-2(16.5mm,13.25mm) on Top Layer And Track (16.05mm,12.85mm)(16.05mm,14.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L1-2(16.5mm,13.25mm) on Top Layer And Track (16.05mm,12.85mm)(16.95mm,12.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L1-2(16.5mm,13.25mm) on Top Layer And Track (16.95mm,12.85mm)(16.95mm,14.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-1(7.857mm,6.25mm) on Top Layer And Text "U4" (7.029mm,5.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad L2-1(7.857mm,6.25mm) on Top Layer And Track (7.095mm,5.361mm)(7.095mm,7.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad L2-1(7.857mm,6.25mm) on Top Layer And Track (7.095mm,5.361mm)(7.857mm,5.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad L2-1(7.857mm,6.25mm) on Top Layer And Track (7.095mm,7.139mm)(7.857mm,7.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad L2-2(10.143mm,6.25mm) on Top Layer And Text "C11" (10.737mm,5.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad L2-2(10.143mm,6.25mm) on Top Layer And Track (10.143mm,7.139mm)(10.905mm,7.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad L2-2(10.143mm,6.25mm) on Top Layer And Track (10.27mm,5.361mm)(10.905mm,5.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad L2-2(10.143mm,6.25mm) on Top Layer And Track (10.905mm,5.361mm)(10.905mm,7.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L3-1(15.5mm,11.925mm) on Top Layer And Track (14.95mm,11.754mm)(14.95mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L3-1(15.5mm,11.925mm) on Top Layer And Track (15.05mm,10.675mm)(15.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L3-1(15.5mm,11.925mm) on Top Layer And Track (15.05mm,12.325mm)(15.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L3-1(15.5mm,11.925mm) on Top Layer And Track (15.95mm,10.675mm)(15.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L3-1(15.5mm,11.925mm) on Top Layer And Track (16.05mm,11.754mm)(16.05mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L3-2(15.5mm,11.075mm) on Top Layer And Track (14.95mm,10.65mm)(14.95mm,11.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L3-2(15.5mm,11.075mm) on Top Layer And Track (15.05mm,10.675mm)(15.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L3-2(15.5mm,11.075mm) on Top Layer And Track (15.05mm,10.675mm)(15.95mm,10.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L3-2(15.5mm,11.075mm) on Top Layer And Track (15.95mm,10.675mm)(15.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L3-2(15.5mm,11.075mm) on Top Layer And Track (16.05mm,10.65mm)(16.05mm,11.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L4-1(19mm,3.575mm) on Top Layer And Track (18.45mm,3.175mm)(18.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L4-1(19mm,3.575mm) on Top Layer And Track (18.55mm,3.175mm)(18.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L4-1(19mm,3.575mm) on Top Layer And Track (18.55mm,3.175mm)(19.45mm,3.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L4-1(19mm,3.575mm) on Top Layer And Track (19.45mm,3.175mm)(19.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L4-2(19mm,4.425mm) on Top Layer And Track (18.45mm,3.175mm)(18.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L4-2(19mm,4.425mm) on Top Layer And Track (18.55mm,3.175mm)(18.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L4-2(19mm,4.425mm) on Top Layer And Track (18.55mm,4.825mm)(19.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L4-2(19mm,4.425mm) on Top Layer And Track (19.45mm,3.175mm)(19.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L5-1(18mm,4.425mm) on Top Layer And Track (17.45mm,3.175mm)(17.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L5-1(18mm,4.425mm) on Top Layer And Track (17.55mm,3.175mm)(17.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L5-1(18mm,4.425mm) on Top Layer And Track (17.55mm,4.825mm)(18.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L5-1(18mm,4.425mm) on Top Layer And Track (18.45mm,3.175mm)(18.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L5-1(18mm,4.425mm) on Top Layer And Track (18.55mm,3.175mm)(18.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L5-2(18mm,3.575mm) on Top Layer And Track (17.45mm,3.175mm)(17.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L5-2(18mm,3.575mm) on Top Layer And Track (17.55mm,3.175mm)(17.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L5-2(18mm,3.575mm) on Top Layer And Track (17.55mm,3.175mm)(18.45mm,3.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad L5-2(18mm,3.575mm) on Top Layer And Track (18.45mm,3.175mm)(18.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L5-2(18mm,3.575mm) on Top Layer And Track (18.55mm,3.175mm)(18.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LED1-1(8.25mm,8.925mm) on Top Layer And Track (7.861mm,9.476mm)(10.147mm,9.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LED1-1(8.25mm,8.925mm) on Top Layer And Track (7.861mm,9.476mm)(7.861mm,11.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Pad LED1-1(8.25mm,8.925mm) on Top Layer And Track (8.746mm,8.5mm)(9.127mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LED1-2(9.75mm,8.925mm) on Top Layer And Track (10.147mm,9.476mm)(10.147mm,11.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad LED1-2(9.75mm,8.925mm) on Top Layer And Track (7.861mm,9.476mm)(10.147mm,9.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad LED1-2(9.75mm,8.925mm) on Top Layer And Track (8.746mm,8.5mm)(9.127mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad LED1-2(9.75mm,8.925mm) on Top Layer And Track (9.127mm,8.119mm)(9.127mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad LED1-2(9.75mm,8.925mm) on Top Layer And Track (9.127mm,8.5mm)(9.127mm,8.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad LED1-3(8.25mm,8.075mm) on Top Layer And Text "L2" (6.978mm,7.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Pad LED1-3(8.25mm,8.075mm) on Top Layer And Track (8.746mm,8.5mm)(9.127mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad LED1-4(9.75mm,8.075mm) on Top Layer And Track (8.746mm,8.5mm)(9.127mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad LED1-4(9.75mm,8.075mm) on Top Layer And Track (9.127mm,8.119mm)(9.127mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad LED1-4(9.75mm,8.075mm) on Top Layer And Track (9.127mm,8.5mm)(9.127mm,8.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad Q1-1(11.66mm,12.15mm) on Top Layer And Track (11.88mm,12.518mm)(11.88mm,12.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Q1-1(11.66mm,12.15mm) on Top Layer And Track (11.88mm,12.6mm)(13.28mm,12.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad Q1-3(11.66mm,10.85mm) on Top Layer And Text "R13" (11.728mm,9.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad Q1-3(11.66mm,10.85mm) on Top Layer And Track (11.88mm,10.4mm)(11.88mm,10.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad Q1-3(11.66mm,10.85mm) on Top Layer And Track (11.88mm,10.4mm)(13.28mm,10.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-4(13.5mm,10.85mm) on Top Layer And Text "U5" (13.15mm,10.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad Q1-4(13.5mm,10.85mm) on Top Layer And Track (11.88mm,10.4mm)(13.28mm,10.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad Q1-4(13.5mm,10.85mm) on Top Layer And Track (13.28mm,10.4mm)(13.28mm,10.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q1-4(13.5mm,10.85mm) on Top Layer And Track (14.05mm,10.65mm)(14.05mm,11.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q1-4(13.5mm,10.85mm) on Top Layer And Track (14.05mm,10.65mm)(14.95mm,10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad Q1-5(13.5mm,11.5mm) on Top Layer And Text "U5" (13.15mm,10.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad Q1-5(13.5mm,11.5mm) on Top Layer And Track (14.05mm,10.65mm)(14.05mm,11.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad Q1-5(13.5mm,11.5mm) on Top Layer And Track (14.05mm,11.754mm)(14.05mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Q1-6(13.5mm,12.15mm) on Top Layer And Track (11.88mm,12.6mm)(13.28mm,12.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad Q1-6(13.5mm,12.15mm) on Top Layer And Track (13.28mm,12.518mm)(13.28mm,12.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q1-6(13.5mm,12.15mm) on Top Layer And Track (14.05mm,11.754mm)(14.05mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q1-6(13.5mm,12.15mm) on Top Layer And Track (14.05mm,12.35mm)(14.95mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R10-1(6.825mm,1.5mm) on Top Layer And Track (6.425mm,1.05mm)(6.425mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R10-1(6.825mm,1.5mm) on Top Layer And Track (6.425mm,1.05mm)(8.075mm,1.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R10-1(6.825mm,1.5mm) on Top Layer And Track (6.425mm,1.95mm)(8.075mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R10-2(7.675mm,1.5mm) on Top Layer And Track (6.425mm,1.05mm)(8.075mm,1.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R10-2(7.675mm,1.5mm) on Top Layer And Track (6.425mm,1.95mm)(8.075mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R10-2(7.675mm,1.5mm) on Top Layer And Track (8.075mm,1.05mm)(8.075mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R10-2(7.675mm,1.5mm) on Top Layer And Track (8.175mm,1.05mm)(8.175mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(8.2mm,10mm) on Top Layer And Text "LED1" (7.74mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R1-1(8.2mm,10mm) on Top Layer And Track (7.861mm,9.476mm)(10.147mm,9.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad R1-1(8.2mm,10mm) on Top Layer And Track (7.861mm,9.476mm)(7.861mm,11.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R11-1(8.575mm,1.5mm) on Top Layer And Track (8.075mm,1.05mm)(8.075mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R11-1(8.575mm,1.5mm) on Top Layer And Track (8.175mm,1.05mm)(8.175mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R11-1(8.575mm,1.5mm) on Top Layer And Track (8.175mm,1.05mm)(9.825mm,1.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R11-1(8.575mm,1.5mm) on Top Layer And Track (8.175mm,1.95mm)(9.825mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R11-2(9.425mm,1.5mm) on Top Layer And Track (8.175mm,1.05mm)(9.825mm,1.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R11-2(9.425mm,1.5mm) on Top Layer And Track (8.175mm,1.95mm)(9.825mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R11-2(9.425mm,1.5mm) on Top Layer And Track (9.825mm,1.05mm)(9.825mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R11-2(9.425mm,1.5mm) on Top Layer And Track (9.925mm,1.05mm)(9.925mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(8.75mm,10mm) on Top Layer And Text "LED1" (7.74mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R1-2(8.75mm,10mm) on Top Layer And Track (7.861mm,9.476mm)(10.147mm,9.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R12-1(12.25mm,6.925mm) on Top Layer And Track (11.8mm,5.675mm)(11.8mm,7.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R12-1(12.25mm,6.925mm) on Top Layer And Track (11.8mm,7.325mm)(12.7mm,7.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R12-1(12.25mm,6.925mm) on Top Layer And Track (12.7mm,5.675mm)(12.7mm,7.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad R12-2(12.25mm,6.075mm) on Top Layer And Text "C11" (10.737mm,5.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R12-2(12.25mm,6.075mm) on Top Layer And Text "C12" (12.236mm,5.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R12-2(12.25mm,6.075mm) on Top Layer And Track (11.8mm,5.675mm)(11.8mm,7.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R12-2(12.25mm,6.075mm) on Top Layer And Track (11.8mm,5.675mm)(12.7mm,5.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R12-2(12.25mm,6.075mm) on Top Layer And Track (12.7mm,5.675mm)(12.7mm,7.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-3(9.25mm,10mm) on Top Layer And Text "LED1" (7.74mm,9.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R1-3(9.25mm,10mm) on Top Layer And Track (7.861mm,9.476mm)(10.147mm,9.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-1(12.25mm,8.075mm) on Top Layer And Text "R12" (11.728mm,7.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R13-1(12.25mm,8.075mm) on Top Layer And Track (11.8mm,7.675mm)(11.8mm,9.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R13-1(12.25mm,8.075mm) on Top Layer And Track (11.8mm,7.675mm)(12.7mm,7.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R13-1(12.25mm,8.075mm) on Top Layer And Track (12.7mm,7.675mm)(12.7mm,9.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R13-2(12.25mm,8.925mm) on Top Layer And Track (11.8mm,7.675mm)(11.8mm,9.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R13-2(12.25mm,8.925mm) on Top Layer And Track (11.8mm,9.325mm)(12.7mm,9.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R13-2(12.25mm,8.925mm) on Top Layer And Track (12.7mm,7.675mm)(12.7mm,9.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R1-4(9.8mm,10mm) on Top Layer And Track (10.147mm,9.476mm)(10.147mm,11.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R1-4(9.8mm,10mm) on Top Layer And Track (7.861mm,9.476mm)(10.147mm,9.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R14-1(17.5mm,11.075mm) on Top Layer And Track (16.95mm,10.65mm)(16.95mm,11.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R14-1(17.5mm,11.075mm) on Top Layer And Track (17.05mm,10.675mm)(17.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R14-1(17.5mm,11.075mm) on Top Layer And Track (17.05mm,10.675mm)(17.95mm,10.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R14-1(17.5mm,11.075mm) on Top Layer And Track (17.95mm,10.675mm)(17.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R14-1(17.5mm,11.075mm) on Top Layer And Track (18.05mm,10.675mm)(18.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R14-2(17.5mm,11.925mm) on Top Layer And Track (16.95mm,11.754mm)(16.95mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R14-2(17.5mm,11.925mm) on Top Layer And Track (17.05mm,10.675mm)(17.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R14-2(17.5mm,11.925mm) on Top Layer And Track (17.05mm,12.325mm)(17.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R14-2(17.5mm,11.925mm) on Top Layer And Track (17.95mm,10.675mm)(17.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R14-2(17.5mm,11.925mm) on Top Layer And Track (18.05mm,10.675mm)(18.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R1-5(9.8mm,11mm) on Top Layer And Track (10.147mm,9.476mm)(10.147mm,11.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad R1-5(9.8mm,11mm) on Top Layer And Track (7.861mm,11.508mm)(10.147mm,11.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R15-1(17mm,4.425mm) on Top Layer And Track (16.45mm,4.254mm)(16.45mm,4.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R15-1(17mm,4.425mm) on Top Layer And Track (16.55mm,3.175mm)(16.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R15-1(17mm,4.425mm) on Top Layer And Track (16.55mm,4.825mm)(17.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R15-1(17mm,4.425mm) on Top Layer And Track (17.45mm,3.175mm)(17.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R15-1(17mm,4.425mm) on Top Layer And Track (17.55mm,3.175mm)(17.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R15-2(17mm,3.575mm) on Top Layer And Track (16.45mm,3.15mm)(16.45mm,3.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R15-2(17mm,3.575mm) on Top Layer And Track (16.55mm,3.175mm)(16.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R15-2(17mm,3.575mm) on Top Layer And Track (16.55mm,3.175mm)(17.45mm,3.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R15-2(17mm,3.575mm) on Top Layer And Track (17.45mm,3.175mm)(17.45mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R15-2(17mm,3.575mm) on Top Layer And Track (17.55mm,3.175mm)(17.55mm,4.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad R1-6(9.25mm,11mm) on Top Layer And Track (7.861mm,11.508mm)(10.147mm,11.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad R16-1(18.5mm,11.075mm) on Top Layer And Text "R17" (18.23mm,10.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R16-1(18.5mm,11.075mm) on Top Layer And Track (17.95mm,10.675mm)(17.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R16-1(18.5mm,11.075mm) on Top Layer And Track (18.05mm,10.675mm)(18.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R16-1(18.5mm,11.075mm) on Top Layer And Track (18.05mm,10.675mm)(18.95mm,10.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R16-1(18.5mm,11.075mm) on Top Layer And Track (18.95mm,10.675mm)(18.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R16-2(18.5mm,11.925mm) on Top Layer And Track (17.95mm,10.675mm)(17.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R16-2(18.5mm,11.925mm) on Top Layer And Track (18.05mm,10.675mm)(18.05mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R16-2(18.5mm,11.925mm) on Top Layer And Track (18.05mm,12.325mm)(18.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R16-2(18.5mm,11.925mm) on Top Layer And Track (18.95mm,10.675mm)(18.95mm,12.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad R1-7(8.75mm,11mm) on Top Layer And Track (7.861mm,11.508mm)(10.147mm,11.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad R17-1(18.75mm,9.175mm) on Top Layer And Text "C14" (18.23mm,8.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R17-1(18.75mm,9.175mm) on Top Layer And Track (18.3mm,7.925mm)(18.3mm,9.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R17-1(18.75mm,9.175mm) on Top Layer And Track (18.3mm,9.575mm)(19.2mm,9.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R17-1(18.75mm,9.175mm) on Top Layer And Track (19.2mm,7.925mm)(19.2mm,9.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-2(18.75mm,8.325mm) on Top Layer And Text "C14" (18.23mm,8.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad R17-2(18.75mm,8.325mm) on Top Layer And Track (18.3mm,7.8mm)(19.2mm,7.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R17-2(18.75mm,8.325mm) on Top Layer And Track (18.3mm,7.925mm)(18.3mm,9.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R17-2(18.75mm,8.325mm) on Top Layer And Track (18.3mm,7.925mm)(19.2mm,7.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R17-2(18.75mm,8.325mm) on Top Layer And Track (19.2mm,7.925mm)(19.2mm,9.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad R1-8(8.2mm,11mm) on Top Layer And Track (7.861mm,11.508mm)(10.147mm,11.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad R1-8(8.2mm,11mm) on Top Layer And Track (7.861mm,9.476mm)(7.861mm,11.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(10.325mm,17.5mm) on Top Layer And Text "C3" (9.594mm,17.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R2-1(10.325mm,17.5mm) on Top Layer And Track (9.7mm,16.9mm)(10.619mm,16.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R2-1(10.325mm,17.5mm) on Top Layer And Track (9.925mm,17.05mm)(11.575mm,17.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R2-1(10.325mm,17.5mm) on Top Layer And Track (9.925mm,17.05mm)(9.925mm,17.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R2-1(10.325mm,17.5mm) on Top Layer And Track (9.925mm,17.95mm)(11.575mm,17.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R2-1(10.325mm,17.5mm) on Top Layer And Track (9.9mm,18.05mm)(10.496mm,18.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R2-2(11.175mm,17.5mm) on Top Layer And Track (11.004mm,18.05mm)(11.6mm,18.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad R2-2(11.175mm,17.5mm) on Top Layer And Track (11.381mm,16.9mm)(12.3mm,16.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R2-2(11.175mm,17.5mm) on Top Layer And Track (11.575mm,17.05mm)(11.575mm,17.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R2-2(11.175mm,17.5mm) on Top Layer And Track (9.925mm,17.05mm)(11.575mm,17.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R2-2(11.175mm,17.5mm) on Top Layer And Track (9.925mm,17.95mm)(11.575mm,17.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(14.575mm,13.25mm) on Top Layer And Text "C16" (13.963mm,12.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R3-1(14.575mm,13.25mm) on Top Layer And Text "L3" (14.979mm,12.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-1(14.575mm,13.25mm) on Top Layer And Track (14.175mm,12.8mm)(14.175mm,13.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-1(14.575mm,13.25mm) on Top Layer And Track (14.175mm,12.8mm)(15.825mm,12.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-1(14.575mm,13.25mm) on Top Layer And Track (14.175mm,13.7mm)(15.825mm,13.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad R3-2(15.425mm,13.25mm) on Top Layer And Text "C16" (13.963mm,12.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(15.425mm,13.25mm) on Top Layer And Text "L3" (14.979mm,12.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-2(15.425mm,13.25mm) on Top Layer And Track (14.175mm,12.8mm)(15.825mm,12.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-2(15.425mm,13.25mm) on Top Layer And Track (14.175mm,13.7mm)(15.825mm,13.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-2(15.425mm,13.25mm) on Top Layer And Track (15.825mm,12.8mm)(15.825mm,13.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad R4-1(17.575mm,13.25mm) on Top Layer And Text "C15" (15.969mm,12.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(17.575mm,13.25mm) on Top Layer And Text "R14" (16.985mm,12.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad R4-1(17.575mm,13.25mm) on Top Layer And Text "R16" (17.976mm,12.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R4-1(17.575mm,13.25mm) on Top Layer And Track (17.175mm,12.8mm)(17.175mm,13.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R4-1(17.575mm,13.25mm) on Top Layer And Track (17.175mm,12.8mm)(18.825mm,12.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R4-1(17.575mm,13.25mm) on Top Layer And Track (17.175mm,13.7mm)(18.825mm,13.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad R4-2(18.425mm,13.25mm) on Top Layer And Text "R14" (16.985mm,12.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(18.425mm,13.25mm) on Top Layer And Text "R16" (17.976mm,12.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R4-2(18.425mm,13.25mm) on Top Layer And Track (17.175mm,12.8mm)(18.825mm,12.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R4-2(18.425mm,13.25mm) on Top Layer And Track (17.175mm,13.7mm)(18.825mm,13.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R4-2(18.425mm,13.25mm) on Top Layer And Track (18.825mm,12.8mm)(18.825mm,13.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R5-1(11.175mm,20.5mm) on Top Layer And Track (11.575mm,20.05mm)(11.575mm,20.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R5-1(11.175mm,20.5mm) on Top Layer And Track (9.925mm,19.95mm)(11.575mm,19.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R5-1(11.175mm,20.5mm) on Top Layer And Track (9.925mm,20.05mm)(11.575mm,20.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R5-1(11.175mm,20.5mm) on Top Layer And Track (9.925mm,20.95mm)(11.575mm,20.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad R5-2(10.325mm,20.5mm) on Top Layer And Text "C1" (9.823mm,19.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(10.325mm,20.5mm) on Top Layer And Text "R6" (9.848mm,20.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R5-2(10.325mm,20.5mm) on Top Layer And Track (9.925mm,19.95mm)(11.575mm,19.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R5-2(10.325mm,20.5mm) on Top Layer And Track (9.925mm,20.05mm)(11.575mm,20.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R5-2(10.325mm,20.5mm) on Top Layer And Track (9.925mm,20.05mm)(9.925mm,20.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R5-2(10.325mm,20.5mm) on Top Layer And Track (9.925mm,20.95mm)(11.575mm,20.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R6-1(11.175mm,19.5mm) on Top Layer And Track (11.004mm,18.95mm)(11.6mm,18.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R6-1(11.175mm,19.5mm) on Top Layer And Track (11.575mm,19.05mm)(11.575mm,19.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R6-1(11.175mm,19.5mm) on Top Layer And Track (9.925mm,19.05mm)(11.575mm,19.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R6-1(11.175mm,19.5mm) on Top Layer And Track (9.925mm,19.95mm)(11.575mm,19.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R6-1(11.175mm,19.5mm) on Top Layer And Track (9.925mm,20.05mm)(11.575mm,20.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(10.325mm,19.5mm) on Top Layer And Text "C1" (9.823mm,19.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad R6-2(10.325mm,19.5mm) on Top Layer And Text "R2" (9.848mm,18.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R6-2(10.325mm,19.5mm) on Top Layer And Track (9.925mm,19.05mm)(11.575mm,19.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R6-2(10.325mm,19.5mm) on Top Layer And Track (9.925mm,19.05mm)(9.925mm,19.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R6-2(10.325mm,19.5mm) on Top Layer And Track (9.925mm,19.95mm)(11.575mm,19.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R6-2(10.325mm,19.5mm) on Top Layer And Track (9.925mm,20.05mm)(11.575mm,20.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R6-2(10.325mm,19.5mm) on Top Layer And Track (9.9mm,18.95mm)(10.496mm,18.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(6.5mm,9.825mm) on Top Layer And Text "C4" (5.962mm,9.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad R7-1(6.5mm,9.825mm) on Top Layer And Track (6.05mm,9.3mm)(6.95mm,9.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R7-1(6.5mm,9.825mm) on Top Layer And Track (6.05mm,9.425mm)(6.05mm,11.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R7-1(6.5mm,9.825mm) on Top Layer And Track (6.05mm,9.425mm)(6.95mm,9.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R7-1(6.5mm,9.825mm) on Top Layer And Track (6.95mm,9.425mm)(6.95mm,11.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R7-2(6.5mm,10.675mm) on Top Layer And Text "C4" (5.962mm,9.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R7-2(6.5mm,10.675mm) on Top Layer And Track (6.05mm,11.075mm)(6.95mm,11.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R7-2(6.5mm,10.675mm) on Top Layer And Track (6.05mm,9.425mm)(6.05mm,11.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R7-2(6.5mm,10.675mm) on Top Layer And Track (6.95mm,9.425mm)(6.95mm,11.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R8-1(18.75mm,20.925mm) on Top Layer And Track (18.3mm,19.675mm)(18.3mm,21.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R8-1(18.75mm,20.925mm) on Top Layer And Track (18.3mm,21.325mm)(19.2mm,21.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R8-1(18.75mm,20.925mm) on Top Layer And Track (19.2mm,19.675mm)(19.2mm,21.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(18.75mm,20.075mm) on Top Layer And Text "C6" (18.23mm,19.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R8-2(18.75mm,20.075mm) on Top Layer And Track (18.3mm,19.675mm)(18.3mm,21.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R8-2(18.75mm,20.075mm) on Top Layer And Track (18.3mm,19.675mm)(19.2mm,19.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R8-2(18.75mm,20.075mm) on Top Layer And Track (19.2mm,19.675mm)(19.2mm,21.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R9-1(11.175mm,1.5mm) on Top Layer And Track (11.575mm,1.05mm)(11.575mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R9-1(11.175mm,1.5mm) on Top Layer And Track (9.925mm,1.05mm)(11.575mm,1.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R9-1(11.175mm,1.5mm) on Top Layer And Track (9.925mm,1.95mm)(11.575mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R9-2(10.325mm,1.5mm) on Top Layer And Track (9.825mm,1.05mm)(9.825mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R9-2(10.325mm,1.5mm) on Top Layer And Track (9.925mm,1.05mm)(11.575mm,1.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R9-2(10.325mm,1.5mm) on Top Layer And Track (9.925mm,1.05mm)(9.925mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R9-2(10.325mm,1.5mm) on Top Layer And Track (9.925mm,1.95mm)(11.575mm,1.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1-1(8.25mm,13.75mm) on Top Layer And Text "R7" (6.216mm,11.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U1-1(8.25mm,13.75mm) on Top Layer And Track (8.35mm,12.9mm)(8.35mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U1-12(8.25mm,19.25mm) on Top Layer And Track (8.35mm,19.6mm)(8.35mm,20.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U1-13(7.5mm,20mm) on Top Layer And Track (7.85mm,20.1mm)(8.35mm,20.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U1-24(2mm,20mm) on Top Layer And Track (1.15mm,20.1mm)(1.65mm,20.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U1-25(1.25mm,19.25mm) on Top Layer And Track (1.15mm,19.6mm)(1.15mm,20.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U1-36(1.25mm,13.75mm) on Top Layer And Track (1.15mm,12.9mm)(1.15mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U1-37(2mm,13mm) on Top Layer And Track (1.15mm,12.9mm)(1.65mm,12.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-45(6mm,13mm) on Top Layer And Text "R7" (6.216mm,11.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-46(6.5mm,13mm) on Top Layer And Text "R7" (6.216mm,11.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-47(7mm,13mm) on Top Layer And Text "R7" (6.216mm,11.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad U1-48(7.5mm,13mm) on Top Layer And Text "R1" (7.791mm,12.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad U1-48(7.5mm,13mm) on Top Layer And Text "R7" (6.216mm,11.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U1-48(7.5mm,13mm) on Top Layer And Track (7.85mm,12.9mm)(8.35mm,12.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U2-1(4.5mm,10.25mm) on Top Layer And Track (4.85mm,10.356mm)(5.356mm,10.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U2-12(1.25mm,7mm) on Top Layer And Track (1.144mm,6.144mm)(1.144mm,6.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U2-13(2mm,6.25mm) on Top Layer And Track (1.144mm,6.144mm)(1.65mm,6.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-17(4mm,6.25mm) on Top Layer And Text "D2" (3.904mm,5.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-18(4.5mm,6.25mm) on Top Layer And Text "D2" (3.904mm,5.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U2-18(4.5mm,6.25mm) on Top Layer And Track (4.85mm,6.144mm)(5.356mm,6.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U2-19(5.25mm,7mm) on Top Layer And Track (5.356mm,6.144mm)(5.356mm,6.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U2-24(5.25mm,9.5mm) on Top Layer And Track (5.356mm,9.85mm)(5.356mm,10.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U2-6(2mm,10.25mm) on Top Layer And Track (1.144mm,10.356mm)(1.65mm,10.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U2-7(1.25mm,9.5mm) on Top Layer And Track (1.144mm,9.85mm)(1.144mm,10.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U3-1(14.25mm,15.75mm) on Top Layer And Track (13.394mm,15.644mm)(13.9mm,15.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U3-12(17.5mm,19mm) on Top Layer And Track (17.606mm,19.35mm)(17.606mm,19.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U3-13(16.75mm,19.75mm) on Top Layer And Track (17.1mm,19.856mm)(17.606mm,19.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U3-18(14.25mm,19.75mm) on Top Layer And Track (13.394mm,19.856mm)(13.9mm,19.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U3-19(13.5mm,19mm) on Top Layer And Track (13.394mm,19.35mm)(13.394mm,19.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U3-24(13.5mm,16.5mm) on Top Layer And Track (13.394mm,15.644mm)(13.394mm,16.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad U3-5(16.25mm,15.75mm) on Top Layer And Text "L1" (16.209mm,14.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad U3-6(16.75mm,15.75mm) on Top Layer And Text "L1" (16.209mm,14.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U3-6(16.75mm,15.75mm) on Top Layer And Track (17.1mm,15.644mm)(17.606mm,15.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U3-7(17.5mm,16.5mm) on Top Layer And Track (17.606mm,15.644mm)(17.606mm,16.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-1(8mm,2.8mm) on Top Layer And Text "R11" (8.095mm,2.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U4-1(8mm,2.8mm) on Top Layer And Track (7.476mm,2.609mm)(7.67mm,2.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U4-10(8mm,4.45mm) on Top Layer And Track (7.476mm,4.768mm)(7.67mm,4.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(8.5mm,2.8mm) on Top Layer And Text "R11" (8.095mm,2.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-3(9mm,2.8mm) on Top Layer And Text "R11" (8.095mm,2.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U4-4(9.5mm,2.8mm) on Top Layer And Text "R11" (8.095mm,2.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad U4-4(9.5mm,2.8mm) on Top Layer And Text "R9" (9.848mm,2.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-5(10mm,2.8mm) on Top Layer And Text "R9" (9.848mm,2.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U4-5(10mm,2.8mm) on Top Layer And Track (10.33mm,2.609mm)(10.524mm,2.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U4-6(10mm,4.45mm) on Top Layer And Track (10.33mm,4.768mm)(10.524mm,4.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad U5-1(16.7mm,9.658mm) on Top Layer And Track (17.003mm,9.826mm)(17.576mm,9.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad U5-14(13.593mm,6.55mm) on Top Layer And Track (13.424mm,5.674mm)(13.424mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-15(14.3mm,5.843mm) on Top Layer And Text "X1" (13.531mm,5.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad U5-15(14.3mm,5.843mm) on Top Layer And Track (13.424mm,5.674mm)(13.998mm,5.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U5-17(15.1mm,5.843mm) on Top Layer And Text "C13" (15.461mm,5.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-18(15.5mm,5.843mm) on Top Layer And Text "C13" (15.461mm,5.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-19(15.9mm,5.843mm) on Top Layer And Text "C13" (15.461mm,5.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-20(16.3mm,5.843mm) on Top Layer And Text "C13" (15.461mm,5.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad U5-20(16.3mm,5.843mm) on Top Layer And Text "R15" (16.477mm,5.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-21(16.7mm,5.843mm) on Top Layer And Text "C13" (15.461mm,5.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-21(16.7mm,5.843mm) on Top Layer And Text "R15" (16.477mm,5.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad U5-21(16.7mm,5.843mm) on Top Layer And Track (17.003mm,5.674mm)(17.576mm,5.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad U5-22(17.408mm,6.55mm) on Top Layer And Track (17.576mm,5.674mm)(17.576mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad U5-28(17.408mm,8.95mm) on Top Layer And Track (17.576mm,9.253mm)(17.576mm,9.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad U5-7(14.3mm,9.658mm) on Top Layer And Track (13.424mm,9.826mm)(13.998mm,9.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad U5-8(13.593mm,8.95mm) on Top Layer And Track (13.424mm,9.253mm)(13.424mm,9.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad X1-1(14.9mm,3.225mm) on Top Layer And Track (13.611mm,2.658mm)(15.389mm,2.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad X1-1(14.9mm,3.225mm) on Top Layer And Track (14.627mm,2.531mm)(15.465mm,2.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad X1-1(14.9mm,3.225mm) on Top Layer And Track (15.389mm,2.658mm)(15.389mm,4.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad X1-1(14.9mm,3.225mm) on Top Layer And Track (15.491mm,2.531mm)(15.491mm,3.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad X1-2(14.9mm,4.275mm) on Top Layer And Track (13.611mm,4.842mm)(15.389mm,4.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad X1-2(14.9mm,4.275mm) on Top Layer And Track (15.389mm,2.658mm)(15.389mm,4.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad X1-3(14.1mm,4.275mm) on Top Layer And Track (13.611mm,2.658mm)(13.611mm,4.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad X1-3(14.1mm,4.275mm) on Top Layer And Track (13.611mm,4.842mm)(15.389mm,4.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad X1-4(14.1mm,3.225mm) on Top Layer And Track (13.611mm,2.658mm)(13.611mm,4.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad X1-4(14.1mm,3.225mm) on Top Layer And Track (13.611mm,2.658mm)(15.389mm,2.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
Rule Violations :531

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (7.222mm,2.355mm) on Top Overlay And Text "R10" (6.343mm,2.537mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (8.85mm,13.15mm) on Top Overlay And Text "R7" (6.216mm,11.91mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (9.823mm,19.555mm) on Top Overlay And Track (9.925mm,19.05mm)(9.925mm,19.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (9.823mm,19.555mm) on Top Overlay And Track (9.925mm,19.95mm)(11.575mm,19.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (9.823mm,19.555mm) on Top Overlay And Track (9.925mm,20.05mm)(11.575mm,20.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (9.823mm,19.555mm) on Top Overlay And Track (9.925mm,20.05mm)(9.925mm,20.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "C10" (5.759mm,5.56mm) on Top Overlay And Text "U4" (7.029mm,5.509mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Text "C10" (5.759mm,5.56mm) on Top Overlay And Track (7.095mm,5.361mm)(7.095mm,7.139mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Text "C10" (5.759mm,5.56mm) on Top Overlay And Track (7.095mm,5.361mm)(7.857mm,5.361mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.254mm) Between Text "C11" (10.737mm,5.56mm) on Top Overlay And Track (10.27mm,5.361mm)(10.905mm,5.361mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (10.737mm,5.56mm) on Top Overlay And Track (10.905mm,5.361mm)(10.905mm,7.139mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (10.737mm,5.56mm) on Top Overlay And Track (11.8mm,5.675mm)(11.8mm,7.325mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (10.737mm,5.56mm) on Top Overlay And Track (11.8mm,5.675mm)(12.7mm,5.675mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "C12" (12.236mm,5.204mm) on Top Overlay And Text "X1" (13.531mm,5.433mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "C12" (12.236mm,5.204mm) on Top Overlay And Track (10.85mm,4.95mm)(12.15mm,4.95mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (12.236mm,5.204mm) on Top Overlay And Track (11.8mm,5.675mm)(12.7mm,5.675mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "C12" (12.236mm,5.204mm) on Top Overlay And Track (12.15mm,4.031mm)(12.15mm,4.95mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.254mm) Between Text "C12" (12.236mm,5.204mm) on Top Overlay And Track (12.7mm,5.675mm)(12.7mm,7.325mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (12.236mm,5.204mm) on Top Overlay And Track (13.424mm,5.674mm)(13.424mm,6.248mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (12.236mm,5.204mm) on Top Overlay And Track (13.424mm,5.674mm)(13.998mm,5.674mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (15.461mm,5.433mm) on Top Overlay And Text "R15" (16.477mm,5.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (18.23mm,8.405mm) on Top Overlay And Track (18.3mm,7.925mm)(18.3mm,9.575mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (18.23mm,8.405mm) on Top Overlay And Track (19.2mm,7.925mm)(19.2mm,9.575mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (15.969mm,12.951mm) on Top Overlay And Text "R14" (16.985mm,12.901mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "C15" (15.969mm,12.951mm) on Top Overlay And Track (14.175mm,12.8mm)(15.825mm,12.8mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.254mm) Between Text "C15" (15.969mm,12.951mm) on Top Overlay And Track (15.825mm,12.8mm)(15.825mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (15.969mm,12.951mm) on Top Overlay And Track (16.05mm,12.85mm)(16.05mm,14.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.017mm < 0.254mm) Between Text "C15" (15.969mm,12.951mm) on Top Overlay And Track (16.05mm,12.85mm)(16.95mm,12.85mm) on Top Overlay Silk Text to Silk Clearance [0.017mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (15.969mm,12.951mm) on Top Overlay And Track (16.95mm,12.85mm)(16.95mm,14.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (15.969mm,12.951mm) on Top Overlay And Track (17.175mm,12.8mm)(17.175mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Text "C15" (15.969mm,12.951mm) on Top Overlay And Track (17.175mm,12.8mm)(18.825mm,12.8mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.254mm) Between Text "C15" (15.969mm,12.951mm) on Top Overlay And Track (17.175mm,13.7mm)(18.825mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (13.963mm,12.951mm) on Top Overlay And Text "L3" (14.979mm,12.926mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (13.963mm,12.951mm) on Top Overlay And Track (14.175mm,12.8mm)(14.175mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.254mm) Between Text "C16" (13.963mm,12.951mm) on Top Overlay And Track (14.175mm,12.8mm)(15.825mm,12.8mm) on Top Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "C16" (13.963mm,12.951mm) on Top Overlay And Track (14.175mm,13.7mm)(15.825mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "C2" (9.823mm,16.05mm) on Top Overlay And Track (10.924mm,16.25mm)(11mm,16.25mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.254mm) Between Text "C2" (9.823mm,16.05mm) on Top Overlay And Track (9.7mm,15.6mm)(9.7mm,16.9mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "C2" (9.823mm,16.05mm) on Top Overlay And Track (9.7mm,16.9mm)(10.619mm,16.9mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (9.594mm,17.523mm) on Top Overlay And Track (9.925mm,17.05mm)(9.925mm,17.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (9.594mm,17.523mm) on Top Overlay And Track (9.925mm,17.95mm)(11.575mm,17.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (9.594mm,17.523mm) on Top Overlay And Track (9.9mm,18.05mm)(10.496mm,18.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (9.594mm,17.523mm) on Top Overlay And Track (9.9mm,18.05mm)(9.9mm,18.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (5.962mm,9.903mm) on Top Overlay And Track (6.05mm,9.425mm)(6.05mm,11.075mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "C4" (5.962mm,9.903mm) on Top Overlay And Track (6.95mm,9.425mm)(6.95mm,11.075mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "C5" (11.728mm,19.454mm) on Top Overlay And Track (11.575mm,19.05mm)(11.575mm,19.95mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "C5" (11.728mm,19.454mm) on Top Overlay And Track (11.575mm,20.05mm)(11.575mm,20.95mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "C5" (11.728mm,19.454mm) on Top Overlay And Track (9.925mm,19.95mm)(11.575mm,19.95mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "C5" (11.728mm,19.454mm) on Top Overlay And Track (9.925mm,20.05mm)(11.575mm,20.05mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C6" (18.23mm,19.936mm) on Top Overlay And Track (17.454mm,20.55mm)(18.05mm,20.55mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C6" (18.23mm,19.936mm) on Top Overlay And Track (18.05mm,20.55mm)(18.05mm,21.45mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (18.23mm,19.936mm) on Top Overlay And Track (18.3mm,19.675mm)(18.3mm,21.325mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "C6" (18.23mm,19.936mm) on Top Overlay And Track (18.3mm,19.675mm)(19.2mm,19.675mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.254mm) Between Text "C6" (18.23mm,19.936mm) on Top Overlay And Track (19.2mm,19.675mm)(19.2mm,21.325mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (18.23mm,17.955mm) on Top Overlay And Track (18.3mm,17.65mm)(18.3mm,18.246mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "C9" (18.23mm,17.955mm) on Top Overlay And Track (18.3mm,17.65mm)(19.2mm,17.65mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C9" (18.23mm,17.955mm) on Top Overlay And Track (18.3mm,18.754mm)(18.3mm,19.35mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (18.23mm,17.955mm) on Top Overlay And Track (18.598mm,18.5mm)(18.903mm,18.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "C9" (18.23mm,17.955mm) on Top Overlay And Track (19.2mm,17.65mm)(19.2mm,18.246mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "D1" (12.261mm,2.868mm) on Top Overlay And Track (12.15mm,2.35mm)(12.15mm,3.269mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1" (12.261mm,2.868mm) on Top Overlay And Track (12.3mm,2.9mm)(12.3mm,3.496mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1" (12.261mm,2.868mm) on Top Overlay And Track (12.3mm,2.9mm)(13.2mm,2.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "D1" (12.261mm,2.868mm) on Top Overlay And Track (13.2mm,2.9mm)(13.2mm,2.9mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "D1" (12.261mm,2.868mm) on Top Overlay And Track (13.2mm,2.9mm)(13.2mm,3.496mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "D2" (3.904mm,5.509mm) on Top Overlay And Track (4.85mm,6.144mm)(5.356mm,6.144mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "F2" (0.374mm,3.503mm) on Top Overlay And Track (0.474mm,3.115mm)(0.474mm,4.385mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "L1" (16.209mm,14.756mm) on Top Overlay And Track (16.05mm,12.85mm)(16.05mm,14.5mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "L1" (16.209mm,14.756mm) on Top Overlay And Track (16.05mm,14.5mm)(16.95mm,14.5mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "L1" (16.209mm,14.756mm) on Top Overlay And Track (16.95mm,12.85mm)(16.95mm,14.5mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "L2" (6.978mm,7.77mm) on Top Overlay And Track (6.05mm,7.6mm)(6.95mm,7.6mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (6.978mm,7.77mm) on Top Overlay And Track (6.95mm,7.6mm)(6.95mm,8.196mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.254mm) Between Text "L3" (14.979mm,12.926mm) on Top Overlay And Track (14.175mm,12.8mm)(15.825mm,12.8mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "L3" (14.979mm,12.926mm) on Top Overlay And Track (14.175mm,13.7mm)(15.825mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "L3" (14.979mm,12.926mm) on Top Overlay And Track (15.825mm,12.8mm)(15.825mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "L4" (18.484mm,5.408mm) on Top Overlay And Track (18.3mm,6.1mm)(18.3mm,6.696mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "L4" (18.484mm,5.408mm) on Top Overlay And Track (18.3mm,6.1mm)(19.2mm,6.1mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.254mm) Between Text "L4" (18.484mm,5.408mm) on Top Overlay And Track (19.2mm,6.1mm)(19.2mm,6.1mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.254mm) Between Text "L4" (18.484mm,5.408mm) on Top Overlay And Track (19.2mm,6.1mm)(19.2mm,6.696mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L5" (17.468mm,5.408mm) on Top Overlay And Text "R15" (16.477mm,5.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L5" (17.468mm,5.408mm) on Top Overlay And Track (17.003mm,5.674mm)(17.576mm,5.674mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L5" (17.468mm,5.408mm) on Top Overlay And Track (17.576mm,5.674mm)(17.576mm,6.248mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "L5" (17.468mm,5.408mm) on Top Overlay And Track (18.3mm,6.1mm)(18.3mm,6.696mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "L5" (17.468mm,5.408mm) on Top Overlay And Track (18.3mm,6.1mm)(19.2mm,6.1mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (7.74mm,9.853mm) on Top Overlay And Track (7.861mm,9.476mm)(7.861mm,11.508mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (7.791mm,12.088mm) on Top Overlay And Text "R7" (6.216mm,11.91mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R1" (7.791mm,12.088mm) on Top Overlay And Track (7.85mm,12.9mm)(8.35mm,12.9mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "R1" (7.791mm,12.088mm) on Top Overlay And Track (8.35mm,12.9mm)(8.35mm,13.4mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R10" (6.343mm,2.537mm) on Top Overlay And Track (5.85mm,2.35mm)(7.15mm,2.35mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (6.343mm,2.537mm) on Top Overlay And Track (7.15mm,2.35mm)(7.15mm,3.269mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (6.343mm,2.537mm) on Top Overlay And Track (7.476mm,2.609mm)(7.476mm,4.768mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (6.343mm,2.537mm) on Top Overlay And Track (7.476mm,2.609mm)(7.67mm,2.609mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (11.728mm,7.897mm) on Top Overlay And Track (11.8mm,7.675mm)(11.8mm,9.325mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "R12" (11.728mm,7.897mm) on Top Overlay And Track (11.8mm,7.675mm)(12.7mm,7.675mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (11.728mm,7.897mm) on Top Overlay And Track (12.7mm,7.675mm)(12.7mm,9.325mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (11.728mm,9.929mm) on Top Overlay And Track (11.88mm,10.4mm)(11.88mm,10.483mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (11.728mm,9.929mm) on Top Overlay And Track (11.88mm,10.4mm)(13.28mm,10.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (16.985mm,12.901mm) on Top Overlay And Text "R16" (17.976mm,12.926mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (16.985mm,12.901mm) on Top Overlay And Track (16.05mm,12.85mm)(16.95mm,12.85mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (16.985mm,12.901mm) on Top Overlay And Track (16.95mm,12.85mm)(16.95mm,14.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (16.985mm,12.901mm) on Top Overlay And Track (17.175mm,12.8mm)(17.175mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "R14" (16.985mm,12.901mm) on Top Overlay And Track (17.175mm,12.8mm)(18.825mm,12.8mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R14" (16.985mm,12.901mm) on Top Overlay And Track (17.175mm,13.7mm)(18.825mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R15" (16.477mm,5.408mm) on Top Overlay And Track (17.003mm,5.674mm)(17.576mm,5.674mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R15" (16.477mm,5.408mm) on Top Overlay And Track (17.576mm,5.674mm)(17.576mm,6.248mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Text "R16" (17.976mm,12.926mm) on Top Overlay And Track (17.175mm,12.8mm)(18.825mm,12.8mm) on Top Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "R16" (17.976mm,12.926mm) on Top Overlay And Track (17.175mm,13.7mm)(18.825mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (17.976mm,12.926mm) on Top Overlay And Track (18.825mm,12.8mm)(18.825mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "R17" (18.23mm,10.157mm) on Top Overlay And Track (17.05mm,10.675mm)(17.95mm,10.675mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "R17" (18.23mm,10.157mm) on Top Overlay And Track (17.95mm,10.675mm)(17.95mm,12.325mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "R17" (18.23mm,10.157mm) on Top Overlay And Track (18.05mm,10.675mm)(18.05mm,12.325mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R17" (18.23mm,10.157mm) on Top Overlay And Track (18.05mm,10.675mm)(18.95mm,10.675mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R17" (18.23mm,10.157mm) on Top Overlay And Track (18.95mm,10.675mm)(18.95mm,12.325mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.254mm) Between Text "R2" (9.848mm,18.539mm) on Top Overlay And Track (10.75mm,18.348mm)(10.75mm,18.652mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (9.848mm,18.539mm) on Top Overlay And Track (9.925mm,19.05mm)(11.575mm,19.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (9.848mm,18.539mm) on Top Overlay And Track (9.925mm,19.05mm)(9.925mm,19.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (9.848mm,18.539mm) on Top Overlay And Track (9.9mm,18.05mm)(9.9mm,18.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (9.848mm,18.539mm) on Top Overlay And Track (9.9mm,18.95mm)(10.496mm,18.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "R3" (14.608mm,14.01mm) on Top Overlay And Track (14.175mm,13.7mm)(15.825mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R4" (17.609mm,14.007mm) on Top Overlay And Track (17.175mm,13.7mm)(18.825mm,13.7mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (9.848mm,20.546mm) on Top Overlay And Track (9.925mm,20.05mm)(9.925mm,20.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (9.848mm,20.546mm) on Top Overlay And Track (9.925mm,20.95mm)(11.575mm,20.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (6.216mm,11.91mm) on Top Overlay And Track (7.85mm,12.9mm)(8.35mm,12.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "R7" (6.216mm,11.91mm) on Top Overlay And Track (7.861mm,11.508mm)(10.147mm,11.508mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "R7" (6.216mm,11.91mm) on Top Overlay And Track (7.861mm,9.476mm)(7.861mm,11.508mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (6.216mm,11.91mm) on Top Overlay And Track (8.35mm,12.9mm)(8.35mm,13.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (9.848mm,2.537mm) on Top Overlay And Track (10.33mm,2.609mm)(10.524mm,2.609mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (9.848mm,2.537mm) on Top Overlay And Track (10.524mm,2.609mm)(10.524mm,4.768mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "R9" (9.848mm,2.537mm) on Top Overlay And Track (10.85mm,2.35mm)(10.85mm,3.269mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U4" (7.029mm,5.509mm) on Top Overlay And Track (7.095mm,5.361mm)(7.095mm,7.139mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "U4" (7.029mm,5.509mm) on Top Overlay And Track (7.095mm,5.361mm)(7.857mm,5.361mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "U5" (13.15mm,10.716mm) on Top Overlay And Track (11.88mm,10.4mm)(13.28mm,10.4mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "U5" (13.15mm,10.716mm) on Top Overlay And Track (13.28mm,10.4mm)(13.28mm,10.483mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "U5" (13.15mm,10.716mm) on Top Overlay And Track (14.05mm,10.65mm)(14.05mm,11.246mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "U5" (13.15mm,10.716mm) on Top Overlay And Track (14.05mm,10.65mm)(14.95mm,10.65mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "X1" (13.531mm,5.433mm) on Top Overlay And Track (13.424mm,5.674mm)(13.424mm,6.248mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "X1" (13.531mm,5.433mm) on Top Overlay And Track (13.424mm,5.674mm)(13.998mm,5.674mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :136

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room MPU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MPU'))
   Violation between Room Definition: Between LCC Component U3-MPU6050 (15.5mm,17.75mm) on Top Layer And Room MPU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MPU')) 
   Violation between Room Definition: Between Room MPU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MPU')) And SMT Small Component C5-2.2nF 50V (12.25mm,18mm) on Top Layer 
   Violation between Room Definition: Between Room MPU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MPU')) And SMT Small Component C6-0.1uF 50V (18.75mm,18.5mm) on Top Layer 
   Violation between Room Definition: Between Room MPU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MPU')) And SMT Small Component C7-2.2uF 25V (15.5mm,21mm) on Top Layer 
   Violation between Room Definition: Between Room MPU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MPU')) And SMT Small Component C8-0.1uF 50V (17.2mm,21mm) on Top Layer 
   Violation between Room Definition: Between Room MPU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MPU')) And SMT Small Component C9-0.1uF 50V (18.75mm,16.5mm) on Top Layer 
   Violation between Room Definition: Between Room MPU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MPU')) And SMT Small Component R8-10k (18.75mm,20.5mm) on Top Layer 
Rule Violations :7

Processing Rule : Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART'))
   Violation between Room Definition: Between Component P1-M2 (22mm,18mm) on Top Layer And Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) 
   Violation between Room Definition: Between Component X1-32M (14.5mm,3.75mm) on Top Layer And Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) 
   Violation between Room Definition: Between LCC Component U5-CH9140 (15.5mm,7.75mm) on Top Layer And Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component ANT2-OA-C07 (20.75mm,4.45mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component C10-22uF 10V (6.5mm,3.65mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component C11-22uF 10V (11.5mm,3.65mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component C12-12pF 50V (12.75mm,3.75mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component C13-2.2uF 25V (16mm,4mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component C14-0.1uF 25V (18.75mm,6.95mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component C15-2.2uF 25V (16.5mm,11.5mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component C16-2.2uF 25V (14.5mm,11.5mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component D1-PSD05C 5V (14.25mm,1.5mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component D2-PSD05C 5V (4.75mm,3mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component F1-6V 1.0A (2.125mm,3.75mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component F2-6V 100mA (2.125mm,2.25mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component L2-0.47uH (9mm,6.25mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component L3-22uH (15.5mm,11.5mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component L4-5.6nH (19mm,4mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component L5-4.7nH (18mm,4mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component R10-10K (7.25mm,1.5mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component R11-100K (9mm,1.5mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component R12-10K (12.25mm,6.5mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component R13-10K (12.25mm,8.5mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component R14-1K (17.5mm,11.5mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component R15-0R (17mm,4mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component R16-1K (18.5mm,11.5mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component R17-NC (18.75mm,8.75mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SMT Small Component R9-450K (10.75mm,1.5mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SOIC Component Q1-LMBT3904 (12.58mm,11.603mm) on Top Layer 
   Violation between Room Definition: Between Room POWER_UART (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('POWER_UART')) And SOIC Component U4-TPS63802 (8.861mm,3.578mm) on Top Layer 
Rule Violations :30

Processing Rule : Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU'))
   Violation between Room Definition: Between Component J1-NGFF (0mm,11mm) on Top Layer And Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) 
   Violation between Room Definition: Between Component LED1-0603RGB (9mm,8.5mm) on Top Layer And Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) 
   Violation between Room Definition: Between LCC Component U1-ESP32-PICO-V3-02 (4.75mm,16.5mm) on Top Layer And Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) And SMT Small Component ANT1-CA-C03 (20.75mm,13.25mm) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) And SMT Small Component C1-1uF 50V (10.75mm,18.5mm) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) And SMT Small Component C2-100nF 50V (10.75mm,15mm) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) And SMT Small Component C3-22uF 10V (11mm,16.25mm) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) And SMT Small Component L1-3nH (16.5mm,13.675mm) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) And SMT Small Component R2-10k (10.75mm,17.5mm) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) And SMT Small Component R3-0R (15mm,13.25mm) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) And SMT Small Component R4-0R (18mm,13.25mm) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) And SMT Small Component R5-4.7k (10.75mm,20.5mm) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) And SMT Small Component R6-4.7k (10.75mm,19.5mm) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('MCU')) And SOIC Component R1-4.7k (9mm,10.5mm) on Top Layer 
Rule Violations :14

Processing Rule : Room EX_GPIO (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('EX_GPIO'))
   Violation between Room Definition: Between LCC Component U2-PCF8575 (3.25mm,8.25mm) on Top Layer And Room EX_GPIO (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('EX_GPIO')) 
   Violation between Room Definition: Between Room EX_GPIO (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('EX_GPIO')) And SMT Small Component C4-1uF 50V (6.5mm,8.45mm) on Top Layer 
   Violation between Room Definition: Between Room EX_GPIO (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('EX_GPIO')) And SMT Small Component R7-10k (6.5mm,10.25mm) on Top Layer 
Rule Violations :3

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 919
Waived Violations : 0
Time Elapsed        : 00:00:03