TRACE::2021-11-03.16:39:32::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:32::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:32::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-03.16:39:36::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-11-03.16:39:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-11-03.16:39:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-11-03.16:39:36::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-11-03.16:39:36::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-03.16:39:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-03.16:39:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-03.16:39:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:36::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-11-03.16:39:36::SCWPlatform::Generating the sources  .
TRACE::2021-11-03.16:39:36::SCWBDomain::Generating boot domain sources.
TRACE::2021-11-03.16:39:36::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-11-03.16:39:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:36::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-03.16:39:36::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:36::SCWMssOS::mss does not exists at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:36::SCWMssOS::Creating sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:36::SCWMssOS::Adding the swdes entry, created swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:36::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:36::SCWMssOS::Writing mss at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:36::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-11-03.16:39:36::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-11-03.16:39:36::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-11-03.16:39:36::SCWBDomain::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-11-03.16:39:52::SCWPlatform::Generating sources Done.
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-11-03.16:39:52::SCWMssOS::Could not open the swdb for C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-11-03.16:39:52::SCWMssOS::Could not open the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-11-03.16:39:52::SCWMssOS::Cleared the swdb table entry
TRACE::2021-11-03.16:39:52::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-03.16:39:52::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-03.16:39:52::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-03.16:39:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-03.16:39:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-03.16:39:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:53::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::mss does not exists at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::Creating sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::Adding the swdes entry, created swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::Writing mss at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-03.16:39:53::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-11-03.16:39:53::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:53::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:53::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:53::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:53::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:53::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:53::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:53::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:53::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-03.16:39:53::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-11-03.16:39:54::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-03.16:39:54::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-03.16:39:54::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-03.16:39:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-03.16:39:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-03.16:39:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-03.16:39:54::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-03.16:39:54::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-03.16:39:54::SCWSystem::Not a boot domain 
LOG::2021-11-03.16:39:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-03.16:39:54::SCWDomain::Generating domain artifcats
TRACE::2021-11-03.16:39:54::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-03.16:39:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-03.16:39:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-03.16:39:54::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-11-03.16:39:54::SCWMssOS::Could not open the swdb for C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-11-03.16:39:54::SCWMssOS::Could not open the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-11-03.16:39:54::SCWMssOS::Cleared the swdb table entry
TRACE::2021-11-03.16:39:54::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-03.16:39:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-03.16:39:54::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-03.16:39:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-03.16:39:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-03.16:39:54::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-03.16:39:54::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-03.16:39:54::SCWMssOS::Copying to export directory.
TRACE::2021-11-03.16:39:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-03.16:39:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-11-03.16:39:54::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-11-03.16:39:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-03.16:39:54::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-03.16:39:54::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-03.16:39:54::SCWPlatform::Started preparing the platform 
TRACE::2021-11-03.16:39:54::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-03.16:39:54::SCWSystem::dir created 
TRACE::2021-11-03.16:39:54::SCWSystem::Writing the bif 
TRACE::2021-11-03.16:39:54::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-03.16:39:54::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-03.16:39:54::SCWPlatform::Completed generating the platform
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-03.16:39:54::SCWPlatform::updated the xpfm file.
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-03.16:39:54::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-03.16:39:54::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-03.16:39:54::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-03.16:39:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-03.16:39:54::SCWDomain::Generating domain artifcats
TRACE::2021-11-03.16:39:54::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-03.16:39:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-03.16:39:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-03.16:39:54::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-03.16:39:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-03.16:39:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-03.16:39:54::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-11-03.16:39:54::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-03.16:39:54::SCWMssOS::Copying to export directory.
TRACE::2021-11-03.16:39:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-03.16:39:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-11-03.16:39:54::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-11-03.16:39:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-03.16:39:54::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-03.16:39:54::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-03.16:39:54::SCWPlatform::Started preparing the platform 
TRACE::2021-11-03.16:39:54::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-03.16:39:54::SCWSystem::dir created 
TRACE::2021-11-03.16:39:54::SCWSystem::Writing the bif 
TRACE::2021-11-03.16:39:54::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-03.16:39:54::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-03.16:39:54::SCWPlatform::Completed generating the platform
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.16:39:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.16:39:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.16:39:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.16:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.16:39:54::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.16:39:54::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.16:39:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-03.16:39:54::SCWPlatform::updated the xpfm file.
LOG::2021-11-03.17:03:35::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-03.17:03:35::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-03.17:03:35::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-03.17:03:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-03.17:03:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-03.17:03:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-03.17:03:35::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-11-03.17:03:35::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:03:35::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:03:35::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:03:35::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.17:03:35::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:03:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.17:03:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.17:03:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.17:03:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.17:03:35::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.17:03:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.17:03:35::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.17:03:35::SCWBDomain::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-11-03.17:03:35::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-03.17:03:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-03.17:03:35::SCWBDomain::System Command Ran  C:&  cd  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl & make 
TRACE::2021-11-03.17:03:35::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-11-03.17:03:35::SCWBDomain::make[1]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:35::SCWBDomain::_bsp'

TRACE::2021-11-03.17:03:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-03.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-03.17:03:36::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-03.17:03:36::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:36::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-11-03.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-11-03.17:03:36::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-11-03.17:03:36::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:36::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-11-03.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-11-03.17:03:36::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-11-03.17:03:36::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:36::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-11-03.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-03.17:03:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-03.17:03:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:36::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-11-03.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:03:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:03:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:36::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-11-03.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-03.17:03:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-03.17:03:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:36::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-11-03.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-03.17:03:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-03.17:03:36::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:36::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-11-03.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:03:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:03:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:36::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-11-03.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:03:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:03:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:36::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-11-03.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:03:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:03:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:36::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-11-03.17:03:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-11-03.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-03.17:03:36::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-03.17:03:36::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:36::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:37::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-11-03.17:03:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:03:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:03:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:37::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:37::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-11-03.17:03:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-03.17:03:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-03.17:03:37::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:37::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:37::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-11-03.17:03:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-11-03.17:03:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-11-03.17:03:37::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:37::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::make[3]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:37::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-11-03.17:03:37::SCWBDomain::make[3]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:37::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:37::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-11-03.17:03:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:03:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:03:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:37::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:37::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-11-03.17:03:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:03:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:03:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:37::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:37::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-11-03.17:03:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-03.17:03:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-03.17:03:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:37::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:37::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-11-03.17:03:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:03:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:03:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:37::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:37::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2021-11-03.17:03:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:03:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:03:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:37::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-11-03.17:03:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:37::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-11-03.17:03:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2021-11-03.17:03:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:03:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:03:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:38::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:38::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-11-03.17:03:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:38::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-11-03.17:03:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-03.17:03:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-03.17:03:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-03.17:03:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:38::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:38::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-03.17:03:38::SCWBDomain::"ComBlock has not C files"

TRACE::2021-11-03.17:03:38::SCWBDomain::make[3]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:38::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-03.17:03:38::SCWBDomain::make[3]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:38::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-03.17:03:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:38::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-03.17:03:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-11-03.17:03:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-11-03.17:03:38::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-11-03.17:03:38::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:38::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:38::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-11-03.17:03:38::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-11-03.17:03:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:39::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-11-03.17:03:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-11-03.17:03:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-11-03.17:03:39::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-11-03.17:03:39::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:39::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:39::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-11-03.17:03:39::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-11-03.17:03:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:39::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-11-03.17:03:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-11-03.17:03:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-03.17:03:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-03.17:03:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:39::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:39::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-11-03.17:03:39::SCWBDomain::"Compiling ddrps"

TRACE::2021-11-03.17:03:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:39::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-11-03.17:03:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-11-03.17:03:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:03:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:03:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-03.17:03:39::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:39::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-11-03.17:03:39::SCWBDomain::"Compiling devcfg"

TRACE::2021-11-03.17:03:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:40::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-11-03.17:03:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-11-03.17:03:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-03.17:03:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-03.17:03:40::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:40::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:40::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-11-03.17:03:40::SCWBDomain::"Compiling dmaps"

TRACE::2021-11-03.17:03:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:41::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-11-03.17:03:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-11-03.17:03:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-03.17:03:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-03.17:03:41::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:41::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:41::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-11-03.17:03:41::SCWBDomain::"Compiling emacps"

TRACE::2021-11-03.17:03:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:42::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-11-03.17:03:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-11-03.17:03:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:03:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:03:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-03.17:03:42::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:42::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-11-03.17:03:42::SCWBDomain::"Compiling gpiops"

TRACE::2021-11-03.17:03:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:44::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-11-03.17:03:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-11-03.17:03:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:03:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:03:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-03.17:03:44::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:44::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-11-03.17:03:44::SCWBDomain::"Compiling qspips"

TRACE::2021-11-03.17:03:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:45::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-11-03.17:03:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-11-03.17:03:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:03:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:03:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-03.17:03:45::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:45::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-11-03.17:03:45::SCWBDomain::"Compiling scugic"

TRACE::2021-11-03.17:03:46::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:46::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-11-03.17:03:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-11-03.17:03:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-03.17:03:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-03.17:03:46::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:46::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:46::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-11-03.17:03:46::SCWBDomain::"Compiling scutimer"

TRACE::2021-11-03.17:03:46::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:46::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-11-03.17:03:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-11-03.17:03:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:03:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:03:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-03.17:03:46::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:46::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-11-03.17:03:46::SCWBDomain::"Compiling scuwdt"

TRACE::2021-11-03.17:03:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:47::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-11-03.17:03:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-11-03.17:03:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-11-03.17:03:47::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-11-03.17:03:47::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-11-03.17:03:47::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:47::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-11-03.17:03:47::SCWBDomain::"Compiling sdps"

TRACE::2021-11-03.17:03:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:48::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-11-03.17:03:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-11-03.17:03:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-03.17:03:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-03.17:03:48::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:48::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-11-03.17:03:48::SCWBDomain::"Compiling standalone"

TRACE::2021-11-03.17:03:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:52::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-11-03.17:03:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-11-03.17:03:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:03:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:03:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-03.17:03:52::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:52::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-11-03.17:03:53::SCWBDomain::"Compiling ttcps"

TRACE::2021-11-03.17:03:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:53::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-11-03.17:03:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-11-03.17:03:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:03:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:03:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-03.17:03:53::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:53::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-11-03.17:03:53::SCWBDomain::"Compiling uartps"

TRACE::2021-11-03.17:03:55::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:55::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-11-03.17:03:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-11-03.17:03:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-03.17:03:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-03.17:03:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-11-03.17:03:55::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:55::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-11-03.17:03:55::SCWBDomain::"Compiling usbps"

TRACE::2021-11-03.17:03:56::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:56::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-11-03.17:03:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-11-03.17:03:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:03:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:03:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-03.17:03:56::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:56::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-11-03.17:03:56::SCWBDomain::"Compiling xadcps"

TRACE::2021-11-03.17:03:57::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:57::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-11-03.17:03:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2021-11-03.17:03:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:03:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:03:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-03.17:03:57::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:57::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-11-03.17:03:57::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-11-03.17:03:59::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:59::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-11-03.17:03:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2021-11-03.17:03:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:03:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:03:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-03.17:03:59::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl
TRACE::2021-11-03.17:03:59::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-11-03.17:03:59::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:59::SCWBDomain::bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-11-03.17:03:59::SCWBDomain::'Finished building libraries'

TRACE::2021-11-03.17:03:59::SCWBDomain::make[1]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2021-11-03.17:03:59::SCWBDomain::bsp'

TRACE::2021-11-03.17:03:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-11-03.17:03:59::SCWBDomain::include -I.

TRACE::2021-11-03.17:03:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-11-03.17:03:59::SCWBDomain::9_0/include -I.

TRACE::2021-11-03.17:03:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-11-03.17:03:59::SCWBDomain::0/include -I.

TRACE::2021-11-03.17:03:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2021-11-03.17:03:59::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2021-11-03.17:03:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-11-03.17:03:59::SCWBDomain::0/include -I.

TRACE::2021-11-03.17:04:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2021-11-03.17:04:00::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2021-11-03.17:04:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-11-03.17:04:00::SCWBDomain::9_0/include -I.

TRACE::2021-11-03.17:04:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-11-03.17:04:00::SCWBDomain::0/include -I.

TRACE::2021-11-03.17:04:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-11-03.17:04:00::SCWBDomain::9_0/include -I.

TRACE::2021-11-03.17:04:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2021-11-03.17:04:00::SCWBDomain::_cortexa9_0/include -I.

TRACE::2021-11-03.17:04:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-11-03.17:04:00::SCWBDomain::9_0/include -I.

TRACE::2021-11-03.17:04:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2021-11-03.17:04:00::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-11-03.17:04:00::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-11-03.17:04:00::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-11-03.17:04:00::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-11-03.17:04:00::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2021-11-03.17:04:00::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-11-03.17:04:01::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-03.17:04:01::SCWSystem::Not a boot domain 
LOG::2021-11-03.17:04:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-03.17:04:01::SCWDomain::Generating domain artifcats
TRACE::2021-11-03.17:04:01::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-03.17:04:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-03.17:04:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-03.17:04:01::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-03.17:04:01::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:01::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:01::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:01::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.17:04:01::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.17:04:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.17:04:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.17:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.17:04:01::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.17:04:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.17:04:01::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.17:04:01::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-03.17:04:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.17:04:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-03.17:04:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-03.17:04:01::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-11-03.17:04:01::SCWMssOS::doing bsp build ... 
TRACE::2021-11-03.17:04:01::SCWMssOS::System Command Ran  C: & cd  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-11-03.17:04:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-03.17:04:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-03.17:04:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-03.17:04:01::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-11-03.17:04:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-11-03.17:04:01::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-11-03.17:04:01::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-11-03.17:04:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-11-03.17:04:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-11-03.17:04:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-11-03.17:04:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-03.17:04:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-03.17:04:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-11-03.17:04:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:04:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:04:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-11-03.17:04:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-03.17:04:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-03.17:04:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-11-03.17:04:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-03.17:04:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-03.17:04:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-11-03.17:04:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:04:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:04:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-11-03.17:04:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:04:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:04:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-11-03.17:04:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:04:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:04:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-11-03.17:04:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-03.17:04:02::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-03.17:04:02::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-11-03.17:04:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:04:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:04:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-11-03.17:04:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-03.17:04:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-03.17:04:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-11-03.17:04:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-11-03.17:04:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-11-03.17:04:02::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-11-03.17:04:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:04:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:04:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-11-03.17:04:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:04:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:04:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-11-03.17:04:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-03.17:04:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-03.17:04:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-11-03.17:04:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-03.17:04:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-03.17:04:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-03.17:04:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-03.17:04:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-03.17:04:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:03::SCWMssOS::"ComBlock has not C files"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-11-03.17:04:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-11-03.17:04:03::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-11-03.17:04:03::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-11-03.17:04:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-11-03.17:04:03::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-11-03.17:04:03::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-11-03.17:04:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-03.17:04:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-03.17:04:03::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Compiling ddrps"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-11-03.17:04:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:04:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:04:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-03.17:04:03::SCWMssOS::"Compiling devcfg"

TRACE::2021-11-03.17:04:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-11-03.17:04:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-03.17:04:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-03.17:04:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:04::SCWMssOS::"Compiling dmaps"

TRACE::2021-11-03.17:04:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-11-03.17:04:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-03.17:04:05::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-03.17:04:05::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:05::SCWMssOS::"Compiling emacps"

TRACE::2021-11-03.17:04:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-11-03.17:04:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:04:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:04:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-03.17:04:07::SCWMssOS::"Compiling gpiops"

TRACE::2021-11-03.17:04:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-11-03.17:04:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:04:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:04:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-03.17:04:08::SCWMssOS::"Compiling qspips"

TRACE::2021-11-03.17:04:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-11-03.17:04:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:04:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:04:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-03.17:04:09::SCWMssOS::"Compiling scugic"

TRACE::2021-11-03.17:04:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-11-03.17:04:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-03.17:04:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-03.17:04:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:10::SCWMssOS::"Compiling scutimer"

TRACE::2021-11-03.17:04:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-11-03.17:04:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:04:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:04:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-03.17:04:11::SCWMssOS::"Compiling scuwdt"

TRACE::2021-11-03.17:04:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-11-03.17:04:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-11-03.17:04:11::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-11-03.17:04:11::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-11-03.17:04:11::SCWMssOS::"Compiling sdps"

TRACE::2021-11-03.17:04:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-11-03.17:04:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-03.17:04:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-03.17:04:13::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:13::SCWMssOS::"Compiling standalone"

TRACE::2021-11-03.17:04:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-11-03.17:04:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:04:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:04:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-03.17:04:17::SCWMssOS::"Compiling ttcps"

TRACE::2021-11-03.17:04:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-11-03.17:04:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:04:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:04:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-03.17:04:18::SCWMssOS::"Compiling uartps"

TRACE::2021-11-03.17:04:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-11-03.17:04:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-03.17:04:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-03.17:04:19::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-11-03.17:04:19::SCWMssOS::"Compiling usbps"

TRACE::2021-11-03.17:04:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-11-03.17:04:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-03.17:04:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-03.17:04:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-03.17:04:20::SCWMssOS::"Compiling xadcps"

TRACE::2021-11-03.17:04:21::SCWMssOS::'Finished building libraries'

TRACE::2021-11-03.17:04:21::SCWMssOS::Copying to export directory.
TRACE::2021-11-03.17:04:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-03.17:04:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-03.17:04:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-03.17:04:21::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-03.17:04:21::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-03.17:04:21::SCWPlatform::Started preparing the platform 
TRACE::2021-11-03.17:04:22::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-03.17:04:22::SCWSystem::dir created 
TRACE::2021-11-03.17:04:22::SCWSystem::Writing the bif 
TRACE::2021-11-03.17:04:22::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-03.17:04:22::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-03.17:04:22::SCWPlatform::Completed generating the platform
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.17:04:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.17:04:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.17:04:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.17:04:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.17:04:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.17:04:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.17:04:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.17:04:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.17:04:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.17:04:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.17:04:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.17:04:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.17:04:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.17:04:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.17:04:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.17:04:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.17:04:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.17:04:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-03.17:04:22::SCWPlatform::updated the xpfm file.
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-03.17:04:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-03.17:04:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-03.17:04:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-03.17:04:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-03.17:04:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-03.17:04:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-03.17:04:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-05.13:06:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-05.13:06:15::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-05.13:06:15::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-05.13:06:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-05.13:06:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:15::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:15::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:15::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:15::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-05.13:06:15::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-05.13:06:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-05.13:06:15::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:15::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:15::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:15::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:15::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:15::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:15::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-05.13:06:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-05.13:06:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:15::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:15::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:15::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWReader::No isolation master present  
TRACE::2021-11-05.13:06:15::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-05.13:06:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-05.13:06:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:15::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:15::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:15::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:15::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-05.13:06:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-05.13:06:15::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-05.13:06:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:15::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:15::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:15::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:15::SCWReader::No isolation master present  
TRACE::2021-11-05.13:06:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:34::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-05.13:06:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:37::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-05.13:06:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:37::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:37::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:37::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:37::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-05.13:06:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:37::SCWPlatform::update - Opened existing hwdb design_1_wrapper_27
TRACE::2021-11-05.13:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-05.13:06:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:37::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2021-11-05.13:06:37::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2021-11-05.13:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:37::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:37::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-05.13:06:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:37::SCWPlatform::update - Opened existing hwdb design_1_wrapper_27
TRACE::2021-11-05.13:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:37::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-05.13:06:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-05.13:06:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-05.13:06:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_28
TRACE::2021-11-05.13:06:40::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2021-11-05.13:06:40::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2021-11-05.13:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:40::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:40::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:40::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2021-11-05.13:06:40::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2021-11-05.13:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:40::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:40::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:40::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2021-11-05.13:06:40::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2021-11-05.13:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:40::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:40::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-05.13:06:52::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-05.13:06:52::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-05.13:06:52::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-05.13:06:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-05.13:06:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-05.13:06:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-05.13:06:52::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-05.13:06:52::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-05.13:06:52::SCWSystem::Not a boot domain 
LOG::2021-11-05.13:06:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-05.13:06:52::SCWDomain::Generating domain artifcats
TRACE::2021-11-05.13:06:52::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-05.13:06:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-05.13:06:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-05.13:06:52::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-05.13:06:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2021-11-05.13:06:52::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2021-11-05.13:06:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:52::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-05.13:06:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-05.13:06:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-05.13:06:52::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-05.13:06:52::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-05.13:06:52::SCWMssOS::Copying to export directory.
TRACE::2021-11-05.13:06:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-05.13:06:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-05.13:06:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-05.13:06:52::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-05.13:06:52::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-05.13:06:52::SCWPlatform::Started preparing the platform 
TRACE::2021-11-05.13:06:52::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-05.13:06:52::SCWSystem::dir created 
TRACE::2021-11-05.13:06:52::SCWSystem::Writing the bif 
TRACE::2021-11-05.13:06:52::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-05.13:06:52::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-05.13:06:52::SCWPlatform::Completed generating the platform
TRACE::2021-11-05.13:06:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2021-11-05.13:06:52::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2021-11-05.13:06:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:06:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2021-11-05.13:06:52::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2021-11-05.13:06:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-05.13:06:52::SCWPlatform::updated the xpfm file.
TRACE::2021-11-05.13:06:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:06:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:06:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:06:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2021-11-05.13:06:52::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2021-11-05.13:06:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:06:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:06:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:06:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:28::SCWPlatform::Clearing the existing platform
TRACE::2021-11-05.13:24:28::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-05.13:24:28::SCWBDomain::clearing the fsbl build
TRACE::2021-11-05.13:24:28::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:28::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:28::SCWSystem::Clearing the domains completed.
TRACE::2021-11-05.13:24:28::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-05.13:24:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:28::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:28::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-05.13:24:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-05.13:24:31::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-05.13:24:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-05.13:24:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-05.13:24:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:31::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-05.13:24:31::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-05.13:24:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-05.13:24:31::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:24:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:24:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-05.13:24:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-05.13:24:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:24:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWReader::No isolation master present  
TRACE::2021-11-05.13:24:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-05.13:24:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-05.13:24:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:24:31::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-05.13:24:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-05.13:24:31::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-05.13:24:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:31::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:24:31::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:31::SCWReader::No isolation master present  
TRACE::2021-11-05.13:24:45::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:45::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:45::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-05.13:24:45::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:48::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-05.13:24:48::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:48::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:48::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:48::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:48::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:48::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:48::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:24:48::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:48::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-05.13:24:48::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_31
TRACE::2021-11-05.13:24:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-05.13:24:48::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:48::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:48::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:48::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:48::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2021-11-05.13:24:48::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2021-11-05.13:24:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:48::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:24:48::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:48::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-05.13:24:48::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_31
TRACE::2021-11-05.13:24:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:48::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-05.13:24:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-05.13:24:48::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:48::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-05.13:24:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_32
TRACE::2021-11-05.13:24:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2021-11-05.13:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2021-11-05.13:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:51::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:24:51::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2021-11-05.13:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2021-11-05.13:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:51::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:24:51::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:24:51::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:24:51::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:24:51::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2021-11-05.13:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2021-11-05.13:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:24:51::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:24:51::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:24:51::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-05.13:25:13::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-05.13:25:13::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-05.13:25:13::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-05.13:25:13::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-05.13:25:13::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-05.13:25:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-05.13:25:13::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-05.13:25:13::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-05.13:25:13::SCWSystem::Not a boot domain 
LOG::2021-11-05.13:25:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-05.13:25:13::SCWDomain::Generating domain artifcats
TRACE::2021-11-05.13:25:13::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-05.13:25:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-05.13:25:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-05.13:25:13::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-05.13:25:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:25:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:25:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2021-11-05.13:25:13::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2021-11-05.13:25:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:25:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:25:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:25:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:25:13::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-05.13:25:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:25:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-05.13:25:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-05.13:25:13::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-05.13:25:13::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-05.13:25:13::SCWMssOS::Copying to export directory.
TRACE::2021-11-05.13:25:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-05.13:25:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-05.13:25:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-05.13:25:14::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-05.13:25:14::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-05.13:25:14::SCWPlatform::Started preparing the platform 
TRACE::2021-11-05.13:25:14::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-05.13:25:14::SCWSystem::dir created 
TRACE::2021-11-05.13:25:14::SCWSystem::Writing the bif 
TRACE::2021-11-05.13:25:14::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-05.13:25:14::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-05.13:25:14::SCWPlatform::Completed generating the platform
TRACE::2021-11-05.13:25:14::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:25:14::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:25:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2021-11-05.13:25:14::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2021-11-05.13:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:25:14::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:25:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:25:14::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:25:14::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:25:14::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:25:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2021-11-05.13:25:14::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2021-11-05.13:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:25:14::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:25:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:25:14::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:25:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-05.13:25:14::SCWPlatform::updated the xpfm file.
TRACE::2021-11-05.13:25:14::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:25:14::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:25:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:25:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2021-11-05.13:25:14::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2021-11-05.13:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:25:14::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:25:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:25:14::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:31::SCWPlatform::Clearing the existing platform
TRACE::2021-11-05.13:26:31::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-05.13:26:31::SCWBDomain::clearing the fsbl build
TRACE::2021-11-05.13:26:31::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:31::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:31::SCWSystem::Clearing the domains completed.
TRACE::2021-11-05.13:26:31::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-05.13:26:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:31::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:31::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-05.13:26:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-05.13:26:34::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-05.13:26:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-05.13:26:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-05.13:26:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-05.13:26:34::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-05.13:26:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-05.13:26:34::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:26:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:26:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-05.13:26:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-05.13:26:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:26:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWReader::No isolation master present  
TRACE::2021-11-05.13:26:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-05.13:26:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-05.13:26:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:26:34::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-05.13:26:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-05.13:26:34::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-05.13:26:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:26:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:34::SCWReader::No isolation master present  
TRACE::2021-11-05.13:26:40::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:40::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:40::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-05.13:26:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:43::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-05.13:26:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:43::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:43::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:26:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-05.13:26:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_35
TRACE::2021-11-05.13:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-05.13:26:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:43::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2021-11-05.13:26:43::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2021-11-05.13:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:26:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-05.13:26:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_35
TRACE::2021-11-05.13:26:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:43::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-05.13:26:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-05.13:26:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-05.13:26:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_36
TRACE::2021-11-05.13:26:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2021-11-05.13:26:46::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2021-11-05.13:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:26:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2021-11-05.13:26:46::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2021-11-05.13:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:26:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.13:26:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.13:26:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.13:26:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.13:26:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2021-11-05.13:26:46::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2021-11-05.13:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.13:26:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.13:26:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.13:26:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-05.15:14:03::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-05.15:14:03::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-05.15:14:03::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-05.15:14:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-05.15:14:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-05.15:14:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-05.15:14:03::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-05.15:14:03::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-05.15:14:03::SCWSystem::Not a boot domain 
LOG::2021-11-05.15:14:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-05.15:14:03::SCWDomain::Generating domain artifcats
TRACE::2021-11-05.15:14:03::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-05.15:14:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-05.15:14:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-05.15:14:03::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-05.15:14:03::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.15:14:03::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.15:14:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2021-11-05.15:14:03::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2021-11-05.15:14:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.15:14:03::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.15:14:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.15:14:03::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.15:14:03::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-05.15:14:03::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.15:14:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-05.15:14:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-05.15:14:03::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-05.15:14:03::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-05.15:14:03::SCWMssOS::Copying to export directory.
TRACE::2021-11-05.15:14:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-05.15:14:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-05.15:14:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-05.15:14:03::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-05.15:14:03::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-05.15:14:03::SCWPlatform::Started preparing the platform 
TRACE::2021-11-05.15:14:03::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-05.15:14:03::SCWSystem::dir created 
TRACE::2021-11-05.15:14:03::SCWSystem::Writing the bif 
TRACE::2021-11-05.15:14:03::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-05.15:14:03::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-05.15:14:03::SCWPlatform::Completed generating the platform
TRACE::2021-11-05.15:14:03::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.15:14:03::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.15:14:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2021-11-05.15:14:03::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2021-11-05.15:14:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.15:14:03::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.15:14:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.15:14:03::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-05.15:14:03::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.15:14:03::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.15:14:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2021-11-05.15:14:03::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2021-11-05.15:14:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.15:14:03::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.15:14:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.15:14:03::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.15:14:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-05.15:14:03::SCWPlatform::updated the xpfm file.
TRACE::2021-11-05.15:14:03::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-05.15:14:03::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-05.15:14:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-05.15:14:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2021-11-05.15:14:03::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2021-11-05.15:14:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-05.15:14:03::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-05.15:14:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-05.15:14:03::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:18::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:18::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:18::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:18::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:19::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-19.12:18:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-11-19.12:18:21::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-19.12:18:21::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-19.12:18:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.12:18:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.12:18:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.12:18:21::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:21::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:21::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:21::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:21::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-19.12:18:21::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:21::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:21::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-19.12:18:21::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:21::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:21::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:21::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-19.12:18:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.12:18:22::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-19.12:18:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.12:18:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWReader::No isolation master present  
TRACE::2021-11-19.12:18:22::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.12:18:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.12:18:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:22::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-19.12:18:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.12:18:22::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.12:18:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:22::SCWReader::No isolation master present  
TRACE::2021-11-19.12:18:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:31::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.12:18:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:34::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-19.12:18:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.12:18:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:34::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-19.12:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:34::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-19.12:18:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.12:18:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.12:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.12:18:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:34::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-19.12:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:34::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-19.12:18:34::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-19.12:18:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-19.12:18:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-11-19.12:18:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.12:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.12:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:37::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:37::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.12:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.12:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:37::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:37::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:37::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:37::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.12:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.12:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:37::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:37::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:37::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-19.12:18:45::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-19.12:18:45::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-19.12:18:45::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-19.12:18:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-19.12:18:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-19.12:18:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-19.12:18:45::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-19.12:18:45::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-19.12:18:45::SCWSystem::Not a boot domain 
LOG::2021-11-19.12:18:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-19.12:18:45::SCWDomain::Generating domain artifcats
TRACE::2021-11-19.12:18:45::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-19.12:18:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-19.12:18:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-19.12:18:45::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-19.12:18:45::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:45::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:45::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:45::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:45::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.12:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.12:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:45::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:45::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:45::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-19.12:18:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-19.12:18:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-19.12:18:45::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-19.12:18:45::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-19.12:18:45::SCWMssOS::Copying to export directory.
TRACE::2021-11-19.12:18:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-19.12:18:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-19.12:18:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-19.12:18:46::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-19.12:18:46::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-19.12:18:46::SCWPlatform::Started preparing the platform 
TRACE::2021-11-19.12:18:46::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-19.12:18:46::SCWSystem::dir created 
TRACE::2021-11-19.12:18:46::SCWSystem::Writing the bif 
TRACE::2021-11-19.12:18:46::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-19.12:18:46::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-19.12:18:46::SCWPlatform::Completed generating the platform
TRACE::2021-11-19.12:18:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.12:18:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.12:18:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.12:18:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.12:18:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.12:18:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-19.12:18:46::SCWPlatform::updated the xpfm file.
TRACE::2021-11-19.12:18:46::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.12:18:46::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.12:18:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.12:18:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.12:18:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.12:18:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.12:18:46::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.12:18:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.12:18:46::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:38:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:40::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:38:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:38:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-19.13:38:43::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.13:38:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.13:38:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:38:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:38:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:38:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:38:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:38:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-19.13:38:43::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-19.13:38:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.13:38:43::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:38:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:38:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:38:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:38:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:38:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:38:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-19.13:38:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.13:38:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:38:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:38:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:38:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWReader::No isolation master present  
TRACE::2021-11-19.13:38:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.13:38:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.13:38:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:38:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:38:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:38:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:38:43::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-19.13:38:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.13:38:43::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.13:38:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:38:43::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:38:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:38:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:38:43::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:38:43::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:38:43::SCWReader::No isolation master present  
TRACE::2021-11-19.13:39:05::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:05::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:05::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.13:39:05::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:39:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:39:08::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-19.13:39:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:39:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:39:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:39:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:39:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:39:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:39:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:39:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:39:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:39:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:39:08::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:39:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:39:08::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:39:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.13:39:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:39:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-19.13:39:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:39:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-19.13:39:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:39:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:39:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:39:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:39:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:39:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:39:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:39:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.13:39:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.13:39:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:39:08::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:39:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:39:08::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:39:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.13:39:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:39:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-19.13:39:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:39:08::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-19.13:39:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-19.13:39:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:39:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:39:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-19.13:39:11::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-11-19.13:39:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:39:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-11-19.13:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-19.13:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:39:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:39:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:39:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:39:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:39:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-11-19.13:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-19.13:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:39:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:39:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:39:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:39:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:39:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:39:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-11-19.13:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-19.13:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:39:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:39:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:39:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:39:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-19.13:41:27::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-19.13:41:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-19.13:41:27::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-19.13:41:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-19.13:41:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-19.13:41:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-19.13:41:27::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-19.13:41:27::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-19.13:41:27::SCWSystem::Not a boot domain 
LOG::2021-11-19.13:41:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-19.13:41:27::SCWDomain::Generating domain artifcats
TRACE::2021-11-19.13:41:27::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-19.13:41:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-19.13:41:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-19.13:41:27::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-19.13:41:27::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:27::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:27::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:27::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:41:27::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:41:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-11-19.13:41:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-19.13:41:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:41:27::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:41:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:41:27::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:41:27::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-19.13:41:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:41:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-19.13:41:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-19.13:41:27::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-19.13:41:27::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-19.13:41:27::SCWMssOS::Copying to export directory.
TRACE::2021-11-19.13:41:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-19.13:41:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-19.13:41:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-19.13:41:28::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-19.13:41:28::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-19.13:41:28::SCWPlatform::Started preparing the platform 
TRACE::2021-11-19.13:41:28::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-19.13:41:28::SCWSystem::dir created 
TRACE::2021-11-19.13:41:28::SCWSystem::Writing the bif 
TRACE::2021-11-19.13:41:28::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-19.13:41:28::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-19.13:41:28::SCWPlatform::Completed generating the platform
TRACE::2021-11-19.13:41:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:41:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-11-19.13:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-19.13:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:41:28::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:41:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:41:28::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.13:41:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:41:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-11-19.13:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-19.13:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:41:28::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:41:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:41:28::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:41:28::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-19.13:41:28::SCWPlatform::updated the xpfm file.
TRACE::2021-11-19.13:41:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.13:41:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.13:41:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.13:41:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-11-19.13:41:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-19.13:41:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.13:41:28::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.13:41:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.13:41:28::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:39:48::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:48::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:48::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:39:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:39:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-19.15:39:53::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.15:39:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.15:39:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:39:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-19.15:39:53::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-19.15:39:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.15:39:53::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:39:53::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:39:53::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-19.15:39:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.15:39:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:39:53::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWReader::No isolation master present  
TRACE::2021-11-19.15:39:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.15:39:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.15:39:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:39:53::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-19.15:39:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.15:39:53::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.15:39:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:39:53::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:39:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:39:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:39:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:39:53::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:39:53::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:39:53::SCWReader::No isolation master present  
TRACE::2021-11-19.15:40:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:04::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.15:40:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:07::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-19.15:40:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:07::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:40:07::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:40:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.15:40:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:07::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-19.15:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:07::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-19.15:40:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:07::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:40:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:40:07::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:40:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.15:40:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:07::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-19.15:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:07::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-19.15:40:07::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-19.15:40:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-19.15:40:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-11-19.15:40:10::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:10::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.15:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.15:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:10::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:40:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:40:10::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:40:10::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:10::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.15:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.15:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:10::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:40:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:40:10::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:40:10::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:10::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.15:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.15:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:10::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:40:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:40:10::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:40:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-19.15:40:59::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-19.15:40:59::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-19.15:40:59::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-19.15:40:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-19.15:40:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-19.15:40:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-19.15:40:59::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-19.15:40:59::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-19.15:40:59::SCWSystem::Not a boot domain 
LOG::2021-11-19.15:40:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-19.15:40:59::SCWDomain::Generating domain artifcats
TRACE::2021-11-19.15:40:59::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-19.15:40:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-19.15:40:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-19.15:40:59::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-19.15:40:59::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:59::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.15:40:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.15:40:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:59::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:40:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:40:59::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:40:59::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-19.15:40:59::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:40:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-19.15:40:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-19.15:40:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-19.15:40:59::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-19.15:40:59::SCWMssOS::Copying to export directory.
TRACE::2021-11-19.15:40:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-19.15:40:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-19.15:40:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-19.15:40:59::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-19.15:40:59::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-19.15:40:59::SCWPlatform::Started preparing the platform 
TRACE::2021-11-19.15:40:59::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-19.15:40:59::SCWSystem::dir created 
TRACE::2021-11-19.15:40:59::SCWSystem::Writing the bif 
TRACE::2021-11-19.15:40:59::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-19.15:40:59::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-19.15:40:59::SCWPlatform::Completed generating the platform
TRACE::2021-11-19.15:40:59::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:59::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.15:40:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.15:40:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:59::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:40:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:40:59::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:40:59::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:59::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.15:40:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.15:40:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:59::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:40:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:40:59::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:40:59::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-19.15:40:59::SCWPlatform::updated the xpfm file.
TRACE::2021-11-19.15:40:59::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:40:59::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:40:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:40:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-19.15:40:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-19.15:40:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:40:59::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:40:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:40:59::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:49:54::SCWPlatform::Clearing the existing platform
TRACE::2021-11-19.15:49:54::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-19.15:49:54::SCWBDomain::clearing the fsbl build
TRACE::2021-11-19.15:49:54::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:54::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:49:54::SCWSystem::Clearing the domains completed.
TRACE::2021-11-19.15:49:54::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-19.15:49:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:54::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:49:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:49:54::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:54::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:54::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:54::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:54::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:49:54::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:54::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:49:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-19.15:49:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-19.15:49:57::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-19.15:49:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.15:49:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.15:49:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:49:57::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:49:57::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:49:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:49:57::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:49:57::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-19.15:49:57::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-19.15:49:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.15:49:57::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:49:57::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:49:57::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:49:57::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:49:57::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:49:57::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:49:57::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-19.15:49:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.15:49:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:49:57::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:49:57::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:49:57::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWReader::No isolation master present  
TRACE::2021-11-19.15:49:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.15:49:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.15:49:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:49:57::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:49:57::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:49:57::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:49:57::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-19.15:49:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.15:49:57::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.15:49:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:49:57::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:49:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:49:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:49:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:49:57::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:49:57::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:49:57::SCWReader::No isolation master present  
TRACE::2021-11-19.15:50:05::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:05::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:05::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.15:50:05::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:50:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:50:08::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-19.15:50:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:50:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:50:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:50:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:50:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:50:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:50:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:50:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:50:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:50:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:50:08::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:50:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:50:08::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:50:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.15:50:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:50:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2021-11-19.15:50:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:50:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-19.15:50:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:50:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:50:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:50:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:50:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:50:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:50:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:50:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-19.15:50:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-19.15:50:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:50:08::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:50:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:50:08::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:50:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.15:50:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:50:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2021-11-19.15:50:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:50:08::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-19.15:50:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-19.15:50:08::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:50:08::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:50:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-19.15:50:11::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2021-11-19.15:50:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:50:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:50:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-19.15:50:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-19.15:50:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:50:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:50:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:50:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:50:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:50:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:50:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-19.15:50:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-19.15:50:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:50:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:50:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:50:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:50:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:50:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:50:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:50:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-19.15:50:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-19.15:50:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:50:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:50:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:50:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:50:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-19.15:52:06::SCWPlatform::Clearing the existing platform
TRACE::2021-11-19.15:52:06::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-19.15:52:06::SCWBDomain::clearing the fsbl build
TRACE::2021-11-19.15:52:06::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:06::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:06::SCWSystem::Clearing the domains completed.
TRACE::2021-11-19.15:52:06::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-19.15:52:06::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:06::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:06::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:06::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:06::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:06::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:06::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:06::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:06::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:06::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-19.15:52:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-19.15:52:09::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-19.15:52:09::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.15:52:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.15:52:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:09::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:09::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:09::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:09::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-19.15:52:09::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-19.15:52:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.15:52:09::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:09::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:09::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:52:09::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:09::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:09::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:52:09::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-19.15:52:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.15:52:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:09::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:09::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:52:09::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWReader::No isolation master present  
TRACE::2021-11-19.15:52:09::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.15:52:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.15:52:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:09::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:09::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:09::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:52:09::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-19.15:52:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.15:52:09::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.15:52:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:09::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:09::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:52:09::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:09::SCWReader::No isolation master present  
TRACE::2021-11-19.15:52:17::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:17::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:17::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.15:52:17::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:20::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-19.15:52:20::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:20::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:20::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:20::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:20::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:20::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:20::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:52:20::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:20::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.15:52:20::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:20::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2021-11-19.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:20::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-19.15:52:20::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:20::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:20::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:20::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:20::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-11-19.15:52:20::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-19.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:20::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:52:20::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:20::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa
TRACE::2021-11-19.15:52:20::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:20::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2021-11-19.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:20::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-19.15:52:20::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-19.15:52:20::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:20::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-19.15:52:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2021-11-19.15:52:23::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:23::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-11-19.15:52:23::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-11-19.15:52:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:23::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:52:23::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:23::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:23::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-11-19.15:52:23::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-11-19.15:52:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:23::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:52:23::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:52:23::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:52:23::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:52:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:52:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-11-19.15:52:23::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-11-19.15:52:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:52:23::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:52:23::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:52:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-19.15:54:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.15:54:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.15:54:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-19.15:54:39::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-19.15:54:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.15:54:39::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:54:39::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:54:39::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-19.15:54:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.15:54:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:54:39::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWReader::No isolation master present  
TRACE::2021-11-19.15:54:39::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-19.15:54:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-19.15:54:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:54:39::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-19.15:54:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-19.15:54:39::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-19.15:54:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:54:39::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWReader::No isolation master present  
LOG::2021-11-19.15:54:39::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-19.15:54:39::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-19.15:54:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-19.15:54:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-19.15:54:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-19.15:54:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-19.15:54:39::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-19.15:54:39::SCWSystem::Not a boot domain 
LOG::2021-11-19.15:54:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-19.15:54:39::SCWDomain::Generating domain artifcats
TRACE::2021-11-19.15:54:39::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-19.15:54:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-19.15:54:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-19.15:54:39::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:54:39::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-19.15:54:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-19.15:54:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-19.15:54:39::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-19.15:54:39::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-19.15:54:39::SCWMssOS::Copying to export directory.
TRACE::2021-11-19.15:54:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-19.15:54:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-19.15:54:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-19.15:54:39::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-19.15:54:39::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Started preparing the platform 
TRACE::2021-11-19.15:54:39::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWSystem::dir created 
TRACE::2021-11-19.15:54:39::SCWSystem::Writing the bif 
TRACE::2021-11-19.15:54:39::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-19.15:54:39::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-19.15:54:39::SCWPlatform::Completed generating the platform
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:54:39::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:54:39::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-19.15:54:39::SCWPlatform::updated the xpfm file.
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw
TRACE::2021-11-19.15:54:39::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-19.15:54:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-19.15:54:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-19.15:54:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-19.15:54:39::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-19.15:54:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-19.15:54:39::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_comblock/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
