// Seed: 3723985438
module module_0 (
    input supply1 id_0
    , id_16,
    input wand id_1,
    output tri1 id_2,
    input wor id_3,
    output uwire id_4,
    input supply1 id_5,
    output tri1 id_6#(
        .id_17(1),
        .id_18(1'h0),
        .id_19(id_7 & id_17),
        .id_20(~^1)
    ),
    input wand id_7
    , id_21,
    input wor id_8,
    output supply0 id_9,
    output wand id_10,
    input wor id_11,
    input tri id_12,
    input uwire id_13,
    input uwire id_14
);
  for (id_22 = id_8; 1 & id_0; id_4 = 1) begin
    assign id_9 = 1;
  end
  assign id_18 = id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output tri id_3,
    input wor id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7,
    output supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    output tri id_13,
    input uwire id_14,
    input uwire id_15
);
  assign id_1 = 1 | id_15;
  module_0(
      id_6, id_10, id_0, id_5, id_1, id_2, id_8, id_4, id_14, id_3, id_3, id_6, id_6, id_10, id_2
  );
  wor id_17;
  assign id_3 = 1;
  assign id_8 = 1;
  wire id_18;
  xnor (id_1, id_2, id_9, id_4, id_12, id_10, id_7, id_11, id_5, id_15, id_14, id_6);
  assign id_17 = 1 * id_17;
endmodule
