--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vending_machine.twx vending_machine.ncd -o
vending_machine.twr vending_machine.pcf

Design file:              vending_machine.ncd
Physical constraint file: vending_machine.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
mode<0>     |    0.210(R)|      FAST  |    2.073(R)|      SLOW  |clk_BUFGP         |   0.000|
            |    0.182(F)|      FAST  |    2.228(F)|      SLOW  |clk_BUFGP         |   0.000|
mode<1>     |    0.197(R)|      FAST  |    2.062(R)|      SLOW  |clk_BUFGP         |   0.000|
            |    0.064(F)|      FAST  |    2.363(F)|      SLOW  |clk_BUFGP         |   0.000|
number<0>   |   -0.246(R)|      FAST  |    1.909(R)|      SLOW  |clk_BUFGP         |   0.000|
number<1>   |   -0.231(R)|      FAST  |    1.876(R)|      SLOW  |clk_BUFGP         |   0.000|
number<2>   |   -0.284(R)|      FAST  |    1.998(R)|      SLOW  |clk_BUFGP         |   0.000|
number<3>   |   -0.290(R)|      FAST  |    1.987(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
segment<0>  |         7.656(F)|      SLOW  |         3.159(F)|      FAST  |clk_BUFGP         |   0.000|
segment<1>  |         7.686(F)|      SLOW  |         3.176(F)|      FAST  |clk_BUFGP         |   0.000|
segment<2>  |         7.659(F)|      SLOW  |         3.171(F)|      FAST  |clk_BUFGP         |   0.000|
segment<3>  |         7.680(F)|      SLOW  |         3.182(F)|      FAST  |clk_BUFGP         |   0.000|
segment<4>  |         7.643(F)|      SLOW  |         3.143(F)|      FAST  |clk_BUFGP         |   0.000|
segment<5>  |         7.543(F)|      SLOW  |         3.101(F)|      FAST  |clk_BUFGP         |   0.000|
segment<6>  |         7.444(F)|      SLOW  |         3.063(F)|      FAST  |clk_BUFGP         |   0.000|
status      |         7.554(F)|      SLOW  |         3.120(F)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.950|    1.919|    1.545|    1.818|
---------------+---------+---------+---------+---------+


Analysis completed Sat Jul 25 12:24:04 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4950 MB



