{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682016803829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682016803829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 15:53:23 2023 " "Processing started: Thu Apr 20 15:53:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682016803829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682016803829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula12_Exercicio3 -c Aula12_Exercicio3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula12_Exercicio3 -c Aula12_Exercicio3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682016803829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682016804375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682016804375 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGINâ\";  expecting \"begin\", or a declaration statement Aula12_Exercicio3.vhd(11) " "VHDL syntax error at Aula12_Exercicio3.vhd(11) near text \"BEGINâ\";  expecting \"begin\", or a declaration statement" {  } { { "Aula12_Exercicio3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula12_Exercicio3/Aula12_Exercicio3.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682016813574 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "” Aula12_Exercicio3.vhd(11) " "VHDL syntax error at Aula12_Exercicio3.vhd(11) near text ”" {  } { { "Aula12_Exercicio3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula12_Exercicio3/Aula12_Exercicio3.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682016813574 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement Aula12_Exercicio3.vhd(17) " "VHDL syntax error at Aula12_Exercicio3.vhd(17) near text \"IF\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "Aula12_Exercicio3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula12_Exercicio3/Aula12_Exercicio3.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682016813574 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"<=\" Aula12_Exercicio3.vhd(17) " "VHDL syntax error at Aula12_Exercicio3.vhd(17) near text \"THEN\";  expecting \"<=\"" {  } { { "Aula12_Exercicio3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula12_Exercicio3/Aula12_Exercicio3.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682016813574 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"<=\" Aula12_Exercicio3.vhd(19) " "VHDL syntax error at Aula12_Exercicio3.vhd(19) near text \"THEN\";  expecting \"<=\"" {  } { { "Aula12_Exercicio3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula12_Exercicio3/Aula12_Exercicio3.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682016813574 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"<=\" Aula12_Exercicio3.vhd(21) " "VHDL syntax error at Aula12_Exercicio3.vhd(21) near text \"THEN\";  expecting \"<=\"" {  } { { "Aula12_Exercicio3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula12_Exercicio3/Aula12_Exercicio3.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682016813574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula12_exercicio3.vhd 0 0 " "Found 0 design units, including 0 entities, in source file aula12_exercicio3.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682016813574 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682016813652 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 20 15:53:33 2023 " "Processing ended: Thu Apr 20 15:53:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682016813652 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682016813652 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682016813652 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682016813652 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682016814309 ""}
