

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl1/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7c107ad7564464849abebcc6a8942f69  /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad "
Parsing file _cuobjdump_complete_output_gE1MXT
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compresslPf : hostFun 0x0x401b90, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7extractlPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7extractlPf'...
GPGPU-Sim PTX: reconvergence points for _Z7extractlPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:74) @%p1 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:105) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7extractlPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7extractlPf'.
GPGPU-Sim PTX: instruction assembly for function '_Z7preparelPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z7preparelPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x168 (_1.ptx:130) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (_1.ptx:147) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7preparelPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7preparelPfS_S_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37232_32_non_const_d_psum80" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37233_32_non_const_d_psum22128" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceliiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceliiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x208 (_1.ptx:172) @%p1 bra $Lt_2_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:194) mov.u64 %rd1, __cuda___cuda_local_var_37232_32_non_const_d_psum80;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e0 (_1.ptx:204) @%p2 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x310 (_1.ptx:212) @%p3 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:239) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:244) @%p4 bra $Lt_2_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (_1.ptx:245) mov.u32 %r23, 511;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:247) @%p5 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x490 (_1.ptx:267) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (_1.ptx:271) @%p6 bra $Lt_2_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d8 (_1.ptx:279) @%p7 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:306) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5b0 (_1.ptx:311) @%p8 bra $Lt_2_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (_1.ptx:312) mov.u32 %r38, 511;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c8 (_1.ptx:314) @%p9 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x658 (_1.ptx:334) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6a0 (_1.ptx:348) @%p11 bra $Lt_2_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a8 (_1.ptx:349) mov.u32 %r45, 2;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6b8 (_1.ptx:351) @%p12 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6e8 (_1.ptx:360) @%p13 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6f8 (_1.ptx:362) @%p14 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7c8 (_1.ptx:394) @%p15 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7e0 (_1.ptx:398) @%p16 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x820 (_1.ptx:407) @%p17 bra $Lt_2_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x8f0 (_1.ptx:437) @%p18 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceliiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceliiPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9f0 (_1.ptx:510) @%p1 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa10 (_1.ptx:518) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa28 (_1.ptx:521) @%p2 bra $Lt_3_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd98 (_1.ptx:649) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xce8 (_1.ptx:617) @!%p3 bra $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcf8 (_1.ptx:619) bra.uni $Lt_3_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe00 (_1.ptx:691) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:699) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe38 (_1.ptx:702) @%p2 bra $Lt_4_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (_1.ptx:764) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8compresslPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compresslPf'...
GPGPU-Sim PTX: reconvergence points for _Z8compresslPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1040 (_1.ptx:787) @%p1 bra $Lt_5_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:858) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10b0 (_1.ptx:803) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1100 (_1.ptx:815) @!%p3 bra $Lt_5_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:823) mov.f32 %f8, 0fbf800000;     // -1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11c8 (_1.ptx:845) bra.uni $Lt_5_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX: ... end of reconvergence points for _Z8compresslPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compresslPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_PrxWGu"
Running: cat _ptx_PrxWGu | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8Kmyec
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8Kmyec --output-file  /dev/null 2> _ptx_PrxWGuinfo"
GPGPU-Sim PTX: Kernel '_Z8compresslPf' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_' : regs=20, lmem=0, smem=0, cmem=160
GPGPU-Sim PTX: Kernel '_Z6reduceliiPfS_' : regs=14, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z7preparelPfS_S_' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7extractlPf' : regs=6, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_PrxWGu _ptx2_8Kmyec _ptx_PrxWGuinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_ : hostFun 0x0x4013d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_ : hostFun 0x0x4015d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceliiPfS_ : hostFun 0x0x401690, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7preparelPfS_S_ : hostFun 0x0x401c50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7extractlPf : hostFun 0x0x401bf0, fat_cubin_handle = 1
The file was not opened for reading

GPGPU-Sim PTX: cudaLaunch for 0x0x401bf0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7extractlPf' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel '_Z7extractlPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 5760 (ipc=11.5) sim_rate=720 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 12:39:52 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 13888 (ipc=13.9) sim_rate=1543 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:39:53 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(11,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 150272 (ipc=42.9) sim_rate=15027 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:39:54 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(14,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5306,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5307,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5318,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5319,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5324,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5325,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5329,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5330,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5330,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5331,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5336,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5337,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5342,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5342,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5343,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5343,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5348,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5349,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5354,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5354,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5355,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5355,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5366,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5367,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5371,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5378,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5379,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5383,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5384,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 288064 (ipc=52.4) sim_rate=26187 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:39:55 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(20,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(17,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(29,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 495360 (ipc=58.3) sim_rate=41280 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:39:56 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9353,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9354,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9366,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9367,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9371,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9372,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9376,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9377,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9378,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9379,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9384,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9385,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9390,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9390,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9391,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9391,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9396,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9397,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9402,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9402,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9403,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9403,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9413,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9414,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9418,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9419,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9426,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9427,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9431,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9432,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(37,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 668160 (ipc=60.7) sim_rate=51396 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:39:57 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(43,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(36,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13434,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13435,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13437,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13438,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13449,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13450,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13459,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13460,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13461,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13461,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13462,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13462,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13467,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13468,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13471,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13472,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13473,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13474,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13482,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13483,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13483,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13484,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13485,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13486,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13494,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13495,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13495,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13496,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 840960 (ipc=62.3) sim_rate=60068 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:39:58 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13506,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13507,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 944640 (ipc=63.0) sim_rate=62976 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:39:59 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(53,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(53,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17463,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17464,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17488,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17489,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17496,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17497,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17506,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17507,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17508,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17509,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17509,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17510,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17514,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17515,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17519,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17520,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17521,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17522,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17529,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17530,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17533,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17534,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17566,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17567,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17578,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17578,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17579,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17579,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17579,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17580,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1151424 (ipc=64.0) sim_rate=71964 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:40:00 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(65,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(63,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 1323008 (ipc=64.5) sim_rate=77824 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:40:01 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(66,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21492,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21493,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21535,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21536,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21543,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21544,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21553,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21554,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21555,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21556,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21556,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21557,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21561,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21562,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21566,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21567,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21569,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21570,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21576,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21577,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21581,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21582,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21613,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21614,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21625,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21625,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21626,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21626,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21626,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21627,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(82,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1459136 (ipc=64.9) sim_rate=81063 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:40:02 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(80,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(81,0,0) tid=(511,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1660224 (ipc=65.1) sim_rate=87380 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:40:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25520,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25521,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25582,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25583,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25588,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25589,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25590,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25591,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25600,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25601,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25638,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25639,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25641,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25642,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25649,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25650,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25651,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25652,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25653,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25654,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25661,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25662,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25663,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25664,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25672,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25673,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25673,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(25674,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25675,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25676,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(94,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1760800 (ipc=65.2) sim_rate=88040 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:40:04 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(93,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 1861568 (ipc=65.3) sim_rate=88646 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:40:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29548,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29549,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(113,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29629,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29630,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29635,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29636,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29637,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29638,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29647,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29648,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29685,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29686,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29688,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29689,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29696,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29697,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29699,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29700,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29701,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29702,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29710,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29711,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29711,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29712,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29719,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29720,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29723,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29724,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29795,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29796,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 1996832 (ipc=65.5) sim_rate=90765 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:40:06 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(117,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 2097792 (ipc=65.6) sim_rate=91208 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:40:07 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(112,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33616,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33617,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33676,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(33677,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33682,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(33683,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33684,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(33685,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33694,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(33695,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33732,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33733,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33735,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(33736,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (33743,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(33744,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33746,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33747,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33749,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(33750,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33757,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(33758,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33759,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(33760,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33766,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(33767,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33771,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33772,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33843,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(33844,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 2231424 (ipc=65.6) sim_rate=92976 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:40:08 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(131,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2333024 (ipc=65.7) sim_rate=93320 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:40:09 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(121,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(122,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 2469856 (ipc=65.9) sim_rate=94994 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:40:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37663,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37664,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37712,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37713,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37724,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37725,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37731,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37732,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37741,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37742,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37779,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37780,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37782,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37783,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37790,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37791,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37832,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37833,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37843,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(37844,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37845,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37846,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37847,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37848,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37855,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37856,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37860,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37861,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37890,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37891,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(141,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2572288 (ipc=66.0) sim_rate=95269 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:40:11 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(139,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 2709216 (ipc=66.1) sim_rate=96757 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:40:12 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(148,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (41710,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(41711,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41745,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(41746,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41771,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(41772,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41778,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(41779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41788,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(41789,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41826,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(41827,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41829,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(41830,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41837,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(41838,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41879,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(41880,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41893,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(41894,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41894,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(41895,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41900,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(41901,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41905,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(41906,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41911,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(41912,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (41937,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(41938,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(150,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 2846496 (ipc=66.2) sim_rate=98155 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:40:13 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(151,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 2984224 (ipc=66.3) sim_rate=99474 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:40:14 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(163,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (45757,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(45758,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45797,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(45798,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45818,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45819,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45862,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(45863,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (45872,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(45873,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45874,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(45875,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45876,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(45877,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (45884,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(45885,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45926,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(45927,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45940,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45941,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45942,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(45943,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (45948,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(45949,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45954,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(45955,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (45960,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(45961,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (45984,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(45985,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(173,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 3156608 (ipc=66.5) sim_rate=101826 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:40:15 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(173,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(170,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (49804,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(49805,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (49844,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(49845,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (49865,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(49866,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (49909,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(49910,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49919,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(49920,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (49921,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(49922,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49924,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(49925,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49932,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(49933,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (49974,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(49975,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (49984,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(49985,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (49987,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(49988,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 3329088 (ipc=66.6) sim_rate=104034 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:40:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (50063,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(50064,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (50072,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(50073,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50075,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50076,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (50076,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(50077,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(180,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 3466528 (ipc=66.7) sim_rate=105046 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:40:17 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(194,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (53851,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(53852,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (53891,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(53892,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (53912,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(53913,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(194,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53956,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(53957,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (53966,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(53967,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (53968,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(53969,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (53971,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(53972,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (53979,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(53980,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (54021,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(54022,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (54031,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(54032,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54034,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(54035,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (54110,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(54111,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54119,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54120,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (54122,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(54123,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (54124,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(54125,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 3638144 (ipc=66.8) sim_rate=107004 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:40:18 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(205,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(196,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 3808448 (ipc=66.8) sim_rate=108812 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:40:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (57899,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(57900,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (57938,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(57939,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (57959,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(57960,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (58003,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(58004,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (58013,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(58014,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (58088,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(58089,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (58091,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(58092,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (58099,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(58100,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (58100,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(58101,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (58103,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(58104,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (58111,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(58112,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (58157,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(58158,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (58166,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(58167,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (58169,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(58170,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (58171,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(58172,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(210,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 3943808 (ipc=66.8) sim_rate=109550 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:40:20 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(211,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(218,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 4113120 (ipc=66.9) sim_rate=111165 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:40:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (61946,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(61947,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (61985,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(61986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (62006,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(62007,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (62050,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(62051,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (62060,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(62061,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (62135,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(62136,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (62138,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(62139,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (62148,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(62149,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (62150,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(62151,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (62156,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(62157,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (62159,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(62160,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (62204,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(62205,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (62213,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(62214,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (62216,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(62217,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (62363,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(62364,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(232,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 4248800 (ipc=66.9) sim_rate=111810 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:40:22 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(236,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(237,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 4417888 (ipc=66.9) sim_rate=113279 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:40:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (66032,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(66033,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (66053,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(66054,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (66066,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(66067,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (66097,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(66098,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (66107,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(66108,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (66182,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(66183,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (66185,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(66186,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (66196,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(66197,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (66198,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(66199,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (66204,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(66205,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (66206,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(66207,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (66251,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(66252,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (66260,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(66261,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (66263,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(66264,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (66410,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(66411,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(242,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(252,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 4586368 (ipc=67.0) sim_rate=114659 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:40:24 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(250,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (70079,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(70080,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (70100,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(70101,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (70113,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(70114,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (70144,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(70145,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (70154,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(70155,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (70229,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(70230,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (70231,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(70232,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (70232,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(70233,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (70316,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(70317,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (70319,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(70320,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (70328,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (70328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(70329,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(70329,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (70332,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(70333,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (70340,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(70341,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (70457,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(70458,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 4755776 (ipc=67.0) sim_rate=115994 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:40:25 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(262,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(263,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 4926144 (ipc=67.0) sim_rate=117289 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:40:26 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(255,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (74126,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(74127,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (74147,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(74148,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (74160,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(74161,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (74191,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(74192,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (74201,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(74202,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (74279,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(74280,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (74282,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(74283,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (74288,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(74289,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (74363,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(74364,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (74366,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(74367,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (74375,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(74376,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (74376,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(74377,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (74379,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(74380,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (74388,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(74389,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (74504,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(74505,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(270,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 5061440 (ipc=67.0) sim_rate=117707 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:40:27 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(277,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 5232416 (ipc=67.1) sim_rate=118918 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:40:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (78173,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(78174,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (78194,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(78195,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(281,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (78279,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(78280,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (78310,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(78311,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (78321,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(78322,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (78326,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(78327,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (78330,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(78331,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (78336,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(78337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (78410,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(78411,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (78413,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(78414,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (78422,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(78423,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (78423,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(78424,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (78426,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(78427,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (78436,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(78437,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (78553,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(78554,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(293,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 5404512 (ipc=67.1) sim_rate=120100 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:40:29 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(292,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (82227,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(82228,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (82245,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(82246,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (82326,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(82327,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (82357,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(82358,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (82372,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(82373,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (82375,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(82376,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (82378,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (82378,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(82379,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(82379,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (82457,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(82458,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (82460,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(82461,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (82469,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(82470,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 5542016 (ipc=67.2) sim_rate=120478 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:40:30 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (82543,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(82544,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (82546,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(82547,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (82556,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(82557,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(300,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (82600,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(82601,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(300,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 5679136 (ipc=67.2) sim_rate=120832 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:40:31 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(311,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (86274,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(86275,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (86292,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(86293,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (86373,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(86374,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (86404,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(86405,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (86415,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(86416,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (86422,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(86423,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (86424,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(86425,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (86430,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(86431,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 5816320 (ipc=67.2) sim_rate=121173 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:40:32 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (86504,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(86505,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (86507,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(86508,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (86516,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(86517,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (86590,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(86591,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (86593,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(86594,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (86603,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(86604,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (86647,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(86648,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(318,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 5919136 (ipc=67.3) sim_rate=120798 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:40:33 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(317,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(317,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 6056288 (ipc=67.3) sim_rate=121125 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:40:34 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (90321,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(90322,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (90339,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(90340,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (90421,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(90422,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (90451,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(90452,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (90452,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(90453,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (90535,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(90536,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (90541,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(90542,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (90546,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(90547,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (90551,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(90552,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (90554,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(90555,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (90563,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(90564,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (90637,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(90638,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (90640,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(90641,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (90650,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(90651,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (90694,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(90695,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(341,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 6158496 (ipc=67.3) sim_rate=120754 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:40:35 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(337,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(343,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 6328672 (ipc=67.3) sim_rate=121705 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:40:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (94368,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(94369,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (94386,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(94387,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (94468,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(94469,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (94481,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(94482,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (94498,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(94499,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (94582,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(94583,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (94588,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(94589,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (94593,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(94594,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (94601,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (94601,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(94602,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(94602,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (94610,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(94611,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (94684,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(94685,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (94687,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(94688,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (94697,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(94698,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (94886,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(94887,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(347,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 6430752 (ipc=67.3) sim_rate=121334 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:40:37 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(347,0,0) tid=(319,0,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 6567296 (ipc=67.4) sim_rate=121616 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:40:38 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(351,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (98433,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(98434,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (98482,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(98483,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (98512,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(98513,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (98515,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(98516,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (98546,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(98547,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (98629,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(98630,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (98635,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(98636,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (98642,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(98643,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (98648,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (98648,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(98649,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(98649,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (98657,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(98658,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (98731,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(98732,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (98734,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(98735,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (98744,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(98745,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (98934,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(98935,0)
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 6701440 (ipc=67.4) sim_rate=121844 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:40:39 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(368,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 6801952 (ipc=67.3) sim_rate=121463 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:40:40 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(372,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (102480,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(102481,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(370,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (102529,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(102530,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (102542,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(102543,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (102562,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(102563,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (102593,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(102594,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (102676,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(102677,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (102682,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(102683,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (102690,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(102691,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (102768,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (102768,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(102769,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(102769,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (102776,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(102777,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (102780,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(102781,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (102781,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(102782,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (102791,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(102792,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (102981,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(102982,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 6937984 (ipc=67.4) sim_rate=121719 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:40:41 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(381,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 7075104 (ipc=67.4) sim_rate=121984 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:40:42 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(379,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (106578,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(106579,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (106613,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(106614,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (106619,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(106620,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (106640,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(106641,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (106663,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(106664,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (106723,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(106724,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (106729,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(106730,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (106737,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(106738,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (106815,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(106816,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(403,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (106988,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(106989,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (106991,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(106992,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (106999,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(107000,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 7207424 (ipc=67.4) sim_rate=122159 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:40:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (107006,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(107007,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (107014,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(107015,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (107224,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(107225,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(400,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 7337856 (ipc=67.3) sim_rate=122297 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:40:44 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(398,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (110770,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(110771,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (110797,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(110798,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (110805,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(110806,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (110832,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(110833,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (110863,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(110864,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (110915,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(110916,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (110921,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(110922,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (110929,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(110930,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (111007,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(111008,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (111164,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(111165,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (111167,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(111168,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (111175,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(111176,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (111182,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(111183,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (111190,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(111191,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(410,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (111421,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(111422,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 7503776 (ipc=67.3) sim_rate=123012 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:40:45 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(409,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 7671232 (ipc=67.3) sim_rate=123729 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:40:46 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(408,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114962,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114989,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (114997,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (115047,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (115077,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (115107,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (115113,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (115141,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (115200,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (115336,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (115340,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (115350,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (115374,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (115390,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (115614,0), 2 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(429,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 7834432 (ipc=67.2) sim_rate=124356 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:40:47 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(428,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(423,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (119156,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (119210,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (119216,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (119263,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (119295,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (119332,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (119337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (119372,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (119487,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (119490,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (119508,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (119516,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (119609,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (119624,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (119797,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 8064404 (ipc=67.2) sim_rate=126006 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:40:48 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(435,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (120557,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(439,0,0) tid=(299,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(441,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (123345,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (123386,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (123392,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (123454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (123471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (123508,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (123528,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (123621,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (123692,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (123694,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (123723,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (123729,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (123807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (123815,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7extractlPf' finished on shader 12.

GPGPU-Sim PTX: cudaLaunch for 0x0x401c50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7preparelPfS_S_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7extractlPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 123816
gpu_sim_insn = 8281816
gpu_ipc =      66.8881
gpu_tot_sim_cycle = 123816
gpu_tot_sim_insn = 8281816
gpu_tot_ipc =      66.8881
gpu_tot_issued_cta = 450
gpu_stall_dramfull = 358
gpu_stall_icnt2sh    = 215
gpu_total_sim_rate=127412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 136605
	L1I_total_cache_misses = 540
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 930, Miss = 465, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 14370
	L1D_total_cache_misses = 7185
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 14385
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14355
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 136065
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 540
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 
gpgpu_n_tot_thrd_icount = 8511840
gpgpu_n_tot_w_icount = 265995
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7185
gpgpu_n_mem_write_global = 7185
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 229916
gpgpu_n_store_insn = 229916
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460316
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44	W0_Idle:165395	W0_Scoreboard:3270040	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:27	W29:0	W30:0	W31:0	W32:265968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57480 {8:7185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 977160 {136:7185,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 977160 {136:7185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57480 {8:7185,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 324 
averagemflatency = 203 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 123815 
mrq_lat_table:6421 	90 	150 	188 	994 	387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7193 	7192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13998 	429 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6997 	203 	0 	0 	0 	0 	0 	30 	120 	240 	480 	988 	1924 	3403 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	244 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     52670     52685     48978     51020     52704     52700     53239     52709     52855     50923     53083     53120     52604     52653     52748     50719 
dram[1]:     52668     52694     48988     51030     52704     52701     52754     52719     52852     50931     53080     53134     52614     52663     52757     50728 
dram[2]:     52669     52674     48998     52584     52704     52698     52765     53200     52850     52575     53078     53137     52622     52634     52766     48894 
dram[3]:     52678     52682     49007     52592     52704     52696     52773     52698     52848     52585     53077     53137     52632     52643     52775     48902 
dram[4]:     52667     52691     51002     52603     52701     52695     53213     52707     50924     52591     53109     53137     52635     52651     50700     48910 
dram[5]:     52677     52700     51010     52611     52702     52697     52700     52717     50922     52598     53113     53137     52644     52662     50710     48920 
average row accesses per activate:
dram[0]: 13.400000 32.000000 32.000000 32.000000  7.000000  5.250000  3.368421  3.368421  2.909091  2.560000  4.500000  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[1]: 21.666666 32.000000 32.000000 32.000000  5.250000  5.250000  3.368421  3.368421  2.909091  2.560000  4.888889  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000  5.250000  7.333333  3.368421  3.368421  2.909091  3.555556  4.888889  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000  5.250000  6.285714  3.368421  3.368421  2.909091  3.200000  4.888889  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000  6.000000  6.285714  3.555556  3.368421  3.047619  3.200000  4.888889  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000  5.250000  6.285714  3.555556  3.368421  2.666667  3.200000  4.888889  4.888889 32.000000 32.000000 32.000000 32.000000 
average row locality = 8230/1468 = 5.606267
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        77        76        64        64        64        64 
dram[1]:        65        64        64        64        74        74        96        96        96        96        76        76        64        64        64        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[3]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[5]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
total reads: 7189
bank skew: 96/64 = 1.50
chip skew: 1200/1197 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        13        12         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        12        12         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
total reads: 1041
min_bank_accesses = 0!
chip skew: 174/172 = 1.01
average mf latency per bank:
dram[0]:        444       403       402       403       358       357       307       307       307       307       347       351       403       403       403       403
dram[1]:        397       403       402       403       358       358       306       307       307       307       350       351       403       403       403       403
dram[2]:        403       403       402       403       358       352       306       306       307       308       350       350       403       403       403       403
dram[3]:        403       403       402       403       358       351       307       306       307       307       351       350       403       403       403       403
dram[4]:        403       403       403       403       359       351       308       306       308       307       350       350       403       403       403       403
dram[5]:        403       403       403       403       358       351       307       307       307       306       350       351       403       403       403       403
maximum mf latency per bank:
dram[0]:        282       277       277       277       310       277       292       279       283       283       279       289       277       277       277       277
dram[1]:        277       277       277       277       284       277       280       280       280       280       278       288       277       277       277       279
dram[2]:        277       277       277       277       279       319       279       277       279       320       278       280       277       277       277       277
dram[3]:        277       277       277       277       277       282       279       279       280       288       284       280       277       277       277       277
dram[4]:        277       277       277       277       319       277       324       279       316       281       284       284       277       277       277       277
dram[5]:        277       277       277       277       283       277       316       279       311       279       285       286       277       277       277       279

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163436 n_nop=160196 n_act=255 n_pre=239 n_req=1373 n_rd=2400 n_write=346 bw_util=0.0336
n_activity=21113 dram_eff=0.2601
bk0: 134a 163046i bk1: 128a 163134i bk2: 128a 163148i bk3: 128a 163150i bk4: 148a 162792i bk5: 148a 162687i bk6: 192a 161888i bk7: 192a 161883i bk8: 192a 161690i bk9: 192a 161493i bk10: 154a 162462i bk11: 152a 162538i bk12: 128a 163099i bk13: 128a 163125i bk14: 128a 163140i bk15: 128a 163138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0514391
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163436 n_nop=160204 n_act=255 n_pre=239 n_req=1369 n_rd=2394 n_write=344 bw_util=0.03351
n_activity=21054 dram_eff=0.2601
bk0: 130a 163110i bk1: 128a 163138i bk2: 128a 163150i bk3: 128a 163148i bk4: 148a 162691i bk5: 148a 162684i bk6: 192a 161910i bk7: 192a 161877i bk8: 192a 161679i bk9: 192a 161491i bk10: 152a 162525i bk11: 152a 162544i bk12: 128a 163099i bk13: 128a 163127i bk14: 128a 163142i bk15: 128a 163141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0519775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163436 n_nop=160236 n_act=236 n_pre=220 n_req=1372 n_rd=2396 n_write=348 bw_util=0.03358
n_activity=20439 dram_eff=0.2685
bk0: 128a 163138i bk1: 128a 163140i bk2: 128a 163148i bk3: 128a 163151i bk4: 148a 162701i bk5: 152a 162754i bk6: 192a 161917i bk7: 192a 161886i bk8: 192a 161682i bk9: 192a 161831i bk10: 152a 162539i bk11: 152a 162557i bk12: 128a 163102i bk13: 128a 163127i bk14: 128a 163141i bk15: 128a 163144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0535806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163436 n_nop=160224 n_act=242 n_pre=226 n_req=1372 n_rd=2396 n_write=348 bw_util=0.03358
n_activity=20667 dram_eff=0.2655
bk0: 128a 163138i bk1: 128a 163137i bk2: 128a 163144i bk3: 128a 163150i bk4: 148a 162703i bk5: 152a 162728i bk6: 192a 161909i bk7: 192a 161882i bk8: 192a 161680i bk9: 192a 161766i bk10: 152a 162538i bk11: 152a 162558i bk12: 128a 163105i bk13: 128a 163124i bk14: 128a 163140i bk15: 128a 163143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0543944
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163436 n_nop=160236 n_act=236 n_pre=220 n_req=1372 n_rd=2396 n_write=348 bw_util=0.03358
n_activity=20273 dram_eff=0.2707
bk0: 128a 163134i bk1: 128a 163139i bk2: 128a 163144i bk3: 128a 163151i bk4: 148a 162713i bk5: 152a 162733i bk6: 192a 161953i bk7: 192a 161879i bk8: 192a 161669i bk9: 192a 161778i bk10: 152a 162532i bk11: 152a 162539i bk12: 128a 163103i bk13: 128a 163125i bk14: 128a 163134i bk15: 128a 163142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0525772
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163436 n_nop=160220 n_act=244 n_pre=228 n_req=1372 n_rd=2396 n_write=348 bw_util=0.03358
n_activity=20596 dram_eff=0.2665
bk0: 128a 163136i bk1: 128a 163139i bk2: 128a 163145i bk3: 128a 163152i bk4: 148a 162686i bk5: 152a 162730i bk6: 192a 161950i bk7: 192a 161876i bk8: 192a 161511i bk9: 192a 161781i bk10: 152a 162531i bk11: 152a 162544i bk12: 128a 163108i bk13: 128a 163126i bk14: 128a 163138i bk15: 128a 163143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0520204

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1243, Miss = 602, Miss_rate = 0.484, Pending_hits = 9, Reservation_fails = 332
L2_cache_bank[1]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1211, Miss = 599, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[3]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14430
L2_total_cache_misses = 7189
L2_total_cache_miss_rate = 0.4982
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 432
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 331
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=43380
icnt_total_pkts_simt_to_mem=43170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.23884
	minimum = 6
	maximum = 34
Network latency average = 8.18067
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.27197
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00863288
	minimum = 0.00754345 (at node 14)
	maximum = 0.0100391 (at node 15)
Accepted packet rate average = 0.00863288
	minimum = 0.00754345 (at node 14)
	maximum = 0.0100391 (at node 15)
Injected flit rate average = 0.0258897
	minimum = 0.0225657 (at node 14)
	maximum = 0.0306019 (at node 15)
Accepted flit rate average= 0.0258897
	minimum = 0.0226788 (at node 14)
	maximum = 0.0293904 (at node 15)
Injected packet length average = 2.99896
Accepted packet length average = 2.99896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.23884 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.18067 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.27197 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00863288 (1 samples)
	minimum = 0.00754345 (1 samples)
	maximum = 0.0100391 (1 samples)
Accepted packet rate average = 0.00863288 (1 samples)
	minimum = 0.00754345 (1 samples)
	maximum = 0.0100391 (1 samples)
Injected flit rate average = 0.0258897 (1 samples)
	minimum = 0.0225657 (1 samples)
	maximum = 0.0306019 (1 samples)
Accepted flit rate average = 0.0258897 (1 samples)
	minimum = 0.0226788 (1 samples)
	maximum = 0.0293904 (1 samples)
Injected packet size average = 2.99896 (1 samples)
Accepted packet size average = 2.99896 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 5 sec (65 sec)
gpgpu_simulation_rate = 127412 (inst/sec)
gpgpu_simulation_rate = 1904 (cycle/sec)
kernel '_Z7preparelPfS_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,123816)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,123816)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,123816)
GPGPU-Sim uArch: cycles simulated: 124316  inst.: 8294296 (ipc=25.0) sim_rate=127604 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:40:49 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(11,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 125816  inst.: 8371800 (ipc=45.0) sim_rate=126845 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:40:50 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3592,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3593,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3650,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3651,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3691,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3692,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3716,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3717,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3719,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3720,123816)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(16,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3760,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3761,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3766,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3767,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3770,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3771,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3798,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3799,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3835,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3836,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3838,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3839,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3858,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3859,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3868,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3869,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3882,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3883,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3890,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3891,123816)
GPGPU-Sim uArch: cycles simulated: 128316  inst.: 8500472 (ipc=48.6) sim_rate=126872 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:40:51 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(27,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6675,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6676,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6726,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6727,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6769,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6770,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6770,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6771,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6772,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6773,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6801,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6802,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6850,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6851,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6863,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6864,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6872,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6873,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6894,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6895,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6942,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6943,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6974,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6975,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6979,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6980,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6983,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6984,123816)
GPGPU-Sim uArch: cycles simulated: 130816  inst.: 8635192 (ipc=50.5) sim_rate=126988 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:40:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7035,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7036,123816)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(37,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(37,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 133316  inst.: 8760504 (ipc=50.4) sim_rate=126963 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:40:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9764,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9765,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9797,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9798,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9834,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9835,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9843,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9844,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9885,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9886,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9909,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9910,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9943,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9944,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9957,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9958,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9958,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9959,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9991,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9992,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10019,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10020,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10028,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10029,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10047,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10048,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10057,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10058,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10070,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10071,123816)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(46,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 135816  inst.: 8893848 (ipc=51.0) sim_rate=127054 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:40:54 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12798,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12799,123816)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(73,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12881,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12882,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12908,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12909,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13016,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13017,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13029,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13030,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13047,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13048,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13066,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13067,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13079,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13080,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13094,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13095,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13117,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13118,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13128,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13129,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13138,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13139,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13155,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13156,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13160,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13161,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13195,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13196,123816)
GPGPU-Sim uArch: cycles simulated: 137816  inst.: 8998328 (ipc=51.2) sim_rate=126737 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:40:55 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(72,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15792,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15793,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15888,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15889,123816)
GPGPU-Sim uArch: cycles simulated: 139816  inst.: 9102584 (ipc=51.3) sim_rate=126424 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:40:56 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16008,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16009,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16033,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16034,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16075,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(16076,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16119,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16120,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16181,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16182,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16229,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16230,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16234,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16235,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16250,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16251,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16271,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16272,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16277,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16278,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16283,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16284,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16285,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16286,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16302,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16303,123816)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(81,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 141316  inst.: 9180152 (ipc=51.3) sim_rate=125755 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:40:57 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(83,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18928,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(18929,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19016,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19017,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19145,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19146,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19152,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19153,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19153,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19154,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19284,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19285,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19307,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19308,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19322,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19323,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19331,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19332,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19337,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19338,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19359,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19360,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19384,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19385,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19387,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19388,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19392,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19393,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19413,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19414,123816)
GPGPU-Sim uArch: cycles simulated: 143316  inst.: 9285240 (ipc=51.5) sim_rate=125476 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:40:58 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(100,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 144816  inst.: 9364888 (ipc=51.6) sim_rate=124865 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:40:59 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22038,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22039,123816)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(107,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22047,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22048,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22189,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22190,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22258,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22259,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22284,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22285,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22309,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22310,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22346,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22347,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22372,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22373,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22394,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22395,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22419,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22420,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22420,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22421,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22451,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22452,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22460,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22461,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22514,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22515,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22523,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22524,123816)
GPGPU-Sim uArch: cycles simulated: 147316  inst.: 9492856 (ipc=51.5) sim_rate=124906 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:41:00 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(109,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25125,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25126,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25159,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25160,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25175,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25176,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25259,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(25260,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25310,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25311,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25337,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25338,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25370,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25371,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25373,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25374,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25384,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25385,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25397,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(25398,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25403,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(25404,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25434,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25435,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25453,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25454,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25471,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(25472,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25499,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25500,123816)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(126,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 149816  inst.: 9631064 (ipc=51.9) sim_rate=125078 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:41:01 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(123,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28047,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28048,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28057,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28058,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28105,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28106,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28208,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28209,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28231,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28232,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28301,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28302,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28309,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28310,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28337,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28338,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28357,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28358,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28358,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28359,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28383,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28384,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28419,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28420,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28447,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28448,123816)
GPGPU-Sim uArch: cycles simulated: 152316  inst.: 9765240 (ipc=52.0) sim_rate=125195 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:41:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28524,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28525,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28542,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28543,123816)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(138,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(145,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30995,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30996,123816)
GPGPU-Sim uArch: cycles simulated: 154816  inst.: 9900152 (ipc=52.2) sim_rate=125318 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:41:03 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31019,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31020,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31030,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(31031,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31106,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31107,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31128,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31129,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31172,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31173,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31194,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31195,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31259,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31260,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31314,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31315,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31336,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31337,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31342,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31343,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31343,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31344,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31392,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(31393,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31411,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31412,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31432,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31433,123816)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(163,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 156816  inst.: 10012728 (ipc=52.5) sim_rate=125159 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:41:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33919,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33920,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33955,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(33956,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34028,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34029,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (34032,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(34033,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34052,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34053,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34059,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34060,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34119,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(34120,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34212,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34213,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34230,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34231,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34234,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34235,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34271,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(34272,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34275,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34276,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34284,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34285,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (34350,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(34351,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34356,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34357,123816)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(171,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 158816  inst.: 10119832 (ipc=52.5) sim_rate=124936 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:41:05 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(177,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36859,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36860,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (36885,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(36886,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36929,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36930,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (36962,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(36963,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36963,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36964,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (36994,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(36995,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37056,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(37057,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37139,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37140,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37165,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37166,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37184,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37185,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37190,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37191,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37214,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37215,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37251,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37252,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37348,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37349,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37364,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37365,123816)
GPGPU-Sim uArch: cycles simulated: 161316  inst.: 10259896 (ipc=52.7) sim_rate=125120 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:41:06 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(192,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(187,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39811,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39812,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39829,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(39830,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39887,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(39888,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39897,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(39898,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39915,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39916,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39920,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39921,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39990,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(39991,123816)
GPGPU-Sim uArch: cycles simulated: 163816  inst.: 10397176 (ipc=52.9) sim_rate=125267 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:41:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40066,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(40067,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40097,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(40098,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40184,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(40185,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40187,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(40188,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40249,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(40250,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40285,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(40286,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40298,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(40299,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40320,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40321,123816)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(199,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 166316  inst.: 10526040 (ipc=52.8) sim_rate=125310 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:41:08 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42719,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(42720,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42775,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(42776,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42824,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(42825,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42859,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42860,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (42872,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(42873,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42922,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(42923,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42960,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42961,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42978,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(42979,123816)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(223,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (43105,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(43106,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (43147,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(43148,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43169,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(43170,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43173,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(43174,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43223,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(43224,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43254,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(43255,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43296,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43297,123816)
GPGPU-Sim uArch: cycles simulated: 168316  inst.: 10642328 (ipc=53.0) sim_rate=125203 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:41:09 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(213,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45669,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(45670,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (45721,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(45722,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45802,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(45803,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (45806,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(45807,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (45822,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(45823,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (45838,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(45839,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (45883,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(45884,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (45906,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(45907,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46064,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(46065,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46075,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(46076,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46110,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(46111,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46163,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(46164,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (46165,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(46166,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46196,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46197,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46314,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(46315,123816)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(233,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 170816  inst.: 10774232 (ipc=53.0) sim_rate=125281 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:41:10 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(235,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (48643,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(48644,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (48686,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(48687,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (48732,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(48733,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (48768,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(48769,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (48785,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(48786,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (48788,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(48789,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48829,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(48830,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (48843,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(48844,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (48956,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(48957,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (49015,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(49016,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (49081,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(49082,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (49116,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(49117,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49144,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(49145,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49174,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(49175,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (49249,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(49250,123816)
GPGPU-Sim uArch: cycles simulated: 173316  inst.: 10908536 (ipc=53.1) sim_rate=125385 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:41:11 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(254,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (51594,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(51595,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (51674,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(51675,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (51686,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(51687,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (51704,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(51705,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (51744,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(51745,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (51771,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(51772,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (51772,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(51773,123816)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(257,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (51837,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(51838,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (51850,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(51851,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (51916,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(51917,123816)
GPGPU-Sim uArch: cycles simulated: 175816  inst.: 11048792 (ipc=53.2) sim_rate=125554 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:41:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (52078,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(52079,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (52125,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(52126,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (52160,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(52161,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (52184,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(52185,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (52192,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(52193,123816)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(260,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 178316  inst.: 11187384 (ipc=53.3) sim_rate=125700 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:41:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (54531,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(54532,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (54608,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(54609,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (54616,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(54617,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (54653,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(54654,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (54656,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(54657,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54678,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54679,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (54750,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(54751,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (54759,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(54760,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (54784,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(54785,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (54836,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(54837,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (55007,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(55008,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (55086,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(55087,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (55124,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(55125,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (55150,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(55151,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (55152,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(55153,123816)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(274,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 180816  inst.: 11317496 (ipc=53.3) sim_rate=125749 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:41:14 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(273,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (57459,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(57460,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (57528,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(57529,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (57625,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(57626,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (57686,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(57687,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (57721,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(57722,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57736,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(57737,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57750,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(57751,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (57757,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(57758,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (57791,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(57792,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (57800,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(57801,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57931,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(57932,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (58006,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(58007,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (58033,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(58034,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58062,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(58063,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58071,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(58072,123816)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(288,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 182816  inst.: 11432536 (ipc=53.4) sim_rate=125632 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:41:15 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (60369,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(60370,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (60424,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(60425,123816)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(302,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60581,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60582,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (60648,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(60649,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (60665,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(60666,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (60672,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(60673,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (60709,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(60710,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (60716,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(60717,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (60732,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(60733,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (60773,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(60774,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (60825,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(60826,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (61050,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(61051,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (61086,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(61087,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (61117,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(61118,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (61127,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(61128,123816)
GPGPU-Sim uArch: cycles simulated: 185316  inst.: 11561784 (ipc=53.3) sim_rate=125671 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:41:16 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(300,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (63266,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(63267,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63353,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(63354,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63509,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(63510,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (63606,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(63607,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (63638,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(63639,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (63644,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(63645,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (63652,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(63653,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (63672,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(63673,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (63699,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(63700,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63721,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(63722,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (63736,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(63737,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (63981,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(63982,123816)
GPGPU-Sim uArch: cycles simulated: 187816  inst.: 11699448 (ipc=53.4) sim_rate=125800 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:41:17 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64056,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(64057,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (64071,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(64072,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64093,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(64094,123816)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(326,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(328,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (66235,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(66236,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (66275,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(66276,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (66413,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(66414,123816)
GPGPU-Sim uArch: cycles simulated: 190316  inst.: 11840120 (ipc=53.5) sim_rate=125958 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:41:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (66581,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(66582,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (66631,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(66632,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (66671,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(66672,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (66676,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(66677,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (66699,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(66700,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (66700,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(66701,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (66729,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(66730,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (66743,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(66744,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (66930,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(66931,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (67003,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(67004,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (67012,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(67013,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (67053,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(67054,123816)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(336,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 192816  inst.: 11974744 (ipc=53.5) sim_rate=126049 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:41:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (69195,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(69196,123816)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (69227,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(69228,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (69310,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(69311,123816)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(340,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (69559,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(69560,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (69586,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(69587,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (69615,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(69616,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (69618,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(69619,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (69622,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(69623,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69674,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(69675,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (69684,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(69685,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (69738,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(69739,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (69872,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(69873,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69985,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(69986,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (70030,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(70031,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (70087,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(70088,123816)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(359,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 195316  inst.: 12105272 (ipc=53.5) sim_rate=126096 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:41:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (72183,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(72184,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (72253,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(72254,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (72257,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(72258,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (72515,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(72516,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (72538,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(72539,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (72542,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(72543,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (72602,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(72603,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (72622,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(72623,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (72625,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(72626,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (72686,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(72687,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (72708,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(72709,123816)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(364,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (72825,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(72826,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (72938,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(72939,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (72971,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(72972,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73025,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(73026,123816)
GPGPU-Sim uArch: cycles simulated: 197316  inst.: 12220408 (ipc=53.6) sim_rate=125983 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:41:21 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(368,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (75106,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(75107,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (75169,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(75170,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (75177,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(75178,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (75419,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(75420,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (75465,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(75466,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (75493,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(75494,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (75528,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(75529,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (75582,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(75583,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (75609,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(75610,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (75625,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(75626,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (75641,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(75642,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (75759,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(75760,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (75868,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(75869,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (75927,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(75928,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (75952,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(75953,123816)
GPGPU-Sim uArch: cycles simulated: 199816  inst.: 12354680 (ipc=53.6) sim_rate=126068 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:41:22 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(378,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (78066,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(78067,123816)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (78110,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(78111,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (78125,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(78126,123816)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(378,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (78359,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(78360,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (78419,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(78420,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (78457,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(78458,123816)
GPGPU-Sim uArch: cycles simulated: 202316  inst.: 12489112 (ipc=53.6) sim_rate=126152 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:41:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (78513,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(78514,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (78522,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(78523,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (78536,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(78537,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (78580,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(78581,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (78601,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(78602,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (78653,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(78654,123816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (78833,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(78834,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (78850,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(78851,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (78910,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(78911,123816)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(398,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (80994,123816), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(80995,123816)
GPGPU-Sim uArch: cycles simulated: 204816  inst.: 12628664 (ipc=53.7) sim_rate=126286 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:41:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (81100,123816), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(81101,123816)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (81144,123816), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(81145,123816)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (81328,123816), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(81329,123816)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (81413,123816), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(81414,123816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (81473,123816), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(81474,123816)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (81478,123816), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(81479,123816)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (81511,123816), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(81512,123816)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (81518,123816), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(81519,123816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (81531,123816), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(81532,123816)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (81553,123816), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(81554,123816)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (81576,123816), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(81577,123816)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(414,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (81782,123816), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(81783,123816)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (81852,123816), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(81853,123816)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (81859,123816), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(81860,123816)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(411,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 207316  inst.: 12766712 (ipc=53.7) sim_rate=126403 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:41:25 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (83903,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (84003,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (84106,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (84231,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (84418,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (84450,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (84457,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (84467,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (84503,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (84511,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (84536,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (84567,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (84790,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (84806,123816), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (84903,123816), 2 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(425,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 210316  inst.: 12930680 (ipc=53.7) sim_rate=126771 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:41:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (86800,123816), 1 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(438,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (86956,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (87055,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (87125,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (87368,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (87401,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (87440,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (87456,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (87459,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (87491,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (87516,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (87533,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (87727,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (87778,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (87812,123816), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (88261,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(441,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (89713,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (89959,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: cycles simulated: 213816  inst.: 13107084 (ipc=53.6) sim_rate=127253 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:41:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (90005,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (90050,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (90393,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (90400,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (90421,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (90437,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (90444,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (90465,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (90481,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (90488,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (90666,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (90672,123816), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z7preparelPfS_S_' finished on shader 13.

GPGPU-Sim PTX: cudaLaunch for 0x0x401690 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceliiPfS_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7preparelPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 90673
gpu_sim_insn = 4833076
gpu_ipc =      53.3023
gpu_tot_sim_cycle = 214489
gpu_tot_sim_insn = 13114892
gpu_tot_ipc =      61.1448
gpu_tot_issued_cta = 900
gpu_stall_dramfull = 482
gpu_stall_icnt2sh    = 286
gpu_total_sim_rate=127329

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 215730
	L1I_total_cache_misses = 570
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2820, Miss = 1875, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2850, Miss = 1905, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 43110
	L1D_total_cache_misses = 28740
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 43140
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43110
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 215160
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 570
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 
gpgpu_n_tot_thrd_icount = 13574880
gpgpu_n_tot_w_icount = 424215
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14370
gpgpu_n_mem_write_global = 21555
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 689748
gpgpu_n_store_insn = 689748
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1380464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:600	W0_Idle:261158	W0_Scoreboard:5721241	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:39	W29:0	W30:0	W31:0	W32:424176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114960 {8:14370,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2931480 {136:21555,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1954320 {136:14370,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172440 {8:21555,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 350 
maxdqlatency = 0 
maxmflatency = 516 
averagemflatency = 247 
max_icnt2mem_latency = 46 
max_icnt2sh_latency = 214488 
mrq_lat_table:21278 	4459 	2311 	3473 	8033 	6548 	2885 	1191 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11124 	24814 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	32682 	3277 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13643 	742 	0 	0 	0 	0 	0 	30 	120 	240 	480 	988 	1924 	4413 	13360 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	245 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     52670     52685     48978     51020     52704     52700     53239     52709     52855     50923     53083     53120     52604     52653     52748     50719 
dram[1]:     52668     52694     48988     51030     52704     52701     52754     52719     52852     50931     53080     53134     52614     52663     52757     50728 
dram[2]:     52669     52674     48998     52584     52704     52698     52765     53200     52850     52575     53078     53137     52622     52634     52766     48894 
dram[3]:     52678     52682     49007     52592     52704     52696     52773     52698     52848     52585     53077     53137     52632     52643     52775     48902 
dram[4]:     52667     52691     51002     52603     52701     52695     53213     52707     50924     52591     53109     53137     52635     52651     50700     48910 
dram[5]:     52677     52700     51010     52611     52702     52697     52700     52717     50922     52598     53113     53137     52644     52662     50710     48920 
average row accesses per activate:
dram[0]: 16.612904 16.000000 14.628572 10.039216 12.044444 12.000000 10.074074  9.379311  8.000000  6.800000  8.174603  8.533334 13.128205 14.628572 39.384617 39.384617 
dram[1]: 15.515152 16.000000 11.906977 10.448979 12.044444 11.955556  8.774194  9.379311  7.555555  6.800000  8.393442  8.258064 12.487804 14.628572 30.117647 39.384617 
dram[2]: 16.000000 17.066668 10.448979 10.448979 13.219512 13.268292  9.066667 10.074074  7.157895  8.500000  8.533334  7.641791 14.628572 16.516129 34.133335 34.133335 
dram[3]: 15.058824 18.285715 10.893617 11.906977 13.219512 12.088889  9.066667  9.066667  7.351351  8.000000  8.258064  7.701492 14.628572 16.000000 34.133335 39.384617 
dram[4]: 14.222222 18.285715 10.039216 12.487804 14.648648 11.574468 10.880000  8.774194  8.242424  8.000000  6.826667  8.600000 15.515152 15.515152 34.133335 39.384617 
dram[5]: 15.058824 18.285715 10.039216 12.487804 13.219512 11.574468 10.074074  9.066667  7.157895  8.242424  6.826667  8.322580 16.000000 15.515152 39.384617 39.384617 
average row locality = 50300/4354 = 11.552595
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       291       288       288       288       308       307       320       320       320       320       296       294       288       288       288       288 
dram[1]:       289       288       288       288       308       306       320       320       320       320       294       294       288       288       288       288 
dram[2]:       288       288       288       288       308       310       320       320       320       320       294       294       288       288       288       288 
dram[3]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[4]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[5]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
total reads: 28745
bank skew: 320/288 = 1.11
chip skew: 4792/4787 = 1.00
number of total write accesses:
dram[0]:       224       224       224       224       234       233       224       224       224       224       219       218       224       224       224       224 
dram[1]:       223       224       224       224       234       232       224       224       224       224       218       218       224       224       224       224 
dram[2]:       224       224       224       224       234       234       224       224       224       224       218       218       224       224       224       224 
dram[3]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[4]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[5]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
total reads: 21555
bank skew: 234/218 = 1.07
chip skew: 3594/3589 = 1.00
average mf latency per bank:
dram[0]:        177       172       173       172       174       174       186       183       184       184       178       178       174       172       172       172
dram[1]:        173       171       172       171       175       174       186       185       184       185       179       179       172       173       171       173
dram[2]:        174       171       172       172       176       175       184       185       185       185       178       178       173       173       171       172
dram[3]:        174       170       173       171       177       176       184       185       185       186       178       179       173       173       171       173
dram[4]:        172       171       173       172       177       175       184       185       186       184       178       179       172       173       172       172
dram[5]:        171       170       171       173       176       175       184       185       185       184       178       178       172       173       171       172
maximum mf latency per bank:
dram[0]:        385       432       439       404       386       440       424       362       410       375       431       396       456       514       413       508
dram[1]:        436       432       426       397       410       452       386       382       389       380       473       450       466       516       479       446
dram[2]:        451       426       379       404       427       423       386       386       389       372       434       403       475       502       444       487
dram[3]:        485       366       420       409       449       389       393       375       415       396       438       461       479       485       485       427
dram[4]:        430       429       417       427       467       391       377       378       390       386       428       444       446       498       490       413
dram[5]:        431       388       414       446       459       377       353       386       430       402       462       450       456       510       479       414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283124 n_nop=264928 n_act=722 n_pre=706 n_req=8384 n_rd=9584 n_write=7184 bw_util=0.1184
n_activity=97517 dram_eff=0.3439
bk0: 582a 275804i bk1: 576a 275964i bk2: 576a 275692i bk3: 576a 275352i bk4: 616a 275146i bk5: 614a 275181i bk6: 640a 275124i bk7: 640a 275117i bk8: 640a 275318i bk9: 640a 274684i bk10: 592a 275232i bk11: 588a 275177i bk12: 576a 275168i bk13: 576a 275587i bk14: 576a 275477i bk15: 576a 275533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.77951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283124 n_nop=264892 n_act=748 n_pre=732 n_req=8376 n_rd=9574 n_write=7178 bw_util=0.1183
n_activity=97628 dram_eff=0.3432
bk0: 578a 275548i bk1: 576a 275982i bk2: 576a 275528i bk3: 576a 275556i bk4: 616a 274816i bk5: 612a 275317i bk6: 640a 274810i bk7: 640a 275115i bk8: 640a 275241i bk9: 640a 274640i bk10: 588a 275448i bk11: 588a 275133i bk12: 576a 275362i bk13: 576a 275484i bk14: 576a 275696i bk15: 576a 275372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.769232
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283124 n_nop=264938 n_act=719 n_pre=703 n_req=8382 n_rd=9580 n_write=7184 bw_util=0.1184
n_activity=96523 dram_eff=0.3474
bk0: 576a 275988i bk1: 576a 275875i bk2: 576a 275313i bk3: 576a 275442i bk4: 616a 274992i bk5: 620a 275328i bk6: 640a 275237i bk7: 640a 274993i bk8: 640a 274784i bk9: 640a 275201i bk10: 588a 275374i bk11: 588a 275014i bk12: 576a 275222i bk13: 576a 275343i bk14: 576a 275508i bk15: 576a 275469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.776575
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x802a3180, atomic=0 1 entries : 0x7fae0e2c0e20 :  mf: uid=327674, sid11:w47, part=3, addr=0x802a3180, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (214488), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283124 n_nop=264920 n_act=724 n_pre=708 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.1185
n_activity=96993 dram_eff=0.3458
bk0: 576a 275854i bk1: 576a 276162i bk2: 576a 275245i bk3: 576a 275572i bk4: 616a 274933i bk5: 620a 275150i bk6: 640a 275416i bk7: 640a 275023i bk8: 640a 274664i bk9: 640a 275021i bk10: 588a 275315i bk11: 592a 274691i bk12: 576a 275108i bk13: 576a 275594i bk14: 576a 275667i bk15: 576a 275247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.809349
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283124 n_nop=264938 n_act=715 n_pre=699 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.1185
n_activity=96956 dram_eff=0.346
bk0: 576a 275833i bk1: 576a 276244i bk2: 576a 275208i bk3: 576a 275430i bk4: 616a 275049i bk5: 620a 275025i bk6: 640a 275515i bk7: 640a 274943i bk8: 640a 274703i bk9: 640a 275331i bk10: 588a 275012i bk11: 592a 274806i bk12: 576a 275355i bk13: 576a 275435i bk14: 576a 275434i bk15: 576a 275601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.787129
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x802a3980, atomic=0 1 entries : 0x7fae0e2d44d0 :  mf: uid=327675, sid13:w47, part=5, addr=0x802a3980, load , size=128, unknown  status = IN_PARTITION_DRAM (214486), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283124 n_nop=264916 n_act=726 n_pre=710 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.1185
n_activity=97648 dram_eff=0.3435
bk0: 576a 275855i bk1: 576a 276169i bk2: 576a 275514i bk3: 576a 275469i bk4: 616a 275355i bk5: 620a 275052i bk6: 640a 275399i bk7: 640a 275214i bk8: 640a 274802i bk9: 640a 275317i bk10: 588a 275052i bk11: 592a 275048i bk12: 576a 275747i bk13: 576a 275539i bk14: 576a 275694i bk15: 576a 275581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.769412

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3040, Miss = 2399, Miss_rate = 0.789, Pending_hits = 9, Reservation_fails = 332
L2_cache_bank[1]: Access = 2991, Miss = 2393, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3021, Miss = 2395, Miss_rate = 0.793, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[3]: Access = 2990, Miss = 2392, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2996, Miss = 2396, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 36000
L2_total_cache_misses = 28745
L2_total_cache_miss_rate = 0.7985
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 557
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 456
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=93750
icnt_total_pkts_simt_to_mem=122220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.76474
	minimum = 6
	maximum = 43
Network latency average = 8.56857
	minimum = 6
	maximum = 41
Slowest packet = 47217
Flit latency average = 6.6531
	minimum = 6
	maximum = 37
Slowest flit = 141651
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0176213
	minimum = 0.015396 (at node 9)
	maximum = 0.0199618 (at node 17)
Accepted packet rate average = 0.0176213
	minimum = 0.015396 (at node 9)
	maximum = 0.0199618 (at node 17)
Injected flit rate average = 0.052864
	minimum = 0.0461659 (at node 18)
	maximum = 0.0582423 (at node 0)
Accepted flit rate average= 0.052864
	minimum = 0.0359534 (at node 9)
	maximum = 0.072767 (at node 17)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.50179 (2 samples)
	minimum = 6 (2 samples)
	maximum = 38.5 (2 samples)
Network latency average = 8.37462 (2 samples)
	minimum = 6 (2 samples)
	maximum = 37.5 (2 samples)
Flit latency average = 6.46253 (2 samples)
	minimum = 6 (2 samples)
	maximum = 35.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0131271 (2 samples)
	minimum = 0.0114697 (2 samples)
	maximum = 0.0150005 (2 samples)
Accepted packet rate average = 0.0131271 (2 samples)
	minimum = 0.0114697 (2 samples)
	maximum = 0.0150005 (2 samples)
Injected flit rate average = 0.0393768 (2 samples)
	minimum = 0.0343658 (2 samples)
	maximum = 0.0444221 (2 samples)
Accepted flit rate average = 0.0393768 (2 samples)
	minimum = 0.0293161 (2 samples)
	maximum = 0.0510787 (2 samples)
Injected packet size average = 2.99966 (2 samples)
Accepted packet size average = 2.99966 (2 samples)
Hops average = 1 (2 samples)
