// Seed: 3046324632
module module_0;
  assign id_1[1] = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_5;
  initial begin
    id_1 <= id_5;
    $display(id_4, id_5);
  end
  tri0 id_6;
  module_0();
  assign id_1 = 1;
  assign id_1 = 1'h0;
  wire id_7;
  wire id_8;
  assign id_6 = 1;
endmodule
