--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Jan 18 14:12:10 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     spi_lcd
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets sys_clk_50MHz]
            3004 items scored, 3004 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.691ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr__i2  (from sys_clk_50MHz +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i1  (to sys_clk_50MHz +)

   Delay:                  12.545ns  (35.2% logic, 64.8% route), 11 logic levels.

 Constraint Details:

     12.545ns data_path \lcd_show_char_inst/rom_addr__i2 to \lcd_show_char_inst/temp_i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.691ns

 Path Details: \lcd_show_char_inst/rom_addr__i2 to \lcd_show_char_inst/temp_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr__i2 (from sys_clk_50MHz)
Route       302   e 0.676                                  \lcd_show_char_inst/rom_addr[1]
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i3183_2_lut_rep_233
Route        16   e 1.516                                  \lcd_show_char_inst/n11074
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_4_i1211_3_lut_4_lut
Route         5   e 1.174                                  \lcd_show_char_inst/char_ram_inst/n1211
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i476_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n476
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/n476_bdd_3_lut_11036
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11355
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/n11357_bdd_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n11358
MUXL5       ---     0.212           ALUT to Z              \lcd_show_char_inst/char_ram_inst/i10724
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11361
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i9855_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n9883
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i9464
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n9887
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i9466_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[1]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i2_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_345[1]
                  --------
                   12.545  (35.2% logic, 64.8% route), 11 logic levels.


Error:  The following path violates requirements by 7.681ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr__i2  (from sys_clk_50MHz +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i1  (to sys_clk_50MHz +)

   Delay:                  12.535ns  (35.2% logic, 64.8% route), 11 logic levels.

 Constraint Details:

     12.535ns data_path \lcd_show_char_inst/rom_addr__i2 to \lcd_show_char_inst/temp_i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.681ns

 Path Details: \lcd_show_char_inst/rom_addr__i2 to \lcd_show_char_inst/temp_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr__i2 (from sys_clk_50MHz)
Route       302   e 0.676                                  \lcd_show_char_inst/rom_addr[1]
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_5_i1874_3_lut_rep_252
Route        13   e 1.506                                  \lcd_show_char_inst/char_ram_inst/n11093
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_4_i1211_3_lut_4_lut
Route         5   e 1.174                                  \lcd_show_char_inst/char_ram_inst/n1211
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i476_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n476
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/n476_bdd_3_lut_11036
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11355
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/n11357_bdd_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n11358
MUXL5       ---     0.212           ALUT to Z              \lcd_show_char_inst/char_ram_inst/i10724
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11361
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i9855_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n9883
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i9464
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n9887
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i9466_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[1]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i2_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_345[1]
                  --------
                   12.535  (35.2% logic, 64.8% route), 11 logic levels.


Error:  The following path violates requirements by 7.573ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr__i2  (from sys_clk_50MHz +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:                  12.427ns  (35.5% logic, 64.5% route), 11 logic levels.

 Constraint Details:

     12.427ns data_path \lcd_show_char_inst/rom_addr__i2 to \lcd_show_char_inst/temp_i3 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.573ns

 Path Details: \lcd_show_char_inst/rom_addr__i2 to \lcd_show_char_inst/temp_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr__i2 (from sys_clk_50MHz)
Route       302   e 0.676                                  \lcd_show_char_inst/rom_addr[1]
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i6200_2_lut_rep_226
Route        18   e 1.521                                  \lcd_show_char_inst/char_ram_inst/n11067
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_4_i1274_3_lut_4_lut
Route         3   e 1.051                                  \lcd_show_char_inst/char_ram_inst/n1274
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/char_ram_inst/i9058_4_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n9481
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i9752_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n9483
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i9397
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n9820
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i9408_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n9831
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/n9837_bdd_3_lut_11018
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n11226
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/n11226_bdd_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n11227
MUXL5       ---     0.212           ALUT to Z              \lcd_show_char_inst/char_ram_inst/i10634
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[3]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i4_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_345[3]
                  --------
                   12.427  (35.5% logic, 64.5% route), 11 logic levels.

Warning: 12.691 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk_50MHz]           |     5.000 ns|    12.691 ns|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\lcd_show_char_inst/rom_addr[1]         |     302|     737|     24.53%
                                        |        |        |
\lcd_show_char_inst/rom_addr[2]         |     322|     695|     23.14%
                                        |        |        |
\lcd_show_char_inst/rom_q[3]            |       1|     581|     19.34%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[3]    |       1|     581|     19.34%
                                        |        |        |
\lcd_show_char_inst/rom_addr[0]         |     386|     563|     18.74%
                                        |        |        |
\lcd_show_char_inst/rom_q[1]            |       1|     544|     18.11%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[1]    |       1|     544|     18.11%
                                        |        |        |
\lcd_show_char_inst/rom_addr[3]         |     398|     528|     17.58%
                                        |        |        |
\lcd_show_char_inst/rom_q[2]            |       1|     478|     15.91%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[2]    |       1|     478|     15.91%
                                        |        |        |
\lcd_show_char_inst/rom_q[4]            |       1|     475|     15.81%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[4]    |       1|     475|     15.81%
                                        |        |        |
\lcd_show_char_inst/rom_q[0]            |       1|     391|     13.02%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_345[0]    |       1|     391|     13.02%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n9887 |       1|     326|     10.85%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 3004  Score: 11252213

Constraints cover  6014 paths, 1625 nets, and 5156 connections (96.3% coverage)


Peak memory: 173641728 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
