emItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">ADC_IER_OVRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a></td></tr>
<tr class="separator:ga150e154d48f6069e324aa642ec30f107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2ce3fcd140a0b59d9e25ac30b419ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOCIE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga1b2ce3fcd140a0b59d9e25ac30b419ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be51af2eb612af9358c1cf983edb6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7">ADC_IER_JEOCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_JEOCIE_Pos)</td></tr>
<tr class="separator:ga1be51af2eb612af9358c1cf983edb6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6662fc8e92986aa733c01837bac8c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50">ADC_IER_JEOCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7">ADC_IER_JEOCIE_Msk</a></td></tr>
<tr class="separator:gac6662fc8e92986aa733c01837bac8c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1dc143f5693cb6598d3ecb154dfa27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOSIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8e1dc143f5693cb6598d3ecb154dfa27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff17a1bf5bec1877330ec818977ff65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65">ADC_IER_JEOSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_JEOSIE_Pos)</td></tr>
<tr class="separator:ga4ff17a1bf5bec1877330ec818977ff65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca0001e6467e508394cf7f72aba2ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8">ADC_IER_JEOSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65">ADC_IER_JEOSIE_Msk</a></td></tr>
<tr class="separator:ga3ca0001e6467e508394cf7f72aba2ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f24b791120130865b6bd81bb051350c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD1IE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2f24b791120130865b6bd81bb051350c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7c0e35bcb154cc2da118c3504b50d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">ADC_IER_AWD1IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_AWD1IE_Pos)</td></tr>
<tr class="separator:ga9f7c0e35bcb154cc2da118c3504b50d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e70aa6f498afb91d459327c314c8f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">ADC_IER_AWD1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">ADC_IER_AWD1IE_Msk</a></td></tr>
<tr class="separator:ga2e70aa6f498afb91d459327c314c8f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fad178efb22e7bde70bed64dbc640f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD2IE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga45fad178efb22e7bde70bed64dbc640f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45dadf4a4296fb104abee0021d2714a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a">ADC_IER_AWD2IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_AWD2IE_Pos)</td></tr>
<tr class="separator:gac45dadf4a4296fb104abee0021d2714a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40598e8fe688a7da26a4f2f111a549f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3">ADC_IER_AWD2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a">ADC_IER_AWD2IE_Msk</a></td></tr>
<tr class="separator:ga40598e8fe688a7da26a4f2f111a549f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1007214aed4912e62c43ca0efc2d55d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD3IE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab1007214aed4912e62c43ca0efc2d55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b0519f34f03103db638cd3ca92fd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26">ADC_IER_AWD3IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_AWD3IE_Pos)</td></tr>
<tr class="separator:ga08b0519f34f03103db638cd3ca92fd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2737968030d4fe33a440231316f5407c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c">ADC_IER_AWD3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26">ADC_IER_AWD3IE_Msk</a></td></tr>
<tr class="separator:ga2737968030d4fe33a440231316f5407c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b8f0d6a31cabcc9717ed7d0a8f6e39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JQOVFIE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa6b8f0d6a31cabcc9717ed7d0a8f6e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8f724fa75bda8ddb8cdd8938e2196a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a">ADC_IER_JQOVFIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_JQOVFIE_Pos)</td></tr>
<tr class="separator:ga3e8f724fa75bda8ddb8cdd8938e2196a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac699152ae847b4c8aaf33cfd2c03b884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884">ADC_IER_JQOVFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a">ADC_IER_JQOVFIE_Msk</a></td></tr>
<tr class="separator:gac699152ae847b4c8aaf33cfd2c03b884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033ba09edd4f75e3ac96fc4c21cd1ea3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_ADRDY</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">ADC_IER_ADRDYIE</a>)</td></tr>
<tr class="separator:ga033ba09edd4f75e3ac96fc4c21cd1ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc95e7d4a0abe7dd166d4e8a7926980"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOSMP</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">ADC_IER_EOSMPIE</a>)</td></tr>
<tr class="separator:ga9dc95e7d4a0abe7dd166d4e8a7926980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767c96b00a96b71faa41fb6bb6438de8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOC</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">ADC_IER_EOCIE</a>)</td></tr>
<tr class="separator:ga767c96b00a96b71faa41fb6bb6438de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02919d76e481143cba97393d34a20da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOS</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>)</td></tr>
<tr class="separator:gaf02919d76e481143cba97393d34a20da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5833608a54fb66537c8cfbbcee44a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_OVR</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">ADC_IER_OVRIE</a>)</td></tr>
<tr class="separator:ga5d5833608a54fb66537c8cfbbcee44a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96ad3772c5d15526c625ad2ccd47983"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOC</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50">ADC_IER_JEOCIE</a>)</td></tr>
<tr class="separator:gaf96ad3772c5d15526c625ad2ccd47983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd65d64637ffec538205cccf257700b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOS</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8">ADC_IER_JEOSIE</a>)</td></tr>
<tr class="separator:gaecd65d64637ffec538205cccf257700b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ae4f086fac0dbe6e67900537edb013"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">ADC_IER_AWD1IE</a>)</td></tr>
<tr class="separator:ga45ae4f086fac0dbe6e67900537edb013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7308dc63967af2eb490c057cf92bb862"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3">ADC_IER_AWD2IE</a>)</td></tr>
<tr class="separator:ga7308dc63967af2eb490c057cf92bb862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860b4564dfaa399f58db514f9b9e45e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c">ADC_IER_AWD3IE</a>)</td></tr>
<tr class="separator:ga860b4564dfaa399f58db514f9b9e45e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1aaa21a8a07634ab28061fa27cc1bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JQOVF</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884">ADC_IER_JQOVFIE</a>)</td></tr>
<tr class="separator:ga9f1aaa21a8a07634ab28061fa27cc1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababb1708515c068f7551691c855032e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gababb1708515c068f7551691c855032e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_ADEN_Pos)</td></tr>
<tr class="separator:ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a></td></tr>
<tr class="separator:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd40135f101178cb34f7b44cfa70d20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADDIS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7fd40135f101178cb34f7b44cfa70d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502e95251db602e283746c432535f335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_ADDIS_Pos)</td></tr>
<tr class="separator:ga502e95251db602e283746c432535f335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99494f414a25f32a5f00ea39ea2150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a></td></tr>
<tr class="separator:gad99494f414a25f32a5f00ea39ea2150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ee3b14e6b8c22f2abf7b4990d12181"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADSTART_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91ee3b14e6b8c22f2abf7b4990d12181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953c154b7b2b18679ed80a7839c908f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">ADC_CR_ADSTART_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_ADSTART_Pos)</td></tr>
<tr class="separator:ga953c154b7b2b18679ed80a7839c908f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25021284fb6bfad3e8448edc6ef81218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">ADC_CR_ADSTART_Msk</a></td></tr>
<tr class="separator:ga25021284fb6bfad3e8448edc6ef81218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15506622c4eb5cf5914ca99af5059f6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_JADSTART_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga15506622c4eb5cf5914ca99af5059f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7abad7f3ee1d2ae306185d1c6b3be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7abad7f3ee1d2ae306185d1c6b3be9">ADC_CR_JADSTART_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_JADSTART_Pos)</td></tr>
<tr class="separator:ga4c7abad7f3ee1d2ae306185d1c6b3be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b3e6a6bfa0c60d25674e43da3387ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7abad7f3ee1d2ae306185d1c6b3be9">ADC_CR_JADSTART_Msk</a></td></tr>
<tr class="separator:ga27b3e6a6bfa0c60d25674e43da3387ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ffa93cc8555d8d083dc9c0f34b3b81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADSTP_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga85ffa93cc8555d8d083dc9c0f34b3b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a55e4a2d2535b15287b714d8c6b1ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">ADC_CR_ADSTP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_ADSTP_Pos)</td></tr>
<tr class="separator:ga1a55e4a2d2535b15287b714d8c6b1ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">ADC_CR_ADSTP_Msk</a></td></tr>
<tr class="separator:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ed6e1bc950d57d1ec10ed245eee1c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_JADSTP_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga57ed6e1bc950d57d1ec10ed245eee1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e7da4b53b66898243818cb77d0eb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44e7da4b53b66898243818cb77d0eb8a">ADC_CR_JADSTP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_JADSTP_Pos)</td></tr>
<tr class="separator:ga44e7da4b53b66898243818cb77d0eb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae9f86a9852402b380d49f9781d75b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44e7da4b53b66898243818cb77d0eb8a">ADC_CR_JADSTP_Msk</a></td></tr>
<tr class="separator:gacae9f86a9852402b380d49f9781d75b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca6812db3fec59db7d200ac442f083e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADVREGEN_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga6ca6812db3fec59db7d200ac442f083e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b2a7882224b14c4c7ec4d1ce25941f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">ADC_CR_ADVREGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_ADVREGEN_Pos)</td></tr>
<tr class="separator:ga77b2a7882224b14c4c7ec4d1ce25941f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be7ae16a57665a53f3efce3f8aeb493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">ADC_CR_ADVREGEN_Msk</a></td></tr>
<tr class="separator:ga5be7ae16a57665a53f3efce3f8aeb493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca70d6258b796e86a1ee847fd988f8ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_DEEPPWD_Pos</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaca70d6258b796e86a1ee847fd988f8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c476eee5e28872a97747be4afc84b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c476eee5e28872a97747be4afc84b3a">ADC_CR_DEEPPWD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_DEEPPWD_Pos)</td></tr>
<tr class="separator:ga9c476eee5e28872a97747be4afc84b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a713cf085ebc530caf2492c24edf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c476eee5e28872a97747be4afc84b3a">ADC_CR_DEEPPWD_Msk</a></td></tr>
<tr class="separator:ga68a713cf085ebc530caf2492c24edf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999d1e5e7a4e605fcf9015e8fbe68953"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADCALDIF_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga999d1e5e7a4e605fcf9015e8fbe68953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc6fb007c268fc6b4f746d2f4a6e3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6fb007c268fc6b4f746d2f4a6e3bb">ADC_CR_ADCALDIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_ADCALDIF_Pos)</td></tr>
<tr class="separator:ga5cc6fb007c268fc6b4f746d2f4a6e3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602da64684da4f219320006e99afa3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6fb007c268fc6b4f746d2f4a6e3bb">ADC_CR_ADCALDIF_Msk</a></td></tr>
<tr class="separator:ga602da64684da4f219320006e99afa3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4930e9200637ddd5530b0b56f7667874"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADCAL_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga4930e9200637ddd5530b0b56f7667874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9eb7e1a024259251ac752a6a7b4279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">ADC_CR_ADCAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_ADCAL_Pos)</td></tr>
<tr class="separator:ga3e9eb7e1a024259251ac752a6a7b4279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">ADC_CR_ADCAL_Msk</a></td></tr>
<tr class="separator:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7bf0adceef4a7afd14d6aeaf256a324"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_DMAEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab7bf0adceef4a7afd14d6aeaf256a324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd9db6d4d3f0ff211b283ec56db4be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd9db6d4d3f0ff211b283ec56db4be7">ADC_CFGR_DMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_DMAEN_Pos)</td></tr>
<tr class="separator:ga5dd9db6d4d3f0ff211b283ec56db4be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad505a73bda99d0d888aad0b0d78df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd9db6d4d3f0ff211b283ec56db4be7">ADC_CFGR_DMAEN_Msk</a></td></tr>
<tr class="separator:ga3ad505a73bda99d0d888aad0b0d78df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5eadd88837ed4365d901e9a8fc0144"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_DMACFG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabd5eadd88837ed4365d901e9a8fc0144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2f3716da655546de6bd3ed34a2b841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2f3716da655546de6bd3ed34a2b841">ADC_CFGR_DMACFG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_DMACFG_Pos)</td></tr>
<tr class="separator:ga8d2f3716da655546de6bd3ed34a2b841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54bcccd92a204be96e683968b57d6863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2f3716da655546de6bd3ed34a2b841">ADC_CFGR_DMACFG_Msk</a></td></tr>
<tr class="separator:ga54bcccd92a204be96e683968b57d6863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602b264dbccf40d3599f32658a7f2e1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_RES_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga602b264dbccf40d3599f32658a7f2e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884d26277fcbbab9a2306fa0f3a08b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga884d26277fcbbab9a2306fa0f3a08b06">ADC_CFGR_RES_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; ADC_CFGR_RES_Pos)</td></tr>
<tr class="separator:ga884d26277fcbbab9a2306fa0f3a08b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa43af8cc44bfe846f5405967e420ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884d26277fcbbab9a2306fa0f3a08b06">ADC_CFGR_RES_Msk</a></td></tr>
<tr class="separator:gaeaa43af8cc44bfe846f5405967e420ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a16ca67d91b7088e166a482c8ccdafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a16ca67d91b7088e166a482c8ccdafb">ADC_CFGR_RES_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_RES_Pos)</td></tr>
<tr class="separator:ga5a16ca67d91b7088e166a482c8ccdafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e12f88cd7f5df295e7043bd30f4f37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e12f88cd7f5df295e7043bd30f4f37b">ADC_CFGR_RES_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_CFGR_RES_Pos)</td></tr>
<tr class="separator:ga8e12f88cd7f5df295e7043bd30f4f37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33156022d6d125cd2e707b2fe2950c9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_ALIGN_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga33156022d6d125cd2e707b2fe2950c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba7f66602ab6cc16771118bbe95aa28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba7f66602ab6cc16771118bbe95aa28">ADC_CFGR_ALIGN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_ALIGN_Pos)</td></tr>
<tr class="separator:ga4ba7f66602ab6cc16771118bbe95aa28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2f858a86778698f9294da72af89642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba7f66602ab6cc16771118bbe95aa28">ADC_CFGR_ALIGN_Msk</a></td></tr>
<tr class="separator:gaed2f858a86778698f9294da72af89642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af46a2dbfd4f190d1a826e12548ee58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_EXTSEL_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga2af46a2dbfd4f190d1a826e12548ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb1956530e58fa67550a75b4a813e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb1956530e58fa67550a75b4a813e63">ADC_CFGR_EXTSEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; ADC_CFGR_EXTSEL_Pos)</td></tr>
<tr class="separator:ga3cb1956530e58fa67550a75b4a813e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde20461b88c714bd033532116a3aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb1956530e58fa67550a75b4a813e63">ADC_CFGR_EXTSEL_Msk</a></td></tr>
<tr class="separator:gabde20461b88c714bd033532116a3aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3cb3b6f3c35f7b4193163f4f9d34415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3cb3b6f3c35f7b4193163f4f9d34415">ADC_CFGR_EXTSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)</td></tr>
<tr class="separator:gae3cb3b6f3c35f7b4193163f4f9d34415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd9e517a88674014aab20101a7da115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fd9e517a88674014aab20101a7da115">ADC_CFGR_EXTSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)</td></tr>
<tr class="separator:ga2fd9e517a88674014aab20101a7da115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7525758d4efc4c48107589b0944bb5ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7525758d4efc4c48107589b0944bb5ed">ADC_CFGR_EXTSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)</td></tr>
<tr class="separator:ga7525758d4efc4c48107589b0944bb5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1131ab203faacfae481746d06c7b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf1131ab203faacfae481746d06c7b91">ADC_CFGR_EXTSEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; ADC_CFGR_EXTSEL_Pos)</td></tr>
<tr class="separator:gabf1131ab203faacfae481746d06c7b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59a123d659364c581a4bc7261d8f913"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_EXTEN_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gac59a123d659364c581a4bc7261d8f913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174205f3752c0629fc6b2faa76fc475c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga174205f3752c0629fc6b2faa76fc475c">ADC_CFGR_EXTEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; ADC_CFGR_EXTEN_Pos)</td></tr>
<tr class="separator:ga174205f3752c0629fc6b2faa76fc475c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf437add5f6ed735d2b68d90f567630df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga174205f3752c0629fc6b2faa76fc475c">ADC_CFGR_EXTEN_Msk</a></td></tr>
<tr class="separator:gaf437add5f6ed735d2b68d90f567630df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87582210aab60007d7e66b879c4c4cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa87582210aab60007d7e66b879c4c4cc">ADC_CFGR_EXTEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_EXTEN_Pos)</td></tr>
<tr class="separator:gaa87582210aab60007d7e66b879c4c4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134b2b43983c99c5bab9ff2cea31c13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga134b2b43983c99c5bab9ff2cea31c13d">ADC_CFGR_EXTEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_CFGR_EXTEN_Pos)</td></tr>
<tr class="separator:ga134b2b43983c99c5bab9ff2cea31c13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cfdbbd6b18e14ba85f66b8b0ae8424"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_OVRMOD_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga21cfdbbd6b18e14ba85f66b8b0ae8424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17df813b82fe29cd6e2810429e422dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17df813b82fe29cd6e2810429e422dc0">ADC_CFGR_OVRMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_OVRMOD_Pos)</td></tr>
<tr class="separator:ga17df813b82fe29cd6e2810429e422dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19413a93e5983d4c2a3caa18c569b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17df813b82fe29cd6e2810429e422dc0">ADC_CFGR_OVRMOD_Msk</a></td></tr>
<tr class="separator:gaf19413a93e5983d4c2a3caa18c569b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81544fe2a826de141da3b0f27fdfc94b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_CONT_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga81544fe2a826de141da3b0f27fdfc94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d0b1394f011c8a6f8f22d3250b4f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7d0b1394f011c8a6f8f22d3250b4f5b">ADC_CFGR_CONT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_CONT_Pos)</td></tr>
<tr class="separator:gac7d0b1394f011c8a6f8f22d3250b4f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821c516b84062c1548d1ec679449ae5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7d0b1394f011c8a6f8f22d3250b4f5b">ADC_CFGR_CONT_Msk</a></td></tr>
<tr class="separator:ga821c516b84062c1548d1ec679449ae5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d25ef9afd97e0944cbfa7a32a77380"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_AUTDLY_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga39d25ef9afd97e0944cbfa7a32a77380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a5805f1346391c1187b35bddc45657e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a5805f1346391c1187b35bddc45657e">ADC_CFGR_AUTDLY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_AUTDLY_Pos)</td></tr>
<tr class="separator:ga3a5805f1346391c1187b35bddc45657e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c745a8afc373cfb30d2eea5c3e2b539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a5805f1346391c1187b35bddc45657e">ADC_CFGR_AUTDLY_Msk</a></td></tr>
<tr class="separator:ga6c745a8afc373cfb30d2eea5c3e2b539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4846aec29e682f5b88fea2bf0e9d98d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_DISCEN_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4846aec29e682f5b88fea2bf0e9d98d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa8b98ff16a14c7c6a4b37e7f78b3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefa8b98ff16a14c7c6a4b37e7f78b3ff">ADC_CFGR_DISCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_DISCEN_Pos)</td></tr>
<tr class="separator:gaefa8b98ff16a14c7c6a4b37e7f78b3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213e7ac73ff5f6d57ef808b55a5d06d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefa8b98ff16a14c7c6a4b37e7f78b3ff">ADC_CFGR_DISCEN_Msk</a></td></tr>
<tr class="separator:ga213e7ac73ff5f6d57ef808b55a5d06d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07dd2f35a26d61a95c8106c4334dd58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_DISCNUM_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gab07dd2f35a26d61a95c8106c4334dd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193e3936ee547d9c72cc255a7b220f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga193e3936ee547d9c72cc255a7b220f91">ADC_CFGR_DISCNUM_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)</td></tr>
<tr class="separator:ga193e3936ee547d9c72cc255a7b220f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4896e6f24dae71bcf906f5621b4516d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga193e3936ee547d9c72cc255a7b220f91">ADC_CFGR_DISCNUM_Msk</a></td></tr>
<tr class="separator:ga4896e6f24dae71bcf906f5621b4516d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0e780ad9f10c1c8e71e1fe03bd1f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0e780ad9f10c1c8e71e1fe03bd1f36">ADC_CFGR_DISCNUM_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)</td></tr>
<tr class="separator:ga2c0e780ad9f10c1c8e71e1fe03bd1f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2207a91c578ab4dfa0f6b2fbae8f3940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2207a91c578ab4dfa0f6b2fbae8f3940">ADC_CFGR_DISCNUM_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)</td></tr>
<tr class="separator:ga2207a91c578ab4dfa0f6b2fbae8f3940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aad1441dd41ef4d4ce7ea365c5c5026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aad1441dd41ef4d4ce7ea365c5c5026">ADC_CFGR_DISCNUM_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_CFGR_DISCNUM_Pos)</td></tr>
<tr class="separator:ga7aad1441dd41ef4d4ce7ea365c5c5026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6870a46f875d3be1756d38fc21497725"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_JDISCEN_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga6870a46f875d3be1756d38fc21497725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89149bdd3e2393675c3c6b787a5e67e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89149bdd3e2393675c3c6b787a5e67e7">ADC_CFGR_JDISCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_JDISCEN_Pos)</td></tr>
<tr class="separator:ga89149bdd3e2393675c3c6b787a5e67e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f75ebf90f85ba43654ce84312221a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89149bdd3e2393675c3c6b787a5e67e7">ADC_CFGR_JDISCEN_Msk</a></td></tr>
<tr class="separator:gae9f75ebf90f85ba43654ce84312221a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c6ce8890d0b3193ae650d984fd76c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_JQM_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga69c6ce8890d0b3193ae650d984fd76c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f0492df5abdf28dba26078b87ff0f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f0492df5abdf28dba26078b87ff0f26">ADC_CFGR_JQM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_JQM_Pos)</td></tr>
<tr class="separator:ga7f0492df5abdf28dba26078b87ff0f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04353744e03fd108feb56f6a08bc2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f0492df5abdf28dba26078b87ff0f26">ADC_CFGR_JQM_Msk</a></td></tr>
<tr class="separator:gae04353744e03fd108feb56f6a08bc2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b849c2be80838cff176ea35355a7e06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_AWD1SGL_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga3b849c2be80838cff176ea35355a7e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9472196fea3daf0ef3f1af112fd883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb9472196fea3daf0ef3f1af112fd883">ADC_CFGR_AWD1SGL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_AWD1SGL_Pos)</td></tr>
<tr class="separator:gadb9472196fea3daf0ef3f1af112fd883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e80cddd31bb22e69abe0fa914515f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb9472196fea3daf0ef3f1af112fd883">ADC_CFGR_AWD1SGL_Msk</a></td></tr>
<tr class="separator:gad9e80cddd31bb22e69abe0fa914515f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebc472d999df43f5de5e09bbc1740de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_AWD1EN_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga1ebc472d999df43f5de5e09bbc1740de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad433c24faf296e6439ff44f1f86b6e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad433c24faf296e6439ff44f1f86b6e24">ADC_CFGR_AWD1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_AWD1EN_Pos)</td></tr>
<tr class="separator:gad433c24faf296e6439ff44f1f86b6e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa348e5a8262fa4004bca7049df8ec8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad433c24faf296e6439ff44f1f86b6e24">ADC_CFGR_AWD1EN_Msk</a></td></tr>
<tr class="separator:gaaa348e5a8262fa4004bca7049df8ec8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53902776a638ad681d7deb7f541f9100"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_JAWD1EN_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga53902776a638ad681d7deb7f541f9100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348ddd96ce2ca5a2374e3b74c2d9da42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348ddd96ce2ca5a2374e3b74c2d9da42">ADC_CFGR_JAWD1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_JAWD1EN_Pos)</td></tr>
<tr class="separator:ga348ddd96ce2ca5a2374e3b74c2d9da42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73249abd113dec0f23baad8ed97a519b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga348ddd96ce2ca5a2374e3b74c2d9da42">ADC_CFGR_JAWD1EN_Msk</a></td></tr>
<tr class="separator:ga73249abd113dec0f23baad8ed97a519b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb82a927d35360cbddd34029755d16c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_JAUTO_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaccb82a927d35360cbddd34029755d16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd43ca7e9956bf730047a2ce2444f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dd43ca7e9956bf730047a2ce2444f1d">ADC_CFGR_JAUTO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_JAUTO_Pos)</td></tr>
<tr class="separator:ga7dd43ca7e9956bf730047a2ce2444f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ad6df507751f55e64b21412f34664b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dd43ca7e9956bf730047a2ce2444f1d">ADC_CFGR_JAUTO_Msk</a></td></tr>
<tr class="separator:ga16ad6df507751f55e64b21412f34664b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6199fc9eee7c2bade8a144575f3388df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_AWD1CH_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga6199fc9eee7c2bade8a144575f3388df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec737fd67e66b3364530caaabd8244b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec737fd67e66b3364530caaabd8244b">ADC_CFGR_AWD1CH_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:gabec737fd67e66b3364530caaabd8244b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95732299dd4eedd4c34b00eafe06ec02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02">ADC_CFGR_AWD1CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec737fd67e66b3364530caaabd8244b">ADC_CFGR_AWD1CH_Msk</a></td></tr>
<tr class="separator:ga95732299dd4eedd4c34b00eafe06ec02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adfd1f80d0f1e91bdd4392b8bb58145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1adfd1f80d0f1e91bdd4392b8bb58145">ADC_CFGR_AWD1CH_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:ga1adfd1f80d0f1e91bdd4392b8bb58145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8953ce1783e6b85f9f6cf98fb95148c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8953ce1783e6b85f9f6cf98fb95148c">ADC_CFGR_AWD1CH_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:gaa8953ce1783e6b85f9f6cf98fb95148c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce31917ecfe6fda27195687ef008f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce31917ecfe6fda27195687ef008f2f">ADC_CFGR_AWD1CH_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:ga7ce31917ecfe6fda27195687ef008f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae70f493fea6448e214aad775526fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae70f493fea6448e214aad775526fbf">ADC_CFGR_AWD1CH_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:ga3ae70f493fea6448e214aad775526fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb51a00e42594b0c477a0d288963a8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb51a00e42594b0c477a0d288963a8d3">ADC_CFGR_AWD1CH_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:gabb51a00e42594b0c477a0d288963a8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc12a36b320bfdc4cbade88a86d5bb41"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_JQDIS_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gadc12a36b320bfdc4cbade88a86d5bb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd126e10753847ae458475eaa9e3d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd126e10753847ae458475eaa9e3d2d">ADC_CFGR_JQDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR_JQDIS_Pos)</td></tr>
<tr class="separator:ga8cd126e10753847ae458475eaa9e3d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75beb1c49661df317e99020112aca85d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd126e10753847ae458475eaa9e3d2d">ADC_CFGR_JQDIS_Msk</a></td></tr>
<tr class="separator:ga75beb1c49661df317e99020112aca85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc38f2ba18fa6aadc572d4eeabbf5a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR2_ROVSE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9cc38f2ba18fa6aadc572d4eeabbf5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc0d65c2d62f9cd066c1c348be34928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bc0d65c2d62f9cd066c1c348be34928">ADC_CFGR2_ROVSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR2_ROVSE_Pos)</td></tr>
<tr class="separator:ga9bc0d65c2d62f9cd066c1c348be34928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ff689152a4e5a8c532bcb28066636a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bc0d65c2d62f9cd066c1c348be34928">ADC_CFGR2_ROVSE_Msk</a></td></tr>
<tr class="separator:ga68ff689152a4e5a8c532bcb28066636a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c16e4857758b9e949e4b8a9d68f2a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR2_JOVSE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf0c16e4857758b9e949e4b8a9d68f2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00271fbb7f3cec753b7c13f5a665e7bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00271fbb7f3cec753b7c13f5a665e7bc">ADC_CFGR2_JOVSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR2_JOVSE_Pos)</td></tr>
<tr class="separator:ga00271fbb7f3cec753b7c13f5a665e7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga696139df17c4a2e2fd69efac34c76616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00271fbb7f3cec753b7c13f5a665e7bc">ADC_CFGR2_JOVSE_Msk</a></td></tr>
<tr class="separator:ga696139df17c4a2e2fd69efac34c76616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e03d88430168d2fdbda12af0d85c488"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR2_OVSR_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5e03d88430168d2fdbda12af0d85c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358b949245609b1918fd76353adfe723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723">ADC_CFGR2_OVSR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_CFGR2_OVSR_Pos)</td></tr>
<tr class="separator:ga358b949245609b1918fd76353adfe723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfff6ccf3acd6cc63734b91bd4fd9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723">ADC_CFGR2_OVSR_Msk</a></td></tr>
<tr class="separator:ga6bfff6ccf3acd6cc63734b91bd4fd9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adfdadcfedd26ab04b6e4ccf1f0ab94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94">ADC_CFGR2_OVSR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR2_OVSR_Pos)</td></tr>
<tr class="separator:ga0adfdadcfedd26ab04b6e4ccf1f0ab94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dda3542c2579fa9e5d5cd3c3d9b3d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01">ADC_CFGR2_OVSR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_CFGR2_OVSR_Pos)</td></tr>
<tr class="separator:ga3dda3542c2579fa9e5d5cd3c3d9b3d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a80cacb01dd07755248ff3dae0874d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a80cacb01dd07755248ff3dae0874d">ADC_CFGR2_OVSR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_CFGR2_OVSR_Pos)</td></tr>
<tr class="separator:gaf2a80cacb01dd07755248ff3dae0874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbde02d4dd541f07d8d63b55c5f35b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR2_OVSS_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6bbde02d4dd541f07d8d63b55c5f35b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878dc48c6a74fbbd0dd3a831915ba28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d">ADC_CFGR2_OVSS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; ADC_CFGR2_OVSS_Pos)</td></tr>
<tr class="separator:ga878dc48c6a74fbbd0dd3a831915ba28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614603a6e2355d6e99a0f4349cf61ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d">ADC_CFGR2_OVSS_Msk</a></td></tr>
<tr class="separator:ga614603a6e2355d6e99a0f4349cf61ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e1712d2987a07d2528fd206ec954f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e1712d2987a07d2528fd206ec954f4">ADC_CFGR2_OVSS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR2_OVSS_Pos)</td></tr>
<tr class="separator:ga38e1712d2987a07d2528fd206ec954f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9ee15e9b10f3779135ffde6acb4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3">ADC_CFGR2_OVSS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_CFGR2_OVSS_Pos)</td></tr>
<tr class="separator:gaa4e9ee15e9b10f3779135ffde6acb4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d6903b72afd52ffc65a95f94a8b248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d6903b72afd52ffc65a95f94a8b248">ADC_CFGR2_OVSS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_CFGR2_OVSS_Pos)</td></tr>
<tr class="separator:ga42d6903b72afd52ffc65a95f94a8b248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cd1d224d98b9396e1f037715639c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cd1d224d98b9396e1f037715639c7f">ADC_CFGR2_OVSS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; ADC_CFGR2_OVSS_Pos)</td></tr>
<tr class="separator:ga54cd1d224d98b9396e1f037715639c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fff772807c99d0ab59565963a9ed7d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR2_TROVS_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4fff772807c99d0ab59565963a9ed7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4e352cc5393f8e53057de8a434cba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4e352cc5393f8e53057de8a434cba1">ADC_CFGR2_TROVS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR2_TROVS_Pos)</td></tr>
<tr class="separator:ga1e4e352cc5393f8e53057de8a434cba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4f43bb44ce34e13701c87f4eb3c352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4e352cc5393f8e53057de8a434cba1">ADC_CFGR2_TROVS_Msk</a></td></tr>
<tr class="separator:ga3e4f43bb44ce34e13701c87f4eb3c352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae724f6781019c9463c3eb36f87fd5d34"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR2_ROVSM_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae724f6781019c9463c3eb36f87fd5d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38747afffb3a4546f2499e08900c3b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38747afffb3a4546f2499e08900c3b57">ADC_CFGR2_ROVSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CFGR2_ROVSM_Pos)</td></tr>
<tr class="separator:ga38747afffb3a4546f2499e08900c3b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac068ea2cb540312d356ccd5301d46a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38747afffb3a4546f2499e08900c3b57">ADC_CFGR2_ROVSM_Msk</a></td></tr>
<tr class="separator:gac068ea2cb540312d356ccd5301d46a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f03d56ce87f27e70a1e585f029c35b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga47f03d56ce87f27e70a1e585f029c35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3178223e998eaa1910b2bc57534be358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3178223e998eaa1910b2bc57534be358">ADC_SMPR1_SMP0_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP0_Pos)</td></tr>
<tr class="separator:ga3178223e998eaa1910b2bc57534be358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027abde03e4ff1cae275fbea702d2095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3178223e998eaa1910b2bc57534be358">ADC_SMPR1_SMP0_Msk</a></td></tr>
<tr class="separator:ga027abde03e4ff1cae275fbea702d2095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac566e39c3b86efc909500a9588942413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac566e39c3b86efc909500a9588942413">ADC_SMPR1_SMP0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP0_Pos)</td></tr>
<tr class="separator:gac566e39c3b86efc909500a9588942413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1d81691982d91f9224767bb5784a391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1d81691982d91f9224767bb5784a391">ADC_SMPR1_SMP0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP0_Pos)</td></tr>
<tr class="separator:gae1d81691982d91f9224767bb5784a391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4642472560d0667a1c61619184cbf028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4642472560d0667a1c61619184cbf028">ADC_SMPR1_SMP0_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP0_Pos)</td></tr>
<tr class="separator:ga4642472560d0667a1c61619184cbf028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a3ad426f07cbe0d6cc08135cfdae30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP1_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf7a3ad426f07cbe0d6cc08135cfdae30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495929da331dc8c49ca02e1511653b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga495929da331dc8c49ca02e1511653b57">ADC_SMPR1_SMP1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP1_Pos)</td></tr>
<tr class="separator:ga495929da331dc8c49ca02e1511653b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8377a1e787d0c8e274d56780ef2a757b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b">ADC_SMPR1_SMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga495929da331dc8c49ca02e1511653b57">ADC_SMPR1_SMP1_Msk</a></td></tr>
<tr class="separator:ga8377a1e787d0c8e274d56780ef2a757b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dae73eb7d9bfa25033b021296f57083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dae73eb7d9bfa25033b021296f57083">ADC_SMPR1_SMP1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP1_Pos)</td></tr>
<tr class="separator:ga1dae73eb7d9bfa25033b021296f57083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc93f54c3087634329ec7e864388c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc93f54c3087634329ec7e864388c0a">ADC_SMPR1_SMP1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP1_Pos)</td></tr>
<tr class="separator:ga2fc93f54c3087634329ec7e864388c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d9e4584f7c66fbdab22580ac297918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01d9e4584f7c66fbdab22580ac297918">ADC_SMPR1_SMP1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP1_Pos)</td></tr>
<tr class="separator:ga01d9e4584f7c66fbdab22580ac297918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc8bd1220a6bb466299d323edfca2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP2_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga1adc8bd1220a6bb466299d323edfca2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3654835327c3e21e839985eea7a50c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3654835327c3e21e839985eea7a50c54">ADC_SMPR1_SMP2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP2_Pos)</td></tr>
<tr class="separator:ga3654835327c3e21e839985eea7a50c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5588971a8a0f83018dee5df29dbd8616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616">ADC_SMPR1_SMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3654835327c3e21e839985eea7a50c54">ADC_SMPR1_SMP2_Msk</a></td></tr>
<tr class="separator:ga5588971a8a0f83018dee5df29dbd8616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd8fd3aa5b0fdf0feef37eab7289124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd8fd3aa5b0fdf0feef37eab7289124">ADC_SMPR1_SMP2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP2_Pos)</td></tr>
<tr class="separator:gafbd8fd3aa5b0fdf0feef37eab7289124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac570af6315b4fdda16202c59066a84f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac570af6315b4fdda16202c59066a84f8">ADC_SMPR1_SMP2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP2_Pos)</td></tr>
<tr class="separator:gac570af6315b4fdda16202c59066a84f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c20e357f2b828bc648dd38fc949e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c20e357f2b828bc648dd38fc949e9c">ADC_SMPR1_SMP2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP2_Pos)</td></tr>
<tr class="separator:gad3c20e357f2b828bc648dd38fc949e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52091fea96711632ee42dc6eb2a6fb4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP3_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf52091fea96711632ee42dc6eb2a6fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c91b4425e052fb99de6ad5a8b6467d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c91b4425e052fb99de6ad5a8b6467d4">ADC_SMPR1_SMP3_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP3_Pos)</td></tr>
<tr class="separator:ga4c91b4425e052fb99de6ad5a8b6467d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22a34e787114885b112f3195b596e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a">ADC_SMPR1_SMP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c91b4425e052fb99de6ad5a8b6467d4">ADC_SMPR1_SMP3_Msk</a></td></tr>
<tr class="separator:gab22a34e787114885b112f3195b596e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135939802c1085c3ffe367f7eba4289b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga135939802c1085c3ffe367f7eba4289b">ADC_SMPR1_SMP3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP3_Pos)</td></tr>
<tr class="separator:ga135939802c1085c3ffe367f7eba4289b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1af0b2b7284b7c5e6d22058da2e973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1af0b2b7284b7c5e6d22058da2e973">ADC_SMPR1_SMP3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP3_Pos)</td></tr>
<tr class="separator:ga5e1af0b2b7284b7c5e6d22058da2e973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027f68900560979cd0dac4c61d0328ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027f68900560979cd0dac4c61d0328ed">ADC_SMPR1_SMP3_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP3_Pos)</td></tr>
<tr class="separator:ga027f68900560979cd0dac4c61d0328ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fcc9e5c7743f44a2de7d093e17c0adc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP4_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4fcc9e5c7743f44a2de7d093e17c0adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572943d24d3d77b30378b72259a0ef20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga572943d24d3d77b30378b72259a0ef20">ADC_SMPR1_SMP4_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP4_Pos)</td></tr>
<tr class="separator:ga572943d24d3d77b30378b72259a0ef20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab723bbe520a075dc05c051c5ff13c041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041">ADC_SMPR1_SMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga572943d24d3d77b30378b72259a0ef20">ADC_SMPR1_SMP4_Msk</a></td></tr>
<tr class="separator:gab723bbe520a075dc05c051c5ff13c041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f3bb7d0882d3652c15ff34fcc5e805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05f3bb7d0882d3652c15ff34fcc5e805">ADC_SMPR1_SMP4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP4_Pos)</td></tr>
<tr class="separator:ga05f3bb7d0882d3652c15ff34fcc5e805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95745ecc6926a2eda3ae6121846dba99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95745ecc6926a2eda3ae6121846dba99">ADC_SMPR1_SMP4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP4_Pos)</td></tr>
<tr class="separator:ga95745ecc6926a2eda3ae6121846dba99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b45c90f2b61502d246fb8ad87ec109c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b45c90f2b61502d246fb8ad87ec109c">ADC_SMPR1_SMP4_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP4_Pos)</td></tr>
<tr class="separator:ga0b45c90f2b61502d246fb8ad87ec109c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54dbfc1138c3af44893a945f7417979e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP5_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga54dbfc1138c3af44893a945f7417979e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4159a76c2886b68621725d9de6eeec46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4159a76c2886b68621725d9de6eeec46">ADC_SMPR1_SMP5_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP5_Pos)</td></tr>
<tr class="separator:ga4159a76c2886b68621725d9de6eeec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45b3c4d93de2e7fd685f75e40e2231a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a">ADC_SMPR1_SMP5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4159a76c2886b68621725d9de6eeec46">ADC_SMPR1_SMP5_Msk</a></td></tr>
<tr class="separator:gae45b3c4d93de2e7fd685f75e40e2231a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0167a630d2a1cfa980574c82d1aa6bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0167a630d2a1cfa980574c82d1aa6bbb">ADC_SMPR1_SMP5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP5_Pos)</td></tr>
<tr class="separator:ga0167a630d2a1cfa980574c82d1aa6bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab561bae47260b54f285d0e4b242e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab561bae47260b54f285d0e4b242e51">ADC_SMPR1_SMP5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP5_Pos)</td></tr>
<tr class="separator:ga0ab561bae47260b54f285d0e4b242e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f80920dd8e4bd26b117b2cecf7e135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f80920dd8e4bd26b117b2cecf7e135">ADC_SMPR1_SMP5_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP5_Pos)</td></tr>
<tr class="separator:gaf4f80920dd8e4bd26b117b2cecf7e135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0caf1d67fd9c87c9146ecf3cdb8ba990"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP6_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga0caf1d67fd9c87c9146ecf3cdb8ba990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aec661b1c16744f8f56459166bc1f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aec661b1c16744f8f56459166bc1f48">ADC_SMPR1_SMP6_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP6_Pos)</td></tr>
<tr class="separator:ga8aec661b1c16744f8f56459166bc1f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga622869f20d0369d203d3fc59daa1005a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a">ADC_SMPR1_SMP6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aec661b1c16744f8f56459166bc1f48">ADC_SMPR1_SMP6_Msk</a></td></tr>
<tr class="separator:ga622869f20d0369d203d3fc59daa1005a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3d93662896f81d20d879d1e42f036a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d3d93662896f81d20d879d1e42f036a">ADC_SMPR1_SMP6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP6_Pos)</td></tr>
<tr class="separator:ga8d3d93662896f81d20d879d1e42f036a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3a98cd87ebc60a90d91137462a5608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3a98cd87ebc60a90d91137462a5608">ADC_SMPR1_SMP6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP6_Pos)</td></tr>
<tr class="separator:ga0d3a98cd87ebc60a90d91137462a5608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee77200264c0a8f0ab3c2eeb250e9e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee77200264c0a8f0ab3c2eeb250e9e76">ADC_SMPR1_SMP6_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP6_Pos)</td></tr>
<tr class="separator:gaee77200264c0a8f0ab3c2eeb250e9e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2dcc84f18d18e1fb7cc07ca9d5c56c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP7_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaf2dcc84f18d18e1fb7cc07ca9d5c56c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878a6a4d1e0415217e65e426a2e0b2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga878a6a4d1e0415217e65e426a2e0b2de">ADC_SMPR1_SMP7_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP7_Pos)</td></tr>
<tr class="separator:ga878a6a4d1e0415217e65e426a2e0b2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109b3f5b8d67170f9eb030e7cb331ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7">ADC_SMPR1_SMP7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga878a6a4d1e0415217e65e426a2e0b2de">ADC_SMPR1_SMP7_Msk</a></td></tr>
<tr class="separator:ga109b3f5b8d67170f9eb030e7cb331ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c8a6b2e2604fef144de8c9752743c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c8a6b2e2604fef144de8c9752743c6">ADC_SMPR1_SMP7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP7_Pos)</td></tr>
<tr class="separator:ga68c8a6b2e2604fef144de8c9752743c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b96aff1fdca529774066740e2ddcbfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b96aff1fdca529774066740e2ddcbfd">ADC_SMPR1_SMP7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP7_Pos)</td></tr>
<tr class="separator:ga6b96aff1fdca529774066740e2ddcbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed1fcfd6c79a585f8fd442595c81be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed1fcfd6c79a585f8fd442595c81be6">ADC_SMPR1_SMP7_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP7_Pos)</td></tr>
<tr class="separator:ga3ed1fcfd6c79a585f8fd442595c81be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40633e70260ca3bb8d709de87a674f17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP8_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga40633e70260ca3bb8d709de87a674f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4634b55ab6417e28a394bcdcd389c952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4634b55ab6417e28a394bcdcd389c952">ADC_SMPR1_SMP8_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP8_Pos)</td></tr>
<tr class="separator:ga4634b55ab6417e28a394bcdcd389c952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2960f4d5bf5971024daf60f274361f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04">ADC_SMPR1_SMP8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4634b55ab6417e28a394bcdcd389c952">ADC_SMPR1_SMP8_Msk</a></td></tr>
<tr class="separator:ga2960f4d5bf5971024daf60f274361f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e61794b5b383f65324c3aae9a0049c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21e61794b5b383f65324c3aae9a0049c">ADC_SMPR1_SMP8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP8_Pos)</td></tr>
<tr class="separator:ga21e61794b5b383f65324c3aae9a0049c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9109ccdc0dda8b90df6b0868a72155f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9109ccdc0dda8b90df6b0868a72155f4">ADC_SMPR1_SMP8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP8_Pos)</td></tr>
<tr class="separator:ga9109ccdc0dda8b90df6b0868a72155f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ccd76eb0915fef45bf6f4ea99e89c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6ccd76eb0915fef45bf6f4ea99e89c7">ADC_SMPR1_SMP8_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP8_Pos)</td></tr>
<tr class="separator:gad6ccd76eb0915fef45bf6f4ea99e89c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345cb4839a49db915453976f3b8864c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP9_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga345cb4839a49db915453976f3b8864c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5886181cc3ac6ae5ece59319bcf59631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5886181cc3ac6ae5ece59319bcf59631">ADC_SMPR1_SMP9_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP9_Pos)</td></tr>
<tr class="separator:ga5886181cc3ac6ae5ece59319bcf59631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1f5bfac98940216c68e1adb2f9763d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d">ADC_SMPR1_SMP9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5886181cc3ac6ae5ece59319bcf59631">ADC_SMPR1_SMP9_Msk</a></td></tr>
<tr class="separator:ga0f1f5bfac98940216c68e1adb2f9763d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9ae5d202932eac4af8975829111e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc9ae5d202932eac4af8975829111e0c">ADC_SMPR1_SMP9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP9_Pos)</td></tr>
<tr class="separator:gacc9ae5d202932eac4af8975829111e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1925c138e5abd9433e73c5b3858baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1925c138e5abd9433e73c5b3858baa">ADC_SMPR1_SMP9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP9_Pos)</td></tr>
<tr class="separator:gaac1925c138e5abd9433e73c5b3858baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3d6ef8ed13f8bf9733179396f558a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3d6ef8ed13f8bf9733179396f558a5">ADC_SMPR1_SMP9_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP9_Pos)</td></tr>
<tr class="separator:ga2e3d6ef8ed13f8bf9733179396f558a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac417606d3498e87a0891036fec22c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP10_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacac417606d3498e87a0891036fec22c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8f9119ad8c947f974a8fafb92d453a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a">ADC_SMPR2_SMP10_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:gaae8f9119ad8c947f974a8fafb92d453a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4510ca275d466ec70aea9351b7a2d812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812">ADC_SMPR2_SMP10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a">ADC_SMPR2_SMP10_Msk</a></td></tr>
<tr class="separator:ga4510ca275d466ec70aea9351b7a2d812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa90001b735c95ca06dca6bf700d0173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173">ADC_SMPR2_SMP10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:gaaa90001b735c95ca06dca6bf700d0173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05587e25c61d14798d00d8a30bc6c498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498">ADC_SMPR2_SMP10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:ga05587e25c61d14798d00d8a30bc6c498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70984308f512e9b7a10011e63ca65c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a">ADC_SMPR2_SMP10_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:ga70984308f512e9b7a10011e63ca65c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656748b78dc96c41a046562a21b1cf60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP11_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga656748b78dc96c41a046562a21b1cf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ffd03e7137a58d4b0c887d35697847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847">ADC_SMPR2_SMP11_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:ga61ffd03e7137a58d4b0c887d35697847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b05a6e02802852a24805db90b978344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344">ADC_SMPR2_SMP11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847">ADC_SMPR2_SMP11_Msk</a></td></tr>
<tr class="separator:ga4b05a6e02802852a24805db90b978344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265fe139ce6dfd47ca4473c4d80ddc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90">ADC_SMPR2_SMP11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:ga265fe139ce6dfd47ca4473c4d80ddc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefecb9bb78651cc7b304c36d263548db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db">ADC_SMPR2_SMP11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:gaefecb9bb78651cc7b304c36d263548db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988324f5396237f5e76b523722bf1310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310">ADC_SMPR2_SMP11_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:ga988324f5396237f5e76b523722bf1310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b08955cebcdfbb9b24fce0473fd4595"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP12_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga9b08955cebcdfbb9b24fce0473fd4595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4720af69bb9f0921835bad44c825a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7">ADC_SMPR2_SMP12_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:ga7e4720af69bb9f0921835bad44c825a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414f0cdd54936a333a38594a0391f257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257">ADC_SMPR2_SMP12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7">ADC_SMPR2_SMP12_Msk</a></td></tr>
<tr class="separator:ga414f0cdd54936a333a38594a0391f257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4c718978f3e26a8d84047b04bd47f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9">ADC_SMPR2_SMP12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:gacd4c718978f3e26a8d84047b04bd47f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86495f5aa7af0df7da24d8b5711f1185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185">ADC_SMPR2_SMP12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:ga86495f5aa7af0df7da24d8b5711f1185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6355cb0de0cdb69fdd30e659287f6f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f">ADC_SMPR2_SMP12_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:ga6355cb0de0cdb69fdd30e659287f6f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2d7eb6cf205f6a2ab0e06eea2bf8a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP13_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gabb2d7eb6cf205f6a2ab0e06eea2bf8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec698d9d9c304b0e7d6365f532c4075c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c">ADC_SMPR2_SMP13_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:gaec698d9d9c304b0e7d6365f532c4075c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b518835d8add9dd1c4abf2d66cc60aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa">ADC_SMPR2_SMP13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c">ADC_SMPR2_SMP13_Msk</a></td></tr>
<tr class="separator:ga3b518835d8add9dd1c4abf2d66cc60aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e510b90fb498bf5b23ee65bdc53daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf">ADC_SMPR2_SMP13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:gac7e510b90fb498bf5b23ee65bdc53daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38dc5713a9c0fbc671cad145f249353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353">ADC_SMPR2_SMP13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:gaf38dc5713a9c0fbc671cad145f249353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a3d0de3e5accfef6b5850887c8612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f">ADC_SMPR2_SMP13_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:ga56a3d0de3e5accfef6b5850887c8612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49c576f9e3468d780f6d058fa5986bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP14_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa49c576f9e3468d780f6d058fa5986bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5a3fe25e91d78bcec3f9c32bbe29c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9">ADC_SMPR2_SMP14_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:ga2e5a3fe25e91d78bcec3f9c32bbe29c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80aef43bf273a0b1c1c8c95ea2a05997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997">ADC_SMPR2_SMP14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9">ADC_SMPR2_SMP14_Msk</a></td></tr>
<tr class="separator:ga80aef43bf273a0b1c1c8c95ea2a05997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353f788547b29e390721512e38d76c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91">ADC_SMPR2_SMP14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:ga353f788547b29e390721512e38d76c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc05ded1a51181e5ea311a63a188f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50">ADC_SMPR2_SMP14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:gaabc05ded1a51181e5ea311a63a188f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b820831ec934100caaddc5afca4d7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc">ADC_SMPR2_SMP14_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:ga3b820831ec934100caaddc5afca4d7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8260aec6d12db7c4f36e99c2e4f6c04a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8260aec6d12db7c4f36e99c2e4f6c04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3918c1a95d6be8802a54ec7aaff2cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe">ADC_SMPR2_SMP15_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:gaf3918c1a95d6be8802a54ec7aaff2cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b0faa04d1e41f0527e6a756c59cdb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3">ADC_SMPR2_SMP15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe">ADC_SMPR2_SMP15_Msk</a></td></tr>
<tr class="separator:gab1b0faa04d1e41f0527e6a756c59cdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487ac9b7be501d6d8801ccc524bfe2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee">ADC_SMPR2_SMP15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:ga487ac9b7be501d6d8801ccc524bfe2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbbf3e72ec6d557a5116fa5a54e95249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249">ADC_SMPR2_SMP15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:gadbbf3e72ec6d557a5116fa5a54e95249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ddc4d71510edde082b2dd4c22e5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1">ADC_SMPR2_SMP15_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:ga0ddc4d71510edde082b2dd4c22e5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad438ceb4e200d64b9ca89c147d1e1b99"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP16_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad438ceb4e200d64b9ca89c147d1e1b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512f9520d6e7ad2f1eca25662f5a5f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00">ADC_SMPR2_SMP16_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga512f9520d6e7ad2f1eca25662f5a5f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d8954f0fea7b23d0706547b888770e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e">ADC_SMPR2_SMP16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00">ADC_SMPR2_SMP16_Msk</a></td></tr>
<tr class="separator:ga57d8954f0fea7b23d0706547b888770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e469c8aeddeb27c558976d051e6307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307">ADC_SMPR2_SMP16_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga60e469c8aeddeb27c558976d051e6307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2513f71a928fa3e62ea36f09c5585195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195">ADC_SMPR2_SMP16_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga2513f71a928fa3e62ea36f09c5585195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3edcfd7d8090fec74aa35bbeadf0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1">ADC_SMPR2_SMP16_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga9e3edcfd7d8090fec74aa35bbeadf0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c2336e96456284394e2edcf7d86c53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP17_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga06c2336e96456284394e2edcf7d86c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0fef89af3c6e26afed9da3ff8d655b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b">ADC_SMPR2_SMP17_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:ga1d0fef89af3c6e26afed9da3ff8d655b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2d39fb0029e1ad687a974e951c3ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf">ADC_SMPR2_SMP17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b">ADC_SMPR2_SMP17_Msk</a></td></tr>
<tr class="separator:ga6e2d39fb0029e1ad687a974e951c3ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9448346fb447544652f1a518f0ea645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645">ADC_SMPR2_SMP17_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:gad9448346fb447544652f1a518f0ea645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1989f93787121ae0a6cd2257143b723d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d">ADC_SMPR2_SMP17_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:ga1989f93787121ae0a6cd2257143b723d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bdc1745e62f43cc5959880378f56b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60">ADC_SMPR2_SMP17_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:ga0bdc1745e62f43cc5959880378f56b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b90db43754837154be4d227995bd26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP18_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga19b90db43754837154be4d227995bd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc945469a51c017b413f899ac424ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3">ADC_SMPR2_SMP18_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gaecc945469a51c017b413f899ac424ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e96250f583a5233b45f03e30b74562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562">ADC_SMPR2_SMP18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3">ADC_SMPR2_SMP18_Msk</a></td></tr>
<tr class="separator:ga34e96250f583a5233b45f03e30b74562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13baec4186c21c810aeb72bfe17f89d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d">ADC_SMPR2_SMP18_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gac13baec4186c21c810aeb72bfe17f89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae385bc553afb94e021ec9ae9f5e12c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11">ADC_SMPR2_SMP18_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gae385bc553afb94e021ec9ae9f5e12c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59c1ccdac1dac3bedcc4a119ed65128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128">ADC_SMPR2_SMP18_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gac59c1ccdac1dac3bedcc4a119ed65128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff008dca1619ebb07b82861fb9003b02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR1_LT1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaff008dca1619ebb07b82861fb9003b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae8c5196727979bfdb50a35d4d18545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545">ADC_TR1_LT1_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga0ae8c5196727979bfdb50a35d4d18545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7b00a5ded63d156bf4d1bf6bf62ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545">ADC_TR1_LT1_Msk</a></td></tr>
<tr class="separator:gaba7b00a5ded63d156bf4d1bf6bf62ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da7b993b06b77effba5f2f411b5eef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9">ADC_TR1_LT1_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga9da7b993b06b77effba5f2f411b5eef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aae1040f7730eaa0e187e51564c8c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e">ADC_TR1_LT1_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga4aae1040f7730eaa0e187e51564c8c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa676b8632fc1481ea7eea37949d1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1">ADC_TR1_LT1_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga3fa676b8632fc1481ea7eea37949d1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2eab5c680ef57576cb899b7a3ea85be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be">ADC_TR1_LT1_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gac2eab5c680ef57576cb899b7a3ea85be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b491b417bf3c634fa457479cf60d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04">ADC_TR1_LT1_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gac7b491b417bf3c634fa457479cf60d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52262a8d95b8a14748dcc72b6ea96aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa">ADC_TR1_LT1_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga52262a8d95b8a14748dcc72b6ea96aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3990d7c9b211b93d4bad5de08fa02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c">ADC_TR1_LT1_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gaae3990d7c9b211b93d4bad5de08fa02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa104e1362b305a5ca7f4ef659ade3902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902">ADC_TR1_LT1_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gaa104e1362b305a5ca7f4ef659ade3902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928806f57017847b5e7339a0a5f12dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8">ADC_TR1_LT1_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga928806f57017847b5e7339a0a5f12dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d05c654d328d3707ed3e342a6bb2a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09">ADC_TR1_LT1_9</a>&#160;&#160;&#160;(0x200UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga3d05c654d328d3707ed3e342a6bb2a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed073de1c8c1750e2b7bf83f433add0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0">ADC_TR1_LT1_10</a>&#160;&#160;&#160;(0x400UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gabed073de1c8c1750e2b7bf83f433add0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5af7fc08b67c8e7b4a783dfc0d8b64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a">ADC_TR1_LT1_11</a>&#160;&#160;&#160;(0x800UL &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gad5af7fc08b67c8e7b4a783dfc0d8b64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb876d83bea9a745b6dd32d9efc46d00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR1_HT1_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gafb876d83bea9a745b6dd32d9efc46d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa397c121d125dcbe3a686585064873b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7">ADC_TR1_HT1_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaa397c121d125dcbe3a686585064873b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ad1cfd78eff67df0be5c4925676819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7">ADC_TR1_HT1_Msk</a></td></tr>
<tr class="separator:ga90ad1cfd78eff67df0be5c4925676819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7810b13d98a10a6a0c0f42ec4d6c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8">ADC_TR1_HT1_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gae7810b13d98a10a6a0c0f42ec4d6c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75b052c1fa80b353a3e568d18f9bdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2">ADC_TR1_HT1_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaa75b052c1fa80b353a3e568d18f9bdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a9d7a6c932a1161cae22bbd2c6345a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a">ADC_TR1_HT1_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaf4a9d7a6c932a1161cae22bbd2c6345a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83aede5882699c1a14de192a9c9e2ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2">ADC_TR1_HT1_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga83aede5882699c1a14de192a9c9e2ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3273f19057accc4fa63f243c778f306a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a">ADC_TR1_HT1_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga3273f19057accc4fa63f243c778f306a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0aa4102b39935decbe2dc083e587c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5">ADC_TR1_HT1_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga6d0aa4102b39935decbe2dc083e587c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a957eeed81169f2aa46d86bfd24e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a">ADC_TR1_HT1_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga72a957eeed81169f2aa46d86bfd24e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5b90376957036f86287ff09a5a7b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91">ADC_TR1_HT1_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaed5b90376957036f86287ff09a5a7b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9961fcd4c1edf4fd76e422d814872da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0">ADC_TR1_HT1_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga9961fcd4c1edf4fd76e422d814872da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778c964be610134e2f6ce2c7b7165512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512">ADC_TR1_HT1_9</a>&#160;&#160;&#160;(0x200UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga778c964be610134e2f6ce2c7b7165512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0460165b5a95af7ccadc8971ac7c5df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8">ADC_TR1_HT1_10</a>&#160;&#160;&#160;(0x400UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga0460165b5a95af7ccadc8971ac7c5df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf69af30215febb5942d58939fed114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114">ADC_TR1_HT1_11</a>&#160;&#160;&#160;(0x800UL &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gabcf69af30215febb5942d58939fed114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8608b5d32a005c8b358fa2ad65ca8339"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR2_LT2_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8608b5d32a005c8b358fa2ad65ca8339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ef914bb7d88be1a2b4366ec8164cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5">ADC_TR2_LT2_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga41ef914bb7d88be1a2b4366ec8164cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20840a5fcb23b91a8ac686e887d7d144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144">ADC_TR2_LT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5">ADC_TR2_LT2_Msk</a></td></tr>
<tr class="separator:ga20840a5fcb23b91a8ac686e887d7d144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ecb878d29b2299faafb578852f8a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34ecb878d29b2299faafb578852f8a47">ADC_TR2_LT2_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga34ecb878d29b2299faafb578852f8a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3179a92dfb4f62017fd6dca5e7e47a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a">ADC_TR2_LT2_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga3179a92dfb4f62017fd6dca5e7e47a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508f2fd314abce9d0fd12a49f97cbe9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d">ADC_TR2_LT2_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga508f2fd314abce9d0fd12a49f97cbe9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52de181b6536eedc3c69bf8c1d21084d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52de181b6536eedc3c69bf8c1d21084d">ADC_TR2_LT2_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga52de181b6536eedc3c69bf8c1d21084d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de4fd6ca585fa9a9089b66d7c49c597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597">ADC_TR2_LT2_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga3de4fd6ca585fa9a9089b66d7c49c597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d52b371e77f5d5946e086863a07b8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d52b371e77f5d5946e086863a07b8d2">ADC_TR2_LT2_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga7d52b371e77f5d5946e086863a07b8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077bff6b42847a0b971b72c917b99cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga077bff6b42847a0b971b72c917b99cd8">ADC_TR2_LT2_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga077bff6b42847a0b971b72c917b99cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b77e5627dda6befdd9c78ce2a33bed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5">ADC_TR2_LT2_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga9b77e5627dda6befdd9c78ce2a33bed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad78eed2b788487ed4dca1bcfe49e991e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR2_HT2_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad78eed2b788487ed4dca1bcfe49e991e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb94e3f590b0b6f35f94a4f67b03a317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb94e3f590b0b6f35f94a4f67b03a317">ADC_TR2_HT2_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:gafb94e3f590b0b6f35f94a4f67b03a317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b14e08b2f66cf148d43c61c68771f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f">ADC_TR2_HT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb94e3f590b0b6f35f94a4f67b03a317">ADC_TR2_HT2_Msk</a></td></tr>
<tr class="separator:ga066b14e08b2f66cf148d43c61c68771f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b3b1e829f61faaae29c3c2dda23eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74b3b1e829f61faaae29c3c2dda23eef">ADC_TR2_HT2_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga74b3b1e829f61faaae29c3c2dda23eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026f0d39dff596f96ba18389e3e83c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga026f0d39dff596f96ba18389e3e83c81">ADC_TR2_HT2_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga026f0d39dff596f96ba18389e3e83c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c72193f37168c1cae5eef1df911935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c72193f37168c1cae5eef1df911935">ADC_TR2_HT2_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga50c72193f37168c1cae5eef1df911935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d41cb39ae353cdb6f3cb1a171a666a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a">ADC_TR2_HT2_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:gac2d41cb39ae353cdb6f3cb1a171a666a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb10f68b1827b5e65ed2a9caa71ee0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db">ADC_TR2_HT2_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:gafb10f68b1827b5e65ed2a9caa71ee0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763c3cdad0768b82ce8f32367a2d8aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5">ADC_TR2_HT2_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga763c3cdad0768b82ce8f32367a2d8aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845afafcc3c1121253967b5b565dd317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga845afafcc3c1121253967b5b565dd317">ADC_TR2_HT2_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga845afafcc3c1121253967b5b565dd317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bea36851c36dc6ff4f6bac11629c5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8">ADC_TR2_HT2_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga2bea36851c36dc6ff4f6bac11629c5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42c5cee63bd4ee8e203b96b4dc12d3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR3_LT3_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa42c5cee63bd4ee8e203b96b4dc12d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0ec961a8f75fc312716aa4f5493d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc0ec961a8f75fc312716aa4f5493d73">ADC_TR3_LT3_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gacc0ec961a8f75fc312716aa4f5493d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e00ddb0cb78fce86eb721d8a328a7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be">ADC_TR3_LT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc0ec961a8f75fc312716aa4f5493d73">ADC_TR3_LT3_Msk</a></td></tr>
<tr class="separator:ga5e00ddb0cb78fce86eb721d8a328a7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9160eb1deeecf0c7597d911d088ab3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9160eb1deeecf0c7597d911d088ab3b">ADC_TR3_LT3_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gaa9160eb1deeecf0c7597d911d088ab3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9e3760bafc3d0fa1e6c5b214091612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612">ADC_TR3_LT3_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:ga9b9e3760bafc3d0fa1e6c5b214091612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0881b45f3505329b69150505fb5189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0881b45f3505329b69150505fb5189">ADC_TR3_LT3_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:ga6a0881b45f3505329b69150505fb5189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e">ADC_TR3_LT3_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21edb96d1dbc534a808bd30a51c7e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93">ADC_TR3_LT3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gaa21edb96d1dbc534a808bd30a51c7e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09e180af5af055ffd917d1396e07c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33">ADC_TR3_LT3_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gae09e180af5af055ffd917d1396e07c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a6a325718e7104269f670bc5153a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11">ADC_TR3_LT3_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:ga98a6a325718e7104269f670bc5153a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40aaff0ba5d02e790c7cde568d20f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c">ADC_TR3_LT3_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gae40aaff0ba5d02e790c7cde568d20f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc0fa5c38a2c80117cbd4235b0aab12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR3_HT3_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6fc0fa5c38a2c80117cbd4235b0aab12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7947f0d9fd7c147c1d7b97bab0b5df3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f">ADC_TR3_HT3_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga7947f0d9fd7c147c1d7b97bab0b5df3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b99aca9e1f5822d78fc7b6ec2698f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7">ADC_TR3_HT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f">ADC_TR3_HT3_Msk</a></td></tr>
<tr class="separator:ga37b99aca9e1f5822d78fc7b6ec2698f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cc86fe36a74112a7b665bede79a65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66cc86fe36a74112a7b665bede79a65e">ADC_TR3_HT3_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga66cc86fe36a74112a7b665bede79a65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f529e197af9adba119e8f4d976f8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f529e197af9adba119e8f4d976f8cd">ADC_TR3_HT3_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga42f529e197af9adba119e8f4d976f8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608732060caf630f1b0d757e16323ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga608732060caf630f1b0d757e16323ae6">ADC_TR3_HT3_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga608732060caf630f1b0d757e16323ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765b8dea81f4a9ff67d01ad7c20717ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef">ADC_TR3_HT3_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga765b8dea81f4a9ff67d01ad7c20717ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5ee924871e9f36610345726a3780e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc5ee924871e9f36610345726a3780e0">ADC_TR3_HT3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:gafc5ee924871e9f36610345726a3780e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23161cc0272314389f78b5ba9ed36ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23161cc0272314389f78b5ba9ed36ccc">ADC_TR3_HT3_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga23161cc0272314389f78b5ba9ed36ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1843adaf3799922879d63959750e519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1843adaf3799922879d63959750e519">ADC_TR3_HT3_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:gad1843adaf3799922879d63959750e519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794f95d883970ea727a0b649543425f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga794f95d883970ea727a0b649543425f7">ADC_TR3_HT3_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga794f95d883970ea727a0b649543425f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58db108cdbc75716bedb45ba9fabe727"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_L_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga58db108cdbc75716bedb45ba9fabe727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11490606e7ecc26985deed271f7ff57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:gac11490606e7ecc26985deed271f7ff57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a></td></tr>
<tr class="separator:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52708c6570da08c295603e5b52461ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga52708c6570da08c295603e5b52461ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdd34daa55da53d18055417ae895c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:gaffdd34daa55da53d18055417ae895c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb076bbba10c059697ab4da7e7f42aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ1_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaeeb076bbba10c059697ab4da7e7f42aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493e2bed9826e8656de8a78d6342a841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga493e2bed9826e8656de8a78d6342a841">ADC_SQR1_SQ1_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:ga493e2bed9826e8656de8a78d6342a841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55fed000d18748945c5ec1574e2aef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2">ADC_SQR1_SQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga493e2bed9826e8656de8a78d6342a841">ADC_SQR1_SQ1_Msk</a></td></tr>
<tr class="separator:gac55fed000d18748945c5ec1574e2aef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5007c22b52a990d59edc308db4aa7e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5007c22b52a990d59edc308db4aa7e0e">ADC_SQR1_SQ1_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:ga5007c22b52a990d59edc308db4aa7e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d39791a254c747d7fc563ef2835a25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d39791a254c747d7fc563ef2835a25d">ADC_SQR1_SQ1_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:ga6d39791a254c747d7fc563ef2835a25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a53d42007635294719b5693c952d9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a53d42007635294719b5693c952d9a2">ADC_SQR1_SQ1_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:ga9a53d42007635294719b5693c952d9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d8280dceec8e6d639b833f4b95071b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7d8280dceec8e6d639b833f4b95071b">ADC_SQR1_SQ1_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:gab7d8280dceec8e6d639b833f4b95071b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2c76753c6a1f558daf51306509b1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2c76753c6a1f558daf51306509b1ae">ADC_SQR1_SQ1_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:ga9a2c76753c6a1f558daf51306509b1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaea393f3c02ce20146925440868fb1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ2_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gabaea393f3c02ce20146925440868fb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2b8206a25c584cbb273c4e61ef983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a">ADC_SQR1_SQ2_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga0b2b8206a25c584cbb273c4e61ef983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646e3fc05e4474a9752a5d6cda422a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39">ADC_SQR1_SQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a">ADC_SQR1_SQ2_Msk</a></td></tr>
<tr class="separator:ga646e3fc05e4474a9752a5d6cda422a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989924c002433367cc6f37b0c607b3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989924c002433367cc6f37b0c607b3ab">ADC_SQR1_SQ2_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga989924c002433367cc6f37b0c607b3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7e21751a905a670a9063621539373b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc7e21751a905a670a9063621539373b">ADC_SQR1_SQ2_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:gacc7e21751a905a670a9063621539373b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e1157841449c278c8bd4934ec4753f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e1157841449c278c8bd4934ec4753f">ADC_SQR1_SQ2_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:gac4e1157841449c278c8bd4934ec4753f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553275f2c613beab2dd8831c13bcbdee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553275f2c613beab2dd8831c13bcbdee">ADC_SQR1_SQ2_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga553275f2c613beab2dd8831c13bcbdee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85137fd8238de4ec77ae677bbe4a744b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85137fd8238de4ec77ae677bbe4a744b">ADC_SQR1_SQ2_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga85137fd8238de4ec77ae677bbe4a744b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0cc76d373489a7be43052a7e61c0359"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ3_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gab0cc76d373489a7be43052a7e61c0359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1874def095274f43aea19eb664d03ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab">ADC_SQR1_SQ3_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:gab1874def095274f43aea19eb664d03ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9ed3df07ad839d62ce3077fe8b69fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe">ADC_SQR1_SQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab">ADC_SQR1_SQ3_Msk</a></td></tr>
<tr class="separator:ga9c9ed3df07ad839d62ce3077fe8b69fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568b56e302ddfbe111f40646687cff3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga568b56e302ddfbe111f40646687cff3b">ADC_SQR1_SQ3_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga568b56e302ddfbe111f40646687cff3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09654a4d05c16c32e00747df3b95f73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09654a4d05c16c32e00747df3b95f73d">ADC_SQR1_SQ3_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga09654a4d05c16c32e00747df3b95f73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e3000a620505c83df4a22ce5999a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43e3000a620505c83df4a22ce5999a5f">ADC_SQR1_SQ3_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga43e3000a620505c83df4a22ce5999a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a69f9692300a6928f1849270dba9f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a69f9692300a6928f1849270dba9f04">ADC_SQR1_SQ3_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga7a69f9692300a6928f1849270dba9f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fd07904b3f9cb2b40aa07f76e16e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2fd07904b3f9cb2b40aa07f76e16e6a">ADC_SQR1_SQ3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:gab2fd07904b3f9cb2b40aa07f76e16e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4315d28d66e85ab77fa4f3a2410e7a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ4_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae4315d28d66e85ab77fa4f3a2410e7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d879e928740f53135ce2398a0cf2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb">ADC_SQR1_SQ4_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga65d879e928740f53135ce2398a0cf2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddd593a7e2fa60d950beddca3b11b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e">ADC_SQR1_SQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb">ADC_SQR1_SQ4_Msk</a></td></tr>
<tr class="separator:ga2ddd593a7e2fa60d950beddca3b11b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb003f3b7e8d3a230cf4142073530a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb003f3b7e8d3a230cf4142073530a4">ADC_SQR1_SQ4_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga9eb003f3b7e8d3a230cf4142073530a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a1f4c32b74f4667792398a0d29136f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44a1f4c32b74f4667792398a0d29136f">ADC_SQR1_SQ4_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga44a1f4c32b74f4667792398a0d29136f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73931ce6ed6335310849923555adc310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73931ce6ed6335310849923555adc310">ADC_SQR1_SQ4_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga73931ce6ed6335310849923555adc310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801e01f1894057870a05a1c9972d814a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga801e01f1894057870a05a1c9972d814a">ADC_SQR1_SQ4_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga801e01f1894057870a05a1c9972d814a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fa5c7dca8607c798ab9c2f759707ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fa5c7dca8607c798ab9c2f759707ec">ADC_SQR1_SQ4_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga85fa5c7dca8607c798ab9c2f759707ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747326d08c8c3f116a2545fefcce364a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ5_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga747326d08c8c3f116a2545fefcce364a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5752b106218920c280051cc801f952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952">ADC_SQR2_SQ5_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga2b5752b106218920c280051cc801f952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dfb1c31c13669683c09eed0907333c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0">ADC_SQR2_SQ5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952">ADC_SQR2_SQ5_Msk</a></td></tr>
<tr class="separator:ga5dfb1c31c13669683c09eed0907333c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac54c7cf718ace4ea1da71f92a7f7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ac54c7cf718ace4ea1da71f92a7f7e9">ADC_SQR2_SQ5_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga2ac54c7cf718ace4ea1da71f92a7f7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca546c00944585ead8ac5cc31ca12e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca546c00944585ead8ac5cc31ca12e5">ADC_SQR2_SQ5_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga8ca546c00944585ead8ac5cc31ca12e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f73b3de68f2443e1cff75b6a191654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f73b3de68f2443e1cff75b6a191654">ADC_SQR2_SQ5_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga26f73b3de68f2443e1cff75b6a191654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab3e92554b922734bd18089a6e8ad36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab3e92554b922734bd18089a6e8ad36">ADC_SQR2_SQ5_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga0ab3e92554b922734bd18089a6e8ad36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de0cbaeece893f7520c4461035e4e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de0cbaeece893f7520c4461035e4e70">ADC_SQR2_SQ5_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga3de0cbaeece893f7520c4461035e4e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9394e33f6018da573007de4b2b6b9afe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga9394e33f6018da573007de4b2b6b9afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9429038964d6bbec803d114c73cfa6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9429038964d6bbec803d114c73cfa6e">ADC_SQR2_SQ6_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:gaf9429038964d6bbec803d114c73cfa6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba11f0cdf47b3290e7a6bd4c25eeae9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c">ADC_SQR2_SQ6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9429038964d6bbec803d114c73cfa6e">ADC_SQR2_SQ6_Msk</a></td></tr>
<tr class="separator:gaba11f0cdf47b3290e7a6bd4c25eeae9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae942db459355fae1c00115036f8960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae942db459355fae1c00115036f8960">ADC_SQR2_SQ6_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:ga1ae942db459355fae1c00115036f8960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020e35f63b9c49018bf98e46cf854ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga020e35f63b9c49018bf98e46cf854ded">ADC_SQR2_SQ6_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:ga020e35f63b9c49018bf98e46cf854ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c52bce328fdd2bb57e243ea617554c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c52bce328fdd2bb57e243ea617554c">ADC_SQR2_SQ6_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:ga50c52bce328fdd2bb57e243ea617554c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4877dfb909e7df70c52261f8d51e32c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4877dfb909e7df70c52261f8d51e32c">ADC_SQR2_SQ6_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:gac4877dfb909e7df70c52261f8d51e32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e5ac2144b1253dcc5c1ab28177ca20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e5ac2144b1253dcc5c1ab28177ca20">ADC_SQR2_SQ6_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:ga52e5ac2144b1253dcc5c1ab28177ca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589d869844063982a6fc59daa2d49aee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ7_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga589d869844063982a6fc59daa2d49aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee89c65015de91a4fc92b922bcef81fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:gaee89c65015de91a4fc92b922bcef81fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f66f702fc124040956117f20ef8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</a></td></tr>
<tr class="separator:gaa9f66f702fc124040956117f20ef8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12bbc822c10582a80f7e20a11038ce96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga12bbc822c10582a80f7e20a11038ce96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0d7daf3b6db6ff4fa382495f6127c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga3d0d7daf3b6db6ff4fa382495f6127c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74bda24f18a95261661a944cecf45a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga74bda24f18a95261661a944cecf45a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2697675d008dda4e6a4905fc0f8d22af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga2697675d008dda4e6a4905fc0f8d22af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c46dd0f30ef85094ca0cde2e8c00dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga2c46dd0f30ef85094ca0cde2e8c00dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab83e34058c7c593c58b4fc8f7d27084"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ8_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaab83e34058c7c593c58b4fc8f7d27084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9152be162b9262d76b7a59b4c0f25956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga9152be162b9262d76b7a59b4c0f25956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</a></td></tr>
<tr class="separator:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858717a28d6c26612ad4ced46863ba13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga858717a28d6c26612ad4ced46863ba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d06168a43b4845409f2fb9193ee474a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga2d06168a43b4845409f2fb9193ee474a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5eaea65d6719a8199639ec30bb8a07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:gaa5eaea65d6719a8199639ec30bb8a07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e22da18926dd107adc69282a445412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga23e22da18926dd107adc69282a445412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadd092f31f37bb129065be175673c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:gacadd092f31f37bb129065be175673c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8585b815abcb076901d4f1a4c8d6c80b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ9_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga8585b815abcb076901d4f1a4c8d6c80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03bc5dff92603b8e5dfe5ac87552f40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga03bc5dff92603b8e5dfe5ac87552f40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</a></td></tr>
<tr class="separator:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace032949b436d9af8a20ea10a349d55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:gace032949b436d9af8a20ea10a349d55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf43f1c5de0e73d6159fabc3681b891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga5cf43f1c5de0e73d6159fabc3681b891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3389c07a9de242151ffa434908fee39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga3389c07a9de242151ffa434908fee39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f30540b9f2d33640ea7d9652dc3c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga13f30540b9f2d33640ea7d9652dc3c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910e5bda9852d49117b76b0d9f420ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga910e5bda9852d49117b76b0d9f420ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f684bb965d71438886ddea5982b6570"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ10_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4f684bb965d71438886ddea5982b6570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd343dc4d904b45555858cd88737791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd343dc4d904b45555858cd88737791">ADC_SQR3_SQ10_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:gabbd343dc4d904b45555858cd88737791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3069fb9d69bfc49bcd3baef5bfb263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263">ADC_SQR3_SQ10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbd343dc4d904b45555858cd88737791">ADC_SQR3_SQ10_Msk</a></td></tr>
<tr class="separator:ga2f3069fb9d69bfc49bcd3baef5bfb263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2447e3d0233b503d22c25a008dbd6bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2447e3d0233b503d22c25a008dbd6bb2">ADC_SQR3_SQ10_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:ga2447e3d0233b503d22c25a008dbd6bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746fb81840cfee527ad71abeea7e16c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga746fb81840cfee527ad71abeea7e16c1">ADC_SQR3_SQ10_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:ga746fb81840cfee527ad71abeea7e16c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad868e3e146ea4018c6712b7b5e5c917c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad868e3e146ea4018c6712b7b5e5c917c">ADC_SQR3_SQ10_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:gad868e3e146ea4018c6712b7b5e5c917c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43376bf9f160fb90ace40cf271ac98b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43376bf9f160fb90ace40cf271ac98b9">ADC_SQR3_SQ10_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:ga43376bf9f160fb90ace40cf271ac98b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf540f93e6895ca3a0d924c07281c3231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf540f93e6895ca3a0d924c07281c3231">ADC_SQR3_SQ10_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:gaf540f93e6895ca3a0d924c07281c3231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd04faa8e47de613b440b84ba2de6ef9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ11_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafd04faa8e47de613b440b84ba2de6ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4212aeb2623145b990fc5ca3ab6b372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4212aeb2623145b990fc5ca3ab6b372">ADC_SQR3_SQ11_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:gae4212aeb2623145b990fc5ca3ab6b372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb5c25b3defb1a7d65a7df1bb73b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b">ADC_SQR3_SQ11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4212aeb2623145b990fc5ca3ab6b372">ADC_SQR3_SQ11_Msk</a></td></tr>
<tr class="separator:gadddb5c25b3defb1a7d65a7df1bb73b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65dc4b1ae0f46728af8625948d5c9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65dc4b1ae0f46728af8625948d5c9c7">ADC_SQR3_SQ11_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:gac65dc4b1ae0f46728af8625948d5c9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc0f722bf58a73bd56cf871d2c6944d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc0f722bf58a73bd56cf871d2c6944d">ADC_SQR3_SQ11_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:ga9dc0f722bf58a73bd56cf871d2c6944d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5931d581d840109eb43b27e1e9700196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5931d581d840109eb43b27e1e9700196">ADC_SQR3_SQ11_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:ga5931d581d840109eb43b27e1e9700196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd2cba7aa9266b5c230cf72ced3213d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fd2cba7aa9266b5c230cf72ced3213d">ADC_SQR3_SQ11_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:ga2fd2cba7aa9266b5c230cf72ced3213d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3df184578b8142e10d85420a539c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3df184578b8142e10d85420a539c7a">ADC_SQR3_SQ11_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:ga9a3df184578b8142e10d85420a539c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f3d7f48c6e29bf6bfbb7333515bfd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab8f3d7f48c6e29bf6bfbb7333515bfd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3de565eb75eef45ca4b1714d0b725f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3de565eb75eef45ca4b1714d0b725f">ADC_SQR3_SQ12_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:gabd3de565eb75eef45ca4b1714d0b725f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3637e441983200bdc8f6cb84343d28cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd">ADC_SQR3_SQ12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd3de565eb75eef45ca4b1714d0b725f">ADC_SQR3_SQ12_Msk</a></td></tr>
<tr class="separator:ga3637e441983200bdc8f6cb84343d28cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9b4a95a41b45efdfbabb2c254dff54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb9b4a95a41b45efdfbabb2c254dff54">ADC_SQR3_SQ12_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:gaeb9b4a95a41b45efdfbabb2c254dff54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b51fe9857ed674dddf0eb3cf7bd1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04b51fe9857ed674dddf0eb3cf7bd1aa">ADC_SQR3_SQ12_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:ga04b51fe9857ed674dddf0eb3cf7bd1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad492e4d36d0b1fb6c5a48887d772ea18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad492e4d36d0b1fb6c5a48887d772ea18">ADC_SQR3_SQ12_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:gad492e4d36d0b1fb6c5a48887d772ea18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3daa0897dd698b9a92289657a509211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3daa0897dd698b9a92289657a509211">ADC_SQR3_SQ12_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:gaf3daa0897dd698b9a92289657a509211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74472cf9b337b11e7394093712ab81ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74472cf9b337b11e7394093712ab81ee">ADC_SQR3_SQ12_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:ga74472cf9b337b11e7394093712ab81ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0564d33ba33305bd21e0a949487107"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ13_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaee0564d33ba33305bd21e0a949487107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaed5fac0755bbfb514a1badb6351883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883">ADC_SQR3_SQ13_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:gafaed5fac0755bbfb514a1badb6351883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2022339e35fd5ad394f97d7ed366744a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a">ADC_SQR3_SQ13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883">ADC_SQR3_SQ13_Msk</a></td></tr>
<tr class="separator:ga2022339e35fd5ad394f97d7ed366744a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e5fdee0cfa529866eca8e180e2b161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161">ADC_SQR3_SQ13_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga16e5fdee0cfa529866eca8e180e2b161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70798c880e1700cac17e94fb40c4483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483">ADC_SQR3_SQ13_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:gab70798c880e1700cac17e94fb40c4483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea63a5a3a1c982315000e969bf8abec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec">ADC_SQR3_SQ13_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga0ea63a5a3a1c982315000e969bf8abec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0720de5979c486b7960776eb283fc62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d">ADC_SQR3_SQ13_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga0720de5979c486b7960776eb283fc62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615dd2c11f0feb9e5685a45665f2c2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa">ADC_SQR3_SQ13_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga615dd2c11f0feb9e5685a45665f2c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d372c13876791fec7ae22b294f6306"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ14_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga31d372c13876791fec7ae22b294f6306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33289c363de6166bfdd990b9e70394d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7">ADC_SQR3_SQ14_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:ga33289c363de6166bfdd990b9e70394d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad92b69d99317c86074d8ea5f609f771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771">ADC_SQR3_SQ14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7">ADC_SQR3_SQ14_Msk</a></td></tr>
<tr class="separator:gaad92b69d99317c86074d8ea5f609f771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5a60e0c94439eb67525d5c732a44c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4">ADC_SQR3_SQ14_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:ga7b5a60e0c94439eb67525d5c732a44c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7e61eea0ba54638c751726ee89e357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357">ADC_SQR3_SQ14_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:gaad7e61eea0ba54638c751726ee89e357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3dcdbc780621a3f3c0d038eb6c48344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344">ADC_SQR3_SQ14_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:gae3dcdbc780621a3f3c0d038eb6c48344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43ad0f13dfcd3ee9685d5631e94d4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0">ADC_SQR3_SQ14_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:gab43ad0f13dfcd3ee9685d5631e94d4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9599ba53b387f33bf3156b5609d5c39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e">ADC_SQR3_SQ14_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:ga9599ba53b387f33bf3156b5609d5c39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9cc0bdb58cadf483b117a194b17109"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR4_SQ15_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3b9cc0bdb58cadf483b117a194b17109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2595c8459384c97b4673e910922778c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2595c8459384c97b4673e910922778c5">ADC_SQR4_SQ15_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:ga2595c8459384c97b4673e910922778c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2214f5bb73203af67652390fe61449d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0">ADC_SQR4_SQ15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2595c8459384c97b4673e910922778c5">ADC_SQR4_SQ15_Msk</a></td></tr>
<tr class="separator:ga2214f5bb73203af67652390fe61449d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7757a178103514b6bb17a2d5829f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e7757a178103514b6bb17a2d5829f44">ADC_SQR4_SQ15_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:ga1e7757a178103514b6bb17a2d5829f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc393f44825a919be717c9aa0af726b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc393f44825a919be717c9aa0af726b">ADC_SQR4_SQ15_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:gaecc393f44825a919be717c9aa0af726b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8d627766e2892795485ad4258d1a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe8d627766e2892795485ad4258d1a8a">ADC_SQR4_SQ15_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:gafe8d627766e2892795485ad4258d1a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04e2f3a5921812cbc9bd1725e877f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad04e2f3a5921812cbc9bd1725e877f3d">ADC_SQR4_SQ15_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:gad04e2f3a5921812cbc9bd1725e877f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b1d4173373befa56ba07cb4d6efa9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48b1d4173373befa56ba07cb4d6efa9e">ADC_SQR4_SQ15_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:ga48b1d4173373befa56ba07cb4d6efa9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6112c6828350ee051c57cf03a06e4826"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR4_SQ16_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6112c6828350ee051c57cf03a06e4826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1816f43d18d70c9b2330f2b910b1b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1816f43d18d70c9b2330f2b910b1b3f">ADC_SQR4_SQ16_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:gaa1816f43d18d70c9b2330f2b910b1b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2103c1c0afcda507339ba3aa355de327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327">ADC_SQR4_SQ16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1816f43d18d70c9b2330f2b910b1b3f">ADC_SQR4_SQ16_Msk</a></td></tr>
<tr class="separator:ga2103c1c0afcda507339ba3aa355de327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c87c49d25dd3aa26ab0d3565847d06c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c87c49d25dd3aa26ab0d3565847d06c">ADC_SQR4_SQ16_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:ga2c87c49d25dd3aa26ab0d3565847d06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b4799f17a5bd7488a2ea22e05dee36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8b4799f17a5bd7488a2ea22e05dee36">ADC_SQR4_SQ16_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:gac8b4799f17a5bd7488a2ea22e05dee36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03206a57021b7acf10821cfcd0646a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03206a57021b7acf10821cfcd0646a8b">ADC_SQR4_SQ16_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:ga03206a57021b7acf10821cfcd0646a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955130a7bd74a23fed2e3520356a0b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga955130a7bd74a23fed2e3520356a0b3c">ADC_SQR4_SQ16_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:ga955130a7bd74a23fed2e3520356a0b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc929a12c1f98b9df7a5cdcf76d7632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc929a12c1f98b9df7a5cdcf76d7632">ADC_SQR4_SQ16_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:gafdc929a12c1f98b9df7a5cdcf76d7632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e518c40219c8d83b22c8ce8942308f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_DR_RDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga32e518c40219c8d83b22c8ce8942308f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3875cb0f8b0450a27c01916eb7638ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3875cb0f8b0450a27c01916eb7638ca7">ADC_DR_RDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga3875cb0f8b0450a27c01916eb7638ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf410a1bf14e651c908b2e09f0fc85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3875cb0f8b0450a27c01916eb7638ca7">ADC_DR_RDATA_Msk</a></td></tr>
<tr class="separator:gabdf410a1bf14e651c908b2e09f0fc85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b7525357056053fe08e522151538e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44b7525357056053fe08e522151538e0">ADC_DR_RDATA_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga44b7525357056053fe08e522151538e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e07977aa60f36227625a1388dbf062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e07977aa60f36227625a1388dbf062">ADC_DR_RDATA_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga95e07977aa60f36227625a1388dbf062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d373e0cc37348b8890e0e9237ddc0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d373e0cc37348b8890e0e9237ddc0f7">ADC_DR_RDATA_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga2d373e0cc37348b8890e0e9237ddc0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c110a83edbc4eed3503577b4dea182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72c110a83edbc4eed3503577b4dea182">ADC_DR_RDATA_3</a>&#160;&#160;&#160;(0x0008UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga72c110a83edbc4eed3503577b4dea182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8920d0dacd4be84100805eddcffd76e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8920d0dacd4be84100805eddcffd76e9">ADC_DR_RDATA_4</a>&#160;&#160;&#160;(0x0010UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga8920d0dacd4be84100805eddcffd76e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533de8c0bad97cca2ee56d24856d79fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga533de8c0bad97cca2ee56d24856d79fb">ADC_DR_RDATA_5</a>&#160;&#160;&#160;(0x0020UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga533de8c0bad97cca2ee56d24856d79fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be9fdacefbfb9aa761deac19746e742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be9fdacefbfb9aa761deac19746e742">ADC_DR_RDATA_6</a>&#160;&#160;&#160;(0x0040UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga4be9fdacefbfb9aa761deac19746e742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7ed60b10cf90d85eae39b2aa7fe913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf7ed60b10cf90d85eae39b2aa7fe913">ADC_DR_RDATA_7</a>&#160;&#160;&#160;(0x0080UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gacf7ed60b10cf90d85eae39b2aa7fe913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14a45a442ba4b271a3346d8b9016f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa14a45a442ba4b271a3346d8b9016f73">ADC_DR_RDATA_8</a>&#160;&#160;&#160;(0x0100UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gaa14a45a442ba4b271a3346d8b9016f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c965f964e86fee7381c9ffe4011a0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c965f964e86fee7381c9ffe4011a0bb">ADC_DR_RDATA_9</a>&#160;&#160;&#160;(0x0200UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga1c965f964e86fee7381c9ffe4011a0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc918b73020f3878533c6b22848543b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc918b73020f3878533c6b22848543b3">ADC_DR_RDATA_10</a>&#160;&#160;&#160;(0x0400UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gacc918b73020f3878533c6b22848543b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68443923f8a0f35bf6b64734a8bc1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf68443923f8a0f35bf6b64734a8bc1be">ADC_DR_RDATA_11</a>&#160;&#160;&#160;(0x0800UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gaf68443923f8a0f35bf6b64734a8bc1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2031fb78cc5837294d2de09d338fa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2031fb78cc5837294d2de09d338fa02">ADC_DR_RDATA_12</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gaf2031fb78cc5837294d2de09d338fa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90fb09c612b3b23359138b9f1adca50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae90fb09c612b3b23359138b9f1adca50">ADC_DR_RDATA_13</a>&#160;&#160;&#160;(0x2000UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gae90fb09c612b3b23359138b9f1adca50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa572c13c354c1976063fcffbd0454295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa572c13c354c1976063fcffbd0454295">ADC_DR_RDATA_14</a>&#160;&#160;&#160;(0x4000UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gaa572c13c354c1976063fcffbd0454295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50881c9403cdcf7a6c44a70ef0a03c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50881c9403cdcf7a6c44a70ef0a03c42">ADC_DR_RDATA_15</a>&#160;&#160;&#160;(0x8000UL &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga50881c9403cdcf7a6c44a70ef0a03c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dd38cefe9e4ca58d8535c9b2386cb1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab1dd38cefe9e4ca58d8535c9b2386cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fbbdaa929d9ecf3054aaaed0285b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga11fbbdaa929d9ecf3054aaaed0285b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624d1fe34014b88873e2dfa91f79232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a></td></tr>
<tr class="separator:gaa624d1fe34014b88873e2dfa91f79232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a8187287a51b6bc2814e88c13e7a27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JEXTSEL_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga43a8187287a51b6bc2814e88c13e7a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdba60b235a884cc77321c6382515a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdba60b235a884cc77321c6382515a4">ADC_JSQR_JEXTSEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga5fdba60b235a884cc77321c6382515a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8097124ae6a0a332d6fa66a494910b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdba60b235a884cc77321c6382515a4">ADC_JSQR_JEXTSEL_Msk</a></td></tr>
<tr class="separator:ga8097124ae6a0a332d6fa66a494910b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbc123a8fab93405a5defde61fc5c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcbc123a8fab93405a5defde61fc5c0b">ADC_JSQR_JEXTSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)</td></tr>
<tr class="separator:gafcbc123a8fab93405a5defde61fc5c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e399d531a12e42861ea7749bde5dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17e399d531a12e42861ea7749bde5dc1">ADC_JSQR_JEXTSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga17e399d531a12e42861ea7749bde5dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c313e13190298bb35cc7f2c0af33bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c313e13190298bb35cc7f2c0af33bcf">ADC_JSQR_JEXTSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga8c313e13190298bb35cc7f2c0af33bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ed510fc95d191754a981fc26a2a3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4ed510fc95d191754a981fc26a2a3e7">ADC_JSQR_JEXTSEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; ADC_JSQR_JEXTSEL_Pos)</td></tr>
<tr class="separator:gab4ed510fc95d191754a981fc26a2a3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44549c0712b73dca2bf8685f270623d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JEXTEN_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae44549c0712b73dca2bf8685f270623d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc3fed84855675ca9a8d056aa9eaf17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc3fed84855675ca9a8d056aa9eaf17">ADC_JSQR_JEXTEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)</td></tr>
<tr class="separator:gaccc3fed84855675ca9a8d056aa9eaf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27b9dc322ac84ef5fc8b80094ae4e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc3fed84855675ca9a8d056aa9eaf17">ADC_JSQR_JEXTEN_Msk</a></td></tr>
<tr class="separator:gad27b9dc322ac84ef5fc8b80094ae4e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f52a4af826de1bcfa5cd6db9d3e7ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f52a4af826de1bcfa5cd6db9d3e7ce8">ADC_JSQR_JEXTEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)</td></tr>
<tr class="separator:ga3f52a4af826de1bcfa5cd6db9d3e7ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e81ea3a379455b49cc3d40fb431cbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e81ea3a379455b49cc3d40fb431cbb6">ADC_JSQR_JEXTEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_JSQR_JEXTEN_Pos)</td></tr>
<tr class="separator:ga2e81ea3a379455b49cc3d40fb431cbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c01f684cb7d1dc5db5d91d29706d1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab9c01f684cb7d1dc5db5d91d29706d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d51f520a176b598792f5019ef4e1f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:ga3d51f520a176b598792f5019ef4e1f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a></td></tr>
<tr class="separator:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ea38b080462c4571524b5fcbfed292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gaf3ea38b080462c4571524b5fcbfed292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e7a96d33f640444b40b70e9ee28671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gad3e7a96d33f640444b40b70e9ee28671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086dad3b0d75e5a34736717f639f54bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ2_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga086dad3b0d75e5a34736717f639f54bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb22b426f041225a2383fbb9a014c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga1fb22b426f041225a2383fbb9a014c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a></td></tr>
<tr class="separator:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf0889d056b56e4a113142b3694166d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:gaabf0889d056b56e4a113142b3694166d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048f97e9e332adb21eca27b647af1378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga048f97e9e332adb21eca27b647af1378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bee187ed94e73b16eeea7501394581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga18bee187ed94e73b16eeea7501394581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d6ccde30a22430c658b8efc431e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga064d6ccde30a22430c658b8efc431e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af86c6e6cd2d134f389580a03449e9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ3_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga9af86c6e6cd2d134f389580a03449e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b87c9c110f68556c6d266cd9808165b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga4b87c9c110f68556c6d266cd9808165b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a></td></tr>
<tr class="separator:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693542d5a536304f364476589ba0bec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga693542d5a536304f364476589ba0bec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139ddd01c0faf219dca844477453149e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga139ddd01c0faf219dca844477453149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1452b8cf4acc90fb522d90751043aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:gac1452b8cf4acc90fb522d90751043aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24746201bf3845f70dc4e442d61d470a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ4_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga24746201bf3845f70dc4e442d61d470a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c43ea620dd89338b58bf89feab30fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:gaa3c43ea620dd89338b58bf89feab30fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a279051ef198ee34cad73743b996f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a></td></tr>
<tr class="separator:ga39a279051ef198ee34cad73743b996f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e250d329673c02f7a0d24d25e83649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga13e250d329673c02f7a0d24d25e83649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede3a17ef541039943d9dcd85df223ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:gaede3a17ef541039943d9dcd85df223ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91c880a62a6c04b37f1b8810df1ecc8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR1_OFFSET1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa91c880a62a6c04b37f1b8810df1ecc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1baece300161b812b7d25e9068b4914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1baece300161b812b7d25e9068b4914">ADC_OFR1_OFFSET1_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gad1baece300161b812b7d25e9068b4914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga700209a12e66924a0fea72afd6e4bc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1baece300161b812b7d25e9068b4914">ADC_OFR1_OFFSET1_Msk</a></td></tr>
<tr class="separator:ga700209a12e66924a0fea72afd6e4bc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5213c3bd815c20ed779ad375dee3771f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5213c3bd815c20ed779ad375dee3771f">ADC_OFR1_OFFSET1_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga5213c3bd815c20ed779ad375dee3771f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe487e2a9ac6c29d0a32dc556515c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe487e2a9ac6c29d0a32dc556515c54">ADC_OFR1_OFFSET1_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga8fe487e2a9ac6c29d0a32dc556515c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9be16d1121ae0468126a2af3005dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace9be16d1121ae0468126a2af3005dc7">ADC_OFR1_OFFSET1_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gace9be16d1121ae0468126a2af3005dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffaa1433d64fe20128707c46a4100c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffaa1433d64fe20128707c46a4100c8">ADC_OFR1_OFFSET1_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga0ffaa1433d64fe20128707c46a4100c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee81078fcb1cac2dd87c4039a4b8e22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee81078fcb1cac2dd87c4039a4b8e22a">ADC_OFR1_OFFSET1_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gaee81078fcb1cac2dd87c4039a4b8e22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e60e5e3fee0182d6861c48ec507a42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e60e5e3fee0182d6861c48ec507a42b">ADC_OFR1_OFFSET1_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga0e60e5e3fee0182d6861c48ec507a42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b537eee8b5d56c59b49a47f8f4cc2c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b537eee8b5d56c59b49a47f8f4cc2c2">ADC_OFR1_OFFSET1_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga9b537eee8b5d56c59b49a47f8f4cc2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5c06e2c758ce50fc86aa925e199aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5c06e2c758ce50fc86aa925e199aef">ADC_OFR1_OFFSET1_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gada5c06e2c758ce50fc86aa925e199aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892746923b1357d2d72ac7f679afc5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892746923b1357d2d72ac7f679afc5e1">ADC_OFR1_OFFSET1_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga892746923b1357d2d72ac7f679afc5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff933e766afe682e11a1de5050830c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeff933e766afe682e11a1de5050830c3">ADC_OFR1_OFFSET1_9</a>&#160;&#160;&#160;(0x200UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gaeff933e766afe682e11a1de5050830c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3de2a27e58d9864c56a9b750f3f3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3de2a27e58d9864c56a9b750f3f3e7">ADC_OFR1_OFFSET1_10</a>&#160;&#160;&#160;(0x400UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gaab3de2a27e58d9864c56a9b750f3f3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad9524f45565cc5ab562a793fe6beb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ad9524f45565cc5ab562a793fe6beb7">ADC_OFR1_OFFSET1_11</a>&#160;&#160;&#160;(0x800UL &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga2ad9524f45565cc5ab562a793fe6beb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6019ba474e588f4b2d79d2479b5d05d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR1_OFFSET1_CH_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga6019ba474e588f4b2d79d2479b5d05d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fed1f61392a2ef3e37ae5209dd1d128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fed1f61392a2ef3e37ae5209dd1d128">ADC_OFR1_OFFSET1_CH_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga7fed1f61392a2ef3e37ae5209dd1d128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e94005518a839badc98d9713de326ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fed1f61392a2ef3e37ae5209dd1d128">ADC_OFR1_OFFSET1_CH_Msk</a></td></tr>
<tr class="separator:ga1e94005518a839badc98d9713de326ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6771691b66263d52d2237c02e028c9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6771691b66263d52d2237c02e028c9ca">ADC_OFR1_OFFSET1_CH_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga6771691b66263d52d2237c02e028c9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28da6c98439636c6b3d62124b2ddf340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28da6c98439636c6b3d62124b2ddf340">ADC_OFR1_OFFSET1_CH_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga28da6c98439636c6b3d62124b2ddf340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c32b982991b0a905496e92670bab448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c32b982991b0a905496e92670bab448">ADC_OFR1_OFFSET1_CH_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga1c32b982991b0a905496e92670bab448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2207887ce2435a8928e4018b6f9ed4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2207887ce2435a8928e4018b6f9ed4b9">ADC_OFR1_OFFSET1_CH_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga2207887ce2435a8928e4018b6f9ed4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac01cb6adf46ec13ebf4e3d553e4aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ac01cb6adf46ec13ebf4e3d553e4aa1">ADC_OFR1_OFFSET1_CH_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga6ac01cb6adf46ec13ebf4e3d553e4aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4301d5cc137d003ed825192a00d57c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR1_OFFSET1_EN_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gabc4301d5cc137d003ed825192a00d57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e3b2b0a3bf4cc518f51f152bc6e8be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e3b2b0a3bf4cc518f51f152bc6e8be4">ADC_OFR1_OFFSET1_EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_OFR1_OFFSET1_EN_Pos)</td></tr>
<tr class="separator:ga5e3b2b0a3bf4cc518f51f152bc6e8be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e0d0a06ebf3276d9c278ef3e7ccbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e3b2b0a3bf4cc518f51f152bc6e8be4">ADC_OFR1_OFFSET1_EN_Msk</a></td></tr>
<tr class="separator:ga47e0d0a06ebf3276d9c278ef3e7ccbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0893c3c82b130bfd1155857a2158644a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR2_OFFSET2_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0893c3c82b130bfd1155857a2158644a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d633cb4c3e66b8c4515afa3b360b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3d633cb4c3e66b8c4515afa3b360b30">ADC_OFR2_OFFSET2_Msk</a>&