# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v2/Development/Testbench/comm_v2_testbench.mpf
# Loading project comm_v2_testbench
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 64 compiles, 0 failed with no errors.
vsim work.testbench_top
# vsim work.testbench_top 
# Start time: 18:29:12 on Jul 28,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rmap_target_pkg(body)
# Loading work.rmap_mem_area_nfee_pkg(body)
# Loading work.spwpkg
# Loading work.avalon_mm_spacewire_registers_pkg(body)
# Loading work.fee_data_controller_pkg(body)
# Loading work.avalon_mm_spacewire_pkg
# Loading work.comm_avm_buffers_pkg(body)
# Loading work.spw_codec_pkg
# Loading work.windowing_dataset_pkg(body)
# Loading work.comm_irq_manager_pkg(body)
# Loading work.testbench_top(rtl)
# Loading work.config_avalon_stimuli(rtl)
# Loading work.avalon_buffer_r_stimuli(rtl)
# Loading work.avalon_buffer_l_stimuli(rtl)
# Loading work.windowing_fifo_pkg(body)
# Loading work.comm_v2_top(rtl)
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# Loading work.comm_avm_buffers_reader_ent(rtl)
# Loading work.comm_avm_buffers_controller_ent(rtl)
# Loading work.windowing_buffer_ent(rtl)
# Loading work.windowing_avsbuff_sc_fifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.windowing_data_fifo_ent(rtl)
# Loading work.windowing_data_sc_fifo(syn)
# Loading work.windowing_mask_fifo_ent(rtl)
# Loading work.windowing_mask_sc_fifo(syn)
# Loading work.comm_data_transmitter_pkg(body)
# Loading work.fee_data_controller_top(rtl)
# Loading work.fee_data_manager_ent(rtl)
# Loading work.fee_hkdata_controller_top(rtl)
# Loading work.fee_hkdata_manager_ent(rtl)
# Loading work.data_packet_header_gen_ent(rtl)
# Loading work.data_packet_hk_writer_ent(rtl)
# Loading work.send_buffer_ent(rtl)
# Loading work.send_buffer_sc_1k_fifo(syn)
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.masking_machine_ent(rtl)
# Loading work.delay_machine_ent(rtl)
# Loading work.masking_machine_sc_fifo(syn)
# Loading work.fee_imgdata_manager_ent(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# Loading work.send_buffer_0_sc_fifo(syn)
# Loading work.send_buffer_1_sc_fifo(syn)
# Loading work.comm_data_transmitter_top(rtl)
# Loading work.comm_data_transmitter_manager_ent(rtl)
# Loading work.comm_data_transmitter_housekeep_ent(rtl)
# Loading work.comm_data_transmitter_fullimage_ent(rtl)
# Loading work.comm_data_transmitter_windowing_ent(rtl)
# Loading work.error_injection_ent(rtl)
# Loading work.rmap_target_crc_pkg(body)
# Loading work.rmap_target_top(rtl)
# Loading work.rmap_target_user_ent(rtl)
# Loading work.rmap_target_command_ent(rtl)
# Loading work.rmap_target_write_ent(rtl)
# Loading work.rmap_target_read_ent(rtl)
# Loading work.rmap_target_reply_ent(rtl)
# Loading work.spw_mux_ent(rtl)
# Loading work.comm_rmap_rw_manager_ent(rtl)
# Loading work.comm_timecode_manager_ent(rtl)
# Loading work.comm_restart_manager_ent(rtl)
# Loading work.comm_feeb_irq_manager_ent(rtl)
# Loading work.comm_rmap_irq_manager_ent(rtl)
# Loading work.comm_sync_manager_ent(rtl)
# Loading work.comm_statistics_manager_ent(rtl)
# Loading work.spw_controller_stimuli(rtl)
# Loading work.delay_block_ent(rtl)
# ** Warning: Design size of 20664 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
restart
add wave -position insertpoint sim:/testbench_top/spw_controller_stimuli_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rfranca  Hostname: ACER-AN5-RF  ProcessID: 52292
#           Attempting to use alternate WLF file "./wlfthgqinx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthgqinx
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/rmap_target_top_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/rmap_target_top_inst/rmap_target_user_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/rmap_target_top_inst/rmap_target_command_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/rmap_target_top_inst/rmap_target_write_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/rmap_target_top_inst/rmap_target_read_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/rmap_target_top_inst/rmap_target_reply_ent_inst/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v2/Development/Testbench/rmap.do
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/rmap_target_top_inst/rmap_target_user_ent_inst/p_rmap_target_user_FSM_state/*
restart
run
# Compile of rmap_target_reply_ent.vhd was successful.
restart
# Loading work.rmap_target_reply_ent(rtl)
# ** Warning: Design size of 14592 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of spw_controller_stimuli.vhd was successful.
restart
# Loading work.spw_controller_stimuli(rtl)
# ** Warning: Design size of 14433 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
restart
run
# Compile of spw_controller_stimuli.vhd was successful.
restart
# Loading work.spw_controller_stimuli(rtl)
# ** Warning: Design size of 14433 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of spw_controller_stimuli.vhd failed with 3 errors.
# Compile of spw_controller_stimuli.vhd was successful.
restart
# Loading work.spw_controller_stimuli(rtl)
# ** Warning: Design size of 14442 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of spw_controller_stimuli.vhd was successful.
restart
# Loading work.spw_controller_stimuli(rtl)
# ** Warning: Design size of 14442 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of spw_controller_stimuli.vhd was successful.
restart
# Loading work.spw_controller_stimuli(rtl)
# ** Warning: Design size of 14442 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of spw_controller_stimuli.vhd was successful.
restart
# Loading work.spw_controller_stimuli(rtl)
# ** Warning: Design size of 14442 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
restart
run
# Compile of spw_controller_stimuli.vhd was successful.
restart
# Loading work.spw_controller_stimuli(rtl)
# ** Warning: Design size of 14442 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of spw_controller_stimuli.vhd was successful.
restart
# Loading work.spw_controller_stimuli(rtl)
# ** Warning: Design size of 14442 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd failed with 4 errors.
# 3 compiles, 1 failed with 4 errors.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 64 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/comm_rmap_irq_manager_ent_inst/*
restart
# Loading work.rmap_target_pkg(body)
# Loading work.avalon_mm_spacewire_registers_pkg(body)
# Loading work.fee_data_controller_pkg(body)
# Loading work.avalon_mm_spacewire_pkg
# Loading work.comm_avm_buffers_pkg(body)
# Loading work.spw_codec_pkg
# Loading work.windowing_dataset_pkg(body)
# Loading work.comm_irq_manager_pkg(body)
# Loading work.testbench_top(rtl)
# Loading work.config_avalon_stimuli(rtl)
# Loading work.avalon_buffer_r_stimuli(rtl)
# Loading work.avalon_buffer_l_stimuli(rtl)
# Loading work.windowing_fifo_pkg(body)
# Loading work.comm_v2_top(rtl)
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# Loading work.comm_avm_buffers_reader_ent(rtl)
# Loading work.comm_avm_buffers_controller_ent(rtl)
# Loading work.windowing_buffer_ent(rtl)
# Loading work.windowing_avsbuff_sc_fifo(syn)
# Loading work.windowing_data_fifo_ent(rtl)
# Loading work.windowing_data_sc_fifo(syn)
# Loading work.windowing_mask_fifo_ent(rtl)
# Loading work.windowing_mask_sc_fifo(syn)
# Loading work.comm_data_transmitter_pkg(body)
# Loading work.fee_data_controller_top(rtl)
# Loading work.fee_data_manager_ent(rtl)
# Loading work.fee_hkdata_controller_top(rtl)
# Loading work.fee_hkdata_manager_ent(rtl)
# Loading work.data_packet_header_gen_ent(rtl)
# Loading work.data_packet_hk_writer_ent(rtl)
# Loading work.send_buffer_ent(rtl)
# Loading work.send_buffer_sc_1k_fifo(syn)
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.masking_machine_ent(rtl)
# Loading work.delay_machine_ent(rtl)
# Loading work.masking_machine_sc_fifo(syn)
# Loading work.fee_imgdata_manager_ent(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# Loading work.send_buffer_0_sc_fifo(syn)
# Loading work.send_buffer_1_sc_fifo(syn)
# Loading work.comm_data_transmitter_top(rtl)
# Loading work.comm_data_transmitter_manager_ent(rtl)
# Loading work.comm_data_transmitter_housekeep_ent(rtl)
# Loading work.comm_data_transmitter_fullimage_ent(rtl)
# Loading work.comm_data_transmitter_windowing_ent(rtl)
# Loading work.error_injection_ent(rtl)
# Loading work.rmap_target_crc_pkg(body)
# Loading work.rmap_target_top(rtl)
# Loading work.rmap_target_user_ent(rtl)
# Loading work.rmap_target_command_ent(rtl)
# Loading work.rmap_target_write_ent(rtl)
# Loading work.rmap_target_read_ent(rtl)
# Loading work.rmap_target_reply_ent(rtl)
# Loading work.spw_mux_ent(rtl)
# Loading work.comm_rmap_rw_manager_ent(rtl)
# Loading work.comm_timecode_manager_ent(rtl)
# Loading work.comm_restart_manager_ent(rtl)
# Loading work.comm_feeb_irq_manager_ent(rtl)
# Loading work.comm_rmap_irq_manager_ent(rtl)
# Loading work.comm_sync_manager_ent(rtl)
# Loading work.comm_statistics_manager_ent(rtl)
# Loading work.spw_controller_stimuli(rtl)
# ** Warning: Design size of 20266 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_v2_top.vhd was successful.
restart
# Loading work.comm_v2_top(rtl)
# ** Warning: Design size of 14446 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of spw_controller_stimuli.vhd was successful.
restart
# Loading work.spw_controller_stimuli(rtl)
# ** Warning: Design size of 14454 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 64 compiles, 0 failed with no errors.
