{"Source Block": ["oh/elink/hdl/erx_io.v@56:66@HdlIdDef", "   //############\n   //# REGS\n   //############\n   reg [7:0] \t data_even_reg;   \n   reg [7:0] \t data_odd_reg;\n   wire \t rx_frame;\n   wire  \t rx_frame_old;\n   reg [111:0]   rx_sample; \n   reg [6:0] \t rx_pointer;\n   reg \t\t access;  \n   reg \t\t burst;\n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@57:67", "   //# REGS\n   //############\n   reg [7:0] \t data_even_reg;   \n   reg [7:0] \t data_odd_reg;\n   wire \t rx_frame;\n   wire  \t rx_frame_old;\n   reg [111:0]   rx_sample; \n   reg [6:0] \t rx_pointer;\n   reg \t\t access;  \n   reg \t\t burst;\n   reg [PW-1:0]  rx_packet_lclk;\n"], ["oh/elink/hdl/erx_io.v@55:65", "\n   //############\n   //# REGS\n   //############\n   reg [7:0] \t data_even_reg;   \n   reg [7:0] \t data_odd_reg;\n   wire \t rx_frame;\n   wire  \t rx_frame_old;\n   reg [111:0]   rx_sample; \n   reg [6:0] \t rx_pointer;\n   reg \t\t access;  \n"], ["oh/elink/hdl/erx_io.v@58:68", "   //############\n   reg [7:0] \t data_even_reg;   \n   reg [7:0] \t data_odd_reg;\n   wire \t rx_frame;\n   wire  \t rx_frame_old;\n   reg [111:0]   rx_sample; \n   reg [6:0] \t rx_pointer;\n   reg \t\t access;  \n   reg \t\t burst;\n   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n"], ["oh/elink/hdl/erx_io.v@54:64", "   wire     rx_ref_clk_idlyctrl;\n\n   //############\n   //# REGS\n   //############\n   reg [7:0] \t data_even_reg;   \n   reg [7:0] \t data_odd_reg;\n   wire \t rx_frame;\n   wire  \t rx_frame_old;\n   reg [111:0]   rx_sample; \n   reg [6:0] \t rx_pointer;\n"]], "Diff Content": {"Delete": [[61, "   wire \t rx_frame;\n"]], "Add": [[61, "   wire [1:0] \t rx_frame;\n"], [61, "   reg [1:0] \t rx_frame_sync;\n"]]}}