{title:'Rashidi et al. (§72012§r)', author: 'Moslem Rashidi; Mikael Hogrud; Donatas Siaudinis; Affaq Qamar; Imran Khan', display:{Lore:['[{"text": "arXiv:1011.4157", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA full-custom ASIC design of a 8-bit, 25 MHz, Pipeline ADC using 0.35 um CMOS technology\\u00a7r\\n\\n\\u00a78\\u00a7oMoslem Rashidi\\nMikael Hogrud\\nDonatas Siaudinis\\nAffaq Qamar\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1011.4157\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 24 Jul 2012 00:57:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7othe paper needs to be withdrawn because of copyright conflicts\\u00a7r"}']}
{title:'Sharma et al. (§72012§r)', author: 'Hrishikesh Sharma; Sachin Patkar', display:{Lore:['[{"text": "arXiv:1108.3970", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Design Methodology for Folded, Pipelined Architectures in VLSI Applications using Projective Space Lattices\\u00a7r\\n\\n\\u00a78\\u00a7oHrishikesh Sharma\\nSachin Patkar\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1108.3970\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 4 Aug 2012 07:51:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to Elsevier Journal of Microprocessors and Microsystems: Embedded Hardware Design\\u00a7r"}']}
{title:'Ramkumar et al. (§72012§r)', author: 'B. Ramkumar; V. Sreedeep; Harish M Kittur', display:{Lore:['[{"text": "arXiv:1110.3281", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFaster Energy Efficient Dadda Based Baugh-Wooley Multipliers\\u00a7r\\n\\n\\u00a78\\u00a7oB. Ramkumar\\nV. Sreedeep\\nHarish M Kittur\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1110.3281\\u00a7r\\n\\nVersion:\\u00a77v4 (Thu, 26 Apr 2012 11:52:33 GMT)\\u00a7r"}']}
{title:'Hahanov et al. (§72012§r)', author: 'Vladimir Hahanov; Wajeb Gharibi; Eugenia Litvinova; Svetlana Chumachenko', display:{Lore:['[{"text": "arXiv:1201.0954", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInformation Analysis Infrastructure for Diagnosis\\u00a7r\\n\\n\\u00a78\\u00a7oVladimir Hahanov\\nWajeb Gharibi\\nEugenia Litvinova\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1201.0954\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 4 Jan 2012 18:21:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages; INFORMATION: An International Interdisciplinary Journal, Vol. 14, No. 7, July 2011. Tokyo. arXiv admin note: substantial text overlap with arXiv:1105.1973\\u00a7r"}']}
{title:'Ashari et al. (§72012§r)', author: 'Zainab Ashari; Anis Nurashikin Nordin', display:{Lore:['[{"text": "arXiv:1201.1674", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTheoretical Modeling and Simulation of Phase-Locked Loop (PLL) for Clock Data Recovery (CDR)\\u00a7r\\n\\n\\u00a78\\u00a7oZainab Ashari\\nAnis Nurashikin Nordin\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1201.1674\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 9 Jan 2012 01:00:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages\\u00a7r"}']}
{title:'Bhat (§72012§r)', author: 'Naagesh S. Bhat', display:{Lore:['[{"text": "arXiv:1201.2107", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and ASIC implementation of DUC/DDC for communication systems\\u00a7r\\n\\n\\u00a78\\u00a7oNaagesh S. Bhat\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1201.2107\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/vlsic.2011.2410\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of VLSI design & Communication Systems\\n  (VLSICS) Vol.2, No.4, December 2011\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 Jan 2012 16:46:57 GMT)\\u00a7r"}']}
{title:'Christe et al. (§72012§r)', author: 'S. Allin Christe; M. Vignesh; A. Kandaswamy', display:{Lore:['[{"text": "arXiv:1201.2542", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn efficient FPGA implementation of MRI image filtering and tumor characterization using Xilinx system generator\\u00a7r\\n\\n\\u00a78\\u00a7oS. Allin Christe\\nM. Vignesh\\nA. Kandaswamy\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1201.2542\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 12 Jan 2012 12:23:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages,14 figures,2 tables\\u00a7r"}']}
{title:'Mittal et al. (§72012§r)', author: 'Shaily Mittal; Nitin', display:{Lore:['[{"text": "arXiv:1202.0613", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Resolution for Shared Memory Conflict in Multiprocessor System-on-a-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oShaily Mittal\\nNitin\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1202.0613\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIJCSI International Journal of Computer Science Issues, Vol. 8,\\n  Issue 4, No 1, July 2011\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Feb 2012 06:47:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 4 figures\\u00a7r"}']}
{title:'Mahran (§72012§r)', author: 'Ahmed M. Mahran', display:{Lore:['[{"text": "arXiv:1203.0787", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA handy systematic method for data hazards detection in an instruction set of a pipelined microprocessor\\u00a7r\\n\\n\\u00a78\\u00a7oAhmed M. Mahran\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1203.0787\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 4 Mar 2012 23:43:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 10 figures, 9 tables\\u00a7r"}']}
{title:'Biagioni et al. (§72012§r)', author: 'Andrea Biagioni; Francesca Lo Cicero; Alessandro Lonardo; Pier Stanislao Paolucci; Mersia Perra; Davide Rossetti; Carlo Sidore; Francesco Simula; Laura Tosoratto; Piero Vicini', display:{Lore:['[{"text": "arXiv:1203.1536", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Distributed Network Processor: a novel off-chip and on-chip interconnection network architecture\\u00a7r\\n\\n\\u00a78\\u00a7oAndrea Biagioni\\nFrancesca Lo Cicero\\nAlessandro Lonardo\\n+ 6 others\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1203.1536\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Mar 2012 16:46:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 11 figures, submitted to Hot Interconnect 2009\\u00a7r"}']}
{title:'Soliman et al. (§72012§r)', author: 'Ahmed H. M. Soliman; E. M. Saad; M. El-Bably; Hesham M. A. M. Keshk', display:{Lore:['[{"text": "arXiv:1203.4150", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesigning a WISHBONE Protocol Network Adapter for an Asynchronous Network-on-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oAhmed H. M. Soliman\\nE. M. Saad\\nM. El-Bably\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1203.4150\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIJCSI International Journal of Computer Science Issues, Vol. 8,\\n  Issue 4, No 2, July 2011, 262-268\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 19 Mar 2012 16:18:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 6 figures; ISSN (Online): 1694-0814\\u00a7r"}']}
{title:'Menezo et al. (§72012§r)', author: 'Lucia G. Menezo; Valentin Puente; Jose-Angel Gregorio', display:{Lore:['[{"text": "arXiv:1203.5349", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLOCKE Detailed Specification Tables\\u00a7r\\n\\n\\u00a78\\u00a7oLucia G. Menezo\\nValentin Puente\\nJose-Angel Gregorio\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1203.5349\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 22 Mar 2012 10:48:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 pages\\u00a7r"}']}
{title:'Akram et al. (§72012§r)', author: 'Muhammad Adeel Akram; Aamir Khan; Muhammad Masood Sarfaraz', display:{Lore:['[{"text": "arXiv:1204.1179", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lC-slow Technique vs Multiprocessor in designing Low Area Customized Instruction set Processor for Embedded Applications\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Adeel Akram\\nAamir Khan\\nMuhammad Masood Sarfaraz\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1204.1179\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer Applications (0975 - 8887)\\n  Volume 36 - No.7, December 2011\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 5 Apr 2012 10:59:03 GMT)\\u00a7r"}']}
{title:'Alipour et al. (§72012§r)', author: 'Mehdi Alipour; Hojjat Taghdisi', display:{Lore:['[{"text": "arXiv:1204.2772", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEffect of Thread Level Parallelism on the Performance of Optimum Architecture for Embedded Applications\\u00a7r\\n\\n\\u00a78\\u00a7oMehdi Alipour\\nHojjat Taghdisi\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1204.2772\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 12 Apr 2012 17:07:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oInternational Journal of Embedded Systems and Applications (IJESA), http://airccse.org/journal/ijesa/current2012.html\\u00a7r"}']}
{title:'Alipour et al. (§72012§r)', author: 'Mehdi Alipour; Mostafa E. Salehi', display:{Lore:['[{"text": "arXiv:1204.2809", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance-Optimum Superscalar Architecture for Embedded Applications\\u00a7r\\n\\n\\u00a78\\u00a7oMehdi Alipour\\nMostafa E. Salehi\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1204.2809\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nhttp://indianjournals.com/ijor.aspx 2012\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 12 Apr 2012 18:40:55 GMT)\\u00a7r"}']}
{title:'Singla et al. (§72012§r)', author: 'Pradeep Singla; Naveen Kr. Malik', display:{Lore:['[{"text": "arXiv:1204.5407", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReversible Programmable Logic Array (RPLA) using Feynman     MUX Gates for Low Power Industrial Applications\\u00a7r\\n\\n\\u00a78\\u00a7oPradeep Singla\\nNaveen Kr. Malik\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1204.5407\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nPradeep Singla and Naveen Kr. Malik. Article: Reversible\\n  Programmable Logic Array (RPLA) using Feynman & MUX Gates for Low Power\\n  Industrial Applications. Proceedinggs of ICIAICT-2012,pp 411-419, March 2012\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 24 Apr 2012 15:28:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 Pages, 9 Figures\\u00a7r"}']}
{title:'Paul et al. (§72012§r)', author: 'Rourab Paul; Sangeet Saha; Jkm Sadique Uz Zaman; Suman Das; Amlan Chakrabarti; Ranjan Ghosh', display:{Lore:['[{"text": "arXiv:1205.1737", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA simple 1-byte 1-clock RC4 design and its efficient implementation in FPGA coprocessor for secured ethernet communication\\u00a7r\\n\\n\\u00a78\\u00a7oRourab Paul\\nSangeet Saha\\nJkm Sadique Uz Zaman\\n+ 2 others\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1205.1737\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 27 Jul 2012 15:15:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oProceedings of National Workshop on Cryptology 2012 Organized by CRSI(http://crsind.com/),INDIA Held at VIT,INDIA (06.08.12 - 08.08.12)\\u00a7r"}']}
{title:'Sharma et al. (§72012§r)', author: 'Mohandeep Sharma; Dilip Kumar', display:{Lore:['[{"text": "arXiv:1205.1860", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWishbone bus Architecture - A Survey and Comparison\\u00a7r\\n\\n\\u00a78\\u00a7oMohandeep Sharma\\nDilip Kumar\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1205.1860\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/vlsic.2012.3210\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational journal of VLSI Design & Communication Systems\\n  (VLSICS) Vol.3, No.2 April 2012, 107-124\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 9 May 2012 03:18:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o18 pages\\u00a7r"}']}
{title:'Singh et al. (§72012§r)', author: 'Amandeep Singh; Balwinder Singh', display:{Lore:['[{"text": "arXiv:1205.1866", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMicrocontroller Based Testing of Digital IP-Core\\u00a7r\\n\\n\\u00a78\\u00a7oAmandeep Singh\\nBalwinder Singh\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1205.1866\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/vlsic.2012.3205\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 9 May 2012 04:15:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oMicrocontroller, FPGA, Testing, TMR, SOC\\u00a7r"}']}
{title:'Alipour et al. (§72012§r)', author: 'Mehdi Alipour; Mostafa E. Salehi; Hesamodin shojaei baghini', display:{Lore:['[{"text": "arXiv:1205.1871", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign Space Exploration to Find the Optimum Cache and Register File Size for Embedded Applications\\u00a7r\\n\\n\\u00a78\\u00a7oMehdi Alipour\\nMostafa E. Salehi\\nHesamodin shojaei baghini\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1205.1871\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 9 May 2012 05:23:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe 2011 International Conference on Embedded Systems and Applications, las vegas, nevada, USA\\u00a7r"}']}
{title:'Paul et al. (§72012§r)', author: 'Rourab Paul; Sangeet Saha; Suman Sau; Amlan Chakrabarti', display:{Lore:['[{"text": "arXiv:1205.2153", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and implementation of real time AES-128 on real time operating system for multiple FPGA communication\\u00a7r\\n\\n\\u00a78\\u00a7oRourab Paul\\nSangeet Saha\\nSuman Sau\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1205.2153\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 May 2012 04:04:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, IEMCON 12, Kolkata\\u00a7r"}']}
{title:'Leduc-Primeau et al. (§72012§r)', author: 'François Leduc-Primeau; Saied Hemati; Shie Mannor; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1205.2428", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRelaxed Half-Stochastic Belief Propagation\\u00a7r\\n\\n\\u00a78\\u00a7oFran\\u00e7ois Leduc-Primeau\\nSaied Hemati\\nShie Mannor\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1205.2428\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 11 May 2012 05:06:47 GMT)\\u00a7r"}']}
{title:'Lashgar et al. (§72012§r)', author: 'Ahmad Lashgar; Amirali Baniasadi; Ahmad Khonsari', display:{Lore:['[{"text": "arXiv:1205.4967", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInvestigating Warp Size Impact in GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oAhmad Lashgar\\nAmirali Baniasadi\\nAhmad Khonsari\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1205.4967\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 May 2012 16:26:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 7 figures, 2 tables, Technical Report\\u00a7r"}']}
{title:'Paul et al. (§72012§r)', author: 'Rourab Paul; Suman Sau; Amlan Chakrabarti', display:{Lore:['[{"text": "arXiv:1206.1567", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitecture for real time continuous sorting on large width data volume for fpga based applications\\u00a7r\\n\\n\\u00a78\\u00a7oRourab Paul\\nSuman Sau\\nAmlan Chakrabarti\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1206.1567\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Jun 2012 18:17:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages,RASTM,2011 INDORE\\u00a7r"}']}
{title:'Li et al. (§72012§r)', author: 'Lei Li; Tianshi Chen; Yunji Chen; Ling Li; Ruiyang Wu', display:{Lore:['[{"text": "arXiv:1206.2132", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRepTFD: Replay Based Transient Fault Detection\\u00a7r\\n\\n\\u00a78\\u00a7oLei Li\\nTianshi Chen\\nYunji Chen\\nLing Li\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1206.2132\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Jun 2012 08:50:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o22 pages, 11 figures\\u00a7r"}']}
{title:'Liu et al. (§72012§r)', author: 'Daofu Liu; Yunji Chen; Qi Guo; Tianshi Chen; Ling Li; Qunfeng Dong; Weiwu Hu', display:{Lore:['[{"text": "arXiv:1206.4753", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDLS: Directoryless Shared Last-level Cache\\u00a7r\\n\\n\\u00a78\\u00a7oDaofu Liu\\nYunji Chen\\nQi Guo\\n+ 3 others\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1206.4753\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 7 Oct 2012 04:08:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been withdrawn by the authors due to a major revision\\u00a7r"}']}
{title:'Merino et al. (§72012§r)', author: 'Javier Merino; Valentin Puente; José Ángel Gregorio', display:{Lore:['[{"text": "arXiv:1206.6213", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Necessity for Hardware QoS Support for Server Consolidation and Cloud Computing\\u00a7r\\n\\n\\u00a78\\u00a7oJavier Merino\\nValentin Puente\\nJos\\u00e9 \\u00c1ngel Gregorio\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1206.6213\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 Jun 2012 09:33:06 GMT)\\u00a7r"}']}
{title:'Shah et al. (§72012§r)', author: 'Hardik Shah; Andreas Raabe; Alois Knoll', display:{Lore:['[{"text": "arXiv:1207.1187", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic Priority Queue: An SDRAM Arbiter With Bounded Access Latencies for Tight WCET Calculation\\u00a7r\\n\\n\\u00a78\\u00a7oHardik Shah\\nAndreas Raabe\\nAlois Knoll\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1207.1187\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 5 Jul 2012 08:20:02 GMT)\\u00a7r"}']}
{title:'Singh et al. (§72012§r)', author: 'Nungleppam Monoranjan Singh; Kanak Chandra Sarma; Nungleppam Gopil Singh', display:{Lore:['[{"text": "arXiv:1207.1683", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and Development of Low Cost Multi-Channel USB Data\\u00a7r\\n\\n\\u00a78\\u00a7oNungleppam Monoranjan Singh\\nKanak Chandra Sarma\\nNungleppam Gopil Singh\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1207.1683\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5120/7452-0633\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer Applications 48(18):47-51, June\\n  2012\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 6 Jul 2012 16:52:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages,8 figures, published in International Journal of Computer Applications (IJCA)\\u00a7r"}']}
{title:'Singh et al. (§72012§r)', author: 'N. Monoranjan Singh; K. C. Sarma', display:{Lore:['[{"text": "arXiv:1207.2060", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of PIC12F675 Microcontroller Based Data Acquisition System for Slowly Varying Signals\\u00a7r\\n\\n\\u00a78\\u00a7oN. Monoranjan Singh\\nK. C. Sarma\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1207.2060\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJournal of Instrum. Soc. of India, Vol. 40 No. 1 March 2010, pp\\n  15-17\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 9 Jul 2012 14:25:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in the Journal of Instrument Society of India (ISOI)\\u00a7r"}']}
{title:'Singh et al. (§72012§r)', author: 'N. Monoranjan Singh; K. C. Sarma', display:{Lore:['[{"text": "arXiv:1207.2739", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow Cost PC Based Real Time Data Logging System Using PCs Parallel Port For Slowly Varying Signals\\u00a7r\\n\\n\\u00a78\\u00a7oN. Monoranjan Singh\\nK. C. Sarma\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1207.2739\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJ. Assam Sc. Soc. Vol. 50; No. 1,2; 36-41; December 2009\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 11 Jul 2012 18:29:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in the Journal of Assam Science Society, December 2009\\u00a7r"}']}
{title:'Sarma et al. (§72012§r)', author: 'Rajkumar Sarma; Veerati Raju', display:{Lore:['[{"text": "arXiv:1207.2840", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and Performance Analysis of hybrid adders for high speed arithmetic circuit\\u00a7r\\n\\n\\u00a78\\u00a7oRajkumar Sarma\\nVeerati Raju\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1207.2840\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 12 Jul 2012 03:57:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 PAGES, 10 FIGURES\\u00a7r"}']}
{title:'Nayaka et al. (§72012§r)', author: 'Raja Jitendra Nayaka; R. C. Biradar', display:{Lore:['[{"text": "arXiv:1207.5138", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEthernet Packet Processor for SoC Application\\u00a7r\\n\\n\\u00a78\\u00a7oRaja Jitendra Nayaka\\nR. C. Biradar\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1207.5138\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 21 Jul 2012 13:47:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe International WorkshopOf Information Technology, Control And Automation (Itca-2012), Sl.No.27. Proceedings In Computer Science Information Technology (Cs It) Series\\u00a7r"}']}
{title:'Muslim et al. (§72012§r)', author: 'Nasif Muslim; Md. Tanvir Adnan; Mohammad Zahidul Kabir; Md. Humayun Kabir; Sheikh Mominul Islam', display:{Lore:['[{"text": "arXiv:1208.0995", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and implementation of a digital clock showing digits in Bangla font using microcontroller AT89C4051\\u00a7r\\n\\n\\u00a78\\u00a7oNasif Muslim\\nMd. Tanvir Adnan\\nMohammad Zahidul Kabir\\nMd. Humayun Kabir\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1208.0995\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 5 Aug 2012 09:22:06 GMT)\\u00a7r"}']}
{title:'Lashgar et al. (§72012§r)', author: 'Ahmad Lashgar; Amirali Baniasadi; Ahmad Khonsari', display:{Lore:['[{"text": "arXiv:1208.2374", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic Warp Resizing in High-Performance SIMT\\u00a7r\\n\\n\\u00a78\\u00a7oAhmad Lashgar\\nAmirali Baniasadi\\nAhmad Khonsari\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1208.2374\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 3 Nov 2012 19:05:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 5 Figures, 3 Lists, 1 Table, The extended version of ICCD 2012 poster paper\\u00a7r"}']}
{title:'Boukhobza et al. (§72012§r)', author: 'Jalil Boukhobza; Pierre Olivier; Stéphane Rubini', display:{Lore:['[{"text": "arXiv:1209.3099", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Cache Management Strategy to Replace Wear Leveling Techniques for Embedded Flash Memory\\u00a7r\\n\\n\\u00a78\\u00a7oJalil Boukhobza\\nPierre Olivier\\nSt\\u00e9phane Rubini\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1209.3099\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 14 Sep 2012 06:09:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oCe papier a obtenu le \\"BestPaper Award\\" dans le \\"Computer System track\\" nombre de page: 8; International Symposium on Performance Evaluation of Computer Telecommunication Systems, La Haye : Netherlands (2011)\\u00a7r"}']}
{title:'Nia et al. (§72012§r)', author: 'Saeid Sharifian Nia; Abbas Vafaei; Hamid Shahimohamadi', display:{Lore:['[{"text": "arXiv:1209.3564", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeadlock Recovery Technique in Bus Enhanced NoC Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oSaeid Sharifian Nia\\nAbbas Vafaei\\nHamid Shahimohamadi\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1209.3564\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Sep 2012 07:14:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 4 figures\\u00a7r"}']}
{title:'Stolfi (§72012§r)', author: 'Guido Stolfi', display:{Lore:['[{"text": "arXiv:1210.6338", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Ternary Digital to Analog Converter with High Power Output and 170-dB Dynamic Range\\u00a7r\\n\\n\\u00a78\\u00a7oGuido Stolfi\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1210.6338\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Oct 2012 15:11:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 10 figures\\u00a7r"}']}
{title:'Dutta et al. (§72012§r)', author: 'Chaitali Biswas Dutta; Partha Garai; Amitabha Sinha', display:{Lore:['[{"text": "arXiv:1211.5248", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign Of A Reconfigurable DSP Processor With Bit Efficient Residue Number System\\u00a7r\\n\\n\\u00a78\\u00a7oChaitali Biswas Dutta\\nPartha Garai\\nAmitabha Sinha\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1211.5248\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 22 Nov 2012 10:46:25 GMT)\\u00a7r"}']}
{title:'Moazez et al. (§72012§r)', author: 'Mahsa Moazez; Farshad Safaei; Majid Rezazadeh', display:{Lore:['[{"text": "arXiv:1212.0310", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and Implementation of Multistage Interconnection Networks for SoC Networks\\u00a7r\\n\\n\\u00a78\\u00a7oMahsa Moazez\\nFarshad Safaei\\nMajid Rezazadeh\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1212.0310\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 3 Dec 2012 08:28:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 Pages, 14 Figures; International Journal of Computer Science, Engineering and Information Technology (IJCSEIT), Vol.2, No.5, October 2012\\u00a7r"}']}
{title:'Saha et al. (§72012§r)', author: 'Sangeet Saha; Chandrajit pal; Rourab paul; Satyabrata Maity; Suman Sau', display:{Lore:['[{"text": "arXiv:1212.6303", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA brief experience on journey through hardware developments for image processing and its applications on Cryptography\\u00a7r\\n\\n\\u00a78\\u00a7oSangeet Saha\\nChandrajit pal\\nRourab paul\\nSatyabrata Maity\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1212.6303\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 27 Dec 2012 05:16:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn the proceedings of 100th Indian Science Congress,03-07 January,Kolkata\\u00a7r"}']}
{title:'Jurkovic (§72012§r)', author: 'Franc Jurkovic', display:{Lore:['[{"text": "arXiv:cs/0407019", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStochastic fuzzy controller\\u00a7r\\n\\n\\u00a78\\u00a7oFranc Jurkovic\\u00a7r\\n\\n\\u00a772012\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0407019\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 12 Apr 2012 10:53:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oWithdrawn by the author\\u00a7r"}']}
