
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/zqy/vitis_hls/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/zqy/vitis_hls/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'xtraa100' (Linux_x86_64 version 6.5.0-1023-oem) on Mon Oct 06 20:08:45 +08 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/fft/strided'
Sourcing Tcl script '/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/fft/strided/hls_temp.tcl'
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Opening project '/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/fft/strided/prj'.
INFO: [HLS 200-1510] Running: add_files fft.c 
INFO: [HLS 200-10] Adding design file 'fft.c' to the project
INFO: [HLS 200-1510] Running: add_files local_support.c 
INFO: [HLS 200-10] Adding design file 'local_support.c' to the project
INFO: [HLS 200-1510] Running: set_top fft 
INFO: [HLS 200-1510] Running: open_solution -reset solution 
INFO: [HLS 200-10] Opening and resetting solution '/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/fft/strided/prj/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/fft/strided/prj/solution/solution.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 fft/outer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp fft/outer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block fft real 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block fft real 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block fft img 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block fft img 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block fft real_twid 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block fft real_twid 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block fft img_twid 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block fft img_twid 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 fft/inner odd 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 fft/outer log 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dadd -impl fulldsp -latency -1 fft/inner temp 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl fulldsp -latency -1 fft/inner temp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Analyzing design file 'local_support.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fft.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.55 seconds. CPU system time: 1.19 seconds. Elapsed time: 1.62 seconds; current allocated memory: 461.598 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'inner' is marked as complete unroll implied by the pipeline pragma (fft.c:9:15)
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'img_twid' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'real_twid' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'img' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'real' may not commute. Partition is applied first.
INFO: [HLS 214-248] Applying array_partition to 'real': Block partitioning with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'img': Block partitioning with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'real_twid': Block partitioning with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'img_twid': Block partitioning with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'real_0': Block reshaping with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'real_1': Block reshaping with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'img_0': Block reshaping with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'img_1': Block reshaping with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'real_twid_0': Block reshaping with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'real_twid_1': Block reshaping with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'img_twid_0': Block reshaping with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'img_twid_1': Block reshaping with factor 2 on dimension 1. (fft.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.49 seconds; current allocated memory: 462.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.055 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 462.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fft.c:13: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.969 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (fft.c:4) in function 'fft' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'outer' (fft.c:4) in function 'fft' partially with a factor of 2.
WARNING: [HLS 200-932] Cannot unroll loop 'inner' (fft.c:4) in function 'fft' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 485.742 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'outer' (fft.c:4:15) in function 'fft' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 485.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'outer': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 485.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 485.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/real_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/real_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/img_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/img_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/real_twid_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/real_twid_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/img_twid_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/img_twid_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_223_64_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 486.609 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 499.758 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 502.035 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft.
INFO: [VLOG 209-307] Generating Verilog RTL for fft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.69 seconds. CPU system time: 1.84 seconds. Elapsed time: 9.42 seconds; current allocated memory: -991.289 MB.
INFO: [HLS 200-112] Total CPU user time: 11.29 seconds. Total CPU system time: 2.96 seconds. Total elapsed time: 11.56 seconds; peak allocated memory: 1.458 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Oct  6 20:08:57 2025...
