
---------- Begin Simulation Statistics ----------
final_tick                                 9609537500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    328                       # Simulator instruction rate (inst/s)
host_mem_usage                                7894284                       # Number of bytes of host memory used
host_op_rate                                      336                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21789.68                       # Real time elapsed on the host
host_tick_rate                                 176030                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7142410                       # Number of instructions simulated
sim_ops                                       7320895                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003836                       # Number of seconds simulated
sim_ticks                                  3835647500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.073295                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   29736                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                41258                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                441                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2864                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             38071                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4483                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4986                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              503                       # Number of indirect misses.
system.cpu.branchPred.lookups                   68844                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11417                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          589                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      412194                       # Number of instructions committed
system.cpu.committedOps                        442293                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.584353                       # CPI: cycles per instruction
system.cpu.discardedOps                          8217                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             288829                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             68295                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            33001                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          558502                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386944                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          1065255                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  318129     71.93%     71.93% # Class of committed instruction
system.cpu.op_class_0::IntMult                    952      0.22%     72.14% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                  74294     16.80%     88.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 48918     11.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   442293                       # Class of committed instruction
system.cpu.quiesceCycles                      5071781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          506753                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1029                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             132914                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          227                       # Transaction distribution
system.membus.trans_dist::CleanEvict              133                       # Transaction distribution
system.membus.trans_dist::ReadExReq               158                       # Transaction distribution
system.membus.trans_dist::ReadExResp              158                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           276                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 354296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        51694                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11141934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177032                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000102                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010083                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177014     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              177032                       # Request fanout histogram
system.membus.reqLayer6.occupancy           389666250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6645250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              449515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1226750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6042035                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          777952030                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1148000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1224473875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.9                       # Network utilization (%)
system.acctest.local_bus.numRequests           741318                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          665                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1004345983                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       199575                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       199575    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       199575                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    414171125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4237336199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    683441322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4920777522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2460388761                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2204098265                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4664487026                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6697724960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2887539588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9585264548                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          229                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          247                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3820998                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       300340                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4121338                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3820998                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3820998                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3820998                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       300340                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4121338                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8480768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2635968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          227                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41187                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2204098265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6941201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2211039466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3787626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    683441322                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            687228949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3787626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2887539588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6941201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2898268415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000283536250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           41                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           41                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237257                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43902                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132512                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41187                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41187                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4253320820                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7725145820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32158.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58408.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        58                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38293                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41187                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    117                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.873606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.243131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.947596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          255      2.15%      2.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          418      3.53%      5.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159      1.34%      7.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          160      1.35%      8.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          185      1.56%      9.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          141      1.19%     11.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          204      1.72%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          187      1.58%     14.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10127     85.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11836                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           41                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           3227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    946.491490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1851.448028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             7     17.07%     17.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      4.88%     21.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     39.02%     60.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      2.44%     63.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     19.51%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7     17.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            41                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           41                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1004.804878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    930.088008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    158.328491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      2.44%      2.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           40     97.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            41                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8464640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2636608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8480768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2635968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2206.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       687.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2211.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    687.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3835505625                       # Total gap between requests
system.mem_ctrls.avgGap                      22081.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8438400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2199993612.551726818085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6841087.456550686620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4204765.948904324323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 683191038.801141142845                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          227                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7709094605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16051215                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7686516750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  64824080750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58359.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38584.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33861307.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1582619.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5841658.575000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4076318.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        240566062.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       57253530.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36717735.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     63739611.937500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     28035559.500000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       436230477.262501                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.730596                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1441076910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    207480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2188218590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10127761.182109                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1992335.811316                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5623625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11942500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6439548250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3169989250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       137876                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           137876                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       137876                       # number of overall hits
system.cpu.icache.overall_hits::total          137876                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9939375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9939375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9939375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9939375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       138105                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       138105                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       138105                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       138105                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001658                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001658                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001658                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001658                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43403.384279                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43403.384279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43403.384279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43403.384279                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9578375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9578375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9578375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9578375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001658                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001658                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41826.965066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41826.965066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41826.965066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41826.965066                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       137876                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          137876                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9939375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9939375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       138105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       138105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43403.384279                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43403.384279                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9578375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9578375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41826.965066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41826.965066                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           357.267941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              164859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                39                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4227.153846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.267941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.697789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.697789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          359                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            276439                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           276439                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       119773                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           119773                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       119773                       # number of overall hits
system.cpu.dcache.overall_hits::total          119773                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          585                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            585                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          585                       # number of overall misses
system.cpu.dcache.overall_misses::total           585                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42437500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42437500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42437500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42437500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       120358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       120358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       120358                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       120358                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004860                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004860                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004860                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72542.735043                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72542.735043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72542.735043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72542.735043                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          227                       # number of writebacks
system.cpu.dcache.writebacks::total               227                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30361875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30361875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30361875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30361875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6800375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6800375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69958.237327                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69958.237327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69958.237327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69958.237327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2093.067098                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2093.067098                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        74458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           74458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        74734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        74734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003693                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003693                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70353.260870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70353.260870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18991750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18991750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6800375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6800375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68810.688406                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68810.688406                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21726.437700                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21726.437700                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23020000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23020000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006773                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006773                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74498.381877                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74498.381877                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11370125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11370125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71962.816456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71962.816456                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           377.398084                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              154362                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            480.878505                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   377.398084                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.737106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            481866                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           481866                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9609537500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9609622500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    328                       # Simulator instruction rate (inst/s)
host_mem_usage                                7894284                       # Number of bytes of host memory used
host_op_rate                                      336                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21789.83                       # Real time elapsed on the host
host_tick_rate                                 176033                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7142419                       # Number of instructions simulated
sim_ops                                       7320910                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003836                       # Number of seconds simulated
sim_ticks                                  3835732500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.063492                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   29737                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                41265                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                442                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2866                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             38071                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4483                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4986                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              503                       # Number of indirect misses.
system.cpu.branchPred.lookups                   68853                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11419                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          589                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      412203                       # Number of instructions committed
system.cpu.committedOps                        442308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.584627                       # CPI: cycles per instruction
system.cpu.discardedOps                          8222                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             288850                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             68295                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            33002                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          558591                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386903                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          1065391                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  318137     71.93%     71.93% # Class of committed instruction
system.cpu.op_class_0::IntMult                    952      0.22%     72.14% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                  74300     16.80%     88.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 48918     11.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   442308                       # Class of committed instruction
system.cpu.quiesceCycles                      5071781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          506800                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1031                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             132915                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          227                       # Transaction distribution
system.membus.trans_dist::CleanEvict              134                       # Transaction distribution
system.membus.trans_dist::ReadExReq               158                       # Transaction distribution
system.membus.trans_dist::ReadExResp              158                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           277                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 354299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        51758                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11141998                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177033                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000102                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010083                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177015     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              177033                       # Request fanout histogram
system.membus.reqLayer6.occupancy           389669250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6645250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              449515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1226750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6047785                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          777952030                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1148000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1224473875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.9                       # Network utilization (%)
system.acctest.local_bus.numRequests           741318                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          665                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1004345983                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       199575                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       199575    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       199575                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    414171125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4237242300                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    683426177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4920668477                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2460334239                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2204049422                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4664383661                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6697576539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2887475600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9585052138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          229                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          247                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3820913                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       300334                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4121247                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3820913                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3820913                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3820913                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       300334                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4121247                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8480832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2635968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          227                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41187                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2204049422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6957732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2211007154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3787543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    683426177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            687213720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3787543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2887475600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6957732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2898220874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000283536250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           41                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           41                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237259                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43902                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132513                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41187                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132513                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41187                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4253320820                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7725172070                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32158.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58408.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        58                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123329                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38293                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132513                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41187                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    117                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.873606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.243131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.947596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          255      2.15%      2.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          418      3.53%      5.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159      1.34%      7.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          160      1.35%      8.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          185      1.56%      9.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          141      1.19%     11.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          204      1.72%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          187      1.58%     14.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10127     85.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11836                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           41                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           3227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    946.491490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1851.448028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             7     17.07%     17.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      4.88%     21.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     39.02%     60.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      2.44%     63.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     19.51%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7     17.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            41                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           41                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1004.804878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    930.088008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    158.328491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      2.44%      2.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           40     97.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            41                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8464704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2636608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8480832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2635968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2206.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       687.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2211.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    687.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3835702500                       # Total gap between requests
system.mem_ctrls.avgGap                      22082.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8438400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2199944860.597030639648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6857621.067162530497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4204672.771106952801                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 683175899.257834076881                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          227                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7709094605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16077465                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7686516750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  64824080750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58359.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38555.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33861307.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1582619.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5841658.575000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4076318.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        240567881.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       57253530.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36717735.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     63741909.487500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     28035559.500000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       436234593.562501                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.729149                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1441076910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    207480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2188303590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10127761.182109                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1992335.811316                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5623625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11942500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6439633250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3169989250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       137888                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           137888                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       137888                       # number of overall hits
system.cpu.icache.overall_hits::total          137888                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9939375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9939375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9939375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9939375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       138117                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       138117                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       138117                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       138117                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001658                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001658                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001658                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001658                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43403.384279                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43403.384279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43403.384279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43403.384279                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9578375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9578375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9578375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9578375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001658                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001658                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41826.965066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41826.965066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41826.965066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41826.965066                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       137888                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          137888                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9939375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9939375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       138117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       138117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43403.384279                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43403.384279                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9578375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9578375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41826.965066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41826.965066                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           357.268045                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2216121                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               401                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5526.486284                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.268045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.697789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.697789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          359                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            276463                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           276463                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       119777                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           119777                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       119777                       # number of overall hits
system.cpu.dcache.overall_hits::total          119777                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          586                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            586                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          586                       # number of overall misses
system.cpu.dcache.overall_misses::total           586                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42497500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42497500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42497500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42497500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       120363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       120363                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       120363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       120363                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004869                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004869                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004869                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004869                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72521.331058                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72521.331058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72521.331058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72521.331058                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          227                       # number of writebacks
system.cpu.dcache.writebacks::total               227                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30420500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30420500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6800375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6800375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003614                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003614                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69932.183908                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69932.183908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69932.183908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69932.183908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2093.067098                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2093.067098                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    322                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        74462                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           74462                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        74739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        74739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70315.884477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70315.884477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19050375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19050375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6800375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6800375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68773.916968                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68773.916968                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21726.437700                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21726.437700                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23020000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23020000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006773                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006773                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74498.381877                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74498.381877                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11370125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11370125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71962.816456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71962.816456                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           377.398829                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              269975                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               733                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            368.315143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   377.398829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737107                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.737107                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            481887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           481887                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9609622500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
