git clone --depth 1 --no-tags https://github.com/HPC-SDC/Extensor-Scanner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717924050
git clone --depth 1 --no-tags https://github.com/gonsolo/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718240333
git clone --depth 1 --no-tags https://github.com/Ritvik123487/ECELAB-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718529985
git clone --depth 1 --no-tags https://github.com/pranav189/Time-Appliance-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718461631
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/coal-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718501607
git clone --depth 1 --no-tags https://github.com/Temistat/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720916062
git clone --depth 1 --no-tags https://github.com/emaarnolfo/TP2-arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721161850
git clone --depth 1 --no-tags https://github.com/Anish-aak/comparch-lab-solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721197733
git clone --depth 1 --no-tags https://github.com/shrekliao/Weight-Stationary-Scalable-TPUv1-like-Systolic-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720387572
git clone --depth 1 --no-tags https://github.com/Rasouli13/MipsCore_piplined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721266069
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/coal-lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721530189
git clone --depth 1 --no-tags https://github.com/Magaspa/MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721445252
git clone --depth 1 --no-tags https://github.com/YukunXue/IC_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721980558
git clone --depth 1 --no-tags https://github.com/hardshah/Stationary-G-Circuit-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721901746
git clone --depth 1 --no-tags https://github.com/Dawae111/Elevator-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721880330
git clone --depth 1 --no-tags https://github.com/utkarshhh1710/--RTL-Design-of-5-stage-pipelined-RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721631036
git clone --depth 1 --no-tags https://github.com/ericmaclean/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722338871
git clone --depth 1 --no-tags https://github.com/Shrachinag/pesalarm_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722887349
git clone --depth 1 --no-tags https://github.com/Edhey/Estructura-de-Computadores-Verilog-Practica-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722116450
git clone --depth 1 --no-tags https://github.com/pranv777/DDCO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722707475
git clone --depth 1 --no-tags https://github.com/SR-Rishab/Divider_tape_out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722819803
git clone --depth 1 --no-tags https://github.com/vaishbv/pes_tff_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722118221
git clone --depth 1 --no-tags https://github.com/suitehome/SeonghyeonKim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722804360
git clone --depth 1 --no-tags https://github.com/ShashidharReddy01/cache_compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723307825
git clone --depth 1 --no-tags https://github.com/nancy22165/round_robin_arb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723360313
git clone --depth 1 --no-tags https://github.com/charleshenville/verilog-gpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720253028
git clone --depth 1 --no-tags https://github.com/Aniket210702/Maven-Silicon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718291990
git clone --depth 1 --no-tags https://github.com/KM4500/assignment-2-interfaces-KM4500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716709107
git clone --depth 1 --no-tags https://github.com/ks-vandana/fp_division_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722918364
git clone --depth 1 --no-tags https://github.com/rafaelpinheiro32/4-bit-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723539763
git clone --depth 1 --no-tags https://github.com/Navya-tayi/pes_rr_arbiter_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723097753
git clone --depth 1 --no-tags https://github.com/vachas23/Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723575237
git clone --depth 1 --no-tags https://github.com/L-add7/sdram_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722816032
git clone --depth 1 --no-tags https://github.com/OliverQueen1466/Gluttonous_Snake_by_LED_Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719454122
git clone --depth 1 --no-tags https://github.com/Eeveelution/FFR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717171910
git clone --depth 1 --no-tags https://github.com/Mrbest2023/354-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718254327
git clone --depth 1 --no-tags https://github.com/ColinGMcMillen/Simple-Instruction-Set-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721443507
git clone --depth 1 --no-tags https://github.com/MingZwhy/UCAS-Calab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721302330
git clone --depth 1 --no-tags https://github.com/WayneJiangCN/Reciprocal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719096939
git clone --depth 1 --no-tags https://github.com/sirazenkov/ContraFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723659681
git clone --depth 1 --no-tags https://github.com/NguyenHaiMinh-UIT/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715933665
git clone --depth 1 --no-tags https://github.com/Kukulkan14/ECE287FINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717190199
git clone --depth 1 --no-tags https://github.com/yinhe321/top_ziguang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718750330
git clone --depth 1 --no-tags https://github.com/hsuting0627/ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723596167
git clone --depth 1 --no-tags https://github.com/RunzeZhu28/Melody-Odyssey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718394590
git clone --depth 1 --no-tags https://github.com/RamaManoj/CS6230-EE20B148-EE20B128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723774651
git clone --depth 1 --no-tags https://github.com/NehalNN10/DLD-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722079996
git clone --depth 1 --no-tags https://github.com/renatopierri/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722523685
git clone --depth 1 --no-tags https://github.com/subhamball/Design-of-FSM-to-detect-the-sequence-1011-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721976378
git clone --depth 1 --no-tags https://github.com/Karthikdhondi/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716981182
git clone --depth 1 --no-tags https://github.com/isa-gr9/digital_arith.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718170183
git clone --depth 1 --no-tags https://github.com/ngocrc3108/Image_Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720672068
git clone --depth 1 --no-tags https://github.com/Samara-Ferreira/PBL-Sistemas-Digitais-Interface-de-Entrada-e-Saida.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723507005
git clone --depth 1 --no-tags https://github.com/ShubhamRaut9922/100daysrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716487799
git clone --depth 1 --no-tags https://github.com/VinayakPrakashh/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723376330
git clone --depth 1 --no-tags https://github.com/Ahmed-AbdElmotagly/VLSI_Projects_and_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720833844
git clone --depth 1 --no-tags https://github.com/MahdyZ7/ClockDividerV2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719445710
git clone --depth 1 --no-tags https://github.com/TristanV1/Compressed_DCS_ACF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715798934
git clone --depth 1 --no-tags https://github.com/colognechip/gatemate_ila.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730773884
git clone --depth 1 --no-tags https://github.com/ASU-VDA-Lab/ASP-DAC24-Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727913494
git clone --depth 1 --no-tags https://github.com/nukeykt/LPC-Sound-Blaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726582229
git clone --depth 1 --no-tags https://github.com/tjzyykk/TJ-VGA-MP3-KeyBoard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730740845
git clone --depth 1 --no-tags https://github.com/Teddy-van-Jerry/sdr-psk-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728575652
git clone --depth 1 --no-tags https://github.com/hoglet67/ReTuLaReMake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725133750
git clone --depth 1 --no-tags https://github.com/necaticakaci/matrak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724246450
git clone --depth 1 --no-tags https://github.com/JacoboJin/RISCV-on-PYNQ-Z2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727078317
git clone --depth 1 --no-tags https://github.com/lglglglgy/FPGA_smart_car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731204635
git clone --depth 1 --no-tags https://github.com/f14XuanLv/ComputerOrgLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725094194
git clone --depth 1 --no-tags https://github.com/shahalirafi/verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724072351
git clone --depth 1 --no-tags https://github.com/0xtaruhi/ufde-next.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727771673
git clone --depth 1 --no-tags https://github.com/dlandahl/valent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727390966
git clone --depth 1 --no-tags https://github.com/maazahmed23456/100-DAYS-OF-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731200815
git clone --depth 1 --no-tags https://github.com/HEP-Alliance/hsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732311025
git clone --depth 1 --no-tags https://github.com/xiaolong-li1/fare_meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725093448
git clone --depth 1 --no-tags https://github.com/AUDIY/FIR_x2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726713823
git clone --depth 1 --no-tags https://github.com/SummerDay231/SparseTC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731037239
git clone --depth 1 --no-tags https://github.com/LSC-Unicamp/riscv-isa-ci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730429159
git clone --depth 1 --no-tags https://github.com/scarletborder/myMipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724168290
git clone --depth 1 --no-tags https://github.com/bquoc1010/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730213629
git clone --depth 1 --no-tags https://github.com/NongMindHouse/Le-Adogo-8-Spin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728935963
git clone --depth 1 --no-tags https://github.com/Nipun-9420/Eyantra_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728596953
git clone --depth 1 --no-tags https://github.com/Shahriar-0/Convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726947692
git clone --depth 1 --no-tags https://github.com/Wellshh/Mini_Piano-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731485250
git clone --depth 1 --no-tags https://github.com/Qglddd111/Eyeriss_multiply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730763579
git clone --depth 1 --no-tags https://github.com/ThorKn/AudioChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730342548
git clone --depth 1 --no-tags https://github.com/xie-1399/Nvdla_Spinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725643743
git clone --depth 1 --no-tags https://github.com/TheRealGlumfish/FPGA-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732413678
git clone --depth 1 --no-tags https://github.com/cobbpeng/CLAHE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727297582
git clone --depth 1 --no-tags https://github.com/Abhirecket/Glitch_free_clock_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730554700
git clone --depth 1 --no-tags https://github.com/scarletborder/WHUEDAexperiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727700369
git clone --depth 1 --no-tags https://github.com/preespp/EC311-Logic-Design-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725287092
git clone --depth 1 --no-tags https://github.com/gitover22/miniCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723915015
git clone --depth 1 --no-tags https://github.com/Fangtangtang/RISCV-Vector-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724119402
