Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ae168a2105204cb882169794a00d43d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_silicon_dating_story_behav xil_defaultlib.tb_silicon_dating_story xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.task_master
Compiling module xil_defaultlib.cupid_core_default
Compiling module xil_defaultlib.wormhole_fabric_default
Compiling module xil_defaultlib.person_node_default
Compiling module xil_defaultlib.person_node(ID=1)
Compiling module xil_defaultlib.person_node(ID=2)
Compiling module xil_defaultlib.person_node(ID=3)
Compiling module xil_defaultlib.silicon_dating_top_default
Compiling module xil_defaultlib.tb_silicon_dating_story
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_silicon_dating_story_behav
