[04/24 01:54:41      0s] 
[04/24 01:54:41      0s] Cadence Innovus(TM) Implementation System.
[04/24 01:54:41      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/24 01:54:41      0s] 
[04/24 01:54:41      0s] Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
[04/24 01:54:41      0s] Options:	-no_gui 
[04/24 01:54:41      0s] Date:		Fri Apr 24 01:54:41 2020
[04/24 01:54:41      0s] Host:		ece-linlabsrv01.ece.gatech.edu (x86_64 w/Linux 3.10.0-1062.7.1.el7.x86_64) (14cores*112cpus*Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz 19712KB)
[04/24 01:54:41      0s] OS:		Red Hat Enterprise Linux Server release 7.8 (Maipo)
[04/24 01:54:41      0s] 
[04/24 01:54:41      0s] License:
[04/24 01:54:41      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[04/24 01:54:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/24 01:54:54     12s] @(#)CDS: Innovus v19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/24 01:54:54     12s] @(#)CDS: NanoRoute 19.11-s128_1 NR190815-2055/19_11-UB (database version 18.20, 469.7.1) {superthreading v1.51}
[04/24 01:54:54     12s] @(#)CDS: AAE 19.11-s034 (64bit) 08/20/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/24 01:54:54     12s] @(#)CDS: CTE 19.11-s040_1 () Aug  1 2019 08:53:57 ( )
[04/24 01:54:54     12s] @(#)CDS: SYNTECH 19.11-e010_1 () Jul 15 2019 20:31:02 ( )
[04/24 01:54:54     12s] @(#)CDS: CPE v19.11-s006
[04/24 01:54:54     12s] @(#)CDS: IQuantus/TQuantus 19.1.2-s245 (64bit) Thu Aug 1 10:22:01 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/24 01:54:54     12s] @(#)CDS: OA 22.60-p020 Mon May 13 19:21:36 2019
[04/24 01:54:54     12s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[04/24 01:54:54     12s] @(#)CDS: RCDB 11.14.18
[04/24 01:54:54     12s] @(#)CDS: STYLUS 19.10-s008_1 (06/27/2019 02:55 PDT)
[04/24 01:54:54     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv.

[04/24 01:54:54     12s] Change the soft stacksize limit to 0.2%RAM (383 mbytes). Set global soft_stack_size_limit to change the value.
[04/24 01:54:54     12s] 
[04/24 01:54:54     12s] **INFO:  MMMC transition support version v31-84 
[04/24 01:54:54     12s] 
[04/24 01:54:54     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/24 01:54:54     12s] <CMD> suppressMessage ENCEXT-2799
[04/24 01:55:47     12s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/24 01:55:47     12s] <CMD> setBudgetingMode -reportOrModifyBudget true -virtualOptEngine none
[04/24 01:55:47     12s] <CMD> all_constraint_modes -active
[04/24 01:55:47     12s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[04/24 01:55:47     12s] <CMD> set_global timing_allow_input_delay_on_clock_source true
[04/24 01:55:47     12s] <CMD> set_global report_timing_format {arc arrival cell delay edge fanin fanout hpin instance load net pin pin_load required slew stolen timing_point wire_load}
[04/24 01:55:47     12s] <CMD> set init_verilog PRESENT_ENC_MAPPED.v
[04/24 01:55:47     12s] <CMD> set init_lef_file gscl45nm.lef
[04/24 01:55:47     12s] <CMD> set init_mmmc_file Default.view
[04/24 01:55:47     12s] <CMD> init_design
[04/24 01:55:47     12s] #% Begin Load MMMC data ... (date=04/24 01:55:47, mem=402.5M)
[04/24 01:55:47     12s] #% End Load MMMC data ... (date=04/24 01:55:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=402.6M, current mem=402.6M)
[04/24 01:55:47     12s] 
[04/24 01:55:47     12s] Loading LEF file gscl45nm.lef ...
[04/24 01:55:47     12s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
[04/24 01:55:47     12s] Set DBUPerIGU to M2 pitch 380.
[04/24 01:55:47     12s] 
[04/24 01:55:47     12s] viaInitial starts at Fri Apr 24 01:55:47 2020
viaInitial ends at Fri Apr 24 01:55:47 2020

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/24 01:55:47     12s] Loading view definition file from Default.view
[04/24 01:55:47     12s] Reading gscl45nm_ls timing library '/nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf' ...
[04/24 01:55:47     12s] Read 31 cells in library 'gscl45nm' 
[04/24 01:55:47     12s] *** End library_loading (cpu=0.00min, real=0.00min, mem=17.0M, fe_cpu=0.21min, fe_real=1.10min, fe_mem=567.8M) ***
[04/24 01:55:47     12s] #% Begin Load netlist data ... (date=04/24 01:55:47, mem=413.7M)
[04/24 01:55:47     12s] *** Begin netlist parsing (mem=567.8M) ***
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
[04/24 01:55:47     12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/24 01:55:47     12s] To increase the message display limit, refer to the product command reference manual.
[04/24 01:55:47     12s] Created 31 new cells from 1 timing libraries.
[04/24 01:55:47     12s] Reading netlist ...
[04/24 01:55:47     12s] Backslashed names will retain backslash and a trailing blank character.
[04/24 01:55:47     12s] Reading verilog netlist 'PRESENT_ENC_MAPPED.v'
[04/24 01:55:47     12s] 
[04/24 01:55:47     12s] *** Memory Usage v#1 (Current mem = 568.805M, initial mem = 256.805M) ***
[04/24 01:55:47     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=568.8M) ***
[04/24 01:55:47     12s] #% End Load netlist data ... (date=04/24 01:55:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=418.1M, current mem=418.1M)
[04/24 01:55:47     12s] Top level cell is PresentEnc.
[04/24 01:55:47     12s] Hooked 31 DB cells to tlib cells.
[04/24 01:55:47     12s] Starting recursive module instantiation check.
[04/24 01:55:47     12s] No recursion found.
[04/24 01:55:47     12s] Building hierarchical netlist for Cell PresentEnc ...
[04/24 01:55:47     12s] *** Netlist is unique.
[04/24 01:55:47     12s] Set DBUPerIGU to techSite CoreSite width 760.
[04/24 01:55:47     12s] Setting Std. cell height to 4940 DBU (smallest netlist inst).
[04/24 01:55:47     12s] ** info: there are 59 modules.
[04/24 01:55:47     12s] ** info: there are 1840 stdCell insts.
[04/24 01:55:47     12s] 
[04/24 01:55:47     12s] *** Memory Usage v#1 (Current mem = 609.230M, initial mem = 256.805M) ***
[04/24 01:55:47     12s] Horizontal Layer M1 offset = 190 (guessed)
[04/24 01:55:47     12s] Vertical Layer M2 offset = 190 (guessed)
[04/24 01:55:47     12s] Suggestion: specify LAYER OFFSET in LEF file
[04/24 01:55:47     12s] Reason: hard to extract LAYER OFFSET from standard cells
[04/24 01:55:47     12s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[04/24 01:55:47     12s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[04/24 01:55:47     12s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[04/24 01:55:47     12s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[04/24 01:55:47     12s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[04/24 01:55:47     12s] Set Default Net Delay as 1000 ps.
[04/24 01:55:47     12s] Set Default Net Load as 0.5 pF. 
[04/24 01:55:47     12s] Set Default Input Pin Transition as 0.1 ps.
[04/24 01:55:47     12s] Extraction setup Started 
[04/24 01:55:47     12s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/24 01:55:47     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/24 01:55:47     12s] Type 'man IMPEXT-2773' for more detail.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/24 01:55:47     12s] Type 'man IMPEXT-2773' for more detail.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/24 01:55:47     12s] Type 'man IMPEXT-2773' for more detail.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/24 01:55:47     12s] Type 'man IMPEXT-2773' for more detail.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/24 01:55:47     12s] Type 'man IMPEXT-2773' for more detail.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/24 01:55:47     12s] Type 'man IMPEXT-2773' for more detail.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/24 01:55:47     12s] Type 'man IMPEXT-2773' for more detail.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/24 01:55:47     12s] Type 'man IMPEXT-2773' for more detail.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/24 01:55:47     12s] Type 'man IMPEXT-2773' for more detail.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/24 01:55:47     12s] Type 'man IMPEXT-2773' for more detail.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/24 01:55:47     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/24 01:55:47     12s] Summary of Active RC-Corners : 
[04/24 01:55:47     12s]  
[04/24 01:55:47     12s]  Analysis View: present_enc_av
[04/24 01:55:47     12s]     RC-Corner Name        : default_rc_corner
[04/24 01:55:47     12s]     RC-Corner Index       : 0
[04/24 01:55:47     12s]     RC-Corner Temperature : 25 Celsius
[04/24 01:55:47     12s]     RC-Corner Cap Table   : ''
[04/24 01:55:47     12s]     RC-Corner PreRoute Res Factor         : 1
[04/24 01:55:47     12s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 01:55:47     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 01:55:47     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 01:55:47     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 01:55:47     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[04/24 01:55:47     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/24 01:55:47     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 01:55:47     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 01:55:47     12s] LayerId::1 widthSet size::1
[04/24 01:55:47     12s] LayerId::2 widthSet size::1
[04/24 01:55:47     12s] LayerId::3 widthSet size::1
[04/24 01:55:47     12s] LayerId::4 widthSet size::1
[04/24 01:55:47     12s] LayerId::5 widthSet size::1
[04/24 01:55:47     12s] LayerId::6 widthSet size::1
[04/24 01:55:47     12s] LayerId::7 widthSet size::1
[04/24 01:55:47     12s] LayerId::8 widthSet size::1
[04/24 01:55:47     12s] LayerId::9 widthSet size::1
[04/24 01:55:47     12s] LayerId::10 widthSet size::1
[04/24 01:55:47     12s] Updating RC grid for preRoute extraction ...
[04/24 01:55:47     12s] Initializing multi-corner resistance tables ...
[04/24 01:55:47     12s] *Info: initialize multi-corner CTS.
[04/24 01:55:47     12s] Reading timing constraints file 'constraints.sdc' ...
[04/24 01:55:47     12s] Current (total cpu=0:00:13.0, real=0:01:06, peak res=592.4M, current mem=592.4M)
[04/24 01:55:47     12s] INFO (CTE): Constraints read successfully.
[04/24 01:55:47     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=610.3M, current mem=610.3M)
[04/24 01:55:47     13s] Current (total cpu=0:00:13.0, real=0:01:06, peak res=610.3M, current mem=610.3M)
[04/24 01:55:47     13s] Creating Cell Server ...(0, 1, 1, 1)
[04/24 01:55:47     13s] Summary for sequential cells identification: 
[04/24 01:55:47     13s]   Identified SBFF number: 3
[04/24 01:55:47     13s]   Identified MBFF number: 0
[04/24 01:55:47     13s]   Identified SB Latch number: 0
[04/24 01:55:47     13s]   Identified MB Latch number: 0
[04/24 01:55:47     13s]   Not identified SBFF number: 0
[04/24 01:55:47     13s]   Not identified MBFF number: 0
[04/24 01:55:47     13s]   Not identified SB Latch number: 0
[04/24 01:55:47     13s]   Not identified MB Latch number: 0
[04/24 01:55:47     13s]   Number of sequential cells which are not FFs: 1
[04/24 01:55:47     13s] Total number of combinational cells: 25
[04/24 01:55:47     13s] Total number of sequential cells: 4
[04/24 01:55:47     13s] Total number of tristate cells: 2
[04/24 01:55:47     13s] Total number of level shifter cells: 0
[04/24 01:55:47     13s] Total number of power gating cells: 0
[04/24 01:55:47     13s] Total number of isolation cells: 0
[04/24 01:55:47     13s] Total number of power switch cells: 0
[04/24 01:55:47     13s] Total number of pulse generator cells: 0
[04/24 01:55:47     13s] Total number of always on buffers: 0
[04/24 01:55:47     13s] Total number of retention cells: 0
[04/24 01:55:47     13s] List of usable buffers: BUFX2 BUFX4
[04/24 01:55:47     13s] Total number of usable buffers: 2
[04/24 01:55:47     13s] List of unusable buffers:
[04/24 01:55:47     13s] Total number of unusable buffers: 0
[04/24 01:55:47     13s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[04/24 01:55:47     13s] Total number of usable inverters: 4
[04/24 01:55:47     13s] List of unusable inverters:
[04/24 01:55:47     13s] Total number of unusable inverters: 0
[04/24 01:55:47     13s] List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
[04/24 01:55:47     13s] Total number of identified usable delay cells: 3
[04/24 01:55:47     13s] List of identified unusable delay cells:
[04/24 01:55:47     13s] Total number of identified unusable delay cells: 0
[04/24 01:55:47     13s] Creating Cell Server, finished. 
[04/24 01:55:47     13s] 
[04/24 01:55:47     13s] Deleting Cell Server ...
[04/24 01:55:47     13s] 
[04/24 01:55:47     13s] *** Summary of all messages that are not suppressed in this session:
[04/24 01:55:47     13s] Severity  ID               Count  Summary                                  
[04/24 01:55:47     13s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[04/24 01:55:47     13s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[04/24 01:55:47     13s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[04/24 01:55:47     13s] WARNING   IMPVL-159           62  Pin '%s' of cell '%s' is defined in LEF ...
[04/24 01:55:47     13s] *** Message Summary: 83 warning(s), 0 error(s)
[04/24 01:55:47     13s] 
[04/24 01:55:47     13s] <CMD> floorPlan -r {1 [0.7 [0 0 0 0]]}
[04/24 01:55:47     13s] Horizontal Layer M1 offset = 190 (guessed)
[04/24 01:55:47     13s] Vertical Layer M2 offset = 190 (guessed)
[04/24 01:55:47     13s] Suggestion: specify LAYER OFFSET in LEF file
[04/24 01:55:47     13s] Reason: hard to extract LAYER OFFSET from standard cells
[04/24 01:55:47     13s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[04/24 01:55:47     13s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[04/24 01:55:47     13s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[04/24 01:55:47     13s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[04/24 01:55:47     13s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[04/24 01:55:47     13s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/24 01:55:47     13s] <CMD> createGuide regText 0 0 75 75
[04/24 01:55:47     13s] <CMD> createGuide regKey 0 0 75 75
[04/24 01:55:47     13s] <CMD> createGuide mux_80 0 0 75 75
[04/24 01:55:47     13s] <CMD> createGuide mux_64 0 0 75 75
[04/24 01:55:47     13s] <CMD> definePartition -hinst regText
[04/24 01:55:47     13s] Creating partition Reg_width64.
[04/24 01:55:47     13s] **WARN: (IMPPTN-427):	Adjusting partition Reg_width64 core to right from 0.000000 to 0.140000 because specified core spacing value is not multiple of placement grid.
[04/24 01:55:47     13s] Type 'man IMPPTN-427' for more detail.
[04/24 01:55:47     13s] **WARN: (IMPPTN-428):	Adjusting partition Reg_width64 core to top from 0.000000 to 0.900000 because specified core spacing value is not multiple of placement grid.
[04/24 01:55:47     13s] Type 'man IMPPTN-428' for more detail.
[04/24 01:55:47     13s] <CMD> definePartition -hinst regKey
[04/24 01:55:47     13s] Creating partition Reg_width80.
[04/24 01:55:47     13s] **WARN: (IMPPTN-427):	Adjusting partition Reg_width80 core to right from 0.000000 to 0.140000 because specified core spacing value is not multiple of placement grid.
[04/24 01:55:47     13s] Type 'man IMPPTN-427' for more detail.
[04/24 01:55:47     13s] **WARN: (IMPPTN-428):	Adjusting partition Reg_width80 core to top from 0.000000 to 0.900000 because specified core spacing value is not multiple of placement grid.
[04/24 01:55:47     13s] Type 'man IMPPTN-428' for more detail.
[04/24 01:55:47     13s] <CMD> definePartition -hinst mux_80
[04/24 01:55:47     13s] Creating partition AsyncMux_width80.
[04/24 01:55:47     13s] **WARN: (IMPPTN-427):	Adjusting partition AsyncMux_width80 core to right from 0.000000 to 0.140000 because specified core spacing value is not multiple of placement grid.
[04/24 01:55:47     13s] Type 'man IMPPTN-427' for more detail.
[04/24 01:55:47     13s] **WARN: (IMPPTN-428):	Adjusting partition AsyncMux_width80 core to top from 0.000000 to 0.900000 because specified core spacing value is not multiple of placement grid.
[04/24 01:55:47     13s] Type 'man IMPPTN-428' for more detail.
[04/24 01:55:47     13s] <CMD> definePartition -hinst mux_64
[04/24 01:55:47     13s] Creating partition AsyncMux_width64.
[04/24 01:55:47     13s] **WARN: (IMPPTN-427):	Adjusting partition AsyncMux_width64 core to right from 0.000000 to 0.140000 because specified core spacing value is not multiple of placement grid.
[04/24 01:55:47     13s] Type 'man IMPPTN-427' for more detail.
[04/24 01:55:47     13s] **WARN: (IMPPTN-428):	Adjusting partition AsyncMux_width64 core to top from 0.000000 to 0.900000 because specified core spacing value is not multiple of placement grid.
[04/24 01:55:47     13s] Type 'man IMPPTN-428' for more detail.
[04/24 01:55:47     13s] <CMD> place_design
[04/24 01:55:47     13s] -place_design_floorplan_mode false         # bool, default=false
[04/24 01:55:47     13s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[04/24 01:55:47     13s] 
[04/24 01:55:47     13s] pdi colorize_geometry "" ""
[04/24 01:55:47     13s] 
[04/24 01:55:47     13s] ### Time Record (colorize_geometry) is installed.
[04/24 01:55:47     13s] #Start colorize_geometry on Fri Apr 24 01:55:47 2020
[04/24 01:55:47     13s] #
[04/24 01:55:47     13s] ### Time Record (Pre Callback) is installed.
[04/24 01:55:47     13s] ### Time Record (Pre Callback) is uninstalled.
[04/24 01:55:47     13s] ### Time Record (DB Import) is installed.
[04/24 01:55:48     13s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[04/24 01:55:48     13s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[04/24 01:55:48     13s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[04/24 01:55:48     13s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[04/24 01:55:48     13s] ### Time Record (DB Import) is uninstalled.
[04/24 01:55:48     13s] ### Time Record (Post Callback) is installed.
[04/24 01:55:48     13s] ### Time Record (Post Callback) is uninstalled.
[04/24 01:55:48     13s] #Cpu time = 00:00:00
[04/24 01:55:48     13s] #Elapsed time = 00:00:00
[04/24 01:55:48     13s] #Increased memory = 7.23 (MB)
[04/24 01:55:48     13s] #Total memory = 641.13 (MB)
[04/24 01:55:48     13s] #Peak memory = 641.62 (MB)
[04/24 01:55:48     13s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Fri Apr 24 01:55:48 2020
[04/24 01:55:48     13s] #
[04/24 01:55:48     13s] ### Time Record (colorize_geometry) is uninstalled.
[04/24 01:55:48     13s] ### 
[04/24 01:55:48     13s] ###   Scalability Statistics
[04/24 01:55:48     13s] ### 
[04/24 01:55:48     13s] ### ------------------------+----------------+----------------+----------------+
[04/24 01:55:48     13s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/24 01:55:48     13s] ### ------------------------+----------------+----------------+----------------+
[04/24 01:55:48     13s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/24 01:55:48     13s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/24 01:55:48     13s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/24 01:55:48     13s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[04/24 01:55:48     13s] ### ------------------------+----------------+----------------+----------------+
[04/24 01:55:48     13s] ### 
[04/24 01:55:48     13s] *** Starting placeDesign default flow ***
[04/24 01:55:48     13s] ### Creating LA Mngr. totSessionCpu=0:00:13.2 mem=821.5M
[04/24 01:55:48     13s] ### Creating LA Mngr, finished. totSessionCpu=0:00:13.2 mem=821.5M
[04/24 01:55:48     13s] *** Start deleteBufferTree ***
[04/24 01:55:48     13s] Info: Detect buffers to remove automatically.
[04/24 01:55:48     13s] Analyzing netlist ...
[04/24 01:55:48     13s] Updating netlist
[04/24 01:55:48     13s] AAE DB initialization (MEM=871.707 CPU=0:00:00.2 REAL=0:00:00.0) 
[04/24 01:55:48     14s] Start AAE Lib Loading. (MEM=871.707)
[04/24 01:55:48     14s] End AAE Lib Loading. (MEM=890.785 CPU=0:00:00.0 Real=0:00:00.0)
[04/24 01:55:48     14s] 
[04/24 01:55:48     14s] *summary: 408 instances (buffers/inverters) removed
[04/24 01:55:48     14s] *** Finish deleteBufferTree (0:00:00.9) ***
[04/24 01:55:48     14s] **INFO: Enable pre-place timing setting for timing analysis
[04/24 01:55:48     14s] Set Using Default Delay Limit as 101.
[04/24 01:55:48     14s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/24 01:55:48     14s] Set Default Net Delay as 0 ps.
[04/24 01:55:48     14s] Set Default Net Load as 0 pF. 
[04/24 01:55:49     14s] **INFO: Analyzing IO path groups for slack adjustment
[04/24 01:55:49     14s] Effort level <high> specified for reg2reg_tmp.313542 path_group
[04/24 01:55:49     14s] #################################################################################
[04/24 01:55:49     14s] # Design Stage: PreRoute
[04/24 01:55:49     14s] # Design Name: PresentEnc
[04/24 01:55:49     14s] # Design Mode: 90nm
[04/24 01:55:49     14s] # Analysis Mode: MMMC OCV 
[04/24 01:55:49     14s] # Parasitics Mode: No SPEF/RCDB
[04/24 01:55:49     14s] # Signoff Settings: SI Off 
[04/24 01:55:49     14s] #################################################################################
[04/24 01:55:49     14s] Calculate early delays in OCV mode...
[04/24 01:55:49     14s] Calculate late delays in OCV mode...
[04/24 01:55:49     14s] Topological Sorting (REAL = 0:00:00.0, MEM = 894.6M, InitMEM = 894.6M)
[04/24 01:55:49     14s] Start delay calculation (fullDC) (1 T). (MEM=894.551)
[04/24 01:55:49     14s] End AAE Lib Interpolated Model. (MEM=918.965 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:55:49     14s] First Iteration Infinite Tw... 
[04/24 01:55:49     14s] Total number of fetched objects 1579
[04/24 01:55:49     14s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:55:49     14s] End delay calculation. (MEM=996.73 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 01:55:49     14s] End delay calculation (fullDC). (MEM=979.191 CPU=0:00:00.4 REAL=0:00:00.0)
[04/24 01:55:49     14s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 979.2M) ***
[04/24 01:55:49     14s] **INFO: Disable pre-place timing setting for timing analysis
[04/24 01:55:49     14s] Set Using Default Delay Limit as 1000.
[04/24 01:55:49     14s] Set Default Net Delay as 1000 ps.
[04/24 01:55:49     14s] Set Default Net Load as 0.5 pF. 
[04/24 01:55:49     14s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/24 01:55:49     14s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:956.8M
[04/24 01:55:49     14s] Deleted 0 physical inst  (cell - / prefix -).
[04/24 01:55:49     14s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:956.8M
[04/24 01:55:49     14s] INFO: #ExclusiveGroups=0
[04/24 01:55:49     14s] INFO: There are no Exclusive Groups.
[04/24 01:55:49     14s] Extracting standard cell pins and blockage ...... 
[04/24 01:55:49     14s] Pin and blockage extraction finished
[04/24 01:55:49     14s] Extracting macro/IO cell pins and blockage ...... 
[04/24 01:55:49     14s] Pin and blockage extraction finished
[04/24 01:55:49     14s] *** Starting "NanoPlace(TM) placement v#16 (mem=956.8M)" ...
[04/24 01:55:49     14s] Wait...
[04/24 01:55:49     14s] *** Build Buffered Sizing Timing Model
[04/24 01:55:49     14s] (cpu=0:00:00.0 mem=956.8M) ***
[04/24 01:55:49     14s] *** Build Virtual Sizing Timing Model
[04/24 01:55:49     14s] (cpu=0:00:00.0 mem=956.8M) ***
[04/24 01:55:49     14s] No user-set net weight.
[04/24 01:55:49     14s] Net fanout histogram:
[04/24 01:55:49     14s] 2		: 1177 (74.5%) nets
[04/24 01:55:49     14s] 3		: 153 (9.7%) nets
[04/24 01:55:49     14s] 4     -	14	: 244 (15.5%) nets
[04/24 01:55:49     14s] 15    -	39	: 0 (0.0%) nets
[04/24 01:55:49     14s] 40    -	79	: 1 (0.1%) nets
[04/24 01:55:49     14s] 80    -	159	: 4 (0.3%) nets
[04/24 01:55:49     14s] 160   -	319	: 0 (0.0%) nets
[04/24 01:55:49     14s] 320   -	639	: 0 (0.0%) nets
[04/24 01:55:49     14s] 640   -	1279	: 0 (0.0%) nets
[04/24 01:55:49     14s] 1280  -	2559	: 0 (0.0%) nets
[04/24 01:55:49     14s] 2560  -	5119	: 0 (0.0%) nets
[04/24 01:55:49     14s] 5120+		: 0 (0.0%) nets
[04/24 01:55:49     14s] no activity file in design. spp won't run.
[04/24 01:55:49     14s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/24 01:55:49     14s] Scan chains were not defined.
[04/24 01:55:49     14s] #std cell=1432 (0 fixed + 1432 movable) #buf cell=0 #inv cell=524 #block=0 (0 floating + 0 preplaced)
[04/24 01:55:49     14s] #ioInst=0 #net=1579 #term=4621 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=212
[04/24 01:55:49     14s] stdCell: 1432 single + 0 double + 0 multi
[04/24 01:55:49     14s] Total standard cell length = 1.9553 (mm), area = 0.0048 (mm^2)
[04/24 01:55:49     14s] OPERPROF: Starting spInitSiteArr at level 1, MEM:956.8M
[04/24 01:55:49     14s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:956.8M
[04/24 01:55:49     14s] Core basic site is CoreSite
[04/24 01:55:49     14s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/24 01:55:49     14s] Use non-trimmed site array because memory saving is not enough.
[04/24 01:55:49     14s] SiteArray: non-trimmed site array dimensions = 30 x 199
[04/24 01:55:49     14s] SiteArray: use 32,768 bytes
[04/24 01:55:49     14s] SiteArray: current memory after site array memory allocation 956.8M
[04/24 01:55:49     14s] SiteArray: FP blocked sites are writable
[04/24 01:55:49     14s] Estimated cell power/ground rail width = 0.308 um
[04/24 01:55:49     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 01:55:49     14s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:956.8M
[04/24 01:55:49     14s] Process 0 wires and vias for routing blockage and capacity analysis
[04/24 01:55:49     14s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:956.8M
[04/24 01:55:49     14s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:956.8M
[04/24 01:55:49     14s] 
[04/24 01:55:49     14s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:956.8M
[04/24 01:55:49     14s] OPERPROF: Starting pre-place ADS at level 1, MEM:956.8M
[04/24 01:55:49     14s] 
[04/24 01:55:49     14s] Skip ADS.
[04/24 01:55:49     14s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:956.8M
[04/24 01:55:49     14s] 
[04/24 01:55:49     14s] Average module density = 25.598.
[04/24 01:55:49     14s] Density for module 'mux_64' = 0.555.
[04/24 01:55:49     14s]        = stdcell_area 352 sites (330 um^2) / alloc_area 634 sites (595 um^2).
[04/24 01:55:49     14s] Density for module 'mux_80' = 0.555.
[04/24 01:55:49     14s]        = stdcell_area 440 sites (413 um^2) / alloc_area 793 sites (744 um^2).
[04/24 01:55:49     14s] Density for module 'regKey' = 0.555.
[04/24 01:55:49     14s]        = stdcell_area 1322 sites (1240 um^2) / alloc_area 2381 sites (2235 um^2).
[04/24 01:55:49     14s] Density for module 'regText' = 0.555.
[04/24 01:55:49     14s]        = stdcell_area 1058 sites (993 um^2) / alloc_area 1905 sites (1788 um^2).
[04/24 01:55:49     14s] Density for the rest of the design = 65.817.
[04/24 01:55:49     14s]        = stdcell_area 1974 sites (1853 um^2) / alloc_area 30 sites (28 um^2).
[04/24 01:55:49     14s] Density for the design = 0.896.
[04/24 01:55:49     14s]        = stdcell_area 5146 sites (4830 um^2) / alloc_area 5743 sites (5390 um^2).
[04/24 01:55:49     14s] Pin Density = 0.7740.
[04/24 01:55:49     14s]             = total # of pins 4621 / total area 5970.
[04/24 01:55:49     14s] OPERPROF: Starting spMPad at level 1, MEM:956.8M
[04/24 01:55:49     14s] OPERPROF:   Starting spContextMPad at level 2, MEM:956.8M
[04/24 01:55:49     14s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:956.8M
[04/24 01:55:49     14s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:956.8M
[04/24 01:55:49     14s] 
[04/24 01:55:49     14s] 
[04/24 01:55:49     14s] 
[04/24 01:55:49     14s] Initial padding reaches pin density 1.333 for mux_64
[04/24 01:55:49     14s] InitPadU 0.555 -> 0.751 for mux_64
[04/24 01:55:49     14s] Initial padding reaches pin density 1.333 for mux_80
[04/24 01:55:49     14s] InitPadU 0.555 -> 0.752 for mux_80
[04/24 01:55:49     14s] Initial padding reaches pin density 0.667 for regKey
[04/24 01:55:49     14s] InitPadU 0.555 -> 0.752 for regKey
[04/24 01:55:49     14s] Initial padding reaches pin density 0.667 for regText
[04/24 01:55:49     14s] InitPadU 0.555 -> 0.752 for regText
[04/24 01:55:49     14s] 
[04/24 01:55:49     15s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:956.8M
[04/24 01:55:49     15s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:956.8M
[04/24 01:55:49     15s] === lastAutoLevel = 6 
[04/24 01:55:49     15s] OPERPROF: Starting spInitNetWt at level 1, MEM:956.8M
[04/24 01:55:49     15s] 0 delay mode for cte enabled initNetWt.
[04/24 01:55:49     15s] no activity file in design. spp won't run.
[04/24 01:55:49     15s] [spp] 0
[04/24 01:55:49     15s] [adp] 0:1:1:3
[04/24 01:55:49     15s] 0 delay mode for cte disabled initNetWt.
[04/24 01:55:49     15s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.080, REAL:0.090, MEM:954.8M
[04/24 01:55:49     15s] Clock gating cells determined by native netlist tracing.
[04/24 01:55:49     15s] no activity file in design. spp won't run.
[04/24 01:55:49     15s] no activity file in design. spp won't run.
[04/24 01:55:49     15s] OPERPROF: Starting npMain at level 1, MEM:954.8M
[04/24 01:55:50     15s] OPERPROF:   Starting npPlace at level 2, MEM:962.8M
[04/24 01:55:50     15s] Iteration  1: Total net bbox = 6.167e-11 (3.25e-11 2.92e-11)
[04/24 01:55:50     15s]               Est.  stn bbox = 6.405e-11 (3.37e-11 3.04e-11)
[04/24 01:55:50     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 916.8M
[04/24 01:55:50     15s] Iteration  2: Total net bbox = 6.167e-11 (3.25e-11 2.92e-11)
[04/24 01:55:50     15s]               Est.  stn bbox = 6.405e-11 (3.37e-11 3.04e-11)
[04/24 01:55:50     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 916.8M
[04/24 01:55:50     15s] exp_mt_sequential is set from setPlaceMode option to 1
[04/24 01:55:50     15s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/24 01:55:50     15s] place_exp_mt_interval set to default 32
[04/24 01:55:50     15s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/24 01:55:51     15s] Iteration  3: Total net bbox = 2.274e+02 (2.14e+02 1.30e+01)
[04/24 01:55:51     15s]               Est.  stn bbox = 2.543e+02 (2.39e+02 1.56e+01)
[04/24 01:55:51     15s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 920.3M
[04/24 01:55:51     15s] Total number of setup views is 1.
[04/24 01:55:51     15s] Total number of active setup views is 1.
[04/24 01:55:51     15s] Active setup views:
[04/24 01:55:51     15s]     present_enc_av
[04/24 01:55:51     15s] Iteration  4: Total net bbox = 6.692e+03 (3.91e+03 2.78e+03)
[04/24 01:55:51     15s]               Est.  stn bbox = 7.703e+03 (4.44e+03 3.26e+03)
[04/24 01:55:51     15s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 920.3M
[04/24 01:55:52     16s] Iteration  5: Total net bbox = 7.914e+03 (4.80e+03 3.11e+03)
[04/24 01:55:52     16s]               Est.  stn bbox = 9.184e+03 (5.47e+03 3.72e+03)
[04/24 01:55:52     16s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 920.3M
[04/24 01:55:52     16s] OPERPROF:   Finished npPlace at level 2, CPU:1.440, REAL:1.446, MEM:920.3M
[04/24 01:55:52     16s] OPERPROF: Finished npMain at level 1, CPU:1.450, REAL:2.465, MEM:920.3M
[04/24 01:55:52     16s] OPERPROF: Starting npMain at level 1, MEM:920.3M
[04/24 01:55:52     16s] OPERPROF:   Starting npPlace at level 2, MEM:920.3M
[04/24 01:55:53     17s] Iteration  6: Total net bbox = 1.055e+04 (6.61e+03 3.94e+03)
[04/24 01:55:53     17s]               Est.  stn bbox = 1.200e+04 (7.37e+03 4.63e+03)
[04/24 01:55:53     17s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 920.3M
[04/24 01:55:53     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.620, REAL:0.623, MEM:920.3M
[04/24 01:55:53     17s] OPERPROF: Finished npMain at level 1, CPU:0.640, REAL:0.639, MEM:920.3M
[04/24 01:55:53     17s] OPERPROF: Starting npCallHUMEst at level 1, MEM:920.3M
[04/24 01:55:53     17s] Starting Early Global Route rough congestion estimation: mem = 920.3M
[04/24 01:55:53     17s] (I)       Started Loading and Dumping File ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Reading DB...
[04/24 01:55:53     17s] (I)       Read data from FE... (mem=920.3M)
[04/24 01:55:53     17s] (I)       Read nodes and places... (mem=920.3M)
[04/24 01:55:53     17s] (I)       Done Read nodes and places (cpu=0.000s, mem=920.3M)
[04/24 01:55:53     17s] (I)       Read nets... (mem=920.3M)
[04/24 01:55:53     17s] (I)       Done Read nets (cpu=0.000s, mem=920.3M)
[04/24 01:55:53     17s] (I)       Done Read data from FE (cpu=0.000s, mem=920.3M)
[04/24 01:55:53     17s] (I)       before initializing RouteDB syMemory usage = 920.3 MB
[04/24 01:55:53     17s] (I)       Print mode             : 2
[04/24 01:55:53     17s] (I)       Stop if highly congested: false
[04/24 01:55:53     17s] (I)       Honor MSV route constraint: false
[04/24 01:55:53     17s] (I)       Maximum routing layer  : 127
[04/24 01:55:53     17s] (I)       Minimum routing layer  : 2
[04/24 01:55:53     17s] (I)       Supply scale factor H  : 1.00
[04/24 01:55:53     17s] (I)       Supply scale factor V  : 1.00
[04/24 01:55:53     17s] (I)       Tracks used by clock wire: 0
[04/24 01:55:53     17s] (I)       Reverse direction      : 
[04/24 01:55:53     17s] (I)       Honor partition pin guides: true
[04/24 01:55:53     17s] (I)       Route selected nets only: false
[04/24 01:55:53     17s] (I)       Route secondary PG pins: false
[04/24 01:55:53     17s] (I)       Second PG max fanout   : 2147483647
[04/24 01:55:53     17s] (I)       Assign partition pins  : false
[04/24 01:55:53     17s] (I)       Support large GCell    : true
[04/24 01:55:53     17s] (I)       Number of rows per GCell: 2
[04/24 01:55:53     17s] (I)       Max num rows per GCell : 32
[04/24 01:55:53     17s] (I)       Apply function for special wires: true
[04/24 01:55:53     17s] (I)       Layer by layer blockage reading: true
[04/24 01:55:53     17s] (I)       Offset calculation fix : true
[04/24 01:55:53     17s] (I)       Route stripe layer range: 
[04/24 01:55:53     17s] (I)       Honor partition fences : 
[04/24 01:55:53     17s] (I)       Honor partition pin    : 
[04/24 01:55:53     17s] (I)       Honor partition fences with feedthrough: 
[04/24 01:55:53     17s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[04/24 01:55:53     17s] (I)       build grid graph
[04/24 01:55:53     17s] (I)       build grid graph start
[04/24 01:55:53     17s] [NR-eGR] Track table information for default rule: 
[04/24 01:55:53     17s] [NR-eGR] metal1 has no routable track
[04/24 01:55:53     17s] [NR-eGR] metal2 has single uniform track structure
[04/24 01:55:53     17s] [NR-eGR] metal3 has single uniform track structure
[04/24 01:55:53     17s] [NR-eGR] metal4 has single uniform track structure
[04/24 01:55:53     17s] [NR-eGR] metal5 has single uniform track structure
[04/24 01:55:53     17s] [NR-eGR] metal6 has single uniform track structure
[04/24 01:55:53     17s] [NR-eGR] metal7 has single uniform track structure
[04/24 01:55:53     17s] [NR-eGR] metal8 has single uniform track structure
[04/24 01:55:53     17s] [NR-eGR] metal9 has single uniform track structure
[04/24 01:55:53     17s] [NR-eGR] metal10 has single uniform track structure
[04/24 01:55:53     17s] (I)       build grid graph end
[04/24 01:55:53     17s] (I)       ===========================================================================
[04/24 01:55:53     17s] (I)       == Report All Rule Vias ==
[04/24 01:55:53     17s] (I)       ===========================================================================
[04/24 01:55:53     17s] (I)        Via Rule : (Default)
[04/24 01:55:53     17s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/24 01:55:53     17s] (I)       ---------------------------------------------------------------------------
[04/24 01:55:53     17s] (I)        1   10 : M2_M1_viaB                  1 : M2_M1_via                
[04/24 01:55:53     17s] (I)        2   12 : M3_M2_viaB                  2 : M3_M2_via                
[04/24 01:55:53     17s] (I)        3   14 : M4_M3_viaB                  3 : M4_M3_via                
[04/24 01:55:53     17s] (I)        4    4 : M5_M4_via                   4 : M5_M4_via                
[04/24 01:55:53     17s] (I)        5    5 : M6_M5_via                   5 : M6_M5_via                
[04/24 01:55:53     17s] (I)        6    6 : M7_M6_via                   6 : M7_M6_via                
[04/24 01:55:53     17s] (I)        7    7 : M8_M7_via                   7 : M8_M7_via                
[04/24 01:55:53     17s] (I)        8    8 : M9_M8_via                   8 : M9_M8_via                
[04/24 01:55:53     17s] (I)        9    9 : M10_M9_via                  9 : M10_M9_via               
[04/24 01:55:53     17s] (I)       10    0 : ---                         0 : ---                      
[04/24 01:55:53     17s] (I)       ===========================================================================
[04/24 01:55:53     17s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Num PG vias on layer 1 : 0
[04/24 01:55:53     17s] (I)       Num PG vias on layer 2 : 0
[04/24 01:55:53     17s] (I)       Num PG vias on layer 3 : 0
[04/24 01:55:53     17s] (I)       Num PG vias on layer 4 : 0
[04/24 01:55:53     17s] (I)       Num PG vias on layer 5 : 0
[04/24 01:55:53     17s] (I)       Num PG vias on layer 6 : 0
[04/24 01:55:53     17s] (I)       Num PG vias on layer 7 : 0
[04/24 01:55:53     17s] (I)       Num PG vias on layer 8 : 0
[04/24 01:55:53     17s] (I)       Num PG vias on layer 9 : 0
[04/24 01:55:53     17s] (I)       Num PG vias on layer 10 : 0
[04/24 01:55:53     17s] [NR-eGR] Read 0 PG shapes
[04/24 01:55:53     17s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] [NR-eGR] #Routing Blockages  : 0
[04/24 01:55:53     17s] [NR-eGR] #Instance Blockages : 151
[04/24 01:55:53     17s] [NR-eGR] #PG Blockages       : 0
[04/24 01:55:53     17s] [NR-eGR] #Bump Blockages     : 0
[04/24 01:55:53     17s] [NR-eGR] #Boundary Blockages : 0
[04/24 01:55:53     17s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/24 01:55:53     17s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/24 01:55:53     17s] (I)       readDataFromPlaceDB
[04/24 01:55:53     17s] (I)       Read net information..
[04/24 01:55:53     17s] [NR-eGR] Read numTotalNets=1435  numIgnoredNets=0
[04/24 01:55:53     17s] (I)       Read testcase time = 0.000 seconds
[04/24 01:55:53     17s] 
[04/24 01:55:53     17s] (I)       early_global_route_priority property id does not exist.
[04/24 01:55:53     17s] (I)       Start initializing grid graph
[04/24 01:55:53     17s] (I)       End initializing grid graph
[04/24 01:55:53     17s] (I)       Model blockages into capacity
[04/24 01:55:53     17s] (I)       Read Num Blocks=604  Num Prerouted Wires=0  Num CS=0
[04/24 01:55:53     17s] (I)       Started Modeling ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Started Modeling Layer 1 ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Started Modeling Layer 2 ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Layer 1 (V) : #blockages 604 : #preroutes 0
[04/24 01:55:53     17s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Started Modeling Layer 3 ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[04/24 01:55:53     17s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Started Modeling Layer 4 ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[04/24 01:55:53     17s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Started Modeling Layer 5 ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[04/24 01:55:53     17s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Started Modeling Layer 6 ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/24 01:55:53     17s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Started Modeling Layer 7 ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/24 01:55:53     17s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Started Modeling Layer 8 ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/24 01:55:53     17s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Started Modeling Layer 9 ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[04/24 01:55:53     17s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Started Modeling Layer 10 ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[04/24 01:55:53     17s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Number of ignored nets = 0
[04/24 01:55:53     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/24 01:55:53     17s] (I)       Number of clock nets = 1.  Ignored: No
[04/24 01:55:53     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/24 01:55:53     17s] (I)       Number of special nets = 0.  Ignored: Yes
[04/24 01:55:53     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/24 01:55:53     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/24 01:55:53     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/24 01:55:53     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/24 01:55:53     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 01:55:53     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/24 01:55:53     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 920.3 MB
[04/24 01:55:53     17s] (I)       Ndr track 0 does not exist
[04/24 01:55:53     17s] (I)       Layer1  viaCost=200.00
[04/24 01:55:53     17s] (I)       Layer2  viaCost=200.00
[04/24 01:55:53     17s] (I)       Layer3  viaCost=200.00
[04/24 01:55:53     17s] (I)       Layer4  viaCost=100.00
[04/24 01:55:53     17s] (I)       Layer5  viaCost=100.00
[04/24 01:55:53     17s] (I)       Layer6  viaCost=100.00
[04/24 01:55:53     17s] (I)       Layer7  viaCost=100.00
[04/24 01:55:53     17s] (I)       Layer8  viaCost=100.00
[04/24 01:55:53     17s] (I)       Layer9  viaCost=100.00
[04/24 01:55:53     17s] (I)       ---------------------Grid Graph Info--------------------
[04/24 01:55:53     17s] (I)       Routing area        : (0, 0) - (151240, 148200)
[04/24 01:55:53     17s] (I)       Core area           : (0, 0) - (151240, 148200)
[04/24 01:55:53     17s] (I)       Site width          :   760  (dbu)
[04/24 01:55:53     17s] (I)       Row height          :  4940  (dbu)
[04/24 01:55:53     17s] (I)       GCell width         :  9880  (dbu)
[04/24 01:55:53     17s] (I)       GCell height        :  9880  (dbu)
[04/24 01:55:53     17s] (I)       Grid                :    16    15    10
[04/24 01:55:53     17s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/24 01:55:53     17s] (I)       Vertical capacity   :     0  9880     0  9880     0  9880     0  9880     0  9880
[04/24 01:55:53     17s] (I)       Horizontal capacity :     0     0  9880     0  9880     0  9880     0  9880     0
[04/24 01:55:53     17s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[04/24 01:55:53     17s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[04/24 01:55:53     17s] (I)       Default wire pitch  :   260   290   280   560   560   560  1600  1600  3200  3200
[04/24 01:55:53     17s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[04/24 01:55:53     17s] (I)       First track coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[04/24 01:55:53     17s] (I)       Num tracks per GCell: 38.00 26.00 26.00 17.64 17.33 17.64  5.20  5.88  2.89  2.94
[04/24 01:55:53     17s] (I)       Total num of tracks :     0   398   390   269   259   269    77    89    43    44
[04/24 01:55:53     17s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/24 01:55:53     17s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/24 01:55:53     17s] (I)       --------------------------------------------------------
[04/24 01:55:53     17s] 
[04/24 01:55:53     17s] [NR-eGR] ============ Routing rule table ============
[04/24 01:55:53     17s] [NR-eGR] Rule id: 0  Nets: 1435 
[04/24 01:55:53     17s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/24 01:55:53     17s] (I)       Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[04/24 01:55:53     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/24 01:55:53     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/24 01:55:53     17s] [NR-eGR] ========================================
[04/24 01:55:53     17s] [NR-eGR] 
[04/24 01:55:53     17s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/24 01:55:53     17s] (I)       blocked tracks on layer2 : = 1108 / 5970 (18.56%)
[04/24 01:55:53     17s] (I)       blocked tracks on layer3 : = 0 / 6240 (0.00%)
[04/24 01:55:53     17s] (I)       blocked tracks on layer4 : = 0 / 4035 (0.00%)
[04/24 01:55:53     17s] (I)       blocked tracks on layer5 : = 0 / 4144 (0.00%)
[04/24 01:55:53     17s] (I)       blocked tracks on layer6 : = 0 / 4035 (0.00%)
[04/24 01:55:53     17s] (I)       blocked tracks on layer7 : = 0 / 1232 (0.00%)
[04/24 01:55:53     17s] (I)       blocked tracks on layer8 : = 0 / 1335 (0.00%)
[04/24 01:55:53     17s] (I)       blocked tracks on layer9 : = 0 / 688 (0.00%)
[04/24 01:55:53     17s] (I)       blocked tracks on layer10 : = 0 / 660 (0.00%)
[04/24 01:55:53     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 920.3 MB
[04/24 01:55:53     17s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       ============= Initialization =============
[04/24 01:55:53     17s] (I)       numLocalWires=2177  numGlobalNetBranches=590  numLocalNetBranches=514
[04/24 01:55:53     17s] (I)       totalPins=4265  totalGlobalPin=2665 (62.49%)
[04/24 01:55:53     17s] (I)       Started Build MST ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Generate topology with single threads
[04/24 01:55:53     17s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       total 2D Cap : 27638 = (12304 H, 15334 V)
[04/24 01:55:53     17s] (I)       ============  Phase 1a Route ============
[04/24 01:55:53     17s] (I)       Started Phase 1a ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/24 01:55:53     17s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 920.33 MB )
[04/24 01:55:53     17s] (I)       Usage: 2698 = (1653 H, 1045 V) = (13.43% H, 6.81% V) = (8.166e+03um H, 5.162e+03um V)
[04/24 01:55:53     17s] (I)       
[04/24 01:55:53     17s] (I)       ============  Phase 1b Route ============
[04/24 01:55:53     17s] (I)       Usage: 2698 = (1653 H, 1045 V) = (13.43% H, 6.81% V) = (8.166e+03um H, 5.162e+03um V)
[04/24 01:55:53     17s] (I)       
[04/24 01:55:53     17s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/24 01:55:53     17s] 
[04/24 01:55:53     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/24 01:55:53     17s] Finished Early Global Route rough congestion estimation: mem = 920.3M
[04/24 01:55:53     17s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.020, MEM:920.3M
[04/24 01:55:53     17s] earlyGlobalRoute rough estimation gcell size 2 row height
[04/24 01:55:53     17s] OPERPROF: Starting CDPad at level 1, MEM:920.3M
[04/24 01:55:53     17s] CDPadU 1.092 -> 1.023. R=0.896, N=1432, GS=4.940
[04/24 01:55:53     17s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.011, MEM:920.3M
[04/24 01:55:53     17s] OPERPROF: Starting npMain at level 1, MEM:920.3M
[04/24 01:55:53     17s] OPERPROF:   Starting npPlace at level 2, MEM:920.3M
[04/24 01:55:53     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.005, MEM:923.4M
[04/24 01:55:53     17s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.021, MEM:923.4M
[04/24 01:55:53     17s] Global placement CDP skipped at cutLevel 7.
[04/24 01:55:53     17s] Iteration  7: Total net bbox = 2.752e+04 (1.61e+04 1.14e+04)
[04/24 01:55:53     17s]               Est.  stn bbox = 2.984e+04 (1.73e+04 1.25e+04)
[04/24 01:55:53     17s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 923.4M
[04/24 01:55:53     17s] nrCritNet: 0.00% ( 0 / 1579 ) cutoffSlk: 214748364.7ps stdDelay: 46.1ps
[04/24 01:55:53     17s] nrCritNet: 0.00% ( 0 / 1579 ) cutoffSlk: 214748364.7ps stdDelay: 46.1ps
[04/24 01:55:53     17s] Iteration  8: Total net bbox = 2.752e+04 (1.61e+04 1.14e+04)
[04/24 01:55:53     17s]               Est.  stn bbox = 2.984e+04 (1.73e+04 1.25e+04)
[04/24 01:55:53     17s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 963.9M
[04/24 01:55:53     17s] OPERPROF: Starting npMain at level 1, MEM:963.9M
[04/24 01:55:53     17s] OPERPROF:   Starting npPlace at level 2, MEM:963.9M
[04/24 01:55:56     20s] OPERPROF:   Finished npPlace at level 2, CPU:2.970, REAL:2.993, MEM:967.1M
[04/24 01:55:56     20s] OPERPROF: Finished npMain at level 1, CPU:3.000, REAL:3.010, MEM:967.1M
[04/24 01:55:56     20s] Iteration  9: Total net bbox = 3.473e+04 (1.80e+04 1.67e+04)
[04/24 01:55:56     20s]               Est.  stn bbox = 3.716e+04 (1.92e+04 1.80e+04)
[04/24 01:55:56     20s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 967.1M
[04/24 01:55:56     20s] [adp] clock
[04/24 01:55:56     20s] [adp] weight, nr nets, wire length
[04/24 01:55:56     20s] [adp]      0        1  144.506000
[04/24 01:55:56     20s] [adp] data
[04/24 01:55:56     20s] [adp] weight, nr nets, wire length
[04/24 01:55:56     20s] [adp]      0     1578  34584.683000
[04/24 01:55:56     20s] [adp] 0.000000|0.000000|0.000000
[04/24 01:55:56     20s] Iteration 10: Total net bbox = 3.473e+04 (1.80e+04 1.67e+04)
[04/24 01:55:56     20s]               Est.  stn bbox = 3.716e+04 (1.92e+04 1.80e+04)
[04/24 01:55:56     20s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 967.1M
[04/24 01:55:56     20s] *** cost = 3.473e+04 (1.80e+04 1.67e+04) (cpu for global=0:00:05.6) real=0:00:07.0***
[04/24 01:55:56     20s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[04/24 01:55:56     20s] net ignore based on current view = 0
[04/24 01:55:56     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:967.1M
[04/24 01:55:56     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:967.0M
[04/24 01:55:56     20s] Solver runtime cpu: 0:00:05.0 real: 0:00:05.0
[04/24 01:55:56     20s] Core Placement runtime cpu: 0:00:05.1 real: 0:00:07.0
[04/24 01:55:56     20s] **WARN: (IMPSP-9517):	Partitions detected, skip scanReorder.
[04/24 01:55:56     20s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:967.0M
[04/24 01:55:56     20s] OPERPROF:   Starting DPlace-Init at level 2, MEM:967.0M
[04/24 01:55:56     20s] #spOpts: mergeVia=F 
[04/24 01:55:56     20s] All LLGs are deleted
[04/24 01:55:56     20s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:967.0M
[04/24 01:55:56     20s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:967.0M
[04/24 01:55:56     20s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:967.0M
[04/24 01:55:56     20s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:967.0M
[04/24 01:55:56     20s] Core basic site is CoreSite
[04/24 01:55:56     20s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/24 01:55:56     20s] SiteArray: non-trimmed site array dimensions = 30 x 199
[04/24 01:55:56     20s] SiteArray: use 32,768 bytes
[04/24 01:55:56     20s] SiteArray: current memory after site array memory allocation 967.1M
[04/24 01:55:56     20s] SiteArray: FP blocked sites are writable
[04/24 01:55:56     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 01:55:56     20s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:967.1M
[04/24 01:55:56     20s] Process 0 wires and vias for routing blockage and capacity analysis
[04/24 01:55:56     20s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:967.1M
[04/24 01:55:56     20s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.004, MEM:967.1M
[04/24 01:55:56     20s] OPERPROF:       Starting CMU at level 4, MEM:967.1M
[04/24 01:55:56     20s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:967.1M
[04/24 01:55:56     20s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:967.1M
[04/24 01:55:56     20s] 
[04/24 01:55:56     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=967.1MB).
[04/24 01:55:56     20s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:967.1M
[04/24 01:55:56     20s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.008, MEM:967.1M
[04/24 01:55:56     20s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.313542.1
[04/24 01:55:56     20s] OPERPROF: Starting RefinePlace at level 1, MEM:967.1M
[04/24 01:55:56     20s] *** Starting refinePlace (0:00:20.7 mem=967.1M) ***
[04/24 01:55:56     20s] Total net bbox length = 3.473e+04 (1.803e+04 1.670e+04) (ext = 2.570e+04)
[04/24 01:55:56     20s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/24 01:55:56     20s] OPERPROF:   Starting CellHaloInit at level 2, MEM:967.1M
[04/24 01:55:56     20s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:967.1M
[04/24 01:55:56     20s] OPERPROF:   Starting CellHaloInit at level 2, MEM:967.1M
[04/24 01:55:56     20s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:967.1M
[04/24 01:55:56     20s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:967.1M
[04/24 01:55:56     20s] Starting refinePlace ...
[04/24 01:55:56     20s] ** Cut row section cpu time 0:00:00.0.
[04/24 01:55:56     20s]    Spread Effort: high, standalone mode, useDDP on.
[04/24 01:55:56     20s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=967.1MB) @(0:00:20.7 - 0:00:20.7).
[04/24 01:55:56     20s] Move report: preRPlace moves 1432 insts, mean move: 40.57 um, max move: 109.34 um
[04/24 01:55:56     20s] 	Max move on inst (s_x_1/U40): (55.65, 71.55) --> (3.04, 14.82)
[04/24 01:55:56     20s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: OAI21X1
[04/24 01:55:56     20s] 	Violation at original loc: Not-of-Fence Violation
[04/24 01:55:56     20s] wireLenOptFixPriorityInst 0 inst fixed
[04/24 01:55:56     20s] Placement tweakage begins.
[04/24 01:55:56     20s] wire length = 5.794e+04
[04/24 01:55:56     20s] wire length = 5.248e+04
[04/24 01:55:56     20s] Placement tweakage ends.
[04/24 01:55:56     20s] Move report: tweak moves 679 insts, mean move: 14.66 um, max move: 61.75 um
[04/24 01:55:56     20s] 	Max move on inst (s_x_14/U14): (48.26, 14.82) --> (63.08, 61.75)
[04/24 01:55:56     20s] 
[04/24 01:55:56     20s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[66]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[22]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[17]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[16]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[21]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[49]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[5]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[15]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regKey/reg_reg[66]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regKey/reg_reg[22]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regKey/reg_reg[17]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regKey/reg_reg[16]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regText/reg_reg[21]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regText/reg_reg[49]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regKey/reg_reg[5]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regKey/reg_reg[15]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[62]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[56]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[41]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[7]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[57]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[42]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[20]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[43]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regText/reg_reg[62]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regKey/reg_reg[56]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regKey/reg_reg[41]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regText/reg_reg[7]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regKey/reg_reg[57]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regText/reg_reg[42]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regText/reg_reg[20]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regText/reg_reg[43]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[46]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[59]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[39]'.
[04/24 01:55:56     20s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[56]'.
[04/24 01:55:56     20s] **WARN: (EMS-27):	Message (IMPSP-266) has exceeded the current message display limit of 20.
[04/24 01:55:56     20s] To increase the message display limit, refer to the product command reference manual.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regText/reg_reg[46]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regText/reg_reg[59]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'regKey/reg_reg[39]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] 
[04/24 01:55:56     20s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/24 01:55:56     20s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'SM/state_reg[0]' (Cell DFFSR).
[04/24 01:55:56     20s] Type 'man IMPSP-2020' for more detail.
[04/24 01:55:56     20s] **WARN: (EMS-27):	Message (IMPSP-2020) has exceeded the current message display limit of 20.
[04/24 01:55:56     20s] To increase the message display limit, refer to the product command reference manual.
[04/24 01:55:56     20s] Move report: legalization moves 41 insts, mean move: 0.19 um, max move: 0.19 um
[04/24 01:55:56     20s] 	Max move on inst (mux_64/U42): (36.29, 29.64) --> (36.10, 29.64)
[04/24 01:55:56     20s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=970.1MB) @(0:00:20.8 - 0:00:20.8).
[04/24 01:55:56     20s] **ERROR: (IMPSP-2021):	Could not legalize <1432> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
[04/24 01:55:56     20s] Move report: Detail placement moves 1432 insts, mean move: 42.36 um, max move: 109.34 um
[04/24 01:55:56     20s] 	Max move on inst (s_x_1/U40): (55.65, 71.55) --> (3.04, 14.82)
[04/24 01:55:56     20s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 970.1MB
[04/24 01:55:56     20s] Statistics of distance of Instance movement in refine placement:
[04/24 01:55:56     20s]   maximum (X+Y) =       109.34 um
[04/24 01:55:56     20s]   inst (s_x_1/U40) with max move: (55.6475, 71.5525) -> (3.04, 14.82)
[04/24 01:55:56     20s]   mean    (X+Y) =        42.36 um
[04/24 01:55:56     20s] Summary Report:
[04/24 01:55:56     20s] Instances move: 1432 (out of 1432 movable)
[04/24 01:55:56     20s] Instances flipped: 0
[04/24 01:55:56     20s] Mean displacement: 42.36 um
[04/24 01:55:56     20s] Max displacement: 109.34 um (Instance: s_x_1/U40) (55.6475, 71.5525) -> (3.04, 14.82)
[04/24 01:55:56     20s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: OAI21X1
[04/24 01:55:56     20s] 	Violation at original loc: Not-of-Fence Violation
[04/24 01:55:56     20s] Total instances moved : 1432
[04/24 01:55:56     20s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.102, MEM:970.1M
[04/24 01:55:56     20s] Total net bbox length = 6.696e+04 (3.137e+04 3.559e+04) (ext = 1.774e+04)
[04/24 01:55:56     20s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 970.1MB
[04/24 01:55:56     20s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=970.1MB) @(0:00:20.7 - 0:00:20.8).
[04/24 01:55:56     20s] *** Finished refinePlace (0:00:20.8 mem=970.1M) ***
[04/24 01:55:56     20s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.313542.1
[04/24 01:55:56     20s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.109, MEM:970.1M
[04/24 01:55:56     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:970.1M
[04/24 01:55:56     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:970.1M
[04/24 01:55:56     20s] All LLGs are deleted
[04/24 01:55:56     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:970.1M
[04/24 01:55:56     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:970.1M
[04/24 01:55:56     20s] *** End of Placement (cpu=0:00:05.8, real=0:00:07.0, mem=970.1M) ***
[04/24 01:55:56     20s] #spOpts: mergeVia=F 
[04/24 01:55:56     20s] OPERPROF: Starting spInitSiteArr at level 1, MEM:970.1M
[04/24 01:55:56     20s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:970.1M
[04/24 01:55:56     20s] Core basic site is CoreSite
[04/24 01:55:56     20s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/24 01:55:56     20s] SiteArray: non-trimmed site array dimensions = 30 x 199
[04/24 01:55:56     20s] SiteArray: use 32,768 bytes
[04/24 01:55:56     20s] SiteArray: current memory after site array memory allocation 970.1M
[04/24 01:55:56     20s] SiteArray: FP blocked sites are writable
[04/24 01:55:56     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 01:55:56     20s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:970.1M
[04/24 01:55:56     20s] Process 0 wires and vias for routing blockage and capacity analysis
[04/24 01:55:56     20s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:970.1M
[04/24 01:55:56     20s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:970.1M
[04/24 01:55:56     20s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:970.1M
[04/24 01:55:56     20s] 
[04/24 01:55:56     20s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:970.1M
[04/24 01:55:56     20s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:970.1M
[04/24 01:55:56     20s] default core: bins with density > 0.750 = 58.33 % ( 7 / 12 )
[04/24 01:55:56     20s] Density distribution unevenness ratio = 34.638%
[04/24 01:55:56     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:970.1M
[04/24 01:55:56     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:970.1M
[04/24 01:55:56     20s] All LLGs are deleted
[04/24 01:55:56     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:970.1M
[04/24 01:55:56     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:970.1M
[04/24 01:55:56     20s] *** Free Virtual Timing Model ...(mem=970.1M)
[04/24 01:55:56     20s] **INFO: Enable pre-place timing setting for timing analysis
[04/24 01:55:56     20s] Set Using Default Delay Limit as 101.
[04/24 01:55:56     20s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/24 01:55:56     20s] Set Default Net Delay as 0 ps.
[04/24 01:55:56     20s] Set Default Net Load as 0 pF. 
[04/24 01:55:56     20s] **INFO: Analyzing IO path groups for slack adjustment
[04/24 01:55:56     20s] Effort level <high> specified for reg2reg_tmp.313542 path_group
[04/24 01:55:56     20s] #################################################################################
[04/24 01:55:56     20s] # Design Stage: PreRoute
[04/24 01:55:56     20s] # Design Name: PresentEnc
[04/24 01:55:56     20s] # Design Mode: 90nm
[04/24 01:55:56     20s] # Analysis Mode: MMMC OCV 
[04/24 01:55:56     20s] # Parasitics Mode: No SPEF/RCDB
[04/24 01:55:56     20s] # Signoff Settings: SI Off 
[04/24 01:55:56     20s] #################################################################################
[04/24 01:55:56     20s] Calculate early delays in OCV mode...
[04/24 01:55:56     20s] Calculate late delays in OCV mode...
[04/24 01:55:56     20s] Topological Sorting (REAL = 0:00:00.0, MEM = 945.7M, InitMEM = 945.7M)
[04/24 01:55:56     20s] Start delay calculation (fullDC) (1 T). (MEM=945.68)
[04/24 01:55:57     21s] End AAE Lib Interpolated Model. (MEM=970.094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:55:57     21s] Total number of fetched objects 1579
[04/24 01:55:57     21s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:55:57     21s] End delay calculation. (MEM=1049.79 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 01:55:57     21s] End delay calculation (fullDC). (MEM=1049.79 CPU=0:00:00.4 REAL=0:00:01.0)
[04/24 01:55:57     21s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1049.8M) ***
[04/24 01:55:57     21s] **INFO: Disable pre-place timing setting for timing analysis
[04/24 01:55:57     21s] Set Using Default Delay Limit as 1000.
[04/24 01:55:57     21s] Set Default Net Delay as 1000 ps.
[04/24 01:55:57     21s] Set Default Net Load as 0.5 pF. 
[04/24 01:55:57     21s] 
[04/24 01:55:57     21s] Starting congRepair ...
[04/24 01:55:57     21s] User Input Parameters:
[04/24 01:55:57     21s] - Congestion Driven    : On
[04/24 01:55:57     21s] - Timing Driven        : Off
[04/24 01:55:57     21s] - Area-Violation Based : On
[04/24 01:55:57     21s] - Start Rollback Level : -5
[04/24 01:55:57     21s] - Legalized            : On
[04/24 01:55:57     21s] - Window Based         : Off
[04/24 01:55:57     21s] - eDen incr mode       : Off
[04/24 01:55:57     21s] 
[04/24 01:55:57     21s] Collecting buffer chain nets ...
[04/24 01:55:57     21s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1027.4M
[04/24 01:55:57     21s] **ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width64(regText) with top neighbor Reg_width80(regKey)
**ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width64(regText) with top neighbor AsyncMux_width80(mux_80)
**ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width64(regText) with top neighbor AsyncMux_width64(mux_64)
**ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width80(regKey) with top neighbor AsyncMux_width80(mux_80)
**ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width80(regKey) with top neighbor AsyncMux_width64(mux_64)
**ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width80(regKey) with bottom neighbor Reg_width64(regText)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width80(mux_80) with top neighbor AsyncMux_width64(mux_64)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width80(mux_80) with bottom neighbor Reg_width64(regText)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width80(mux_80) with bottom neighbor Reg_width80(regKey)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width64(mux_64) with bottom neighbor Reg_width64(regText)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width64(mux_64) with bottom neighbor Reg_width80(regKey)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width64(mux_64) with bottom neighbor AsyncMux_width80(mux_80)
**ERROR: (IMPPTN-1110):	Pin assignment cannot correctly identify neighbor partitions and hence cannot correctly place the pins. Need to fix the fence overlaps before running pin assignment. To resolve Overlap, Use alignPtnClone -snapAllCorners.
OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.006, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1027.4M
[04/24 01:55:57     21s] Starting Early Global Route congestion estimation: mem = 1027.4M
[04/24 01:55:57     21s] (I)       Started Loading and Dumping File ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Reading DB...
[04/24 01:55:57     21s] (I)       Read data from FE... (mem=1027.4M)
[04/24 01:55:57     21s] (I)       Read nodes and places... (mem=1027.4M)
[04/24 01:55:57     21s] (I)       Done Read nodes and places (cpu=0.000s, mem=1027.4M)
[04/24 01:55:57     21s] (I)       Read nets... (mem=1027.4M)
[04/24 01:55:57     21s] (I)       Done Read nets (cpu=0.000s, mem=1027.4M)
[04/24 01:55:57     21s] (I)       Done Read data from FE (cpu=0.000s, mem=1027.4M)
[04/24 01:55:57     21s] (I)       before initializing RouteDB syMemory usage = 1027.4 MB
[04/24 01:55:57     21s] (I)       Honor MSV route constraint: false
[04/24 01:55:57     21s] (I)       Maximum routing layer  : 127
[04/24 01:55:57     21s] (I)       Minimum routing layer  : 2
[04/24 01:55:57     21s] (I)       Supply scale factor H  : 1.00
[04/24 01:55:57     21s] (I)       Supply scale factor V  : 1.00
[04/24 01:55:57     21s] (I)       Tracks used by clock wire: 0
[04/24 01:55:57     21s] (I)       Reverse direction      : 
[04/24 01:55:57     21s] (I)       Honor partition pin guides: true
[04/24 01:55:57     21s] (I)       Route selected nets only: false
[04/24 01:55:57     21s] (I)       Route secondary PG pins: false
[04/24 01:55:57     21s] (I)       Second PG max fanout   : 2147483647
[04/24 01:55:57     21s] (I)       Apply function for special wires: true
[04/24 01:55:57     21s] (I)       Layer by layer blockage reading: true
[04/24 01:55:57     21s] (I)       Offset calculation fix : true
[04/24 01:55:57     21s] (I)       Route stripe layer range: 
[04/24 01:55:57     21s] (I)       Honor partition fences : 
[04/24 01:55:57     21s] (I)       Honor partition pin    : 
[04/24 01:55:57     21s] (I)       Honor partition fences with feedthrough: 
[04/24 01:55:57     21s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[04/24 01:55:57     21s] (I)       build grid graph
[04/24 01:55:57     21s] (I)       build grid graph start
[04/24 01:55:57     21s] [NR-eGR] Track table information for default rule: 
[04/24 01:55:57     21s] [NR-eGR] metal1 has no routable track
[04/24 01:55:57     21s] [NR-eGR] metal2 has single uniform track structure
[04/24 01:55:57     21s] [NR-eGR] metal3 has single uniform track structure
[04/24 01:55:57     21s] [NR-eGR] metal4 has single uniform track structure
[04/24 01:55:57     21s] [NR-eGR] metal5 has single uniform track structure
[04/24 01:55:57     21s] [NR-eGR] metal6 has single uniform track structure
[04/24 01:55:57     21s] [NR-eGR] metal7 has single uniform track structure
[04/24 01:55:57     21s] [NR-eGR] metal8 has single uniform track structure
[04/24 01:55:57     21s] [NR-eGR] metal9 has single uniform track structure
[04/24 01:55:57     21s] [NR-eGR] metal10 has single uniform track structure
[04/24 01:55:57     21s] (I)       build grid graph end
[04/24 01:55:57     21s] (I)       ===========================================================================
[04/24 01:55:57     21s] (I)       == Report All Rule Vias ==
[04/24 01:55:57     21s] (I)       ===========================================================================
[04/24 01:55:57     21s] (I)        Via Rule : (Default)
[04/24 01:55:57     21s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/24 01:55:57     21s] (I)       ---------------------------------------------------------------------------
[04/24 01:55:57     21s] (I)        1   10 : M2_M1_viaB                  1 : M2_M1_via                
[04/24 01:55:57     21s] (I)        2   12 : M3_M2_viaB                  2 : M3_M2_via                
[04/24 01:55:57     21s] (I)        3   14 : M4_M3_viaB                  3 : M4_M3_via                
[04/24 01:55:57     21s] (I)        4    4 : M5_M4_via                   4 : M5_M4_via                
[04/24 01:55:57     21s] (I)        5    5 : M6_M5_via                   5 : M6_M5_via                
[04/24 01:55:57     21s] (I)        6    6 : M7_M6_via                   6 : M7_M6_via                
[04/24 01:55:57     21s] (I)        7    7 : M8_M7_via                   7 : M8_M7_via                
[04/24 01:55:57     21s] (I)        8    8 : M9_M8_via                   8 : M9_M8_via                
[04/24 01:55:57     21s] (I)        9    9 : M10_M9_via                  9 : M10_M9_via               
[04/24 01:55:57     21s] (I)       10    0 : ---                         0 : ---                      
[04/24 01:55:57     21s] (I)       ===========================================================================
[04/24 01:55:57     21s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Num PG vias on layer 1 : 0
[04/24 01:55:57     21s] (I)       Num PG vias on layer 2 : 0
[04/24 01:55:57     21s] (I)       Num PG vias on layer 3 : 0
[04/24 01:55:57     21s] (I)       Num PG vias on layer 4 : 0
[04/24 01:55:57     21s] (I)       Num PG vias on layer 5 : 0
[04/24 01:55:57     21s] (I)       Num PG vias on layer 6 : 0
[04/24 01:55:57     21s] (I)       Num PG vias on layer 7 : 0
[04/24 01:55:57     21s] (I)       Num PG vias on layer 8 : 0
[04/24 01:55:57     21s] (I)       Num PG vias on layer 9 : 0
[04/24 01:55:57     21s] (I)       Num PG vias on layer 10 : 0
[04/24 01:55:57     21s] [NR-eGR] Read 0 PG shapes
[04/24 01:55:57     21s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] [NR-eGR] #Routing Blockages  : 0
[04/24 01:55:57     21s] [NR-eGR] #Instance Blockages : 151
[04/24 01:55:57     21s] [NR-eGR] #PG Blockages       : 0
[04/24 01:55:57     21s] [NR-eGR] #Bump Blockages     : 0
[04/24 01:55:57     21s] [NR-eGR] #Boundary Blockages : 0
[04/24 01:55:57     21s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/24 01:55:57     21s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/24 01:55:57     21s] (I)       readDataFromPlaceDB
[04/24 01:55:57     21s] (I)       Read net information..
[04/24 01:55:57     21s] [NR-eGR] Read numTotalNets=1435  numIgnoredNets=0
[04/24 01:55:57     21s] (I)       Read testcase time = 0.000 seconds
[04/24 01:55:57     21s] 
[04/24 01:55:57     21s] (I)       early_global_route_priority property id does not exist.
[04/24 01:55:57     21s] (I)       Start initializing grid graph
[04/24 01:55:57     21s] (I)       End initializing grid graph
[04/24 01:55:57     21s] (I)       Model blockages into capacity
[04/24 01:55:57     21s] (I)       Read Num Blocks=604  Num Prerouted Wires=0  Num CS=0
[04/24 01:55:57     21s] (I)       Started Modeling ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Modeling Layer 1 ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Modeling Layer 2 ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Layer 1 (V) : #blockages 604 : #preroutes 0
[04/24 01:55:57     21s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Modeling Layer 3 ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[04/24 01:55:57     21s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Modeling Layer 4 ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[04/24 01:55:57     21s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Modeling Layer 5 ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[04/24 01:55:57     21s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Modeling Layer 6 ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/24 01:55:57     21s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Modeling Layer 7 ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/24 01:55:57     21s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Modeling Layer 8 ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/24 01:55:57     21s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Modeling Layer 9 ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[04/24 01:55:57     21s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Modeling Layer 10 ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[04/24 01:55:57     21s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Number of ignored nets = 0
[04/24 01:55:57     21s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/24 01:55:57     21s] (I)       Number of clock nets = 1.  Ignored: No
[04/24 01:55:57     21s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/24 01:55:57     21s] (I)       Number of special nets = 0.  Ignored: Yes
[04/24 01:55:57     21s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/24 01:55:57     21s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/24 01:55:57     21s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/24 01:55:57     21s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/24 01:55:57     21s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 01:55:57     21s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/24 01:55:57     21s] [NR-eGR] WARNING: There are 35 pins inside gCell located around position 56.81 54.34. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:55:57     21s] [NR-eGR] WARNING: There are 36 pins inside gCell located around position 61.75 22.23. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:55:57     21s] [NR-eGR] WARNING: There are 34 pins inside gCell located around position 61.75 51.87. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:55:57     21s] [NR-eGR] WARNING: There are 38 pins inside gCell located around position 64.22 19.76. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:55:57     21s] [NR-eGR] WARNING: There are 31 pins inside gCell located around position 64.22 24.70. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:55:57     21s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1027.4 MB
[04/24 01:55:57     21s] (I)       Ndr track 0 does not exist
[04/24 01:55:57     21s] (I)       Layer1  viaCost=200.00
[04/24 01:55:57     21s] (I)       Layer2  viaCost=200.00
[04/24 01:55:57     21s] (I)       Layer3  viaCost=200.00
[04/24 01:55:57     21s] (I)       Layer4  viaCost=100.00
[04/24 01:55:57     21s] (I)       Layer5  viaCost=100.00
[04/24 01:55:57     21s] (I)       Layer6  viaCost=100.00
[04/24 01:55:57     21s] (I)       Layer7  viaCost=100.00
[04/24 01:55:57     21s] (I)       Layer8  viaCost=100.00
[04/24 01:55:57     21s] (I)       Layer9  viaCost=100.00
[04/24 01:55:57     21s] (I)       ---------------------Grid Graph Info--------------------
[04/24 01:55:57     21s] (I)       Routing area        : (0, 0) - (151240, 148200)
[04/24 01:55:57     21s] (I)       Core area           : (0, 0) - (151240, 148200)
[04/24 01:55:57     21s] (I)       Site width          :   760  (dbu)
[04/24 01:55:57     21s] (I)       Row height          :  4940  (dbu)
[04/24 01:55:57     21s] (I)       GCell width         :  4940  (dbu)
[04/24 01:55:57     21s] (I)       GCell height        :  4940  (dbu)
[04/24 01:55:57     21s] (I)       Grid                :    31    30    10
[04/24 01:55:57     21s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/24 01:55:57     21s] (I)       Vertical capacity   :     0  4940     0  4940     0  4940     0  4940     0  4940
[04/24 01:55:57     21s] (I)       Horizontal capacity :     0     0  4940     0  4940     0  4940     0  4940     0
[04/24 01:55:57     21s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[04/24 01:55:57     21s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[04/24 01:55:57     21s] (I)       Default wire pitch  :   260   290   280   560   560   560  1600  1600  3200  3200
[04/24 01:55:57     21s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[04/24 01:55:57     21s] (I)       First track coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[04/24 01:55:57     21s] (I)       Num tracks per GCell: 19.00 13.00 13.00  8.82  8.67  8.82  2.60  2.94  1.44  1.47
[04/24 01:55:57     21s] (I)       Total num of tracks :     0   398   390   269   259   269    77    89    43    44
[04/24 01:55:57     21s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/24 01:55:57     21s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/24 01:55:57     21s] (I)       --------------------------------------------------------
[04/24 01:55:57     21s] 
[04/24 01:55:57     21s] [NR-eGR] ============ Routing rule table ============
[04/24 01:55:57     21s] [NR-eGR] Rule id: 0  Nets: 1435 
[04/24 01:55:57     21s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/24 01:55:57     21s] (I)       Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[04/24 01:55:57     21s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/24 01:55:57     21s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/24 01:55:57     21s] [NR-eGR] ========================================
[04/24 01:55:57     21s] [NR-eGR] 
[04/24 01:55:57     21s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/24 01:55:57     21s] (I)       blocked tracks on layer2 : = 1505 / 11940 (12.60%)
[04/24 01:55:57     21s] (I)       blocked tracks on layer3 : = 0 / 12090 (0.00%)
[04/24 01:55:57     21s] (I)       blocked tracks on layer4 : = 0 / 8070 (0.00%)
[04/24 01:55:57     21s] (I)       blocked tracks on layer5 : = 0 / 8029 (0.00%)
[04/24 01:55:57     21s] (I)       blocked tracks on layer6 : = 0 / 8070 (0.00%)
[04/24 01:55:57     21s] (I)       blocked tracks on layer7 : = 0 / 2387 (0.00%)
[04/24 01:55:57     21s] (I)       blocked tracks on layer8 : = 0 / 2670 (0.00%)
[04/24 01:55:57     21s] (I)       blocked tracks on layer9 : = 0 / 1333 (0.00%)
[04/24 01:55:57     21s] (I)       blocked tracks on layer10 : = 0 / 1320 (0.00%)
[04/24 01:55:57     21s] (I)       After initializing earlyGlobalRoute syMemory usage = 1027.4 MB
[04/24 01:55:57     21s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Global Routing ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       ============= Initialization =============
[04/24 01:55:57     21s] (I)       totalPins=4265  totalGlobalPin=4054 (95.05%)
[04/24 01:55:57     21s] (I)       Started Build MST ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Generate topology with single threads
[04/24 01:55:57     21s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       total 2D Cap : 54734 = (23839 H, 30895 V)
[04/24 01:55:57     21s] [NR-eGR] Layer group 1: route 1435 net(s) in layer range [2, 10]
[04/24 01:55:57     21s] (I)       ============  Phase 1a Route ============
[04/24 01:55:57     21s] (I)       Started Phase 1a ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/24 01:55:57     21s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Usage: 20735 = (8588 H, 12147 V) = (36.03% H, 39.32% V) = (2.121e+04um H, 3.000e+04um V)
[04/24 01:55:57     21s] (I)       
[04/24 01:55:57     21s] (I)       ============  Phase 1b Route ============
[04/24 01:55:57     21s] (I)       Started Phase 1b ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Usage: 20801 = (8616 H, 12185 V) = (36.14% H, 39.44% V) = (2.128e+04um H, 3.010e+04um V)
[04/24 01:55:57     21s] (I)       
[04/24 01:55:57     21s] (I)       earlyGlobalRoute overflow of layer group 1: 5.97% H + 31.28% V. EstWL: 5.137847e+04um
[04/24 01:55:57     21s] (I)       ============  Phase 1c Route ============
[04/24 01:55:57     21s] (I)       Started Phase 1c ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Level2 Grid: 7 x 6
[04/24 01:55:57     21s] (I)       Started Two Level Routing ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Usage: 20801 = (8616 H, 12185 V) = (36.14% H, 39.44% V) = (2.128e+04um H, 3.010e+04um V)
[04/24 01:55:57     21s] (I)       
[04/24 01:55:57     21s] (I)       ============  Phase 1d Route ============
[04/24 01:55:57     21s] (I)       Started Phase 1d ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Usage: 20827 = (8643 H, 12184 V) = (36.26% H, 39.44% V) = (2.135e+04um H, 3.009e+04um V)
[04/24 01:55:57     21s] (I)       
[04/24 01:55:57     21s] (I)       ============  Phase 1e Route ============
[04/24 01:55:57     21s] (I)       Started Phase 1e ( Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Usage: 20827 = (8643 H, 12184 V) = (36.26% H, 39.44% V) = (2.135e+04um H, 3.009e+04um V)
[04/24 01:55:57     21s] (I)       
[04/24 01:55:57     21s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 6.04% H + 30.78% V. EstWL: 5.144269e+04um
[04/24 01:55:57     21s] [NR-eGR] 
[04/24 01:55:57     21s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       Run Multi-thread layer assignment with 1 threads
[04/24 01:55:57     21s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       ============  Phase 1l Route ============
[04/24 01:55:57     21s] (I)       
[04/24 01:55:57     21s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/24 01:55:57     21s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[04/24 01:55:57     21s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[04/24 01:55:57     21s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[04/24 01:55:57     21s] [NR-eGR] -------------------------------------------------------------------------------------------------
[04/24 01:55:57     21s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/24 01:55:57     21s] [NR-eGR]  metal2  (2)        62( 6.89%)        28( 3.11%)        10( 1.11%)         1( 0.11%)   (11.22%) 
[04/24 01:55:57     21s] [NR-eGR]  metal3  (3)        24( 2.66%)         1( 0.11%)         0( 0.00%)         0( 0.00%)   ( 2.77%) 
[04/24 01:55:57     21s] [NR-eGR]  metal4  (4)        90(10.00%)        11( 1.22%)         0( 0.00%)         0( 0.00%)   (11.22%) 
[04/24 01:55:57     21s] [NR-eGR]  metal5  (5)        36( 4.00%)         1( 0.11%)         0( 0.00%)         0( 0.00%)   ( 4.11%) 
[04/24 01:55:57     21s] [NR-eGR]  metal6  (6)        93(10.33%)         3( 0.33%)         0( 0.00%)         0( 0.00%)   (10.67%) 
[04/24 01:55:57     21s] [NR-eGR]  metal7  (7)        11( 1.22%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 1.22%) 
[04/24 01:55:57     21s] [NR-eGR]  metal8  (8)        28( 3.11%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 3.11%) 
[04/24 01:55:57     21s] [NR-eGR]  metal9  (9)         4( 0.44%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[04/24 01:55:57     21s] [NR-eGR] metal10 (10)         3( 0.34%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.34%) 
[04/24 01:55:57     21s] [NR-eGR] -------------------------------------------------------------------------------------------------
[04/24 01:55:57     21s] [NR-eGR] Total              351( 4.35%)        44( 0.54%)        10( 0.12%)         1( 0.01%)   ( 5.03%) 
[04/24 01:55:57     21s] [NR-eGR] 
[04/24 01:55:57     21s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1027.38 MB )
[04/24 01:55:57     21s] (I)       total 2D Cap : 54912 = (23839 H, 31073 V)
[04/24 01:55:57     21s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.83% H + 12.03% V
[04/24 01:55:57     21s] [NR-eGR] Overflow after earlyGlobalRoute 2.65% H + 27.80% V
[04/24 01:55:57     21s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1027.4M
[04/24 01:55:57     21s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.033, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF: Starting HotSpotCal at level 1, MEM:1027.4M
[04/24 01:55:57     21s] [hotspot] +------------+---------------+---------------+
[04/24 01:55:57     21s] [hotspot] |            |   max hotspot | total hotspot |
[04/24 01:55:57     21s] [hotspot] +------------+---------------+---------------+
[04/24 01:55:57     21s] [hotspot] | normalized |         12.00 |         12.00 |
[04/24 01:55:57     21s] [hotspot] +------------+---------------+---------------+
[04/24 01:55:57     21s] Local HotSpot Analysis: normalized max congestion hotspot area = 12.00, normalized total congestion hotspot area = 12.00 (area is in unit of 4 std-cell row bins)
[04/24 01:55:57     21s] [hotspot] max/total 12.00/12.00, big hotspot (>10) total 12.00
[04/24 01:55:57     21s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[04/24 01:55:57     21s] [hotspot] +-----+-------------------------------------+---------------+
[04/24 01:55:57     21s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/24 01:55:57     21s] [hotspot] +-----+-------------------------------------+---------------+
[04/24 01:55:57     21s] [hotspot] |  1  |    49.40     9.88    76.57    59.28 |       12.00   |
[04/24 01:55:57     21s] [hotspot] +-----+-------------------------------------+---------------+
[04/24 01:55:57     21s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.000, MEM:1027.4M
[04/24 01:55:57     21s] 
[04/24 01:55:57     21s] === incrementalPlace Internal Loop 1 ===
[04/24 01:55:57     21s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[04/24 01:55:57     21s] OPERPROF: Starting IPInitSPData at level 1, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1027.4M
[04/24 01:55:57     21s] Core basic site is CoreSite
[04/24 01:55:57     21s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/24 01:55:57     21s] SiteArray: non-trimmed site array dimensions = 30 x 199
[04/24 01:55:57     21s] SiteArray: use 32,768 bytes
[04/24 01:55:57     21s] SiteArray: current memory after site array memory allocation 1027.4M
[04/24 01:55:57     21s] SiteArray: FP blocked sites are writable
[04/24 01:55:57     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 01:55:57     21s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1027.4M
[04/24 01:55:57     21s] Process 0 wires and vias for routing blockage and capacity analysis
[04/24 01:55:57     21s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1027.4M
[04/24 01:55:57     21s] 
[04/24 01:55:57     21s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF:   Starting post-place ADS at level 2, MEM:1027.4M
[04/24 01:55:57     21s] 
[04/24 01:55:57     21s] ADSU 0.896 -> 0.899. GS 19.760
[04/24 01:55:57     21s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF:   Starting spMPad at level 2, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF:     Starting spContextMPad at level 3, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/24 01:55:57     21s] 
[04/24 01:55:57     21s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1027.4M
[04/24 01:55:57     21s] no activity file in design. spp won't run.
[04/24 01:55:57     21s] [spp] 0
[04/24 01:55:57     21s] [adp] 0:1:1:3
[04/24 01:55:57     21s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1027.4M
[04/24 01:55:57     21s] SP #FI/SF FL/PI 0/0 1432/0
[04/24 01:55:57     21s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.011, MEM:1027.4M
[04/24 01:55:57     21s] PP off. flexM 0
[04/24 01:55:57     21s] OPERPROF: Starting CDPad at level 1, MEM:1027.4M
[04/24 01:55:57     21s] 3DP is on.
[04/24 01:55:57     21s] 3DP OF M2 0.464, M4 0.263. Diff 1
[04/24 01:55:57     21s] M4 smooth 0. pin dist: (1, 1.000), (2, 0.000), (3, 0.000), (4, 0.000), 
[04/24 01:55:57     21s] 3DP DPT Adjust 1. 1.168, 1.056, delta 0.112. WS budget 1000.0000
[04/24 01:55:57     21s] CDPadU 1.135 -> 1.000. R=0.899, N=1432, GS=2.470
[04/24 01:55:57     21s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.026, MEM:1027.4M
[04/24 01:55:57     21s] NP #FI/FS/SF FL/PI: 0/0/0 1432/0
[04/24 01:55:57     21s] no activity file in design. spp won't run.
[04/24 01:55:57     21s] 
[04/24 01:55:57     21s] AB Est...
[04/24 01:55:57     21s] OPERPROF: Starting npPlace at level 1, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.003, MEM:1027.4M
[04/24 01:55:57     21s] Iteration  4: Skipped, with CDP Off
[04/24 01:55:57     21s] 
[04/24 01:55:57     21s] AB Est...
[04/24 01:55:57     21s] OPERPROF: Starting npPlace at level 1, MEM:1027.4M
[04/24 01:55:57     21s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.003, MEM:1027.4M
[04/24 01:55:57     21s] Iteration  5: Skipped, with CDP Off
[04/24 01:55:57     21s] OPERPROF: Starting npPlace at level 1, MEM:1027.4M
[04/24 01:55:57     21s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[04/24 01:55:57     21s] No instances found in the vector
[04/24 01:55:57     21s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1027.4M, DRC: 0)
[04/24 01:55:57     21s] 0 (out of 0) MH cells were successfully legalized.
[04/24 01:55:58     22s] Iteration  6: Total net bbox = 1.298e+04 (7.95e+03 5.03e+03)
[04/24 01:55:58     22s]               Est.  stn bbox = 1.447e+04 (8.70e+03 5.77e+03)
[04/24 01:55:58     22s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 972.4M
[04/24 01:55:58     22s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/24 01:55:58     22s] No instances found in the vector
[04/24 01:55:58     22s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=972.4M, DRC: 0)
[04/24 01:55:58     22s] 0 (out of 0) MH cells were successfully legalized.
[04/24 01:55:59     23s] Iteration  7: Total net bbox = 9.300e+03 (4.32e+03 4.98e+03)
[04/24 01:55:59     23s]               Est.  stn bbox = 1.037e+04 (4.67e+03 5.70e+03)
[04/24 01:55:59     23s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 972.4M
[04/24 01:55:59     23s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[04/24 01:55:59     23s] No instances found in the vector
[04/24 01:55:59     23s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=972.4M, DRC: 0)
[04/24 01:55:59     23s] 0 (out of 0) MH cells were successfully legalized.
[04/24 01:56:00     24s] Iteration  8: Total net bbox = 6.985e+03 (3.51e+03 3.48e+03)
[04/24 01:56:00     24s]               Est.  stn bbox = 7.785e+03 (3.84e+03 3.94e+03)
[04/24 01:56:00     24s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 972.4M
[04/24 01:56:00     24s] OPERPROF: Finished npPlace at level 1, CPU:3.410, REAL:3.422, MEM:972.4M
[04/24 01:56:00     24s] Move report: Congestion Driven Placement moves 1432 insts, mean move: 43.81 um, max move: 118.49 um
[04/24 01:56:00     24s] 	Max move on inst (regKey/U97): (7.22, 9.88) --> (63.96, 71.63)
[04/24 01:56:00     24s] no activity file in design. spp won't run.
[04/24 01:56:00     24s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:972.4M
[04/24 01:56:00     24s] 
[04/24 01:56:00     24s] Finished Incremental Placement (cpu=0:00:03.5, real=0:00:03.0, mem=972.4M)
[04/24 01:56:00     24s] CongRepair sets shifter mode to gplace
[04/24 01:56:00     24s] OPERPROF: Starting RefinePlace2 at level 1, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:     Starting DPlace-Init at level 3, MEM:972.4M
[04/24 01:56:00     24s] #spOpts: mergeVia=F 
[04/24 01:56:00     24s] All LLGs are deleted
[04/24 01:56:00     24s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:972.4M
[04/24 01:56:00     24s] Core basic site is CoreSite
[04/24 01:56:00     24s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/24 01:56:00     24s] SiteArray: non-trimmed site array dimensions = 30 x 199
[04/24 01:56:00     24s] SiteArray: use 32,768 bytes
[04/24 01:56:00     24s] SiteArray: current memory after site array memory allocation 972.4M
[04/24 01:56:00     24s] SiteArray: FP blocked sites are writable
[04/24 01:56:00     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 01:56:00     24s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:972.4M
[04/24 01:56:00     24s] Process 0 wires and vias for routing blockage and capacity analysis
[04/24 01:56:00     24s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.004, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:         Starting CMU at level 5, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.005, MEM:972.4M
[04/24 01:56:00     24s] 
[04/24 01:56:00     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=972.4MB).
[04/24 01:56:00     24s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.008, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.008, MEM:972.4M
[04/24 01:56:00     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.313542.2
[04/24 01:56:00     24s] OPERPROF:   Starting RefinePlace at level 2, MEM:972.4M
[04/24 01:56:00     24s] *** Starting refinePlace (0:00:25.0 mem=972.4M) ***
[04/24 01:56:00     24s] Total net bbox length = 3.339e+04 (1.741e+04 1.598e+04) (ext = 2.590e+04)
[04/24 01:56:00     24s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/24 01:56:00     24s] OPERPROF:     Starting CellHaloInit at level 3, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:     Starting CellHaloInit at level 3, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:972.4M
[04/24 01:56:00     24s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:972.4M
[04/24 01:56:00     24s] Starting refinePlace ...
[04/24 01:56:00     24s] ** Cut row section cpu time 0:00:00.0.
[04/24 01:56:00     24s]    Spread Effort: high, standalone mode, useDDP on.
[04/24 01:56:00     25s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=972.4MB) @(0:00:25.0 - 0:00:25.0).
[04/24 01:56:00     25s] Move report: preRPlace moves 1432 insts, mean move: 41.46 um, max move: 107.91 um
[04/24 01:56:00     25s] 	Max move on inst (s_x_1/U13): (57.18, 71.63) --> (1.14, 19.76)
[04/24 01:56:00     25s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
[04/24 01:56:00     25s] 	Violation at original loc: Not-of-Fence Violation
[04/24 01:56:00     25s] wireLenOptFixPriorityInst 0 inst fixed
[04/24 01:56:00     25s] Placement tweakage begins.
[04/24 01:56:00     25s] wire length = 5.695e+04
[04/24 01:56:00     25s] wire length = 5.684e+04
[04/24 01:56:00     25s] Placement tweakage ends.
[04/24 01:56:00     25s] Move report: tweak moves 81 insts, mean move: 1.37 um, max move: 9.31 um
[04/24 01:56:00     25s] 	Max move on inst (s_x_15/U14): (48.64, 59.28) --> (57.95, 59.28)
[04/24 01:56:00     25s] 
[04/24 01:56:00     25s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/24 01:56:00     25s] 
[04/24 01:56:00     25s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/24 01:56:00     25s] Move report: legalization moves 29 insts, mean move: 0.19 um, max move: 0.19 um
[04/24 01:56:00     25s] 	Max move on inst (mux_64/U39): (60.23, 44.46) --> (60.04, 44.46)
[04/24 01:56:00     25s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=975.5MB) @(0:00:25.0 - 0:00:25.0).
[04/24 01:56:00     25s] **ERROR: (IMPSP-2021):	Could not legalize <1432> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
[04/24 01:56:00     25s] Move report: Detail placement moves 1432 insts, mean move: 41.46 um, max move: 107.91 um
[04/24 01:56:00     25s] 	Max move on inst (s_x_1/U13): (57.18, 71.63) --> (1.14, 19.76)
[04/24 01:56:00     25s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 975.5MB
[04/24 01:56:00     25s] Statistics of distance of Instance movement in refine placement:
[04/24 01:56:00     25s]   maximum (X+Y) =       107.91 um
[04/24 01:56:00     25s]   inst (s_x_1/U13) with max move: (57.179, 71.63) -> (1.14, 19.76)
[04/24 01:56:00     25s]   mean    (X+Y) =        41.46 um
[04/24 01:56:00     25s] Summary Report:
[04/24 01:56:00     25s] Instances move: 1432 (out of 1432 movable)
[04/24 01:56:00     25s] Instances flipped: 0
[04/24 01:56:00     25s] Mean displacement: 41.46 um
[04/24 01:56:00     25s] Max displacement: 107.91 um (Instance: s_x_1/U13) (57.179, 71.63) -> (1.14, 19.76)
[04/24 01:56:00     25s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
[04/24 01:56:00     25s] 	Violation at original loc: Not-of-Fence Violation
[04/24 01:56:00     25s] Total instances moved : 1432
[04/24 01:56:00     25s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.060, REAL:0.065, MEM:975.5M
[04/24 01:56:00     25s] Total net bbox length = 7.049e+04 (3.369e+04 3.680e+04) (ext = 1.725e+04)
[04/24 01:56:00     25s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 975.5MB
[04/24 01:56:00     25s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=975.5MB) @(0:00:25.0 - 0:00:25.0).
[04/24 01:56:00     25s] *** Finished refinePlace (0:00:25.0 mem=975.5M) ***
[04/24 01:56:00     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.313542.2
[04/24 01:56:00     25s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.070, REAL:0.071, MEM:975.5M
[04/24 01:56:00     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:975.5M
[04/24 01:56:00     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:975.4M
[04/24 01:56:00     25s] All LLGs are deleted
[04/24 01:56:00     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:975.4M
[04/24 01:56:00     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:975.4M
[04/24 01:56:00     25s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.080, REAL:0.081, MEM:975.4M
[04/24 01:56:00     25s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:975.4M
[04/24 01:56:00     25s] Starting Early Global Route congestion estimation: mem = 975.4M
[04/24 01:56:00     25s] (I)       Started Loading and Dumping File ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Reading DB...
[04/24 01:56:00     25s] (I)       Read data from FE... (mem=975.4M)
[04/24 01:56:00     25s] (I)       Read nodes and places... (mem=975.4M)
[04/24 01:56:00     25s] (I)       Done Read nodes and places (cpu=0.010s, mem=975.4M)
[04/24 01:56:00     25s] (I)       Read nets... (mem=975.4M)
[04/24 01:56:00     25s] (I)       Done Read nets (cpu=0.000s, mem=975.4M)
[04/24 01:56:00     25s] (I)       Done Read data from FE (cpu=0.010s, mem=975.4M)
[04/24 01:56:00     25s] (I)       before initializing RouteDB syMemory usage = 975.4 MB
[04/24 01:56:00     25s] (I)       Honor MSV route constraint: false
[04/24 01:56:00     25s] (I)       Maximum routing layer  : 127
[04/24 01:56:00     25s] (I)       Minimum routing layer  : 2
[04/24 01:56:00     25s] (I)       Supply scale factor H  : 1.00
[04/24 01:56:00     25s] (I)       Supply scale factor V  : 1.00
[04/24 01:56:00     25s] (I)       Tracks used by clock wire: 0
[04/24 01:56:00     25s] (I)       Reverse direction      : 
[04/24 01:56:00     25s] (I)       Honor partition pin guides: true
[04/24 01:56:00     25s] (I)       Route selected nets only: false
[04/24 01:56:00     25s] (I)       Route secondary PG pins: false
[04/24 01:56:00     25s] (I)       Second PG max fanout   : 2147483647
[04/24 01:56:00     25s] (I)       Apply function for special wires: true
[04/24 01:56:00     25s] (I)       Layer by layer blockage reading: true
[04/24 01:56:00     25s] (I)       Offset calculation fix : true
[04/24 01:56:00     25s] (I)       Route stripe layer range: 
[04/24 01:56:00     25s] (I)       Honor partition fences : 
[04/24 01:56:00     25s] (I)       Honor partition pin    : 
[04/24 01:56:00     25s] (I)       Honor partition fences with feedthrough: 
[04/24 01:56:00     25s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[04/24 01:56:00     25s] (I)       build grid graph
[04/24 01:56:00     25s] (I)       build grid graph start
[04/24 01:56:00     25s] [NR-eGR] Track table information for default rule: 
[04/24 01:56:00     25s] [NR-eGR] metal1 has no routable track
[04/24 01:56:00     25s] [NR-eGR] metal2 has single uniform track structure
[04/24 01:56:00     25s] [NR-eGR] metal3 has single uniform track structure
[04/24 01:56:00     25s] [NR-eGR] metal4 has single uniform track structure
[04/24 01:56:00     25s] [NR-eGR] metal5 has single uniform track structure
[04/24 01:56:00     25s] [NR-eGR] metal6 has single uniform track structure
[04/24 01:56:00     25s] [NR-eGR] metal7 has single uniform track structure
[04/24 01:56:00     25s] [NR-eGR] metal8 has single uniform track structure
[04/24 01:56:00     25s] [NR-eGR] metal9 has single uniform track structure
[04/24 01:56:00     25s] [NR-eGR] metal10 has single uniform track structure
[04/24 01:56:00     25s] (I)       build grid graph end
[04/24 01:56:00     25s] (I)       ===========================================================================
[04/24 01:56:00     25s] (I)       == Report All Rule Vias ==
[04/24 01:56:00     25s] (I)       ===========================================================================
[04/24 01:56:00     25s] (I)        Via Rule : (Default)
[04/24 01:56:00     25s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/24 01:56:00     25s] (I)       ---------------------------------------------------------------------------
[04/24 01:56:00     25s] (I)        1   10 : M2_M1_viaB                  1 : M2_M1_via                
[04/24 01:56:00     25s] (I)        2   12 : M3_M2_viaB                  2 : M3_M2_via                
[04/24 01:56:00     25s] (I)        3   14 : M4_M3_viaB                  3 : M4_M3_via                
[04/24 01:56:00     25s] (I)        4    4 : M5_M4_via                   4 : M5_M4_via                
[04/24 01:56:00     25s] (I)        5    5 : M6_M5_via                   5 : M6_M5_via                
[04/24 01:56:00     25s] (I)        6    6 : M7_M6_via                   6 : M7_M6_via                
[04/24 01:56:00     25s] (I)        7    7 : M8_M7_via                   7 : M8_M7_via                
[04/24 01:56:00     25s] (I)        8    8 : M9_M8_via                   8 : M9_M8_via                
[04/24 01:56:00     25s] (I)        9    9 : M10_M9_via                  9 : M10_M9_via               
[04/24 01:56:00     25s] (I)       10    0 : ---                         0 : ---                      
[04/24 01:56:00     25s] (I)       ===========================================================================
[04/24 01:56:00     25s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Num PG vias on layer 1 : 0
[04/24 01:56:00     25s] (I)       Num PG vias on layer 2 : 0
[04/24 01:56:00     25s] (I)       Num PG vias on layer 3 : 0
[04/24 01:56:00     25s] (I)       Num PG vias on layer 4 : 0
[04/24 01:56:00     25s] (I)       Num PG vias on layer 5 : 0
[04/24 01:56:00     25s] (I)       Num PG vias on layer 6 : 0
[04/24 01:56:00     25s] (I)       Num PG vias on layer 7 : 0
[04/24 01:56:00     25s] (I)       Num PG vias on layer 8 : 0
[04/24 01:56:00     25s] (I)       Num PG vias on layer 9 : 0
[04/24 01:56:00     25s] (I)       Num PG vias on layer 10 : 0
[04/24 01:56:00     25s] [NR-eGR] Read 0 PG shapes
[04/24 01:56:00     25s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] [NR-eGR] #Routing Blockages  : 0
[04/24 01:56:00     25s] [NR-eGR] #Instance Blockages : 151
[04/24 01:56:00     25s] [NR-eGR] #PG Blockages       : 0
[04/24 01:56:00     25s] [NR-eGR] #Bump Blockages     : 0
[04/24 01:56:00     25s] [NR-eGR] #Boundary Blockages : 0
[04/24 01:56:00     25s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/24 01:56:00     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/24 01:56:00     25s] (I)       readDataFromPlaceDB
[04/24 01:56:00     25s] (I)       Read net information..
[04/24 01:56:00     25s] [NR-eGR] Read numTotalNets=1435  numIgnoredNets=0
[04/24 01:56:00     25s] (I)       Read testcase time = 0.000 seconds
[04/24 01:56:00     25s] 
[04/24 01:56:00     25s] (I)       early_global_route_priority property id does not exist.
[04/24 01:56:00     25s] (I)       Start initializing grid graph
[04/24 01:56:00     25s] (I)       End initializing grid graph
[04/24 01:56:00     25s] (I)       Model blockages into capacity
[04/24 01:56:00     25s] (I)       Read Num Blocks=604  Num Prerouted Wires=0  Num CS=0
[04/24 01:56:00     25s] (I)       Started Modeling ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Modeling Layer 1 ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Modeling Layer 2 ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Layer 1 (V) : #blockages 604 : #preroutes 0
[04/24 01:56:00     25s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Modeling Layer 3 ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[04/24 01:56:00     25s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Modeling Layer 4 ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[04/24 01:56:00     25s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Modeling Layer 5 ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[04/24 01:56:00     25s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Modeling Layer 6 ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/24 01:56:00     25s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Modeling Layer 7 ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/24 01:56:00     25s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Modeling Layer 8 ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/24 01:56:00     25s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Modeling Layer 9 ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[04/24 01:56:00     25s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Modeling Layer 10 ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[04/24 01:56:00     25s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Number of ignored nets = 0
[04/24 01:56:00     25s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/24 01:56:00     25s] (I)       Number of clock nets = 1.  Ignored: No
[04/24 01:56:00     25s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/24 01:56:00     25s] (I)       Number of special nets = 0.  Ignored: Yes
[04/24 01:56:00     25s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/24 01:56:00     25s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/24 01:56:00     25s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/24 01:56:00     25s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/24 01:56:00     25s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/24 01:56:00     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/24 01:56:00     25s] [NR-eGR] WARNING: There are 34 pins inside gCell located around position 64.22 14.82. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:56:00     25s] [NR-eGR] WARNING: There are 53 pins inside gCell located around position 64.22 17.29. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:56:00     25s] [NR-eGR] WARNING: There are 47 pins inside gCell located around position 66.69 17.29. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:56:00     25s] [NR-eGR] WARNING: There are 47 pins inside gCell located around position 69.16 22.23. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:56:00     25s] [NR-eGR] WARNING: There are 31 pins inside gCell located around position 69.16 24.70. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:56:00     25s] [NR-eGR] WARNING: There are 31 pins inside gCell located around position 69.16 41.99. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:56:00     25s] [NR-eGR] WARNING: There are 33 pins inside gCell located around position 69.16 49.40. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:56:00     25s] [NR-eGR] WARNING: There are 36 pins inside gCell located around position 71.63 22.23. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:56:00     25s] [NR-eGR] WARNING: There are 32 pins inside gCell located around position 71.63 24.70. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:56:00     25s] [NR-eGR] WARNING: There are 40 pins inside gCell located around position 74.10 24.70. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[04/24 01:56:00     25s] [NR-eGR] WARNING: Only first 10 messages are printed.
[04/24 01:56:00     25s] (I)       Before initializing earlyGlobalRoute syMemory usage = 975.4 MB
[04/24 01:56:00     25s] (I)       Ndr track 0 does not exist
[04/24 01:56:00     25s] (I)       Layer1  viaCost=200.00
[04/24 01:56:00     25s] (I)       Layer2  viaCost=200.00
[04/24 01:56:00     25s] (I)       Layer3  viaCost=200.00
[04/24 01:56:00     25s] (I)       Layer4  viaCost=100.00
[04/24 01:56:00     25s] (I)       Layer5  viaCost=100.00
[04/24 01:56:00     25s] (I)       Layer6  viaCost=100.00
[04/24 01:56:00     25s] (I)       Layer7  viaCost=100.00
[04/24 01:56:00     25s] (I)       Layer8  viaCost=100.00
[04/24 01:56:00     25s] (I)       Layer9  viaCost=100.00
[04/24 01:56:00     25s] (I)       ---------------------Grid Graph Info--------------------
[04/24 01:56:00     25s] (I)       Routing area        : (0, 0) - (151240, 148200)
[04/24 01:56:00     25s] (I)       Core area           : (0, 0) - (151240, 148200)
[04/24 01:56:00     25s] (I)       Site width          :   760  (dbu)
[04/24 01:56:00     25s] (I)       Row height          :  4940  (dbu)
[04/24 01:56:00     25s] (I)       GCell width         :  4940  (dbu)
[04/24 01:56:00     25s] (I)       GCell height        :  4940  (dbu)
[04/24 01:56:00     25s] (I)       Grid                :    31    30    10
[04/24 01:56:00     25s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/24 01:56:00     25s] (I)       Vertical capacity   :     0  4940     0  4940     0  4940     0  4940     0  4940
[04/24 01:56:00     25s] (I)       Horizontal capacity :     0     0  4940     0  4940     0  4940     0  4940     0
[04/24 01:56:00     25s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[04/24 01:56:00     25s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[04/24 01:56:00     25s] (I)       Default wire pitch  :   260   290   280   560   560   560  1600  1600  3200  3200
[04/24 01:56:00     25s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[04/24 01:56:00     25s] (I)       First track coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[04/24 01:56:00     25s] (I)       Num tracks per GCell: 19.00 13.00 13.00  8.82  8.67  8.82  2.60  2.94  1.44  1.47
[04/24 01:56:00     25s] (I)       Total num of tracks :     0   398   390   269   259   269    77    89    43    44
[04/24 01:56:00     25s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/24 01:56:00     25s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/24 01:56:00     25s] (I)       --------------------------------------------------------
[04/24 01:56:00     25s] 
[04/24 01:56:00     25s] [NR-eGR] ============ Routing rule table ============
[04/24 01:56:00     25s] [NR-eGR] Rule id: 0  Nets: 1435 
[04/24 01:56:00     25s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/24 01:56:00     25s] (I)       Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[04/24 01:56:00     25s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/24 01:56:00     25s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/24 01:56:00     25s] [NR-eGR] ========================================
[04/24 01:56:00     25s] [NR-eGR] 
[04/24 01:56:00     25s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/24 01:56:00     25s] (I)       blocked tracks on layer2 : = 1439 / 11940 (12.05%)
[04/24 01:56:00     25s] (I)       blocked tracks on layer3 : = 0 / 12090 (0.00%)
[04/24 01:56:00     25s] (I)       blocked tracks on layer4 : = 0 / 8070 (0.00%)
[04/24 01:56:00     25s] (I)       blocked tracks on layer5 : = 0 / 8029 (0.00%)
[04/24 01:56:00     25s] (I)       blocked tracks on layer6 : = 0 / 8070 (0.00%)
[04/24 01:56:00     25s] (I)       blocked tracks on layer7 : = 0 / 2387 (0.00%)
[04/24 01:56:00     25s] (I)       blocked tracks on layer8 : = 0 / 2670 (0.00%)
[04/24 01:56:00     25s] (I)       blocked tracks on layer9 : = 0 / 1333 (0.00%)
[04/24 01:56:00     25s] (I)       blocked tracks on layer10 : = 0 / 1320 (0.00%)
[04/24 01:56:00     25s] (I)       After initializing earlyGlobalRoute syMemory usage = 975.4 MB
[04/24 01:56:00     25s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Global Routing ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       ============= Initialization =============
[04/24 01:56:00     25s] (I)       totalPins=4265  totalGlobalPin=4014 (94.11%)
[04/24 01:56:00     25s] (I)       Started Build MST ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Generate topology with single threads
[04/24 01:56:00     25s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       total 2D Cap : 54803 = (23839 H, 30964 V)
[04/24 01:56:00     25s] [NR-eGR] Layer group 1: route 1435 net(s) in layer range [2, 10]
[04/24 01:56:00     25s] (I)       ============  Phase 1a Route ============
[04/24 01:56:00     25s] (I)       Started Phase 1a ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/24 01:56:00     25s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Usage: 22448 = (9564 H, 12884 V) = (40.12% H, 41.61% V) = (2.362e+04um H, 3.182e+04um V)
[04/24 01:56:00     25s] (I)       
[04/24 01:56:00     25s] (I)       ============  Phase 1b Route ============
[04/24 01:56:00     25s] (I)       Started Phase 1b ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Usage: 22555 = (9633 H, 12922 V) = (40.41% H, 41.73% V) = (2.379e+04um H, 3.192e+04um V)
[04/24 01:56:00     25s] (I)       
[04/24 01:56:00     25s] (I)       earlyGlobalRoute overflow of layer group 1: 12.26% H + 43.11% V. EstWL: 5.571085e+04um
[04/24 01:56:00     25s] (I)       ============  Phase 1c Route ============
[04/24 01:56:00     25s] (I)       Started Phase 1c ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Level2 Grid: 7 x 6
[04/24 01:56:00     25s] (I)       Started Two Level Routing ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Usage: 22590 = (9668 H, 12922 V) = (40.56% H, 41.73% V) = (2.388e+04um H, 3.192e+04um V)
[04/24 01:56:00     25s] (I)       
[04/24 01:56:00     25s] (I)       ============  Phase 1d Route ============
[04/24 01:56:00     25s] (I)       Started Phase 1d ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Usage: 22594 = (9672 H, 12922 V) = (40.57% H, 41.73% V) = (2.389e+04um H, 3.192e+04um V)
[04/24 01:56:00     25s] (I)       
[04/24 01:56:00     25s] (I)       ============  Phase 1e Route ============
[04/24 01:56:00     25s] (I)       Started Phase 1e ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Usage: 22594 = (9672 H, 12922 V) = (40.57% H, 41.73% V) = (2.389e+04um H, 3.192e+04um V)
[04/24 01:56:00     25s] (I)       
[04/24 01:56:00     25s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 12.49% H + 42.29% V. EstWL: 5.580718e+04um
[04/24 01:56:00     25s] [NR-eGR] 
[04/24 01:56:00     25s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Run Multi-thread layer assignment with 1 threads
[04/24 01:56:00     25s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       ============  Phase 1l Route ============
[04/24 01:56:00     25s] (I)       
[04/24 01:56:00     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/24 01:56:00     25s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[04/24 01:56:00     25s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[04/24 01:56:00     25s] [NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[04/24 01:56:00     25s] [NR-eGR] -------------------------------------------------------------------------------------------------
[04/24 01:56:00     25s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/24 01:56:00     25s] [NR-eGR]  metal2  (2)        54( 6.00%)        34( 3.78%)        18( 2.00%)         3( 0.33%)   (12.11%) 
[04/24 01:56:00     25s] [NR-eGR]  metal3  (3)        33( 3.66%)         8( 0.89%)         0( 0.00%)         0( 0.00%)   ( 4.55%) 
[04/24 01:56:00     25s] [NR-eGR]  metal4  (4)        79( 8.78%)        28( 3.11%)         1( 0.11%)         0( 0.00%)   (12.00%) 
[04/24 01:56:00     25s] [NR-eGR]  metal5  (5)        74( 8.21%)         2( 0.22%)         0( 0.00%)         0( 0.00%)   ( 8.44%) 
[04/24 01:56:00     25s] [NR-eGR]  metal6  (6)        95(10.56%)        22( 2.44%)         0( 0.00%)         0( 0.00%)   (13.00%) 
[04/24 01:56:00     25s] [NR-eGR]  metal7  (7)        27( 3.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 3.00%) 
[04/24 01:56:00     25s] [NR-eGR]  metal8  (8)        38( 4.22%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 4.22%) 
[04/24 01:56:00     25s] [NR-eGR]  metal9  (9)         7( 0.78%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.78%) 
[04/24 01:56:00     25s] [NR-eGR] metal10 (10)         2( 0.23%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.23%) 
[04/24 01:56:00     25s] [NR-eGR] -------------------------------------------------------------------------------------------------
[04/24 01:56:00     25s] [NR-eGR] Total              409( 5.06%)        94( 1.16%)        19( 0.24%)         3( 0.04%)   ( 6.50%) 
[04/24 01:56:00     25s] [NR-eGR] 
[04/24 01:56:00     25s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       total 2D Cap : 54938 = (23839 H, 31099 V)
[04/24 01:56:00     25s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 4.40% H + 12.14% V
[04/24 01:56:00     25s] [NR-eGR] Overflow after earlyGlobalRoute 8.42% H + 36.31% V
[04/24 01:56:00     25s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 975.4M
[04/24 01:56:00     25s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.036, MEM:975.4M
[04/24 01:56:00     25s] OPERPROF: Starting HotSpotCal at level 1, MEM:975.4M
[04/24 01:56:00     25s] [hotspot] +------------+---------------+---------------+
[04/24 01:56:00     25s] [hotspot] |            |   max hotspot | total hotspot |
[04/24 01:56:00     25s] [hotspot] +------------+---------------+---------------+
[04/24 01:56:00     25s] [hotspot] | normalized |         14.00 |         14.00 |
[04/24 01:56:00     25s] [hotspot] +------------+---------------+---------------+
[04/24 01:56:00     25s] Local HotSpot Analysis: normalized max congestion hotspot area = 14.00, normalized total congestion hotspot area = 14.00 (area is in unit of 4 std-cell row bins)
[04/24 01:56:00     25s] [hotspot] max/total 14.00/14.00, big hotspot (>10) total 14.00
[04/24 01:56:00     25s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[04/24 01:56:00     25s] [hotspot] +-----+-------------------------------------+---------------+
[04/24 01:56:00     25s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/24 01:56:00     25s] [hotspot] +-----+-------------------------------------+---------------+
[04/24 01:56:00     25s] [hotspot] |  1  |    49.40     9.88    76.57    59.28 |       14.00   |
[04/24 01:56:00     25s] [hotspot] +-----+-------------------------------------+---------------+
[04/24 01:56:00     25s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:975.4M
[04/24 01:56:00     25s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:975.4M
[04/24 01:56:00     25s] Starting Early Global Route wiring: mem = 975.4M
[04/24 01:56:00     25s] (I)       ============= track Assignment ============
[04/24 01:56:00     25s] (I)       Started Extract Global 3D Wires ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Started Greedy Track Assignment ( Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/24 01:56:00     25s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] (I)       Run Multi-thread track assignment
[04/24 01:56:00     25s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 975.43 MB )
[04/24 01:56:00     25s] [NR-eGR] --------------------------------------------------------------------------
[04/24 01:56:00     25s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 4253
[04/24 01:56:00     25s] [NR-eGR] metal2  (2V) length: 1.161193e+04um, number of vias: 5752
[04/24 01:56:00     25s] [NR-eGR] metal3  (3H) length: 1.227110e+04um, number of vias: 2337
[04/24 01:56:00     25s] [NR-eGR] metal4  (4V) length: 9.268483e+03um, number of vias: 2133
[04/24 01:56:00     25s] [NR-eGR] metal5  (5H) length: 9.622425e+03um, number of vias: 872
[04/24 01:56:00     25s] [NR-eGR] metal6  (6V) length: 9.578080e+03um, number of vias: 381
[04/24 01:56:00     25s] [NR-eGR] metal7  (7H) length: 2.303500e+03um, number of vias: 199
[04/24 01:56:00     25s] [NR-eGR] metal8  (8V) length: 2.482920e+03um, number of vias: 95
[04/24 01:56:00     25s] [NR-eGR] metal9  (9H) length: 6.780850e+02um, number of vias: 33
[04/24 01:56:00     25s] [NR-eGR] metal10 (10V) length: 5.967900e+02um, number of vias: 0
[04/24 01:56:00     25s] [NR-eGR] Total length: 5.841331e+04um, number of vias: 16055
[04/24 01:56:00     25s] [NR-eGR] --------------------------------------------------------------------------
[04/24 01:56:00     25s] [NR-eGR] Total eGR-routed clock nets wire length: 5.537575e+02um 
[04/24 01:56:00     25s] [NR-eGR] --------------------------------------------------------------------------
[04/24 01:56:00     25s] Early Global Route wiring runtime: 0.03 seconds, mem = 975.4M
[04/24 01:56:00     25s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.031, MEM:975.4M
[04/24 01:56:00     25s] Clear WL bound data that no need be kept to net call of ip
[04/24 01:56:00     25s] Clear Wl Manager.
[04/24 01:56:00     25s] End of congRepair (cpu=0:00:03.7, real=0:00:03.0)
[04/24 01:56:00     25s] *** Finishing placeDesign default flow ***
[04/24 01:56:00     25s] **placeDesign ... cpu = 0: 0:12, real = 0: 0:13, mem = 969.4M **
[04/24 01:56:01     25s] 
[04/24 01:56:01     25s] *** Summary of all messages that are not suppressed in this session:
[04/24 01:56:01     25s] Severity  ID               Count  Summary                                  
[04/24 01:56:01     25s] ERROR     IMPPTN-1109         12  Fence overlap for partition %s(%s) with ...
[04/24 01:56:01     25s] ERROR     IMPPTN-1110          1  Pin assignment cannot correctly identify...
[04/24 01:56:01     25s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/24 01:56:01     25s] WARNING   IMPSP-266         1444  Constraint box too small for instance '%...
[04/24 01:56:01     25s] WARNING   IMPSP-9517           1  Partitions detected, skip scanReorder.   
[04/24 01:56:01     25s] ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
[04/24 01:56:01     25s] WARNING   IMPSP-2020          76  Cannot find a legal location for instanc...
[04/24 01:56:01     25s] *** Message Summary: 1523 warning(s), 15 error(s)
[04/24 01:56:01     25s] 
[04/24 01:56:01     25s] <CMD> routeDesign -global
[04/24 01:56:01     25s] #% Begin routeDesign (date=04/24 01:56:01, mem=699.9M)
[04/24 01:56:01     25s] ### Time Record (routeDesign) is installed.
[04/24 01:56:01     25s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 699.90 (MB), peak = 738.25 (MB)
[04/24 01:56:01     25s] #default_rc_corner has no qx tech file defined
[04/24 01:56:01     25s] #No active RC corner or QRC tech file is missing.
[04/24 01:56:01     25s] #**INFO: setDesignMode -flowEffort standard
[04/24 01:56:01     25s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/24 01:56:01     25s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/24 01:56:01     25s] OPERPROF: Starting checkPlace at level 1, MEM:969.4M
[04/24 01:56:01     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:969.4M
[04/24 01:56:01     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:969.4M
[04/24 01:56:01     25s] Core basic site is CoreSite
[04/24 01:56:01     25s] SiteArray: non-trimmed site array dimensions = 30 x 199
[04/24 01:56:01     25s] SiteArray: use 32,768 bytes
[04/24 01:56:01     25s] SiteArray: current memory after site array memory allocation 969.5M
[04/24 01:56:01     25s] SiteArray: FP blocked sites are writable
[04/24 01:56:01     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.000, MEM:969.5M
[04/24 01:56:01     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.001, MEM:969.5M
[04/24 01:56:01     25s] Begin checking placement ... (start mem=969.4M, init mem=969.5M)
[04/24 01:56:01     25s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:969.5M
[04/24 01:56:01     25s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:969.5M
[04/24 01:56:01     25s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:969.5M
[04/24 01:56:01     25s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:969.5M
[04/24 01:56:01     25s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:969.5M
[04/24 01:56:01     25s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.006, MEM:969.5M
[04/24 01:56:01     25s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:969.5M
[04/24 01:56:01     25s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:969.5M
[04/24 01:56:01     25s] Overlapping with other instance:	714
[04/24 01:56:01     25s] Orientation Violation:	728
[04/24 01:56:01     25s] Placement Blockage Violation:	1
[04/24 01:56:01     25s] *info: Placed = 1432          
[04/24 01:56:01     25s] *info: Unplaced = 0           
[04/24 01:56:01     25s] Placement Density:89.60%(4830/5390)
[04/24 01:56:01     25s] Placement Density (including fixed std cells):89.60%(4830/5390)
[04/24 01:56:01     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:969.5M
[04/24 01:56:01     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:969.4M
[04/24 01:56:01     25s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=969.4M)
[04/24 01:56:01     25s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.018, MEM:969.4M
[04/24 01:56:01     25s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[04/24 01:56:01     25s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[04/24 01:56:01     25s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/24 01:56:01     25s] 
[04/24 01:56:01     25s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/24 01:56:01     25s] *** Changed status on (0) nets in Clock.
[04/24 01:56:01     25s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=969.4M) ***
[04/24 01:56:01     25s] % Begin globalRoute (date=04/24 01:56:01, mem=700.2M)
[04/24 01:56:01     25s] 
[04/24 01:56:01     25s] globalRoute
[04/24 01:56:01     25s] 
[04/24 01:56:01     25s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[04/24 01:56:01     25s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[04/24 01:56:01     25s] #setNanoRouteMode -routeWithSiDriven true
[04/24 01:56:01     25s] #setNanoRouteMode -routeWithTimingDriven true
[04/24 01:56:01     25s] ### Time Record (globalRoute) is installed.
[04/24 01:56:01     25s] #Start globalRoute on Fri Apr 24 01:56:01 2020
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] ### Time Record (Pre Callback) is installed.
[04/24 01:56:01     25s] ### Time Record (Pre Callback) is uninstalled.
[04/24 01:56:01     25s] ### Time Record (DB Import) is installed.
[04/24 01:56:01     25s] LayerId::1 widthSet size::1
[04/24 01:56:01     25s] LayerId::2 widthSet size::1
[04/24 01:56:01     25s] LayerId::3 widthSet size::1
[04/24 01:56:01     25s] LayerId::4 widthSet size::1
[04/24 01:56:01     25s] LayerId::5 widthSet size::1
[04/24 01:56:01     25s] LayerId::6 widthSet size::1
[04/24 01:56:01     25s] LayerId::7 widthSet size::1
[04/24 01:56:01     25s] LayerId::8 widthSet size::1
[04/24 01:56:01     25s] LayerId::9 widthSet size::1
[04/24 01:56:01     25s] LayerId::10 widthSet size::1
[04/24 01:56:01     25s] Updating RC grid for preRoute extraction ...
[04/24 01:56:01     25s] Initializing multi-corner resistance tables ...
[04/24 01:56:01     25s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[63] of net plaintext[63] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[62] of net plaintext[62] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[61] of net plaintext[61] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[60] of net plaintext[60] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[59] of net plaintext[59] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[58] of net plaintext[58] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[57] of net plaintext[57] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[56] of net plaintext[56] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[55] of net plaintext[55] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[54] of net plaintext[54] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[53] of net plaintext[53] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[52] of net plaintext[52] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[51] of net plaintext[51] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[50] of net plaintext[50] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[49] of net plaintext[49] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[48] of net plaintext[48] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[47] of net plaintext[47] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[46] of net plaintext[46] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[45] of net plaintext[45] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[44] of net plaintext[44] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/24 01:56:01     25s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[04/24 01:56:01     25s] #To increase the message display limit, refer to the product command reference manual.
[04/24 01:56:01     25s] ### Net info: total nets: 1790
[04/24 01:56:01     25s] ### Net info: dirty nets: 4
[04/24 01:56:01     25s] ### Net info: marked as disconnected nets: 0
[04/24 01:56:01     25s] #num needed restored net=0
[04/24 01:56:01     25s] #need_extraction net=0 (total=1790)
[04/24 01:56:01     25s] ### Net info: fully routed nets: 4
[04/24 01:56:01     25s] ### Net info: trivial (< 2 pins) nets: 355
[04/24 01:56:01     25s] ### Net info: unrouted nets: 1431
[04/24 01:56:01     25s] ### Net info: re-extraction nets: 0
[04/24 01:56:01     25s] ### Net info: ignored nets: 0
[04/24 01:56:01     25s] ### Net info: skip routing nets: 0
[04/24 01:56:01     25s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[04/24 01:56:01     25s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[04/24 01:56:01     25s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[04/24 01:56:01     25s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[04/24 01:56:01     25s] ### Time Record (DB Import) is uninstalled.
[04/24 01:56:01     25s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[04/24 01:56:01     25s] #RTESIG:78da8dcdbd0ac23018856167afe223ed50c16abefc3559055795a2ae4521a681d24292de
[04/24 01:56:01     25s] #       bf05d7d23abf0fe764f9f35c034173402c2332dd205c6a3454a32c1995f288a699d2e344
[04/24 01:56:01     25s] #       b6597ebddd798540a1f07db2ce863d8cd106883625dfbbdd8f684ae1f3eaa285e23d0cdd
[04/24 01:56:01     25s] #       ac41a6105218170d67727d483001a4f5ae2550c414a632ef9432ab8795a07f18be60365f
[04/24 01:56:01     25s] #       6b4a6422
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] ### Time Record (Data Preparation) is installed.
[04/24 01:56:01     25s] #Start routing data preparation on Fri Apr 24 01:56:01 2020
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #Minimum voltage of a net in the design = 0.000.
[04/24 01:56:01     25s] #Maximum voltage of a net in the design = 1.100.
[04/24 01:56:01     25s] #Voltage range [0.000 - 1.100] has 1790 nets.
[04/24 01:56:01     25s] ### Time Record (Cell Pin Access) is installed.
[04/24 01:56:01     25s] ### Time Record (Cell Pin Access) is uninstalled.
[04/24 01:56:01     25s] # metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/24 01:56:01     25s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14500
[04/24 01:56:01     25s] # metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/24 01:56:01     25s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/24 01:56:01     25s] # metal5       H   Track-Pitch = 0.28500    Line-2-Via Pitch = 0.28000
[04/24 01:56:01     25s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/24 01:56:01     25s] # metal7       H   Track-Pitch = 0.95000    Line-2-Via Pitch = 0.80000
[04/24 01:56:01     25s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/24 01:56:01     25s] # metal9       H   Track-Pitch = 1.71000    Line-2-Via Pitch = 1.60000
[04/24 01:56:01     25s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/24 01:56:01     25s] #Regenerating Ggrids automatically.
[04/24 01:56:01     25s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.19000.
[04/24 01:56:01     25s] #Using automatically generated G-grids.
[04/24 01:56:01     25s] #Done routing data preparation.
[04/24 01:56:01     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 707.28 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### Time Record (Data Preparation) is uninstalled.
[04/24 01:56:01     25s] ### Time Record (Special Wire Merging) is installed.
[04/24 01:56:01     25s] #Merging special wires: starts on Fri Apr 24 01:56:01 2020 with memory = 707.56 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:707.6 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### Time Record (Special Wire Merging) is uninstalled.
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #Finished routing data preparation on Fri Apr 24 01:56:01 2020
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #Cpu time = 00:00:00
[04/24 01:56:01     25s] #Elapsed time = 00:00:00
[04/24 01:56:01     25s] #Increased memory = 5.57 (MB)
[04/24 01:56:01     25s] #Total memory = 707.57 (MB)
[04/24 01:56:01     25s] #Peak memory = 740.34 (MB)
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] ### Time Record (Global Routing) is installed.
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #Start global routing on Fri Apr 24 01:56:01 2020
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #Start global routing initialization on Fri Apr 24 01:56:01 2020
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #Number of eco nets is 16
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #Start global routing data preparation on Fri Apr 24 01:56:01 2020
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] ### build_merged_routing_blockage_rect_list starts on Fri Apr 24 01:56:01 2020 with memory = 707.82 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:707.8 MB, peak:740.3 MB
[04/24 01:56:01     25s] #Start routing resource analysis on Fri Apr 24 01:56:01 2020
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] ### init_is_bin_blocked starts on Fri Apr 24 01:56:01 2020 with memory = 707.85 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:707.9 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Apr 24 01:56:01 2020 with memory = 707.97 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:708.1 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### adjust_flow_cap starts on Fri Apr 24 01:56:01 2020 with memory = 708.11 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:708.1 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### adjust_partial_route_blockage starts on Fri Apr 24 01:56:01 2020 with memory = 708.11 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:708.1 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### set_via_blocked starts on Fri Apr 24 01:56:01 2020 with memory = 708.11 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:708.1 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### copy_flow starts on Fri Apr 24 01:56:01 2020 with memory = 708.11 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:708.1 MB, peak:740.3 MB
[04/24 01:56:01     25s] #Routing resource analysis is done on Fri Apr 24 01:56:01 2020
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] ### report_flow_cap starts on Fri Apr 24 01:56:01 2020 with memory = 708.11 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] #  Resource Analysis:
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/24 01:56:01     25s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/24 01:56:01     25s] #  --------------------------------------------------------------
[04/24 01:56:01     25s] #  metal1         H         390           0         702    51.99%
[04/24 01:56:01     25s] #  metal2         V         398           0         702     0.00%
[04/24 01:56:01     25s] #  metal3         H         390           0         702     0.00%
[04/24 01:56:01     25s] #  metal4         V         264           0         702     0.00%
[04/24 01:56:01     25s] #  metal5         H         259           0         702     0.00%
[04/24 01:56:01     25s] #  metal6         V         264           0         702     0.00%
[04/24 01:56:01     25s] #  metal7         H          77           0         702     0.00%
[04/24 01:56:01     25s] #  metal8         V          89           0         702     0.00%
[04/24 01:56:01     25s] #  metal9         H          43           0         702     0.00%
[04/24 01:56:01     25s] #  metal10        V          44           0         702     3.70%
[04/24 01:56:01     25s] #  --------------------------------------------------------------
[04/24 01:56:01     25s] #  Total                   2218       0.00%        7020     5.57%
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:708.1 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### analyze_m2_tracks starts on Fri Apr 24 01:56:01 2020 with memory = 708.11 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:708.1 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### report_initial_resource starts on Fri Apr 24 01:56:01 2020 with memory = 708.12 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:708.1 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### mark_pg_pins_accessibility starts on Fri Apr 24 01:56:01 2020 with memory = 708.12 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:708.1 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### set_net_region starts on Fri Apr 24 01:56:01 2020 with memory = 708.12 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:708.1 MB, peak:740.3 MB
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #Global routing data preparation is done on Fri Apr 24 01:56:01 2020
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 708.12 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] ### prepare_level starts on Fri Apr 24 01:56:01 2020 with memory = 708.14 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### init level 1 starts on Fri Apr 24 01:56:01 2020 with memory = 708.14 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:708.1 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### Level 1 hgrid = 27 X 26
[04/24 01:56:01     25s] ### prepare_level_flow starts on Fri Apr 24 01:56:01 2020 with memory = 708.19 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:708.2 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:708.2 MB, peak:740.3 MB
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #Global routing initialization is done on Fri Apr 24 01:56:01 2020
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 708.19 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] #
[04/24 01:56:01     25s] #start global routing iteration 1...
[04/24 01:56:01     25s] ### init_flow_edge starts on Fri Apr 24 01:56:01 2020 with memory = 708.25 (MB), peak = 740.34 (MB)
[04/24 01:56:01     25s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:711.6 MB, peak:740.3 MB
[04/24 01:56:01     25s] ### routing at level 1 (topmost level) iter 0
[04/24 01:56:04     28s] ### measure_qor starts on Fri Apr 24 01:56:04 2020 with memory = 715.44 (MB), peak = 740.34 (MB)
[04/24 01:56:04     28s] ### measure_congestion starts on Fri Apr 24 01:56:04 2020 with memory = 715.44 (MB), peak = 740.34 (MB)
[04/24 01:56:04     28s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:715.4 MB, peak:740.3 MB
[04/24 01:56:04     28s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:715.4 MB, peak:740.3 MB
[04/24 01:56:04     28s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 715.45 (MB), peak = 740.34 (MB)
[04/24 01:56:04     28s] #
[04/24 01:56:04     28s] #start global routing iteration 2...
[04/24 01:56:04     28s] ### routing at level 1 (topmost level) iter 1
[04/24 01:56:05     29s] ### measure_qor starts on Fri Apr 24 01:56:05 2020 with memory = 715.65 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### measure_congestion starts on Fri Apr 24 01:56:05 2020 with memory = 715.65 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:715.7 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:715.7 MB, peak:740.3 MB
[04/24 01:56:05     29s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 715.65 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] ### route_end starts on Fri Apr 24 01:56:05 2020 with memory = 715.66 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] #Total number of trivial nets (e.g. < 2 pins) = 355 (skipped).
[04/24 01:56:05     29s] #Total number of routable nets = 1435.
[04/24 01:56:05     29s] #Total number of nets in the design = 1790.
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] #1432 routable nets have only global wires.
[04/24 01:56:05     29s] #3 routable nets have only detail routed wires.
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] #Routed nets constraints summary:
[04/24 01:56:05     29s] #-----------------------------
[04/24 01:56:05     29s] #        Rules   Unconstrained  
[04/24 01:56:05     29s] #-----------------------------
[04/24 01:56:05     29s] #      Default            1432  
[04/24 01:56:05     29s] #-----------------------------
[04/24 01:56:05     29s] #        Total            1432  
[04/24 01:56:05     29s] #-----------------------------
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] #Routing constraints summary of the whole design:
[04/24 01:56:05     29s] #-----------------------------
[04/24 01:56:05     29s] #        Rules   Unconstrained  
[04/24 01:56:05     29s] #-----------------------------
[04/24 01:56:05     29s] #      Default            1435  
[04/24 01:56:05     29s] #-----------------------------
[04/24 01:56:05     29s] #        Total            1435  
[04/24 01:56:05     29s] #-----------------------------
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] ### cal_base_flow starts on Fri Apr 24 01:56:05 2020 with memory = 715.67 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### init_flow_edge starts on Fri Apr 24 01:56:05 2020 with memory = 715.67 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:718.5 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### cal_flow starts on Fri Apr 24 01:56:05 2020 with memory = 718.73 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:718.7 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:718.7 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### report_overcon starts on Fri Apr 24 01:56:05 2020 with memory = 718.75 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] #                 OverCon       OverCon       OverCon       OverCon          
[04/24 01:56:05     29s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[04/24 01:56:05     29s] #     Layer         (1-7)        (8-15)       (16-23)       (24-31)   OverCon  Flow/Cap
[04/24 01:56:05     29s] #  ----------------------------------------------------------------------------------------
[04/24 01:56:05     29s] #  metal1       14(3.47%)      0(0.00%)      0(0.00%)      0(0.00%)   (3.47%)     0.56  
[04/24 01:56:05     29s] #  metal2      111(15.8%)     17(2.42%)      5(0.71%)      2(0.28%)   (19.2%)     0.76  
[04/24 01:56:05     29s] #  metal3      211(30.1%)      7(1.00%)      0(0.00%)      0(0.00%)   (31.1%)     0.75  
[04/24 01:56:05     29s] #  metal4      152(21.7%)      0(0.00%)      0(0.00%)      0(0.00%)   (21.7%)     0.76  
[04/24 01:56:05     29s] #  metal5      185(26.4%)      0(0.00%)      0(0.00%)      0(0.00%)   (26.4%)     0.66  
[04/24 01:56:05     29s] #  metal6      114(16.2%)      0(0.00%)      0(0.00%)      0(0.00%)   (16.2%)     0.65  
[04/24 01:56:05     29s] #  metal7       10(1.42%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.42%)     0.57  
[04/24 01:56:05     29s] #  metal8       43(6.13%)      0(0.00%)      0(0.00%)      0(0.00%)   (6.13%)     0.55  
[04/24 01:56:05     29s] #  metal9       13(1.85%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.85%)     0.47  
[04/24 01:56:05     29s] #  metal10       2(0.30%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.30%)     0.38  
[04/24 01:56:05     29s] #  ----------------------------------------------------------------------------------------
[04/24 01:56:05     29s] #     Total    855(12.8%)     24(0.36%)      5(0.07%)      2(0.03%)   (13.2%)
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 31
[04/24 01:56:05     29s] #  Overflow after GR: 6.57% H + 6.66% V
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:718.7 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### cal_base_flow starts on Fri Apr 24 01:56:05 2020 with memory = 718.76 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### init_flow_edge starts on Fri Apr 24 01:56:05 2020 with memory = 718.76 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:718.8 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### cal_flow starts on Fri Apr 24 01:56:05 2020 with memory = 718.77 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:718.8 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:718.8 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### export_cong_map starts on Fri Apr 24 01:56:05 2020 with memory = 718.77 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### PDZT_Export::export_cong_map starts on Fri Apr 24 01:56:05 2020 with memory = 718.78 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:718.8 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:718.8 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### import_cong_map starts on Fri Apr 24 01:56:05 2020 with memory = 718.79 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] #Hotspot report including placement blocked areas
[04/24 01:56:05     29s] OPERPROF: Starting HotSpotCal at level 1, MEM:1035.2M
[04/24 01:56:05     29s] [hotspot] +------------+---------------+---------------+
[04/24 01:56:05     29s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[04/24 01:56:05     29s] [hotspot] +------------+---------------+---------------+
[04/24 01:56:05     29s] [hotspot] |   metal1(H)   |         28.00 |         28.00 |
[04/24 01:56:05     29s] [hotspot] |   metal2(V)   |         18.00 |         18.00 |
[04/24 01:56:05     29s] [hotspot] |   metal3(H)   |         26.00 |         26.00 |
[04/24 01:56:05     29s] [hotspot] |   metal4(V)   |         18.00 |         18.00 |
[04/24 01:56:05     29s] [hotspot] |   metal5(H)   |         19.00 |         19.00 |
[04/24 01:56:05     29s] [hotspot] |   metal6(V)   |         15.00 |         15.00 |
[04/24 01:56:05     29s] [hotspot] |   metal7(H)   |         18.00 |         18.00 |
[04/24 01:56:05     29s] [hotspot] |   metal8(V)   |         10.00 |         11.00 |
[04/24 01:56:05     29s] [hotspot] |   metal9(H)   |         10.00 |         10.00 |
[04/24 01:56:05     29s] [hotspot] |   metal10(V)   |          3.00 |          3.00 |
[04/24 01:56:05     29s] [hotspot] +------------+---------------+---------------+
[04/24 01:56:05     29s] [hotspot] |   worst    |(metal1    28.00 |(metal1    28.00 |
[04/24 01:56:05     29s] [hotspot] +------------+---------------+---------------+
[04/24 01:56:05     29s] [hotspot] | all layers |         27.00 |         27.00 |
[04/24 01:56:05     29s] [hotspot] +------------+---------------+---------------+
[04/24 01:56:05     29s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 27.00, normalized total congestion hotspot area = 27.00 (area is in unit of 4 std-cell row bins)
[04/24 01:56:05     29s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 27.00/27.00 (area is in unit of 4 std-cell row bins)
[04/24 01:56:05     29s] [hotspot] max/total 27.00/27.00, big hotspot (>10) total 27.00
[04/24 01:56:05     29s] [hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[04/24 01:56:05     29s] [hotspot] +-----+-------------------------------------+---------------+
[04/24 01:56:05     29s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/24 01:56:05     29s] [hotspot] +-----+-------------------------------------+---------------+
[04/24 01:56:05     29s] [hotspot] |  1  |    39.52    -0.07    76.00    74.10 |       27.00   |
[04/24 01:56:05     29s] [hotspot] +-----+-------------------------------------+---------------+
[04/24 01:56:05     29s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1035.2M
[04/24 01:56:05     29s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:718.8 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### update starts on Fri Apr 24 01:56:05 2020 with memory = 718.80 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] #Complete Global Routing.
[04/24 01:56:05     29s] #Total wire length = 66426 um.
[04/24 01:56:05     29s] #Total half perimeter of net bounding box = 54801 um.
[04/24 01:56:05     29s] #Total wire length on LAYER metal1 = 2598 um.
[04/24 01:56:05     29s] #Total wire length on LAYER metal2 = 11558 um.
[04/24 01:56:05     29s] #Total wire length on LAYER metal3 = 14295 um.
[04/24 01:56:05     29s] #Total wire length on LAYER metal4 = 9997 um.
[04/24 01:56:05     29s] #Total wire length on LAYER metal5 = 9728 um.
[04/24 01:56:05     29s] #Total wire length on LAYER metal6 = 10599 um.
[04/24 01:56:05     29s] #Total wire length on LAYER metal7 = 2407 um.
[04/24 01:56:05     29s] #Total wire length on LAYER metal8 = 2993 um.
[04/24 01:56:05     29s] #Total wire length on LAYER metal9 = 1163 um.
[04/24 01:56:05     29s] #Total wire length on LAYER metal10 = 1089 um.
[04/24 01:56:05     29s] #Total number of vias = 13273
[04/24 01:56:05     29s] #Up-Via Summary (total 13273):
[04/24 01:56:05     29s] #           
[04/24 01:56:05     29s] #-----------------------
[04/24 01:56:05     29s] # metal1           4573
[04/24 01:56:05     29s] # metal2           3336
[04/24 01:56:05     29s] # metal3           1995
[04/24 01:56:05     29s] # metal4           1387
[04/24 01:56:05     29s] # metal5           1022
[04/24 01:56:05     29s] # metal6            410
[04/24 01:56:05     29s] # metal7            286
[04/24 01:56:05     29s] # metal8            169
[04/24 01:56:05     29s] # metal9             95
[04/24 01:56:05     29s] #-----------------------
[04/24 01:56:05     29s] #                 13273 
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] ### update cpu:00:00:00, real:00:00:00, mem:719.2 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### report_overcon starts on Fri Apr 24 01:56:05 2020 with memory = 719.22 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:719.2 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### report_overcon starts on Fri Apr 24 01:56:05 2020 with memory = 719.22 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] #Max overcon = 31 tracks.
[04/24 01:56:05     29s] #Total overcon = 13.23%.
[04/24 01:56:05     29s] #Worst layer Gcell overcon rate = 31.05%.
[04/24 01:56:05     29s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:719.2 MB, peak:740.3 MB
[04/24 01:56:05     29s] ### route_end cpu:00:00:00, real:00:00:00, mem:719.2 MB, peak:740.3 MB
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] #Global routing statistics:
[04/24 01:56:05     29s] #Cpu time = 00:00:05
[04/24 01:56:05     29s] #Elapsed time = 00:00:05
[04/24 01:56:05     29s] #Increased memory = 11.54 (MB)
[04/24 01:56:05     29s] #Total memory = 719.23 (MB)
[04/24 01:56:05     29s] #Peak memory = 740.34 (MB)
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] #Finished global routing on Fri Apr 24 01:56:05 2020
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] #
[04/24 01:56:05     29s] ### Time Record (Global Routing) is uninstalled.
[04/24 01:56:05     29s] ### Time Record (Track Assignment) is installed.
[04/24 01:56:05     29s] ### Time Record (Track Assignment) is uninstalled.
[04/24 01:56:05     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.72 (MB), peak = 740.34 (MB)
[04/24 01:56:05     29s] ### Time Record (Track Assignment) is installed.
[04/24 01:56:05     29s] #Start Track Assignment.
[04/24 01:56:06     30s] #Done with 3001 horizontal wires in 1 hboxes and 3551 vertical wires in 1 hboxes.
[04/24 01:56:06     30s] #Done with 697 horizontal wires in 1 hboxes and 595 vertical wires in 1 hboxes.
[04/24 01:56:06     30s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/24 01:56:06     30s] #
[04/24 01:56:06     30s] #Track assignment summary:
[04/24 01:56:06     30s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/24 01:56:06     30s] #------------------------------------------------------------------------
[04/24 01:56:06     30s] # metal1      2570.91 	  0.22%  	  0.00% 	  0.12%
[04/24 01:56:06     30s] # metal2     11550.39 	  1.02%  	  0.00% 	  0.10%
[04/24 01:56:06     30s] # metal3     14181.18 	  0.97%  	  0.00% 	  0.00%
[04/24 01:56:06     30s] # metal4     10004.08 	  0.38%  	  0.00% 	  0.00%
[04/24 01:56:06     30s] # metal5      9675.10 	  1.82%  	  0.00% 	  0.00%
[04/24 01:56:06     30s] # metal6     10597.15 	  1.19%  	  0.00% 	  0.00%
[04/24 01:56:06     30s] # metal7      2465.44 	  0.39%  	  0.00% 	  0.00%
[04/24 01:56:06     30s] # metal8      3032.27 	  1.13%  	  0.00% 	  0.00%
[04/24 01:56:06     30s] # metal9      1222.35 	  2.40%  	  1.46% 	  0.00%
[04/24 01:56:06     30s] # metal10     1116.77 	  0.00%  	  0.00% 	  0.00%
[04/24 01:56:06     30s] #------------------------------------------------------------------------
[04/24 01:56:06     30s] # All       66415.64  	  1.01% 	  0.03% 	  0.00%
[04/24 01:56:06     30s] #Complete Track Assignment.
[04/24 01:56:06     30s] #Total wire length = 67643 um.
[04/24 01:56:06     30s] #Total half perimeter of net bounding box = 54801 um.
[04/24 01:56:06     30s] #Total wire length on LAYER metal1 = 3327 um.
[04/24 01:56:06     30s] #Total wire length on LAYER metal2 = 11607 um.
[04/24 01:56:06     30s] #Total wire length on LAYER metal3 = 14568 um.
[04/24 01:56:06     30s] #Total wire length on LAYER metal4 = 10060 um.
[04/24 01:56:06     30s] #Total wire length on LAYER metal5 = 9761 um.
[04/24 01:56:06     30s] #Total wire length on LAYER metal6 = 10636 um.
[04/24 01:56:06     30s] #Total wire length on LAYER metal7 = 2437 um.
[04/24 01:56:06     30s] #Total wire length on LAYER metal8 = 3002 um.
[04/24 01:56:06     30s] #Total wire length on LAYER metal9 = 1160 um.
[04/24 01:56:06     30s] #Total wire length on LAYER metal10 = 1086 um.
[04/24 01:56:06     30s] #Total number of vias = 13273
[04/24 01:56:06     30s] #Up-Via Summary (total 13273):
[04/24 01:56:06     30s] #           
[04/24 01:56:06     30s] #-----------------------
[04/24 01:56:06     30s] # metal1           4573
[04/24 01:56:06     30s] # metal2           3336
[04/24 01:56:06     30s] # metal3           1995
[04/24 01:56:06     30s] # metal4           1387
[04/24 01:56:06     30s] # metal5           1022
[04/24 01:56:06     30s] # metal6            410
[04/24 01:56:06     30s] # metal7            286
[04/24 01:56:06     30s] # metal8            169
[04/24 01:56:06     30s] # metal9             95
[04/24 01:56:06     30s] #-----------------------
[04/24 01:56:06     30s] #                 13273 
[04/24 01:56:06     30s] #
[04/24 01:56:06     30s] ### Time Record (Track Assignment) is uninstalled.
[04/24 01:56:06     30s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 716.42 (MB), peak = 740.34 (MB)
[04/24 01:56:06     30s] #
[04/24 01:56:06     30s] ### Time Record (DB Export) is installed.
[04/24 01:56:06     30s] Extracting standard cell pins and blockage ...... 
[04/24 01:56:06     30s] Pin and blockage extraction finished
[04/24 01:56:06     30s] ### Time Record (DB Export) is uninstalled.
[04/24 01:56:06     30s] ### Time Record (Post Callback) is installed.
[04/24 01:56:06     30s] ### Time Record (Post Callback) is uninstalled.
[04/24 01:56:06     30s] #
[04/24 01:56:06     30s] #globalRoute statistics:
[04/24 01:56:06     30s] #Cpu time = 00:00:05
[04/24 01:56:06     30s] #Elapsed time = 00:00:05
[04/24 01:56:06     30s] #Increased memory = 23.37 (MB)
[04/24 01:56:06     30s] #Total memory = 723.57 (MB)
[04/24 01:56:06     30s] #Peak memory = 740.34 (MB)
[04/24 01:56:06     30s] #Number of warnings = 26
[04/24 01:56:06     30s] #Total number of warnings = 32
[04/24 01:56:06     30s] #Number of fails = 0
[04/24 01:56:06     30s] #Total number of fails = 0
[04/24 01:56:06     30s] #Complete globalRoute on Fri Apr 24 01:56:06 2020
[04/24 01:56:06     30s] #
[04/24 01:56:06     30s] ### Time Record (globalRoute) is uninstalled.
[04/24 01:56:06     30s] % End globalRoute (date=04/24 01:56:06, total cpu=0:00:05.2, real=0:00:05.0, peak res=740.3M, current mem=723.1M)
[04/24 01:56:06     30s] #Default setup view is reset to present_enc_av.
[04/24 01:56:06     30s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 721.55 (MB), peak = 740.34 (MB)
[04/24 01:56:06     30s] 
[04/24 01:56:06     30s] *** Summary of all messages that are not suppressed in this session:
[04/24 01:56:06     30s] Severity  ID               Count  Summary                                  
[04/24 01:56:06     30s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/24 01:56:06     30s] *** Message Summary: 1 warning(s), 0 error(s)
[04/24 01:56:06     30s] 
[04/24 01:56:06     30s] ### Time Record (routeDesign) is uninstalled.
[04/24 01:56:06     30s] ### 
[04/24 01:56:06     30s] ###   Scalability Statistics
[04/24 01:56:06     30s] ### 
[04/24 01:56:06     30s] ### ------------------------+----------------+----------------+----------------+
[04/24 01:56:06     30s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[04/24 01:56:06     30s] ### ------------------------+----------------+----------------+----------------+
[04/24 01:56:06     30s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/24 01:56:06     30s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/24 01:56:06     30s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/24 01:56:06     30s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/24 01:56:06     30s] ###   Cell Pin Access       |        00:00:00|        00:00:00|             1.0|
[04/24 01:56:06     30s] ###   Special Wire Merging  |        00:00:00|        00:00:00|             1.0|
[04/24 01:56:06     30s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[04/24 01:56:06     30s] ###   Global Routing        |        00:00:05|        00:00:05|             1.0|
[04/24 01:56:06     30s] ###   Track Assignment      |        00:00:01|        00:00:01|             1.0|
[04/24 01:56:06     30s] ###   Entire Command        |        00:00:05|        00:00:05|             1.0|
[04/24 01:56:06     30s] ### ------------------------+----------------+----------------+----------------+
[04/24 01:56:06     30s] ### 
[04/24 01:56:06     30s] #% End routeDesign (date=04/24 01:56:06, total cpu=0:00:05.4, real=0:00:05.0, peak res=740.3M, current mem=721.6M)
[04/24 01:56:06     30s] <CMD> assignPtnPin
[04/24 01:56:06     30s] #% Begin assignPtnPin (date=04/24 01:56:06, mem=721.6M)
[04/24 01:56:06     30s] **ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width64(regText) with top neighbor Reg_width80(regKey)
**ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width64(regText) with top neighbor AsyncMux_width80(mux_80)
**ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width64(regText) with top neighbor AsyncMux_width64(mux_64)
**ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width80(regKey) with top neighbor AsyncMux_width80(mux_80)
**ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width80(regKey) with top neighbor AsyncMux_width64(mux_64)
**ERROR: (IMPPTN-1109):	Fence overlap for partition Reg_width80(regKey) with bottom neighbor Reg_width64(regText)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width80(mux_80) with top neighbor AsyncMux_width64(mux_64)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width80(mux_80) with bottom neighbor Reg_width64(regText)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width80(mux_80) with bottom neighbor Reg_width80(regKey)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width64(mux_64) with bottom neighbor Reg_width64(regText)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width64(mux_64) with bottom neighbor Reg_width80(regKey)
**ERROR: (IMPPTN-1109):	Fence overlap for partition AsyncMux_width64(mux_64) with bottom neighbor AsyncMux_width80(mux_80)
**ERROR: (IMPPTN-1110):	Pin assignment cannot correctly identify neighbor partitions and hence cannot correctly place the pins. Need to fix the fence overlaps before running pin assignment. To resolve Overlap, Use alignPtnClone -snapAllCorners.
Starting pin assignment...
[04/24 01:56:06     30s] The design is routed. Using routing cross-point as seed point for pin assignment.
[04/24 01:56:06     30s] 
[04/24 01:56:06     30s] There are 159 ptnToPtn 2-pin nets in the design.
[04/24 01:56:06     30s] There are 159 non-neighbor ptnToPtn 2-pin nets.
[04/24 01:56:06     30s] 
[04/24 01:56:06     30s] There are 281 topToPtn 2-pin nets in the design.
[04/24 01:56:06     30s] There are 124 unaligned topToPtn 2-pin nets.
[04/24 01:56:06     30s] There are 13 layer mismatch topToPtn 2-pin nets.
[04/24 01:56:06     30s] There are 144 non-neighbor topToPtn 2-pin nets.
[04/24 01:56:06     30s] 
[04/24 01:56:06     30s] There are 440 total 2-pin nets in the design.
[04/24 01:56:06     30s] There are 124 unaligned total 2-pin nets.
[04/24 01:56:06     30s] There are 13 layer mismatch total 2-pin nets.
[04/24 01:56:06     30s] There are 303 non-neighbor total 2-pin nets.
[04/24 01:56:06     30s] 
[04/24 01:56:06     30s] Completed pin assignment.
[04/24 01:56:06     30s] #% End assignPtnPin (date=04/24 01:56:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=722.9M, current mem=722.9M)
[04/24 01:56:06     30s] <CMD> setBudgetingMode -reportOrModifyBudget true -virtualOptEngine none
[04/24 01:56:06     30s] <CMD> deriveTimingBudget
[04/24 01:56:06     30s] #% Begin deriveTimingBudget (date=04/24 01:56:06, mem=722.9M)
[04/24 01:56:06     30s] This command "deriveTimingBudget" required an extra checkout of license invs_hier.
[04/24 01:56:06     30s] Additional license(s) checked out: 1 'Innovus_Hier_Opt' license(s)
[04/24 01:56:06     30s] ..Deriving timing budget for partitioned modules
[04/24 01:56:06     30s] *** Derive timing budget will use the CTE timing engine ***
[04/24 01:56:06     30s] Budgets will be derived for the MMMC views 
[04/24 01:56:06     30s] -keepAsync false                      # bool, default=false
[04/24 01:56:06     30s] 
[04/24 01:56:06     30s] ::Rda_CDTV::setCDTVMode -keepInstInSdc
[04/24 01:56:06     30s] ::Rda_CDTV::setCDTVMode -traceConstantRoot
[04/24 01:56:06     30s] ::Rda_CDTV::setCDTVMode -noReduceFalsePath
[04/24 01:56:06     30s] 
[04/24 01:56:06     30s] *Info: Begin of createActiveLogicView (mem=1021.503906M)
[04/24 01:56:06     30s] *Info: CDTV Extra options: 
[04/24 01:56:06     30s] *Info: Creating Block Interface Virtual Partition.
[04/24 01:56:06     30s] *Info: Using CTE mode ...
[04/24 01:56:06     30s] *** Constant Propagation Marking in Setup Analysis Mode Begin (mem=1023.5M) ***
[04/24 01:56:06     30s] *** Found 151 constant pins (0:00:00.0) ***
[04/24 01:56:06     30s] *** Constant Propagation Marking End (cpu=0:00:00.0 mem=1028.8M) ***
[04/24 01:56:06     30s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=1028.8M) ***
[04/24 01:56:06     30s] *** Non CTE Mark Clock Nets Begin (mem=1028.8M) ***
[04/24 01:56:06     30s] *** Non CTE Mark Clock Nets End (cpu=0:00:00.0 mem=1028.8M) ***
[04/24 01:56:06     30s] Deriving Virtual Partition of (PresentEnc) using constraint mode present_enc_cm ...
[04/24 01:56:06     30s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=1028.8M) ***
[04/24 01:56:07     31s] *** Marking     9/1432 (0%) insts as TAIgnored.
[04/24 01:56:07     31s] *** Marking     9/1579 (0%) nets as TAIgnored.
[04/24 01:56:07     31s] *** Commit Timing View Marking (cpu=0:00:00.3, mem=1019.8M) ***
[04/24 01:56:07     31s] -----------------------------------------------------------------------------------
[04/24 01:56:07     31s] 	Create Active Logic View Summary
[04/24 01:56:07     31s] -----------------------------------------------------------------------------------
[04/24 01:56:07     31s] Reduced Instances         Reduced Registers 
[04/24 01:56:07     31s] -----------------------------------------------------------------------------------
[04/24 01:56:07     31s] 9/1432 (0%)		0/151 (0%)
[04/24 01:56:07     31s] -----------------------------------------------------------------------------------
[04/24 01:56:07     31s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[04/24 01:56:07     31s] *** Build Timing Graph Begin (mem=850.769531M)
[04/24 01:56:07     31s] Current (total cpu=0:00:31.3, real=0:01:26, peak res=740.3M, current mem=698.7M)
[04/24 01:56:07     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=709.4M, current mem=709.4M)
[04/24 01:56:07     31s] Current (total cpu=0:00:31.4, real=0:01:26, peak res=740.3M, current mem=709.4M)
[04/24 01:56:07     31s] *** Build Timing Graph End (cpu=0.22, mem=1011.136719M)
[04/24 01:56:07     31s] Ending "createActiveLogicView" (total cpu=0:00:00.6, real=0:00:01.0, peak res=722.9M, current mem=709.4M)
[04/24 01:56:07     31s] AAE DB initialization (MEM=1030.21 CPU=0:00:00.2 REAL=0:00:00.0) 
[04/24 01:56:07     31s] #################################################################################
[04/24 01:56:07     31s] # Design Stage: PostRoute
[04/24 01:56:07     31s] # Design Name: PresentEnc
[04/24 01:56:07     31s] # Design Mode: 90nm
[04/24 01:56:07     31s] # Analysis Mode: MMMC OCV 
[04/24 01:56:07     31s] # Parasitics Mode: No SPEF/RCDB
[04/24 01:56:07     31s] # Signoff Settings: SI Off 
[04/24 01:56:07     31s] #################################################################################
[04/24 01:56:07     31s] Extraction called for design 'PresentEnc' of instances=1432 and nets=1790 using extraction engine 'preRoute' .
[04/24 01:56:07     31s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/24 01:56:07     31s] Type 'man IMPEXT-3530' for more detail.
[04/24 01:56:07     31s] PreRoute RC Extraction called for design PresentEnc.
[04/24 01:56:07     31s] RC Extraction called in multi-corner(1) mode.
[04/24 01:56:07     31s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/24 01:56:07     31s] Type 'man IMPEXT-6197' for more detail.
[04/24 01:56:07     31s] RCMode: PreRoute
[04/24 01:56:07     31s]       RC Corner Indexes            0   
[04/24 01:56:07     31s] Capacitance Scaling Factor   : 1.00000 
[04/24 01:56:07     31s] Resistance Scaling Factor    : 1.00000 
[04/24 01:56:07     31s] Clock Cap. Scaling Factor    : 1.00000 
[04/24 01:56:07     31s] Clock Res. Scaling Factor    : 1.00000 
[04/24 01:56:07     31s] Shrink Factor                : 1.00000
[04/24 01:56:07     31s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/24 01:56:07     31s] LayerId::1 widthSet size::1
[04/24 01:56:07     31s] LayerId::2 widthSet size::1
[04/24 01:56:07     31s] LayerId::3 widthSet size::1
[04/24 01:56:07     31s] LayerId::4 widthSet size::1
[04/24 01:56:07     31s] LayerId::5 widthSet size::1
[04/24 01:56:07     31s] LayerId::6 widthSet size::1
[04/24 01:56:07     31s] LayerId::7 widthSet size::1
[04/24 01:56:07     31s] LayerId::8 widthSet size::1
[04/24 01:56:07     31s] LayerId::9 widthSet size::1
[04/24 01:56:07     31s] LayerId::10 widthSet size::1
[04/24 01:56:07     31s] Updating RC grid for preRoute extraction ...
[04/24 01:56:07     31s] Initializing multi-corner resistance tables ...
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net regText/n65 is 1
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net s_x_3/n18 is 1
[04/24 01:56:07     31s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1030.215M)
[04/24 01:56:07     31s] Calculate early delays in OCV mode...
[04/24 01:56:07     31s] Calculate late delays in OCV mode...
[04/24 01:56:07     31s] Topological Sorting (REAL = 0:00:00.0, MEM = 1043.5M, InitMEM = 1043.5M)
[04/24 01:56:07     31s] Start delay calculation (fullDC) (1 T). (MEM=1043.53)
[04/24 01:56:07     31s] Start AAE Lib Loading. (MEM=1067.94)
[04/24 01:56:07     31s] End AAE Lib Loading. (MEM=1077.48 CPU=0:00:00.0 Real=0:00:00.0)
[04/24 01:56:07     31s] End AAE Lib Interpolated Model. (MEM=1077.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:07     31s] First Iteration Infinite Tw... 
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net regText/n65 is 1
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net regText/n65 is 1
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net s_x_3/n18 is 1
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net s_x_3/n18 is 1
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:07     31s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:07     31s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:08     31s] **WARN: (IMPESI-3014):	The RC network is incomplete for net start. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     31s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[62]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[61]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[57]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[53]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/24 01:56:08     32s] Total number of fetched objects 1570
[04/24 01:56:08     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:08     32s] End delay calculation. (MEM=1134.18 CPU=0:00:00.2 REAL=0:00:01.0)
[04/24 01:56:08     32s] End delay calculation (fullDC). (MEM=1116.64 CPU=0:00:00.5 REAL=0:00:01.0)
[04/24 01:56:08     32s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1116.6M) ***
[04/24 01:56:08     32s] Deriving budgets for Setup view present_enc_av
[04/24 01:56:08     32s] Phase 1 timing budget data preparation (Setup)
[04/24 01:56:08     32s] Ptn Name AsyncMux_width64
[04/24 01:56:08     32s] Ptn Name AsyncMux_width80
[04/24 01:56:08     32s] Ptn Name Reg_width80
[04/24 01:56:08     32s] Ptn Name Reg_width64
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:08     32s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:08     32s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:08     32s] Phase 2 timing budget data preparation (setup) (mem=1116.645M)
[04/24 01:56:08     32s] Budgeter Threads available : 1
[04/24 01:56:08     32s] Completed Phase 2 timing budget data preparation (setup) (cpu=0:00:00.1 mem=1116.645M)
[04/24 01:56:08     32s] Phase 3 timing budget data preparation (setup) (mem=1116.645M)
[04/24 01:56:08     32s] Processing clock for object Reg_width64 (mem=1116.645M).....
[04/24 01:56:08     32s] Completed processing clock for object Reg_width64 (cpu=0:00:00.0 mem=1116.645M).....
[04/24 01:56:08     32s] Processing inputs(SDC) for object Reg_width64 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing inputs(SDC) for object Reg_width64 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing outputs(SDC) for object Reg_width64 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing outputs(SDC) for object Reg_width64 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing inputs(lib) for object Reg_width64 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing inputs(lib) for object Reg_width64 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing outputs(lib) for object Reg_width64 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing outputs(lib) for object Reg_width64 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] ***Completed processing of object Reg_width64 (cpu=0:00:00.0 mem=1116.6M)***
[04/24 01:56:08     32s] Processing clock for object Reg_width80 (mem=1116.645M).....
[04/24 01:56:08     32s] Completed processing clock for object Reg_width80 (cpu=0:00:00.0 mem=1116.645M).....
[04/24 01:56:08     32s] Processing inputs(SDC) for object Reg_width80 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing inputs(SDC) for object Reg_width80 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing outputs(SDC) for object Reg_width80 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing outputs(SDC) for object Reg_width80 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing inputs(lib) for object Reg_width80 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing inputs(lib) for object Reg_width80 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing outputs(lib) for object Reg_width80 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing outputs(lib) for object Reg_width80 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] ***Completed processing of object Reg_width80 (cpu=0:00:00.0 mem=1116.6M)***
[04/24 01:56:08     32s] Processing clock for object AsyncMux_width80 (mem=1116.645M).....
[04/24 01:56:08     32s] Completed processing clock for object AsyncMux_width80 (cpu=0:00:00.0 mem=1116.645M).....
[04/24 01:56:08     32s] Processing inputs(SDC) for object AsyncMux_width80 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing inputs(SDC) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing outputs(SDC) for object AsyncMux_width80 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing outputs(SDC) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing inputs(lib) for object AsyncMux_width80 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing inputs(lib) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing outputs(lib) for object AsyncMux_width80 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing outputs(lib) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] ***Completed processing of object AsyncMux_width80 (cpu=0:00:00.0 mem=1116.6M)***
[04/24 01:56:08     32s] Processing clock for object AsyncMux_width64 (mem=1116.645M).....
[04/24 01:56:08     32s] Completed processing clock for object AsyncMux_width64 (cpu=0:00:00.0 mem=1116.645M).....
[04/24 01:56:08     32s] Processing inputs(SDC) for object AsyncMux_width64 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing inputs(SDC) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing outputs(SDC) for object AsyncMux_width64 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing outputs(SDC) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing inputs(lib) for object AsyncMux_width64 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing inputs(lib) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] Processing outputs(lib) for object AsyncMux_width64 (mem=1116.645M)...
[04/24 01:56:08     32s] Completed processing outputs(lib) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1116.645M)...
[04/24 01:56:08     32s] ***Completed processing of object AsyncMux_width64 (cpu=0:00:00.0 mem=1116.6M)***
[04/24 01:56:08     32s] Completed Phase 3 timing budget data preparation (setup) (cpu=0:00:00.1 mem=1116.645M)
[04/24 01:56:08     32s] *** Derive timing shell (cpu=0:00:00.2 mem=1116.6M) ***
[04/24 01:56:08     32s] ***Completed processing PE (cpu=0:00:00.0 mem=1116.645M)***
[04/24 01:56:08     32s] Creating directory budget_justify/Reg_width64.
[04/24 01:56:08     32s] *** Justify budget for the object Reg_width64 ***
[04/24 01:56:08     32s] *** End justify budget for the object Reg_width64 (cpu=0:00:00.2 mem=1116.6M) ***
[04/24 01:56:08     32s] Creating directory budget_justify/Reg_width80.
[04/24 01:56:08     32s] *** Justify budget for the object Reg_width80 ***
[04/24 01:56:09     32s] *** End justify budget for the object Reg_width80 (cpu=0:00:00.2 mem=1116.6M) ***
[04/24 01:56:09     32s] Creating directory budget_justify/AsyncMux_width80.
[04/24 01:56:09     32s] *** Justify budget for the object AsyncMux_width80 ***
[04/24 01:56:09     33s] *** End justify budget for the object AsyncMux_width80 (cpu=0:00:00.2 mem=1116.6M) ***
[04/24 01:56:09     33s] Creating directory budget_justify/AsyncMux_width64.
[04/24 01:56:09     33s] *** Justify budget for the object AsyncMux_width64 ***
[04/24 01:56:10     33s] *** End justify budget for the object AsyncMux_width64 (cpu=0:00:00.2 mem=1116.6M) ***
[04/24 01:56:10     33s] Save timing shell in file /tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/.tbTempPushDownCstr_L1KiVH
[04/24 01:56:10     33s] ***Completed processing push down constraints (cpu=0:00:00.0 mem=1116.645M)***
[04/24 01:56:10     33s] Completed derive budget for Setup view present_enc_av (cpu=0:00:01.1 mem=1116.645M)
[04/24 01:56:10     33s] #################################################################################
[04/24 01:56:10     33s] # Design Stage: PostRoute
[04/24 01:56:10     33s] # Design Name: PresentEnc
[04/24 01:56:10     33s] # Design Mode: 90nm
[04/24 01:56:10     33s] # Analysis Mode: MMMC OCV 
[04/24 01:56:10     33s] # Parasitics Mode: No SPEF/RCDB
[04/24 01:56:10     33s] # Signoff Settings: SI Off 
[04/24 01:56:10     33s] #################################################################################
[04/24 01:56:10     33s] Calculate late delays in OCV mode...
[04/24 01:56:10     33s] Calculate early delays in OCV mode...
[04/24 01:56:10     33s] Topological Sorting (REAL = 0:00:00.0, MEM = 1092.2M, InitMEM = 1092.2M)
[04/24 01:56:10     33s] Start delay calculation (fullDC) (1 T). (MEM=1092.23)
[04/24 01:56:10     33s] End AAE Lib Interpolated Model. (MEM=1116.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net regText/n65 is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net regText/n65 is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net s_x_3/n18 is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net s_x_3/n18 is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:10     33s] Total number of fetched objects 1570
[04/24 01:56:10     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:10     33s] End delay calculation. (MEM=1135.72 CPU=0:00:00.2 REAL=0:00:00.0)
[04/24 01:56:10     33s] End delay calculation (fullDC). (MEM=1135.72 CPU=0:00:00.5 REAL=0:00:00.0)
[04/24 01:56:10     33s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1135.7M) ***
[04/24 01:56:10     33s] Deriving budgets for Hold view present_enc_av
[04/24 01:56:10     33s] Phase 1 timing budget data preparation (Hold)
[04/24 01:56:10     33s] Ptn Name AsyncMux_width64
[04/24 01:56:10     33s] Ptn Name AsyncMux_width80
[04/24 01:56:10     33s] Ptn Name Reg_width80
[04/24 01:56:10     33s] Ptn Name Reg_width64
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net RegEn is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net clk is 2
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net keyfout[76] is 1
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:10     33s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/pe/peRCGrid.c:378:pePreRouteGetNetCap]: Assert "(nrZeroLenSeg == 0)"
[04/24 01:56:10     33s] 	**DIAG: Total zero length wire segment for net mux_ctrl is 4
[04/24 01:56:10     33s] Phase 2 timing budget data preparation (hold) (mem=1135.723M)
[04/24 01:56:10     34s] Completed Phase 2 timing budget data preparation (hold) (cpu=0:00:00.1 mem=1135.723M)
[04/24 01:56:10     34s] Phase 3 timing budget data preparation (hold) (mem=1135.723M)
[04/24 01:56:10     34s] Processing clock for object Reg_width64 (mem=1135.723M).....
[04/24 01:56:10     34s] Completed processing clock for object Reg_width64 (cpu=0:00:00.0 mem=1135.723M).....
[04/24 01:56:10     34s] Processing inputs(SDC) for object Reg_width64 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing inputs(SDC) for object Reg_width64 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing outputs(SDC) for object Reg_width64 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing outputs(SDC) for object Reg_width64 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing inputs(lib) for object Reg_width64 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing inputs(lib) for object Reg_width64 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing outputs(lib) for object Reg_width64 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing outputs(lib) for object Reg_width64 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] ***Completed processing of object Reg_width64 (cpu=0:00:00.0 mem=1135.7M)***
[04/24 01:56:10     34s] Processing clock for object Reg_width80 (mem=1135.723M).....
[04/24 01:56:10     34s] Completed processing clock for object Reg_width80 (cpu=0:00:00.0 mem=1135.723M).....
[04/24 01:56:10     34s] Processing inputs(SDC) for object Reg_width80 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing inputs(SDC) for object Reg_width80 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing outputs(SDC) for object Reg_width80 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing outputs(SDC) for object Reg_width80 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing inputs(lib) for object Reg_width80 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing inputs(lib) for object Reg_width80 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing outputs(lib) for object Reg_width80 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing outputs(lib) for object Reg_width80 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] ***Completed processing of object Reg_width80 (cpu=0:00:00.0 mem=1135.7M)***
[04/24 01:56:10     34s] Processing clock for object AsyncMux_width80 (mem=1135.723M).....
[04/24 01:56:10     34s] Completed processing clock for object AsyncMux_width80 (cpu=0:00:00.0 mem=1135.723M).....
[04/24 01:56:10     34s] Processing inputs(SDC) for object AsyncMux_width80 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing inputs(SDC) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing outputs(SDC) for object AsyncMux_width80 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing outputs(SDC) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing inputs(lib) for object AsyncMux_width80 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing inputs(lib) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing outputs(lib) for object AsyncMux_width80 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing outputs(lib) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] ***Completed processing of object AsyncMux_width80 (cpu=0:00:00.0 mem=1135.7M)***
[04/24 01:56:10     34s] Processing clock for object AsyncMux_width64 (mem=1135.723M).....
[04/24 01:56:10     34s] Completed processing clock for object AsyncMux_width64 (cpu=0:00:00.0 mem=1135.723M).....
[04/24 01:56:10     34s] Processing inputs(SDC) for object AsyncMux_width64 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing inputs(SDC) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing outputs(SDC) for object AsyncMux_width64 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing outputs(SDC) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing inputs(lib) for object AsyncMux_width64 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing inputs(lib) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] Processing outputs(lib) for object AsyncMux_width64 (mem=1135.723M)...
[04/24 01:56:10     34s] Completed processing outputs(lib) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1135.723M)...
[04/24 01:56:10     34s] ***Completed processing of object AsyncMux_width64 (cpu=0:00:00.0 mem=1135.7M)***
[04/24 01:56:10     34s] Completed Phase 3 timing budget data preparation (hold) (cpu=0:00:00.1 mem=1135.723M)
[04/24 01:56:10     34s] *** Derive timing shell (cpu=0:00:00.2 mem=1135.7M) ***
[04/24 01:56:10     34s] ***Completed processing PE (cpu=0:00:00.0 mem=1135.723M)***
[04/24 01:56:10     34s] *** Justify budget for the object Reg_width64 ***
[04/24 01:56:11     34s] *** End justify budget for the object Reg_width64 (cpu=0:00:00.2 mem=1135.7M) ***
[04/24 01:56:11     34s] *** Justify budget for the object Reg_width80 ***
[04/24 01:56:11     34s] *** End justify budget for the object Reg_width80 (cpu=0:00:00.2 mem=1135.7M) ***
[04/24 01:56:11     34s] *** Justify budget for the object AsyncMux_width80 ***
[04/24 01:56:11     34s] *** End justify budget for the object AsyncMux_width80 (cpu=0:00:00.2 mem=1135.7M) ***
[04/24 01:56:11     34s] *** Justify budget for the object AsyncMux_width64 ***
[04/24 01:56:12     35s] *** End justify budget for the object AsyncMux_width64 (cpu=0:00:00.2 mem=1135.7M) ***
[04/24 01:56:12     35s] Save timing shell in file /tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/.tbTempPushDownCstr_fr5WYn
[04/24 01:56:12     35s] ***Completed processing push down constraints (cpu=0:00:00.0 mem=1135.723M)***
[04/24 01:56:12     35s] Completed derive budget for Hold view present_enc_av (cpu=0:00:01.1 mem=1135.723M)
[04/24 01:56:12     35s] *Info: Begin of clearActiveLogicView (mem=1092.722656M)
[04/24 01:56:12     35s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=1059.3M) ***
[04/24 01:56:12     35s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[04/24 01:56:12     35s] Current (total cpu=0:00:35.3, real=0:01:31, peak res=784.7M, current mem=724.8M)
[04/24 01:56:12     35s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=735.5M, current mem=735.5M)
[04/24 01:56:12     35s] Current (total cpu=0:00:35.4, real=0:01:31, peak res=784.7M, current mem=735.5M)
[04/24 01:56:12     35s] Ending "clearActiveLogicView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=784.7M, current mem=735.5M)
[04/24 01:56:12     35s] 
[04/24 01:56:12     35s] ::Rda_CDTV::setCDTVMode -noKeepInstInSdc
[04/24 01:56:12     35s] 
[04/24 01:56:12     35s] 
[04/24 01:56:12     35s] ::Rda_CDTV::setCDTVMode -noTraceConstantRoot
[04/24 01:56:12     35s] 
[04/24 01:56:12     35s] 
[04/24 01:56:12     35s] ::Rda_CDTV::setCDTVMode -reduceFalsePath
[04/24 01:56:12     35s] 
[04/24 01:56:12     35s] **WARN: (IMPILM-349):	setIlmMode -keepAsync false conflicts with setAnalysisMode -asyncChecks async setting. setIlmMode -keepAsync false will be used in the ILM flow.
[04/24 01:56:12     35s] Type 'man IMPILM-349' for more detail.
[04/24 01:56:12     35s] #% End deriveTimingBudget (date=04/24 01:56:12, total cpu=0:00:04.6, real=0:00:06.0, peak res=784.7M, current mem=735.5M)
[04/24 01:56:12     35s] <CMD> saveTimingBudget -dir budget
[04/24 01:56:12     35s] #% Begin saveTimingBudget (date=04/24 01:56:12, mem=735.5M)
[04/24 01:56:12     35s] Creating directory budget.
[04/24 01:56:12     35s] Creating directory budget/AsyncMux_width64/.
[04/24 01:56:12     35s] Creating directory budget/AsyncMux_width64//mmmc.
[04/24 01:56:12     35s] Save timing shell in file budget/AsyncMux_width64/AsyncMux_width64_present_enc_av.constr.pt
[04/24 01:56:12     35s] Save timing shell sanity check results in the file budget/AsyncMux_width64/AsyncMux_width64_present_enc_av.constr.warn
[04/24 01:56:12     35s] Creating directory budget/PresentEnc/.
[04/24 01:56:12     35s] Creating directory budget/PresentEnc//mmmc.
[04/24 01:56:12     35s] Save input loading of partitioned cells in the file budget/AsyncMux_width64/AsyncMux_width64_present_enc_av_max.lib
[04/24 01:56:12     35s] Save input loading of partitioned cells in the file budget/AsyncMux_width64/AsyncMux_width64_present_enc_av_min.lib
[04/24 01:56:12     35s] Creating directory budget/AsyncMux_width80/.
[04/24 01:56:12     35s] Creating directory budget/AsyncMux_width80//mmmc.
[04/24 01:56:12     35s] Save timing shell in file budget/AsyncMux_width80/AsyncMux_width80_present_enc_av.constr.pt
[04/24 01:56:12     35s] Save timing shell sanity check results in the file budget/AsyncMux_width80/AsyncMux_width80_present_enc_av.constr.warn
[04/24 01:56:12     35s] Save input loading of partitioned cells in the file budget/AsyncMux_width80/AsyncMux_width80_present_enc_av_max.lib
[04/24 01:56:12     35s] Save input loading of partitioned cells in the file budget/AsyncMux_width80/AsyncMux_width80_present_enc_av_min.lib
[04/24 01:56:12     35s] Creating directory budget/Reg_width80/.
[04/24 01:56:12     35s] Creating directory budget/Reg_width80//mmmc.
[04/24 01:56:12     35s] Save timing shell in file budget/Reg_width80/Reg_width80_present_enc_av.constr.pt
[04/24 01:56:12     35s] Save timing shell sanity check results in the file budget/Reg_width80/Reg_width80_present_enc_av.constr.warn
[04/24 01:56:12     35s] Save input loading of partitioned cells in the file budget/Reg_width80/Reg_width80_present_enc_av_max.lib
[04/24 01:56:12     35s] Save input loading of partitioned cells in the file budget/Reg_width80/Reg_width80_present_enc_av_min.lib
[04/24 01:56:12     35s] Creating directory budget/Reg_width64/.
[04/24 01:56:12     35s] Creating directory budget/Reg_width64//mmmc.
[04/24 01:56:12     35s] Save timing shell in file budget/Reg_width64/Reg_width64_present_enc_av.constr.pt
[04/24 01:56:12     35s] Save timing shell sanity check results in the file budget/Reg_width64/Reg_width64_present_enc_av.constr.warn
[04/24 01:56:12     35s] Save input loading of partitioned cells in the file budget/Reg_width64/Reg_width64_present_enc_av_max.lib
[04/24 01:56:12     35s] Save input loading of partitioned cells in the file budget/Reg_width64/Reg_width64_present_enc_av_min.lib
[04/24 01:56:13     35s] #% End saveTimingBudget (date=04/24 01:56:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=735.9M, current mem=735.9M)
[04/24 01:56:13     35s] <CMD> buildTimingGraph
[04/24 01:56:13     35s] <CMD> timeDesign -postRoute
[04/24 01:56:13     35s] Switching SI Aware to true by default in postroute mode   
[04/24 01:56:13     35s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/24 01:56:13     35s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/24 01:56:13     35s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/24 01:56:13     35s] Type 'man IMPEXT-3493' for more detail.
[04/24 01:56:13     35s]  Reset EOS DB
[04/24 01:56:13     35s] Ignoring AAE DB Resetting ...
[04/24 01:56:13     35s] Extraction called for design 'PresentEnc' of instances=1432 and nets=1790 using extraction engine 'postRoute' at effort level 'low' .
[04/24 01:56:13     35s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/24 01:56:13     35s] Type 'man IMPEXT-3530' for more detail.
[04/24 01:56:13     35s] PostRoute (effortLevel low) RC Extraction called for design PresentEnc.
[04/24 01:56:13     35s] RC Extraction called in multi-corner(1) mode.
[04/24 01:56:13     35s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/24 01:56:13     35s] Type 'man IMPEXT-6197' for more detail.
[04/24 01:56:13     35s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/24 01:56:13     35s] * Layer Id             : 1 - M1
[04/24 01:56:13     35s]       Thickness        : 0.6
[04/24 01:56:13     35s]       Min Width        : 0.065
[04/24 01:56:13     35s]       Layer Dielectric : 4.1
[04/24 01:56:13     35s] * Layer Id             : 2 - M2
[04/24 01:56:13     35s]       Thickness        : 0.6
[04/24 01:56:13     35s]       Min Width        : 0.07
[04/24 01:56:13     35s]       Layer Dielectric : 4.1
[04/24 01:56:13     35s] * Layer Id             : 3 - M3
[04/24 01:56:13     35s]       Thickness        : 0.6
[04/24 01:56:13     35s]       Min Width        : 0.07
[04/24 01:56:13     35s]       Layer Dielectric : 4.1
[04/24 01:56:13     35s] * Layer Id             : 4 - M4
[04/24 01:56:13     35s]       Thickness        : 0.6
[04/24 01:56:13     35s]       Min Width        : 0.14
[04/24 01:56:13     35s]       Layer Dielectric : 4.1
[04/24 01:56:13     35s] * Layer Id             : 5 - M5
[04/24 01:56:13     35s]       Thickness        : 0.6
[04/24 01:56:13     35s]       Min Width        : 0.14
[04/24 01:56:13     35s]       Layer Dielectric : 4.1
[04/24 01:56:13     35s] * Layer Id             : 6 - M6
[04/24 01:56:13     35s]       Thickness        : 0.6
[04/24 01:56:13     35s]       Min Width        : 0.14
[04/24 01:56:13     35s]       Layer Dielectric : 4.1
[04/24 01:56:13     35s] * Layer Id             : 7 - M7
[04/24 01:56:13     35s]       Thickness        : 0.6
[04/24 01:56:13     35s]       Min Width        : 0.4
[04/24 01:56:13     35s]       Layer Dielectric : 4.1
[04/24 01:56:13     35s] * Layer Id             : 8 - M8
[04/24 01:56:13     35s]       Thickness        : 0.6
[04/24 01:56:13     35s]       Min Width        : 0.4
[04/24 01:56:13     35s]       Layer Dielectric : 4.1
[04/24 01:56:13     35s] * Layer Id             : 9 - M9
[04/24 01:56:13     35s]       Thickness        : 0.6
[04/24 01:56:13     35s]       Min Width        : 0.8
[04/24 01:56:13     35s]       Layer Dielectric : 4.1
[04/24 01:56:13     35s] * Layer Id             : 10 - M10
[04/24 01:56:13     35s]       Thickness        : 1
[04/24 01:56:13     35s]       Min Width        : 0.8
[04/24 01:56:13     35s]       Layer Dielectric : 4.1
[04/24 01:56:13     35s] extractDetailRC Option : -outfile /tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d  -basic
[04/24 01:56:13     35s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/24 01:56:13     35s]       RC Corner Indexes            0   
[04/24 01:56:13     35s] Capacitance Scaling Factor   : 1.00000 
[04/24 01:56:13     35s] Coupling Cap. Scaling Factor : 1.00000 
[04/24 01:56:13     35s] Resistance Scaling Factor    : 1.00000 
[04/24 01:56:13     35s] Clock Cap. Scaling Factor    : 1.00000 
[04/24 01:56:13     35s] Clock Res. Scaling Factor    : 1.00000 
[04/24 01:56:13     35s] Shrink Factor                : 1.00000
[04/24 01:56:13     35s] LayerId::1 widthSet size::1
[04/24 01:56:13     35s] LayerId::2 widthSet size::1
[04/24 01:56:13     35s] LayerId::3 widthSet size::1
[04/24 01:56:13     35s] LayerId::4 widthSet size::1
[04/24 01:56:13     35s] LayerId::5 widthSet size::1
[04/24 01:56:13     35s] LayerId::6 widthSet size::1
[04/24 01:56:13     35s] LayerId::7 widthSet size::1
[04/24 01:56:13     35s] LayerId::8 widthSet size::1
[04/24 01:56:13     35s] LayerId::9 widthSet size::1
[04/24 01:56:13     35s] LayerId::10 widthSet size::1
[04/24 01:56:13     35s] Initializing multi-corner resistance tables ...
[04/24 01:56:13     35s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1052.3M)
[04/24 01:56:13     35s] Creating parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d' for storing RC.
[04/24 01:56:13     35s] Extracted 10.0222% (CPU Time= 0:00:00.0  MEM= 1116.3M)
[04/24 01:56:13     35s] Extracted 20.0197% (CPU Time= 0:00:00.0  MEM= 1116.3M)
[04/24 01:56:13     35s] Extracted 30.0173% (CPU Time= 0:00:00.0  MEM= 1116.3M)
[04/24 01:56:13     35s] Extracted 40.0148% (CPU Time= 0:00:00.0  MEM= 1116.3M)
[04/24 01:56:13     35s] Extracted 50.0247% (CPU Time= 0:00:00.0  MEM= 1116.3M)
[04/24 01:56:13     35s] Extracted 60.0222% (CPU Time= 0:00:00.0  MEM= 1116.3M)
[04/24 01:56:13     35s] Extracted 70.0197% (CPU Time= 0:00:00.1  MEM= 1116.3M)
[04/24 01:56:13     35s] Extracted 80.0173% (CPU Time= 0:00:00.1  MEM= 1116.3M)
[04/24 01:56:13     35s] Extracted 90.0148% (CPU Time= 0:00:00.1  MEM= 1116.3M)
[04/24 01:56:13     35s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1116.3M)
[04/24 01:56:13     35s] Number of Extracted Resistors     : 21245
[04/24 01:56:13     35s] Number of Extracted Ground Cap.   : 12809
[04/24 01:56:13     35s] Number of Extracted Coupling Cap. : 49528
[04/24 01:56:13     35s] Opening parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d' for reading (mem: 1076.328M)
[04/24 01:56:13     35s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/24 01:56:13     35s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1076.3M)
[04/24 01:56:13     35s] Creating parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb_Filter.rcdb.d' for storing RC.
[04/24 01:56:13     35s] Closing parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d': 1579 access done (mem: 1080.328M)
[04/24 01:56:13     35s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1080.328M)
[04/24 01:56:13     35s] Opening parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d' for reading (mem: 1080.328M)
[04/24 01:56:13     35s] processing rcdb (/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d) for hinst (top) of cell (PresentEnc);
[04/24 01:56:13     36s] Closing parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d': 0 access done (mem: 1080.328M)
[04/24 01:56:13     36s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=1080.328M)
[04/24 01:56:13     36s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1080.328M)
[04/24 01:56:13     36s] Starting delay calculation for Setup views
[04/24 01:56:13     36s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 01:56:14     36s] #################################################################################
[04/24 01:56:14     36s] # Design Stage: PostRoute
[04/24 01:56:14     36s] # Design Name: PresentEnc
[04/24 01:56:14     36s] # Design Mode: 90nm
[04/24 01:56:14     36s] # Analysis Mode: MMMC OCV 
[04/24 01:56:14     36s] # Parasitics Mode: SPEF/RCDB
[04/24 01:56:14     36s] # Signoff Settings: SI On 
[04/24 01:56:14     36s] #################################################################################
[04/24 01:56:14     36s] AAE_INFO: 1 threads acquired from CTE.
[04/24 01:56:14     36s] Setting infinite Tws ...
[04/24 01:56:14     36s] First Iteration Infinite Tw... 
[04/24 01:56:14     36s] Calculate early delays in OCV mode...
[04/24 01:56:14     36s] Calculate late delays in OCV mode...
[04/24 01:56:14     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1080.3M, InitMEM = 1080.3M)
[04/24 01:56:14     36s] Start delay calculation (fullDC) (1 T). (MEM=1080.33)
[04/24 01:56:14     36s] LayerId::1 widthSet size::1
[04/24 01:56:14     36s] LayerId::2 widthSet size::1
[04/24 01:56:14     36s] LayerId::3 widthSet size::1
[04/24 01:56:14     36s] LayerId::4 widthSet size::1
[04/24 01:56:14     36s] LayerId::5 widthSet size::1
[04/24 01:56:14     36s] LayerId::6 widthSet size::1
[04/24 01:56:14     36s] LayerId::7 widthSet size::1
[04/24 01:56:14     36s] LayerId::8 widthSet size::1
[04/24 01:56:14     36s] LayerId::9 widthSet size::1
[04/24 01:56:14     36s] LayerId::10 widthSet size::1
[04/24 01:56:14     36s] Initializing multi-corner resistance tables ...
[04/24 01:56:14     36s] End AAE Lib Interpolated Model. (MEM=1096.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:14     36s] Opening parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d' for reading (mem: 1096.625M)
[04/24 01:56:14     36s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1096.6M)
[04/24 01:56:15     37s] Total number of fetched objects 1579
[04/24 01:56:15     37s] AAE_INFO-618: Total number of nets in the design is 1790,  92.8 percent of the nets selected for SI analysis
[04/24 01:56:15     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:15     37s] End delay calculation. (MEM=1134.77 CPU=0:00:00.9 REAL=0:00:01.0)
[04/24 01:56:15     37s] End delay calculation (fullDC). (MEM=1134.77 CPU=0:00:01.2 REAL=0:00:01.0)
[04/24 01:56:15     37s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1134.8M) ***
[04/24 01:56:15     37s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1134.8M)
[04/24 01:56:15     37s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 01:56:15     37s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1134.8M)
[04/24 01:56:15     37s] Starting SI iteration 2
[04/24 01:56:15     37s] Calculate early delays in OCV mode...
[04/24 01:56:15     37s] Calculate late delays in OCV mode...
[04/24 01:56:15     37s] Start delay calculation (fullDC) (1 T). (MEM=1104.89)
[04/24 01:56:15     37s] End AAE Lib Interpolated Model. (MEM=1104.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:17     39s] Glitch Analysis: View present_enc_av -- Total Number of Nets Skipped = 15. 
[04/24 01:56:17     39s] Glitch Analysis: View present_enc_av -- Total Number of Nets Analyzed = 1579. 
[04/24 01:56:17     39s] Total number of fetched objects 1579
[04/24 01:56:17     39s] AAE_INFO-618: Total number of nets in the design is 1790,  58.9 percent of the nets selected for SI analysis
[04/24 01:56:17     39s] End delay calculation. (MEM=1111.04 CPU=0:00:02.0 REAL=0:00:02.0)
[04/24 01:56:17     39s] End delay calculation (fullDC). (MEM=1111.04 CPU=0:00:02.1 REAL=0:00:02.0)
[04/24 01:56:17     39s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1111.0M) ***
[04/24 01:56:17     39s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:00:39.9 mem=1111.0M)
[04/24 01:56:17     39s] Effort level <high> specified for reg2reg path_group
[04/24 01:56:17     39s] End AAE Lib Interpolated Model. (MEM=1075.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:17     39s] Begin: glitch net info
[04/24 01:56:17     39s] glitch slack range: number of glitch nets
[04/24 01:56:17     39s] glitch slack < -0.32 : 0
[04/24 01:56:17     39s] -0.32 < glitch slack < -0.28 : 0
[04/24 01:56:17     39s] -0.28 < glitch slack < -0.24 : 0
[04/24 01:56:17     39s] -0.24 < glitch slack < -0.2 : 0
[04/24 01:56:17     39s] -0.2 < glitch slack < -0.16 : 0
[04/24 01:56:17     39s] -0.16 < glitch slack < -0.12 : 0
[04/24 01:56:17     39s] -0.12 < glitch slack < -0.08 : 0
[04/24 01:56:17     39s] -0.08 < glitch slack < -0.04 : 0
[04/24 01:56:17     39s] -0.04 < glitch slack : 0
[04/24 01:56:17     39s] End: glitch net info
[04/24 01:56:17     40s] All LLGs are deleted
[04/24 01:56:17     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1075.0M
[04/24 01:56:17     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1075.0M
[04/24 01:56:17     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1075.0M
[04/24 01:56:17     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1075.0M
[04/24 01:56:17     40s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1075.1M
[04/24 01:56:17     40s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1075.1M
[04/24 01:56:17     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1075.1M
[04/24 01:56:17     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1075.1M
[04/24 01:56:17     40s] 
[04/24 01:56:17     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1075.1M
[04/24 01:56:17     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1075.0M
[04/24 01:56:19     40s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 present_enc_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.606  | -6.384  | -8.606  |
|           TNS (ns):| -2185.5 |-863.216 | -2174.7 |
|    Violating Paths:|   367   |   151   |   362   |
|          All Paths:|   367   |   151   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    402 (402)     |   -0.570   |    407 (407)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.596%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/24 01:56:19     40s] Total CPU time: 4.88 sec
[04/24 01:56:19     40s] Total Real time: 6.0 sec
[04/24 01:56:19     40s] Total Memory Usage: 1090.3125 Mbytes
[04/24 01:56:19     40s] Info: pop threads available for lower-level modules during optimization.
[04/24 01:56:19     40s] Reset AAE Options
[04/24 01:56:19     40s] 
[04/24 01:56:19     40s] =============================================================================================
[04/24 01:56:19     40s]  Final TAT Report for timeDesign
[04/24 01:56:19     40s] =============================================================================================
[04/24 01:56:19     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 01:56:19     40s] ---------------------------------------------------------------------------------------------
[04/24 01:56:19     40s] [ TimingUpdate           ]      2   0:00:00.0  (   0.7 % )     0:00:03.8 /  0:00:03.8    1.0
[04/24 01:56:19     40s] [ FullDelayCalc          ]      1   0:00:03.7  (  58.8 % )     0:00:03.7 /  0:00:03.7    1.0
[04/24 01:56:19     40s] [ Extraction             ]      1   0:00:00.8  (  12.6 % )     0:00:00.8 /  0:00:00.6    0.7
[04/24 01:56:19     40s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 01:56:19     40s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[04/24 01:56:19     40s] [ DrvReport              ]      1   0:00:01.1  (  17.9 % )     0:00:01.1 /  0:00:00.1    0.1
[04/24 01:56:19     40s] [ MISC                   ]          0:00:00.6  (   9.7 % )     0:00:00.6 /  0:00:00.4    0.7
[04/24 01:56:19     40s] ---------------------------------------------------------------------------------------------
[04/24 01:56:19     40s]  timeDesign TOTAL                   0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:04.8    0.8
[04/24 01:56:19     40s] ---------------------------------------------------------------------------------------------
[04/24 01:56:19     40s] 
[04/24 01:56:19     40s] <CMD> modifyBudget -file budgetModify.tcl -ptn Reg_width64 -view present_enc_av
[04/24 01:56:19     40s] <CMD> saveTimingBudget -dir budgetMod
[04/24 01:56:19     40s] #% Begin saveTimingBudget (date=04/24 01:56:19, mem=796.9M)
[04/24 01:56:19     40s] Creating directory budgetMod.
[04/24 01:56:19     40s] Creating directory budgetMod/AsyncMux_width64/.
[04/24 01:56:19     40s] Creating directory budgetMod/AsyncMux_width64//mmmc.
[04/24 01:56:19     40s] Save timing shell in file budgetMod/AsyncMux_width64/AsyncMux_width64_present_enc_av.constr.pt
[04/24 01:56:19     40s] Save timing shell sanity check results in the file budgetMod/AsyncMux_width64/AsyncMux_width64_present_enc_av.constr.warn
[04/24 01:56:19     40s] Creating directory budgetMod/PresentEnc/.
[04/24 01:56:19     40s] Creating directory budgetMod/PresentEnc//mmmc.
[04/24 01:56:19     40s] Save input loading of partitioned cells in the file budgetMod/AsyncMux_width64/AsyncMux_width64_present_enc_av_max.lib
[04/24 01:56:19     40s] Save input loading of partitioned cells in the file budgetMod/AsyncMux_width64/AsyncMux_width64_present_enc_av_min.lib
[04/24 01:56:19     40s] Creating directory budgetMod/AsyncMux_width80/.
[04/24 01:56:19     40s] Creating directory budgetMod/AsyncMux_width80//mmmc.
[04/24 01:56:19     40s] Save timing shell in file budgetMod/AsyncMux_width80/AsyncMux_width80_present_enc_av.constr.pt
[04/24 01:56:19     40s] Save timing shell sanity check results in the file budgetMod/AsyncMux_width80/AsyncMux_width80_present_enc_av.constr.warn
[04/24 01:56:19     40s] Save input loading of partitioned cells in the file budgetMod/AsyncMux_width80/AsyncMux_width80_present_enc_av_max.lib
[04/24 01:56:19     40s] Save input loading of partitioned cells in the file budgetMod/AsyncMux_width80/AsyncMux_width80_present_enc_av_min.lib
[04/24 01:56:19     40s] Creating directory budgetMod/Reg_width80/.
[04/24 01:56:19     40s] Creating directory budgetMod/Reg_width80//mmmc.
[04/24 01:56:19     40s] Save timing shell in file budgetMod/Reg_width80/Reg_width80_present_enc_av.constr.pt
[04/24 01:56:19     40s] Save timing shell sanity check results in the file budgetMod/Reg_width80/Reg_width80_present_enc_av.constr.warn
[04/24 01:56:19     40s] Save input loading of partitioned cells in the file budgetMod/Reg_width80/Reg_width80_present_enc_av_max.lib
[04/24 01:56:19     40s] Save input loading of partitioned cells in the file budgetMod/Reg_width80/Reg_width80_present_enc_av_min.lib
[04/24 01:56:19     40s] Creating directory budgetMod/Reg_width64/.
[04/24 01:56:19     40s] Creating directory budgetMod/Reg_width64//mmmc.
[04/24 01:56:19     40s] Save timing shell in file budgetMod/Reg_width64/Reg_width64_present_enc_av.constr.pt
[04/24 01:56:19     40s] Save timing shell sanity check results in the file budgetMod/Reg_width64/Reg_width64_present_enc_av.constr.warn
[04/24 01:56:19     40s] Save input loading of partitioned cells in the file budgetMod/Reg_width64/Reg_width64_present_enc_av_max.lib
[04/24 01:56:19     40s] Save input loading of partitioned cells in the file budgetMod/Reg_width64/Reg_width64_present_enc_av_min.lib
[04/24 01:56:19     40s] #% End saveTimingBudget (date=04/24 01:56:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=796.9M, current mem=796.9M)
[04/24 01:56:19     40s] <CMD> buildTimingGraph
[04/24 01:56:19     40s] <CMD> timeDesign -postRoute
[04/24 01:56:19     40s]  Reset EOS DB
[04/24 01:56:19     40s] Ignoring AAE DB Resetting ...
[04/24 01:56:19     40s] Closing parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d': 1579 access done (mem: 1090.312M)
[04/24 01:56:19     40s] Extraction called for design 'PresentEnc' of instances=1432 and nets=1790 using extraction engine 'postRoute' at effort level 'low' .
[04/24 01:56:19     40s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/24 01:56:19     40s] Type 'man IMPEXT-3530' for more detail.
[04/24 01:56:19     40s] PostRoute (effortLevel low) RC Extraction called for design PresentEnc.
[04/24 01:56:19     40s] RC Extraction called in multi-corner(1) mode.
[04/24 01:56:19     40s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/24 01:56:19     40s] Type 'man IMPEXT-6197' for more detail.
[04/24 01:56:19     40s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/24 01:56:19     40s] * Layer Id             : 1 - M1
[04/24 01:56:19     40s]       Thickness        : 0.6
[04/24 01:56:19     40s]       Min Width        : 0.065
[04/24 01:56:19     40s]       Layer Dielectric : 4.1
[04/24 01:56:19     40s] * Layer Id             : 2 - M2
[04/24 01:56:19     40s]       Thickness        : 0.6
[04/24 01:56:19     40s]       Min Width        : 0.07
[04/24 01:56:19     40s]       Layer Dielectric : 4.1
[04/24 01:56:19     40s] * Layer Id             : 3 - M3
[04/24 01:56:19     40s]       Thickness        : 0.6
[04/24 01:56:19     40s]       Min Width        : 0.07
[04/24 01:56:19     40s]       Layer Dielectric : 4.1
[04/24 01:56:19     40s] * Layer Id             : 4 - M4
[04/24 01:56:19     40s]       Thickness        : 0.6
[04/24 01:56:19     40s]       Min Width        : 0.14
[04/24 01:56:19     40s]       Layer Dielectric : 4.1
[04/24 01:56:19     40s] * Layer Id             : 5 - M5
[04/24 01:56:19     40s]       Thickness        : 0.6
[04/24 01:56:19     40s]       Min Width        : 0.14
[04/24 01:56:19     40s]       Layer Dielectric : 4.1
[04/24 01:56:19     40s] * Layer Id             : 6 - M6
[04/24 01:56:19     40s]       Thickness        : 0.6
[04/24 01:56:19     40s]       Min Width        : 0.14
[04/24 01:56:19     40s]       Layer Dielectric : 4.1
[04/24 01:56:19     40s] * Layer Id             : 7 - M7
[04/24 01:56:19     40s]       Thickness        : 0.6
[04/24 01:56:19     40s]       Min Width        : 0.4
[04/24 01:56:19     40s]       Layer Dielectric : 4.1
[04/24 01:56:19     40s] * Layer Id             : 8 - M8
[04/24 01:56:19     40s]       Thickness        : 0.6
[04/24 01:56:19     40s]       Min Width        : 0.4
[04/24 01:56:19     40s]       Layer Dielectric : 4.1
[04/24 01:56:19     40s] * Layer Id             : 9 - M9
[04/24 01:56:19     40s]       Thickness        : 0.6
[04/24 01:56:19     40s]       Min Width        : 0.8
[04/24 01:56:19     40s]       Layer Dielectric : 4.1
[04/24 01:56:19     40s] * Layer Id             : 10 - M10
[04/24 01:56:19     40s]       Thickness        : 1
[04/24 01:56:19     40s]       Min Width        : 0.8
[04/24 01:56:19     40s]       Layer Dielectric : 4.1
[04/24 01:56:19     40s] extractDetailRC Option : -outfile /tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d -maxResLength 200  -basic
[04/24 01:56:19     40s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/24 01:56:19     40s]       RC Corner Indexes            0   
[04/24 01:56:19     40s] Capacitance Scaling Factor   : 1.00000 
[04/24 01:56:19     40s] Coupling Cap. Scaling Factor : 1.00000 
[04/24 01:56:19     40s] Resistance Scaling Factor    : 1.00000 
[04/24 01:56:19     40s] Clock Cap. Scaling Factor    : 1.00000 
[04/24 01:56:19     40s] Clock Res. Scaling Factor    : 1.00000 
[04/24 01:56:19     40s] Shrink Factor                : 1.00000
[04/24 01:56:19     40s] LayerId::1 widthSet size::1
[04/24 01:56:19     40s] LayerId::2 widthSet size::1
[04/24 01:56:19     40s] LayerId::3 widthSet size::1
[04/24 01:56:19     40s] LayerId::4 widthSet size::1
[04/24 01:56:19     40s] LayerId::5 widthSet size::1
[04/24 01:56:19     40s] LayerId::6 widthSet size::1
[04/24 01:56:19     40s] LayerId::7 widthSet size::1
[04/24 01:56:19     40s] LayerId::8 widthSet size::1
[04/24 01:56:19     40s] LayerId::9 widthSet size::1
[04/24 01:56:19     40s] LayerId::10 widthSet size::1
[04/24 01:56:19     40s] Initializing multi-corner resistance tables ...
[04/24 01:56:19     40s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1090.3M)
[04/24 01:56:19     40s] Creating parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d' for storing RC.
[04/24 01:56:19     40s] Extracted 10.0222% (CPU Time= 0:00:00.1  MEM= 1154.3M)
[04/24 01:56:19     40s] Extracted 20.0197% (CPU Time= 0:00:00.1  MEM= 1154.3M)
[04/24 01:56:19     40s] Extracted 30.0173% (CPU Time= 0:00:00.1  MEM= 1154.3M)
[04/24 01:56:19     40s] Extracted 40.0148% (CPU Time= 0:00:00.1  MEM= 1154.3M)
[04/24 01:56:19     40s] Extracted 50.0247% (CPU Time= 0:00:00.1  MEM= 1154.3M)
[04/24 01:56:19     40s] Extracted 60.0222% (CPU Time= 0:00:00.1  MEM= 1154.3M)
[04/24 01:56:19     40s] Extracted 70.0197% (CPU Time= 0:00:00.1  MEM= 1154.3M)
[04/24 01:56:19     40s] Extracted 80.0173% (CPU Time= 0:00:00.1  MEM= 1154.3M)
[04/24 01:56:19     40s] Extracted 90.0148% (CPU Time= 0:00:00.1  MEM= 1154.3M)
[04/24 01:56:19     40s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1154.3M)
[04/24 01:56:20     40s] Number of Extracted Resistors     : 21245
[04/24 01:56:20     40s] Number of Extracted Ground Cap.   : 12809
[04/24 01:56:20     40s] Number of Extracted Coupling Cap. : 49528
[04/24 01:56:20     40s] Opening parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d' for reading (mem: 1131.062M)
[04/24 01:56:20     40s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/24 01:56:20     40s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1131.1M)
[04/24 01:56:20     40s] Creating parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb_Filter.rcdb.d' for storing RC.
[04/24 01:56:20     40s] Closing parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d': 1579 access done (mem: 1131.062M)
[04/24 01:56:20     40s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1131.062M)
[04/24 01:56:20     40s] Opening parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d' for reading (mem: 1131.062M)
[04/24 01:56:20     40s] processing rcdb (/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d) for hinst (top) of cell (PresentEnc);
[04/24 01:56:20     41s] Closing parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d': 0 access done (mem: 1131.062M)
[04/24 01:56:20     41s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1131.062M)
[04/24 01:56:20     41s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1131.062M)
[04/24 01:56:20     41s] Starting delay calculation for Setup views
[04/24 01:56:20     41s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 01:56:20     41s] #################################################################################
[04/24 01:56:20     41s] # Design Stage: PostRoute
[04/24 01:56:20     41s] # Design Name: PresentEnc
[04/24 01:56:20     41s] # Design Mode: 90nm
[04/24 01:56:20     41s] # Analysis Mode: MMMC OCV 
[04/24 01:56:20     41s] # Parasitics Mode: SPEF/RCDB
[04/24 01:56:20     41s] # Signoff Settings: SI On 
[04/24 01:56:20     41s] #################################################################################
[04/24 01:56:20     41s] AAE_INFO: 1 threads acquired from CTE.
[04/24 01:56:20     41s] Setting infinite Tws ...
[04/24 01:56:20     41s] First Iteration Infinite Tw... 
[04/24 01:56:20     41s] Calculate early delays in OCV mode...
[04/24 01:56:20     41s] Calculate late delays in OCV mode...
[04/24 01:56:20     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 1106.6M, InitMEM = 1106.6M)
[04/24 01:56:20     41s] Start delay calculation (fullDC) (1 T). (MEM=1106.65)
[04/24 01:56:21     41s] LayerId::1 widthSet size::1
[04/24 01:56:21     41s] LayerId::2 widthSet size::1
[04/24 01:56:21     41s] LayerId::3 widthSet size::1
[04/24 01:56:21     41s] LayerId::4 widthSet size::1
[04/24 01:56:21     41s] LayerId::5 widthSet size::1
[04/24 01:56:21     41s] LayerId::6 widthSet size::1
[04/24 01:56:21     41s] LayerId::7 widthSet size::1
[04/24 01:56:21     41s] LayerId::8 widthSet size::1
[04/24 01:56:21     41s] LayerId::9 widthSet size::1
[04/24 01:56:21     41s] LayerId::10 widthSet size::1
[04/24 01:56:21     41s] Initializing multi-corner resistance tables ...
[04/24 01:56:21     41s] End AAE Lib Interpolated Model. (MEM=1122.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:21     41s] Opening parasitic data file '/tmp/innovus_temp_313542_ece-linlabsrv01.ece.gatech.edu_mwhite93_rMZfHv/PresentEnc_313542_t0lDbt.rcdb.d' for reading (mem: 1122.945M)
[04/24 01:56:21     41s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1122.9M)
[04/24 01:56:22     42s] Total number of fetched objects 1579
[04/24 01:56:22     42s] AAE_INFO-618: Total number of nets in the design is 1790,  92.8 percent of the nets selected for SI analysis
[04/24 01:56:22     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:22     42s] End delay calculation. (MEM=1161.09 CPU=0:00:00.9 REAL=0:00:01.0)
[04/24 01:56:22     42s] End delay calculation (fullDC). (MEM=1161.09 CPU=0:00:01.2 REAL=0:00:02.0)
[04/24 01:56:22     42s] *** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 1161.1M) ***
[04/24 01:56:22     42s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1161.1M)
[04/24 01:56:22     42s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 01:56:22     42s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1161.1M)
[04/24 01:56:22     42s] Starting SI iteration 2
[04/24 01:56:22     42s] Calculate early delays in OCV mode...
[04/24 01:56:22     42s] Calculate late delays in OCV mode...
[04/24 01:56:22     42s] Start delay calculation (fullDC) (1 T). (MEM=1111.21)
[04/24 01:56:22     42s] End AAE Lib Interpolated Model. (MEM=1111.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:24     44s] Glitch Analysis: View present_enc_av -- Total Number of Nets Skipped = 15. 
[04/24 01:56:24     44s] Glitch Analysis: View present_enc_av -- Total Number of Nets Analyzed = 1579. 
[04/24 01:56:24     44s] Total number of fetched objects 1579
[04/24 01:56:24     44s] AAE_INFO-618: Total number of nets in the design is 1790,  58.9 percent of the nets selected for SI analysis
[04/24 01:56:24     44s] End delay calculation. (MEM=1117.36 CPU=0:00:01.8 REAL=0:00:02.0)
[04/24 01:56:24     44s] End delay calculation (fullDC). (MEM=1117.36 CPU=0:00:01.9 REAL=0:00:02.0)
[04/24 01:56:24     44s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1117.4M) ***
[04/24 01:56:24     44s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:00:44.8 mem=1117.4M)
[04/24 01:56:24     44s] Effort level <high> specified for reg2reg path_group
[04/24 01:56:24     44s] End AAE Lib Interpolated Model. (MEM=1081.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 01:56:24     44s] Begin: glitch net info
[04/24 01:56:24     44s] glitch slack range: number of glitch nets
[04/24 01:56:24     44s] glitch slack < -0.32 : 0
[04/24 01:56:24     44s] -0.32 < glitch slack < -0.28 : 0
[04/24 01:56:24     44s] -0.28 < glitch slack < -0.24 : 0
[04/24 01:56:24     44s] -0.24 < glitch slack < -0.2 : 0
[04/24 01:56:24     44s] -0.2 < glitch slack < -0.16 : 0
[04/24 01:56:24     44s] -0.16 < glitch slack < -0.12 : 0
[04/24 01:56:24     44s] -0.12 < glitch slack < -0.08 : 0
[04/24 01:56:24     44s] -0.08 < glitch slack < -0.04 : 0
[04/24 01:56:24     44s] -0.04 < glitch slack : 0
[04/24 01:56:24     44s] End: glitch net info
[04/24 01:56:24     44s] All LLGs are deleted
[04/24 01:56:24     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1081.4M
[04/24 01:56:24     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1081.4M
[04/24 01:56:24     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1081.4M
[04/24 01:56:24     44s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1081.4M
[04/24 01:56:24     44s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1081.4M
[04/24 01:56:24     44s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1081.4M
[04/24 01:56:24     44s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1081.4M
[04/24 01:56:24     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1081.4M
[04/24 01:56:24     44s] 
[04/24 01:56:24     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1081.4M
[04/24 01:56:24     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1081.4M
[04/24 01:56:26     45s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 present_enc_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.606  | -6.384  | -8.606  |
|           TNS (ns):| -2185.5 |-863.216 | -2174.7 |
|    Violating Paths:|   367   |   151   |   362   |
|          All Paths:|   367   |   151   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    402 (402)     |   -0.570   |    407 (407)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.596%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/24 01:56:26     45s] Total CPU time: 4.81 sec
[04/24 01:56:26     45s] Total Real time: 7.0 sec
[04/24 01:56:26     45s] Total Memory Usage: 1094.632812 Mbytes
[04/24 01:56:26     45s] Info: pop threads available for lower-level modules during optimization.
[04/24 01:56:26     45s] Reset AAE Options
[04/24 01:56:26     45s] 
[04/24 01:56:26     45s] =============================================================================================
[04/24 01:56:26     45s]  Final TAT Report for timeDesign
[04/24 01:56:26     45s] =============================================================================================
[04/24 01:56:26     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 01:56:26     45s] ---------------------------------------------------------------------------------------------
[04/24 01:56:26     45s] [ TimingUpdate           ]      2   0:00:00.0  (   0.8 % )     0:00:03.6 /  0:00:03.6    1.0
[04/24 01:56:26     45s] [ FullDelayCalc          ]      1   0:00:03.5  (  56.3 % )     0:00:03.5 /  0:00:03.5    1.0
[04/24 01:56:26     45s] [ Extraction             ]      1   0:00:00.9  (  14.9 % )     0:00:00.9 /  0:00:00.7    0.7
[04/24 01:56:26     45s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 01:56:26     45s] [ TimingReport           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[04/24 01:56:26     45s] [ DrvReport              ]      1   0:00:01.1  (  18.2 % )     0:00:01.1 /  0:00:00.1    0.1
[04/24 01:56:26     45s] [ MISC                   ]          0:00:00.6  (   9.6 % )     0:00:00.6 /  0:00:00.4    0.7
[04/24 01:56:26     45s] ---------------------------------------------------------------------------------------------
[04/24 01:56:26     45s]  timeDesign TOTAL                   0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:04.8    0.8
[04/24 01:56:26     45s] ---------------------------------------------------------------------------------------------
[04/24 01:56:26     45s] 
[04/24 02:05:16     45s] Innovus terminated by external (TERM) signal.
[04/24 01:54:54     12s] Innovus terminated by external (TERM) signal.
[04/24 01:54:54     12s] 
[04/24 01:54:54     12s] *** Memory Usage v#1 (Current mem = 515.121M, initial mem = 256.805M) ***
[04/24 02:05:16     45s] 
[04/24 02:05:16     45s] *** Memory Usage v#1 (Current mem = 1080.633M, initial mem = 256.805M) ***
[04/24 01:54:54     12s] *** Message Summary: 0 warning(s), 0 error(s)
[04/24 01:54:54     12s] 
[04/24 01:54:54     12s] --- Ending "Innovus" (totcpu=0:00:00.1, real=0:10:35, mem=515.1M) ---
[04/24 02:05:16     45s] 
[04/24 02:05:16     45s] *** Summary of all messages that are not suppressed in this session:
[04/24 02:05:16     45s] Severity  ID               Count  Summary                                  
[04/24 02:05:16     45s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[04/24 02:05:16     45s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/24 02:05:16     45s] ERROR     IMPPTN-1109         24  Fence overlap for partition %s(%s) with ...
[04/24 02:05:16     45s] ERROR     IMPPTN-1110          2  Pin assignment cannot correctly identify...
[04/24 02:05:16     45s] WARNING   IMPPTN-427           4  Adjusting partition %s core to right fro...
[04/24 02:05:16     45s] WARNING   IMPPTN-428           4  Adjusting partition %s core to top from ...
[04/24 02:05:16     45s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[04/24 02:05:16     45s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[04/24 02:05:16     45s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[04/24 02:05:16     45s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/24 02:05:16     45s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/24 02:05:16     45s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[04/24 02:05:16     45s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/24 02:05:16     45s] WARNING   IMPVL-159           62  Pin '%s' of cell '%s' is defined in LEF ...
[04/24 02:05:16     45s] WARNING   IMPILM-349           1  setIlmMode -keepAsync false conflicts wi...
[04/24 02:05:16     45s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/24 02:05:16     45s] WARNING   IMPESI-3014        139  The RC network is incomplete for net %s....
[04/24 02:05:16     45s] WARNING   IMPSP-266         1444  Constraint box too small for instance '%...
[04/24 02:05:16     45s] WARNING   IMPSP-9517           1  Partitions detected, skip scanReorder.   
[04/24 02:05:16     45s] ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
[04/24 02:05:16     45s] WARNING   IMPSP-2020          76  Cannot find a legal location for instanc...
[04/24 02:05:16     45s] WARNING   IMPTR-9998           2  The setTrialRouteMode command is obsolet...
[04/24 02:05:16     45s] *** Message Summary: 1767 warning(s), 28 error(s)
[04/24 02:05:16     45s] 
[04/24 02:05:16     45s] --- Ending "Innovus" (totcpu=0:00:45.9, real=0:10:35, mem=1080.6M) ---
