#-----------------------------------------------------------
# xsim v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Sat Apr 17 15:34:55 2021
# Process ID: 10506
# Current directory: /home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/aes_encrypt/xsim_script.tcl}
# Log file: /home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/xsim.log
# Journal file: /home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/aes_encrypt/xsim_script.tcl
# xsim {aes_encrypt} -view {{aes_encrypt_dataflow_ana.wcfg}} -tclbatch {aes_encrypt.tcl} -protoinst {aes_encrypt.protoinst}
Vivado Simulator v2020.2.2
INFO: [Wavedata 42-565] Reading protoinst file aes_encrypt.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_aes_encrypt_top/AESL_inst_aes_encrypt//AESL_inst_aes_encrypt_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/grp_ByteSub_ShiftRow_fu_446/grp_ByteSub_ShiftRow_fu_446_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/grp_KeySchedule_fu_454/grp_KeySchedule_fu_454_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/grp_MixColumn_AddRoundKey_fu_465/grp_MixColumn_AddRoundKey_fu_465_activity
Time resolution is 1 ps
open_wave_config aes_encrypt_dataflow_ana.wcfg
source aes_encrypt.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set statemt256_group [add_wave_group statemt256(wire) -into $cinoutgroup]
## add_wave /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/statemt256_o_ap_vld -into $statemt256_group -color #ffff00 -radix hex
## add_wave /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/statemt256_o -into $statemt256_group -radix hex
## add_wave /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/statemt256_i -into $statemt256_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set type_group [add_wave_group type(wire) -into $cinputgroup]
## add_wave /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/type_r -into $type_group -radix hex
## set key256_group [add_wave_group key256(wire) -into $cinputgroup]
## add_wave /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/key256 -into $key256_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/ap_start -into $blocksiggroup
## add_wave /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/ap_done -into $blocksiggroup
## add_wave /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/ap_idle -into $blocksiggroup
## add_wave /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_aes_encrypt_top/AESL_inst_aes_encrypt/ap_clk -into $clockgroup
## save_wave_config aes_encrypt.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 9 [n/a] @ "125000"
// RTL Simulation : 1 / 9 [n/a] @ "8105000"
// RTL Simulation : 2 / 9 [n/a] @ "17475000"
// RTL Simulation : 3 / 9 [n/a] @ "28245000"
// RTL Simulation : 4 / 9 [n/a] @ "42295000"
// RTL Simulation : 5 / 9 [n/a] @ "56365000"
// RTL Simulation : 6 / 9 [n/a] @ "72555000"
// RTL Simulation : 7 / 9 [n/a] @ "92165000"
// RTL Simulation : 8 / 9 [n/a] @ "111795000"
// RTL Simulation : 9 / 9 [n/a] @ "131445000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 131485 ns : File "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt.autotb.v" Line 405
## quit
INFO: [Common 17-206] Exiting xsim at Sat Apr 17 15:35:08 2021...
