$date
	Sun Oct 23 02:17:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#589737
b101 !
1"
#589738
b101 &
b101 %
1$
#589739
0"
#589742
b10000 &
b10000 %
#589746
b1000 &
b1000 %
#589750
b100 &
b100 %
#589754
b10 &
b10 %
#589758
b1 &
1#
b1 %
#589762
b0 &
b0 %
0#
0$
#1603006
b10001 &
b10001 %
1$
b10001 !
1"
#1603007
0"
#1603010
b110100 &
b110100 %
#1603014
b11010 &
b11010 %
#1603018
b1101 &
b1101 %
#1603022
b101000 &
b101000 %
#1603026
b10100 &
b10100 %
#1603030
b1010 &
b1010 %
#1603034
b101 &
b101 %
#1603038
b10000 &
b10000 %
#1603042
b1000 &
b1000 %
#1603046
b100 &
b100 %
#1603050
b10 &
b10 %
#1603054
b1 &
1#
b1 %
#1603058
b0 &
b0 %
0#
0$
#2649142
b101 &
b101 %
1$
b101 !
1"
#2649143
0"
#2649146
b10000 &
b10000 %
#2649150
b1000 &
b1000 %
#2649154
b100 &
b100 %
#2649158
b10 &
b10 %
#2649162
b1 &
b1 %
1#
#2649166
b0 &
0#
b0 %
0$
#4500012
