
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000a0  00800200  00001c78  00001d0c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c78  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000038  008002a0  008002a0  00001dac  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001dac  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001e08  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000338  00000000  00000000  00001e48  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002f97  00000000  00000000  00002180  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001cdb  00000000  00000000  00005117  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000018ec  00000000  00000000  00006df2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000774  00000000  00000000  000086e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c0e  00000000  00000000  00008e54  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001551  00000000  00000000  00009a62  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000248  00000000  00000000  0000afb3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	e6 c1       	rjmp	.+972    	; 0x3da <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	10 c4       	rjmp	.+2080   	; 0x85e <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	be c6       	rjmp	.+3452   	; 0xe1a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	2b 07       	cpc	r18, r27
      e6:	7d 07       	cpc	r23, r29
      e8:	7d 07       	cpc	r23, r29
      ea:	7d 07       	cpc	r23, r29
      ec:	7d 07       	cpc	r23, r29
      ee:	7d 07       	cpc	r23, r29
      f0:	7d 07       	cpc	r23, r29
      f2:	7d 07       	cpc	r23, r29
      f4:	2b 07       	cpc	r18, r27
      f6:	7d 07       	cpc	r23, r29
      f8:	7d 07       	cpc	r23, r29
      fa:	7d 07       	cpc	r23, r29
      fc:	7d 07       	cpc	r23, r29
      fe:	7d 07       	cpc	r23, r29
     100:	7d 07       	cpc	r23, r29
     102:	7d 07       	cpc	r23, r29
     104:	2d 07       	cpc	r18, r29
     106:	7d 07       	cpc	r23, r29
     108:	7d 07       	cpc	r23, r29
     10a:	7d 07       	cpc	r23, r29
     10c:	7d 07       	cpc	r23, r29
     10e:	7d 07       	cpc	r23, r29
     110:	7d 07       	cpc	r23, r29
     112:	7d 07       	cpc	r23, r29
     114:	7d 07       	cpc	r23, r29
     116:	7d 07       	cpc	r23, r29
     118:	7d 07       	cpc	r23, r29
     11a:	7d 07       	cpc	r23, r29
     11c:	7d 07       	cpc	r23, r29
     11e:	7d 07       	cpc	r23, r29
     120:	7d 07       	cpc	r23, r29
     122:	7d 07       	cpc	r23, r29
     124:	2d 07       	cpc	r18, r29
     126:	7d 07       	cpc	r23, r29
     128:	7d 07       	cpc	r23, r29
     12a:	7d 07       	cpc	r23, r29
     12c:	7d 07       	cpc	r23, r29
     12e:	7d 07       	cpc	r23, r29
     130:	7d 07       	cpc	r23, r29
     132:	7d 07       	cpc	r23, r29
     134:	7d 07       	cpc	r23, r29
     136:	7d 07       	cpc	r23, r29
     138:	7d 07       	cpc	r23, r29
     13a:	7d 07       	cpc	r23, r29
     13c:	7d 07       	cpc	r23, r29
     13e:	7d 07       	cpc	r23, r29
     140:	7d 07       	cpc	r23, r29
     142:	7d 07       	cpc	r23, r29
     144:	79 07       	cpc	r23, r25
     146:	7d 07       	cpc	r23, r29
     148:	7d 07       	cpc	r23, r29
     14a:	7d 07       	cpc	r23, r29
     14c:	7d 07       	cpc	r23, r29
     14e:	7d 07       	cpc	r23, r29
     150:	7d 07       	cpc	r23, r29
     152:	7d 07       	cpc	r23, r29
     154:	56 07       	cpc	r21, r22
     156:	7d 07       	cpc	r23, r29
     158:	7d 07       	cpc	r23, r29
     15a:	7d 07       	cpc	r23, r29
     15c:	7d 07       	cpc	r23, r29
     15e:	7d 07       	cpc	r23, r29
     160:	7d 07       	cpc	r23, r29
     162:	7d 07       	cpc	r23, r29
     164:	7d 07       	cpc	r23, r29
     166:	7d 07       	cpc	r23, r29
     168:	7d 07       	cpc	r23, r29
     16a:	7d 07       	cpc	r23, r29
     16c:	7d 07       	cpc	r23, r29
     16e:	7d 07       	cpc	r23, r29
     170:	7d 07       	cpc	r23, r29
     172:	7d 07       	cpc	r23, r29
     174:	4a 07       	cpc	r20, r26
     176:	7d 07       	cpc	r23, r29
     178:	7d 07       	cpc	r23, r29
     17a:	7d 07       	cpc	r23, r29
     17c:	7d 07       	cpc	r23, r29
     17e:	7d 07       	cpc	r23, r29
     180:	7d 07       	cpc	r23, r29
     182:	7d 07       	cpc	r23, r29
     184:	68 07       	cpc	r22, r24

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e7       	ldi	r30, 0x78	; 120
     19e:	fc e1       	ldi	r31, 0x1C	; 28
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 3a       	cpi	r26, 0xA0	; 160
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a0 ea       	ldi	r26, 0xA0	; 160
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a8 3d       	cpi	r26, 0xD8	; 216
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	3d d2       	rcall	.+1146   	; 0x63c <main>
     1c2:	0c 94 3a 0e 	jmp	0x1c74	; 0x1c74 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
 */ 

#include "ADC.h"

void ADC_init(void){
	clear_bit(DDRF, PF0); // Channel 0 for the ADC will be used, = PF0 = A0 = input
     1c8:	80 98       	cbi	0x10, 0	; 16
	clear_bit(DDRF, PF1); // Channel 0 for the ADC will be used, = PF0 = A0 = input
     1ca:	81 98       	cbi	0x10, 1	; 16
	set_bit(ADCSRA, ADEN); // ADC Control and Status Register A - Enable ADC, next coversion takes 25 adc clock cycles
     1cc:	ea e7       	ldi	r30, 0x7A	; 122
     1ce:	f0 e0       	ldi	r31, 0x00	; 0
     1d0:	80 81       	ld	r24, Z
     1d2:	80 68       	ori	r24, 0x80	; 128
     1d4:	80 83       	st	Z, r24
	
	// Set prescaler to 128
	set_bit(ADCSRA, ADPS0);
     1d6:	80 81       	ld	r24, Z
     1d8:	81 60       	ori	r24, 0x01	; 1
     1da:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     1dc:	80 81       	ld	r24, Z
     1de:	82 60       	ori	r24, 0x02	; 2
     1e0:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS2);
     1e2:	80 81       	ld	r24, Z
     1e4:	84 60       	ori	r24, 0x04	; 4
     1e6:	80 83       	st	Z, r24
	// Set voltage reference to 2.56V
	set_bit(ADMUX, REFS1);
     1e8:	ec e7       	ldi	r30, 0x7C	; 124
     1ea:	f0 e0       	ldi	r31, 0x00	; 0
     1ec:	80 81       	ld	r24, Z
     1ee:	80 68       	ori	r24, 0x80	; 128
     1f0:	80 83       	st	Z, r24
	set_bit(ADMUX, REFS0);
     1f2:	80 81       	ld	r24, Z
     1f4:	80 64       	ori	r24, 0x40	; 64
     1f6:	80 83       	st	Z, r24
     1f8:	08 95       	ret

000001fa <ADC_read>:
}

uint16_t ADC_read(void){
	// Channel 0 is default
	set_bit(ADCSRA, ADSC); // Start single conversion, takes 13 adc clokc cycles
     1fa:	ea e7       	ldi	r30, 0x7A	; 122
     1fc:	f0 e0       	ldi	r31, 0x00	; 0
     1fe:	80 81       	ld	r24, Z
     200:	80 64       	ori	r24, 0x40	; 64
     202:	80 83       	st	Z, r24
	loop_until_bit_is_set(ADCSRA, ADIF); // Wait for interrupt flag to be set
     204:	80 81       	ld	r24, Z
     206:	84 ff       	sbrs	r24, 4
     208:	fd cf       	rjmp	.-6      	; 0x204 <ADC_read+0xa>
	uint8_t data_low = ADCL; // Low data bits of converted data
     20a:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x700078>
	uint16_t data_high = ADCH; // High data bits of converted data
     20e:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
	uint16_t data = (data_high << 8)|(data_low); // Combining low and high
	return data;
     212:	90 e0       	ldi	r25, 0x00	; 0
}
     214:	92 2b       	or	r25, r18
     216:	08 95       	ret

00000218 <ADC_read_channel>:

uint16_t ADC_read_channel(uint8_t channel){
	switch(channel){
     218:	88 23       	and	r24, r24
     21a:	19 f0       	breq	.+6      	; 0x222 <ADC_read_channel+0xa>
     21c:	81 30       	cpi	r24, 0x01	; 1
     21e:	41 f0       	breq	.+16     	; 0x230 <ADC_read_channel+0x18>
     220:	0e c0       	rjmp	.+28     	; 0x23e <ADC_read_channel+0x26>
		case(0):
			clear_bit(ADMUX,MUX0); // Choose channel 0
     222:	ec e7       	ldi	r30, 0x7C	; 124
     224:	f0 e0       	ldi	r31, 0x00	; 0
     226:	80 81       	ld	r24, Z
     228:	8e 7f       	andi	r24, 0xFE	; 254
     22a:	80 83       	st	Z, r24
			return ADC_read();
     22c:	e6 cf       	rjmp	.-52     	; 0x1fa <ADC_read>
     22e:	08 95       	ret
		case(1):
			set_bit(ADMUX,MUX0); // Choose channel 1
     230:	ec e7       	ldi	r30, 0x7C	; 124
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	81 60       	ori	r24, 0x01	; 1
			return ADC_read();
     238:	80 83       	st	Z, r24
     23a:	df cf       	rjmp	.-66     	; 0x1fa <ADC_read>
     23c:	08 95       	ret
		default:
			return 0;
     23e:	80 e0       	ldi	r24, 0x00	; 0
     240:	90 e0       	ldi	r25, 0x00	; 0
	}
     242:	08 95       	ret

00000244 <CAN_init>:
 */ 

#include "CAN.h"

void CAN_init(uint8_t mode){
	mcp2515_init(mode);
     244:	61 d2       	rcall	.+1218   	; 0x708 <mcp2515_init>

	cli(); // Disable global interrupts
     246:	f8 94       	cli

	set_bit(EIMSK,INT2); // Enable interrupt 2
     248:	ea 9a       	sbi	0x1d, 2	; 29
	set_bit(EIFR,INTF2); // Clear intrerrupt flag 2
     24a:	e2 9a       	sbi	0x1c, 2	; 28

	sei(); // Enable global interrupts
     24c:	78 94       	sei
     24e:	08 95       	ret

00000250 <CAN_message_send>:
	
}
void CAN_message_send(CAN_message* msg){
     250:	0f 93       	push	r16
     252:	1f 93       	push	r17
     254:	cf 93       	push	r28
     256:	8c 01       	movw	r16, r24

	mcp2515_write(MCP_TXB0SIDH, (msg->id) >> 3); // Set message ID high bits
     258:	fc 01       	movw	r30, r24
     25a:	60 81       	ld	r22, Z
     25c:	71 81       	ldd	r23, Z+1	; 0x01
     25e:	76 95       	lsr	r23
     260:	67 95       	ror	r22
     262:	76 95       	lsr	r23
     264:	67 95       	ror	r22
     266:	76 95       	lsr	r23
     268:	67 95       	ror	r22
     26a:	81 e3       	ldi	r24, 0x31	; 49
     26c:	15 d2       	rcall	.+1066   	; 0x698 <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDL, (msg->id) << 5); // Set message ID low bits 
     26e:	f8 01       	movw	r30, r16
     270:	60 81       	ld	r22, Z
     272:	62 95       	swap	r22
     274:	66 0f       	add	r22, r22
     276:	60 7e       	andi	r22, 0xE0	; 224
     278:	82 e3       	ldi	r24, 0x32	; 50
     27a:	0e d2       	rcall	.+1052   	; 0x698 <mcp2515_write>
	mcp2515_write(MCP_TXB0DLC, (msg->length)); // Set data length
     27c:	f8 01       	movw	r30, r16
     27e:	62 81       	ldd	r22, Z+2	; 0x02
     280:	85 e3       	ldi	r24, 0x35	; 53
     282:	0a d2       	rcall	.+1044   	; 0x698 <mcp2515_write>
	
	for (uint8_t i = 0; i < msg->length; i++){
     284:	f8 01       	movw	r30, r16
     286:	82 81       	ldd	r24, Z+2	; 0x02
     288:	88 23       	and	r24, r24
     28a:	69 f0       	breq	.+26     	; 0x2a6 <CAN_message_send+0x56>
     28c:	c0 e0       	ldi	r28, 0x00	; 0
		mcp2515_write(MCP_TXB0D0+i, msg->data[i]); // Set data bits
     28e:	f8 01       	movw	r30, r16
     290:	ec 0f       	add	r30, r28
     292:	f1 1d       	adc	r31, r1
     294:	63 81       	ldd	r22, Z+3	; 0x03
     296:	86 e3       	ldi	r24, 0x36	; 54
     298:	8c 0f       	add	r24, r28
     29a:	fe d1       	rcall	.+1020   	; 0x698 <mcp2515_write>

	mcp2515_write(MCP_TXB0SIDH, (msg->id) >> 3); // Set message ID high bits
	mcp2515_write(MCP_TXB0SIDL, (msg->id) << 5); // Set message ID low bits 
	mcp2515_write(MCP_TXB0DLC, (msg->length)); // Set data length
	
	for (uint8_t i = 0; i < msg->length; i++){
     29c:	cf 5f       	subi	r28, 0xFF	; 255
     29e:	f8 01       	movw	r30, r16
     2a0:	82 81       	ldd	r24, Z+2	; 0x02
     2a2:	c8 17       	cp	r28, r24
		mcp2515_write(MCP_TXB0D0+i, msg->data[i]); // Set data bits
	}
	mcp2515_request_to_send(MCP_RTS_TX0); // Sends data to TX0 buffer 
     2a4:	a0 f3       	brcs	.-24     	; 0x28e <CAN_message_send+0x3e>
     2a6:	81 e8       	ldi	r24, 0x81	; 129
     2a8:	0a d2       	rcall	.+1044   	; 0x6be <mcp2515_request_to_send>
}
     2aa:	cf 91       	pop	r28
     2ac:	1f 91       	pop	r17
     2ae:	0f 91       	pop	r16
     2b0:	08 95       	ret

000002b2 <CAN_receive>:

uint8_t CAN_receive(CAN_message* msg){
     2b2:	0f 93       	push	r16
     2b4:	1f 93       	push	r17
     2b6:	cf 93       	push	r28
     2b8:	8c 01       	movw	r16, r24
	if (CAN_int_flag){
     2ba:	80 91 a0 02 	lds	r24, 0x02A0	; 0x8002a0 <__data_end>
     2be:	88 23       	and	r24, r24
     2c0:	71 f1       	breq	.+92     	; 0x31e <CAN_receive+0x6c>
		uint8_t IDHI = mcp2515_read(MCP_RXB0SIDH); // Read message ID high bits
     2c2:	81 e6       	ldi	r24, 0x61	; 97
     2c4:	de d1       	rcall	.+956    	; 0x682 <mcp2515_read>
     2c6:	c8 2f       	mov	r28, r24
		uint8_t IDLO = mcp2515_read(MCP_RXB0SIDL); // Read message ID low bits
     2c8:	82 e6       	ldi	r24, 0x62	; 98
     2ca:	db d1       	rcall	.+950    	; 0x682 <mcp2515_read>
		msg->id = (IDHI << 3| IDLO >> 5); // Combine to complete message ID
     2cc:	2c 2f       	mov	r18, r28
     2ce:	30 e0       	ldi	r19, 0x00	; 0
     2d0:	22 0f       	add	r18, r18
     2d2:	33 1f       	adc	r19, r19
     2d4:	22 0f       	add	r18, r18
     2d6:	33 1f       	adc	r19, r19
     2d8:	22 0f       	add	r18, r18
     2da:	33 1f       	adc	r19, r19
     2dc:	82 95       	swap	r24
     2de:	86 95       	lsr	r24
     2e0:	87 70       	andi	r24, 0x07	; 7
     2e2:	28 2b       	or	r18, r24
     2e4:	f8 01       	movw	r30, r16
     2e6:	31 83       	std	Z+1, r19	; 0x01
		
		uint8_t length = mcp2515_read(MCP_RXB0DLC); // Read message data length
     2e8:	20 83       	st	Z, r18
     2ea:	85 e6       	ldi	r24, 0x65	; 101
     2ec:	ca d1       	rcall	.+916    	; 0x682 <mcp2515_read>
		msg->length = length;
     2ee:	f8 01       	movw	r30, r16
     2f0:	82 83       	std	Z+2, r24	; 0x02
	
	
		for (uint8_t i = 0; i < msg->length; i++){
     2f2:	88 23       	and	r24, r24
     2f4:	69 f0       	breq	.+26     	; 0x310 <CAN_receive+0x5e>
			msg->data[i] = mcp2515_read(MCP_RXB0D0+i);  // Read data bits
     2f6:	c0 e0       	ldi	r28, 0x00	; 0
     2f8:	86 e6       	ldi	r24, 0x66	; 102
     2fa:	8c 0f       	add	r24, r28
     2fc:	c2 d1       	rcall	.+900    	; 0x682 <mcp2515_read>
     2fe:	f8 01       	movw	r30, r16
     300:	ec 0f       	add	r30, r28
     302:	f1 1d       	adc	r31, r1
     304:	83 83       	std	Z+3, r24	; 0x03
		
		uint8_t length = mcp2515_read(MCP_RXB0DLC); // Read message data length
		msg->length = length;
	
	
		for (uint8_t i = 0; i < msg->length; i++){
     306:	cf 5f       	subi	r28, 0xFF	; 255
     308:	f8 01       	movw	r30, r16
     30a:	82 81       	ldd	r24, Z+2	; 0x02
     30c:	c8 17       	cp	r28, r24
			msg->data[i] = mcp2515_read(MCP_RXB0D0+i);  // Read data bits
		}
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00); // Reset interrupt flag
     30e:	a0 f3       	brcs	.-24     	; 0x2f8 <CAN_receive+0x46>
     310:	40 e0       	ldi	r20, 0x00	; 0
     312:	61 e0       	ldi	r22, 0x01	; 1
     314:	8c e2       	ldi	r24, 0x2C	; 44
     316:	d7 d1       	rcall	.+942    	; 0x6c6 <mcp2515_bit_modify>
		CAN_int_flag = 0;
     318:	10 92 a0 02 	sts	0x02A0, r1	; 0x8002a0 <__data_end>
		return 1;
     31c:	81 e0       	ldi	r24, 0x01	; 1
	}
	return 0;
}
     31e:	cf 91       	pop	r28
     320:	1f 91       	pop	r17
     322:	0f 91       	pop	r16
     324:	08 95       	ret

00000326 <CAN_print>:

void CAN_print(CAN_message* msg){
     326:	cf 92       	push	r12
     328:	df 92       	push	r13
     32a:	ef 92       	push	r14
     32c:	ff 92       	push	r15
     32e:	0f 93       	push	r16
     330:	1f 93       	push	r17
     332:	cf 93       	push	r28
     334:	df 93       	push	r29
     336:	6c 01       	movw	r12, r24
	printf("CAN msg ID: %d \n", msg->id);
     338:	fc 01       	movw	r30, r24
     33a:	81 81       	ldd	r24, Z+1	; 0x01
     33c:	8f 93       	push	r24
     33e:	80 81       	ld	r24, Z
     340:	8f 93       	push	r24
     342:	87 e0       	ldi	r24, 0x07	; 7
     344:	92 e0       	ldi	r25, 0x02	; 2
     346:	9f 93       	push	r25
     348:	8f 93       	push	r24
     34a:	0e 94 33 0a 	call	0x1466	; 0x1466 <printf>
	printf("CAN msg length: %d \n", msg->length);
     34e:	f6 01       	movw	r30, r12
     350:	82 81       	ldd	r24, Z+2	; 0x02
     352:	1f 92       	push	r1
     354:	8f 93       	push	r24
     356:	88 e1       	ldi	r24, 0x18	; 24
     358:	92 e0       	ldi	r25, 0x02	; 2
     35a:	9f 93       	push	r25
     35c:	8f 93       	push	r24
     35e:	0e 94 33 0a 	call	0x1466	; 0x1466 <printf>
	printf("CAN msg data: ");
     362:	8d e2       	ldi	r24, 0x2D	; 45
     364:	92 e0       	ldi	r25, 0x02	; 2
     366:	9f 93       	push	r25
     368:	8f 93       	push	r24
     36a:	0e 94 33 0a 	call	0x1466	; 0x1466 <printf>
	for (int i = 0; i < msg->length; i++){
     36e:	f6 01       	movw	r30, r12
     370:	82 81       	ldd	r24, Z+2	; 0x02
     372:	2d b7       	in	r18, 0x3d	; 61
     374:	3e b7       	in	r19, 0x3e	; 62
     376:	26 5f       	subi	r18, 0xF6	; 246
     378:	3f 4f       	sbci	r19, 0xFF	; 255
     37a:	0f b6       	in	r0, 0x3f	; 63
     37c:	f8 94       	cli
     37e:	3e bf       	out	0x3e, r19	; 62
     380:	0f be       	out	0x3f, r0	; 63
     382:	2d bf       	out	0x3d, r18	; 61
     384:	88 23       	and	r24, r24
     386:	e1 f0       	breq	.+56     	; 0x3c0 <CAN_print+0x9a>
     388:	76 01       	movw	r14, r12
     38a:	33 e0       	ldi	r19, 0x03	; 3
     38c:	e3 0e       	add	r14, r19
     38e:	f1 1c       	adc	r15, r1
     390:	c0 e0       	ldi	r28, 0x00	; 0
     392:	d0 e0       	ldi	r29, 0x00	; 0
		printf("%d \t",msg->data[i]);
     394:	01 e4       	ldi	r16, 0x41	; 65
     396:	12 e0       	ldi	r17, 0x02	; 2
     398:	f7 01       	movw	r30, r14
     39a:	81 91       	ld	r24, Z+
     39c:	7f 01       	movw	r14, r30
     39e:	1f 92       	push	r1
     3a0:	8f 93       	push	r24
     3a2:	1f 93       	push	r17
     3a4:	0f 93       	push	r16
     3a6:	0e 94 33 0a 	call	0x1466	; 0x1466 <printf>

void CAN_print(CAN_message* msg){
	printf("CAN msg ID: %d \n", msg->id);
	printf("CAN msg length: %d \n", msg->length);
	printf("CAN msg data: ");
	for (int i = 0; i < msg->length; i++){
     3aa:	21 96       	adiw	r28, 0x01	; 1
     3ac:	f6 01       	movw	r30, r12
     3ae:	82 81       	ldd	r24, Z+2	; 0x02
     3b0:	90 e0       	ldi	r25, 0x00	; 0
     3b2:	0f 90       	pop	r0
     3b4:	0f 90       	pop	r0
     3b6:	0f 90       	pop	r0
     3b8:	0f 90       	pop	r0
     3ba:	c8 17       	cp	r28, r24
     3bc:	d9 07       	cpc	r29, r25
     3be:	64 f3       	brlt	.-40     	; 0x398 <CAN_print+0x72>
		printf("%d \t",msg->data[i]);
	}
	printf("\n");
     3c0:	8a e0       	ldi	r24, 0x0A	; 10
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	0e 94 46 0a 	call	0x148c	; 0x148c <putchar>
}
     3c8:	df 91       	pop	r29
     3ca:	cf 91       	pop	r28
     3cc:	1f 91       	pop	r17
     3ce:	0f 91       	pop	r16
     3d0:	ff 90       	pop	r15
     3d2:	ef 90       	pop	r14
     3d4:	df 90       	pop	r13
     3d6:	cf 90       	pop	r12
     3d8:	08 95       	ret

000003da <__vector_3>:

ISR(INT2_vect) //interrupt handler
{
     3da:	1f 92       	push	r1
     3dc:	0f 92       	push	r0
     3de:	0f b6       	in	r0, 0x3f	; 63
     3e0:	0f 92       	push	r0
     3e2:	11 24       	eor	r1, r1
     3e4:	8f 93       	push	r24
	CAN_int_flag = 1;
     3e6:	81 e0       	ldi	r24, 0x01	; 1
     3e8:	80 93 a0 02 	sts	0x02A0, r24	; 0x8002a0 <__data_end>
}
     3ec:	8f 91       	pop	r24
     3ee:	0f 90       	pop	r0
     3f0:	0f be       	out	0x3f, r0	; 63
     3f2:	0f 90       	pop	r0
     3f4:	1f 90       	pop	r1
     3f6:	18 95       	reti

000003f8 <DAC_init>:
 */ 

#include "DAC.h"

void DAC_init(void) {
	sei();
     3f8:	78 94       	sei
	TWI_Master_Initialise();
     3fa:	e3 c4       	rjmp	.+2502   	; 0xdc2 <TWI_Master_Initialise>
     3fc:	08 95       	ret

000003fe <DAC_send>:

}

void DAC_send(uint8_t data){
     3fe:	cf 93       	push	r28
     400:	df 93       	push	r29
     402:	00 d0       	rcall	.+0      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
     404:	cd b7       	in	r28, 0x3d	; 61
     406:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000; // Set slave address
	uint8_t command = 0b0; // Setting DAC0 output
	
	uint8_t message[3];
	message[0] = address;
     408:	90 e5       	ldi	r25, 0x50	; 80
     40a:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     40c:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     40e:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     410:	63 e0       	ldi	r22, 0x03	; 3
     412:	ce 01       	movw	r24, r28
     414:	01 96       	adiw	r24, 0x01	; 1
     416:	df d4       	rcall	.+2494   	; 0xdd6 <TWI_Start_Transceiver_With_Data>
     418:	0f 90       	pop	r0
     41a:	0f 90       	pop	r0
     41c:	0f 90       	pop	r0
     41e:	df 91       	pop	r29
     420:	cf 91       	pop	r28
     422:	08 95       	ret

00000424 <IR_init>:
static uint16_t IR1_low;
static uint8_t goal = 0;
static uint8_t last_goal_status = 0;

void IR_init(void){
	ADC_init();
     424:	d1 ce       	rjmp	.-606    	; 0x1c8 <ADC_init>
     426:	08 95       	ret

00000428 <IR_MM>:
	IR1_low = 4*last_read[IR1]/5;
	printf("IR0_low: %d\t", IR0_low);
	printf("IR1_low: %d\n", IR1_low);
}

void IR_MM(void){
     428:	0f 93       	push	r16
     42a:	1f 93       	push	r17
     42c:	cf 93       	push	r28
     42e:	df 93       	push	r29
	
	total_read[IR0]-= readings[IR0][read_index];
     430:	80 91 ab 02 	lds	r24, 0x02AB	; 0x8002ab <read_index>
     434:	90 e0       	ldi	r25, 0x00	; 0
     436:	c7 ea       	ldi	r28, 0xA7	; 167
     438:	d2 e0       	ldi	r29, 0x02	; 2
     43a:	8c 01       	movw	r16, r24
     43c:	00 0f       	add	r16, r16
     43e:	11 1f       	adc	r17, r17
     440:	04 55       	subi	r16, 0x54	; 84
     442:	1d 4f       	sbci	r17, 0xFD	; 253
     444:	28 81       	ld	r18, Y
     446:	39 81       	ldd	r19, Y+1	; 0x01
     448:	f8 01       	movw	r30, r16
     44a:	40 81       	ld	r20, Z
     44c:	51 81       	ldd	r21, Z+1	; 0x01
     44e:	24 1b       	sub	r18, r20
     450:	35 0b       	sbc	r19, r21
     452:	39 83       	std	Y+1, r19	; 0x01
     454:	28 83       	st	Y, r18
	total_read[IR1]-= readings[IR1][read_index];
     456:	88 0f       	add	r24, r24
     458:	99 1f       	adc	r25, r25
     45a:	fc 01       	movw	r30, r24
     45c:	ec 54       	subi	r30, 0x4C	; 76
     45e:	fd 4f       	sbci	r31, 0xFD	; 253
     460:	8a 81       	ldd	r24, Y+2	; 0x02
     462:	9b 81       	ldd	r25, Y+3	; 0x03
     464:	20 81       	ld	r18, Z
     466:	31 81       	ldd	r19, Z+1	; 0x01
     468:	82 1b       	sub	r24, r18
     46a:	93 0b       	sbc	r25, r19
     46c:	9b 83       	std	Y+3, r25	; 0x03
     46e:	8a 83       	std	Y+2, r24	; 0x02
	
	readings[IR0][read_index] = ADC_read_channel(IR0);
     470:	80 e0       	ldi	r24, 0x00	; 0
     472:	90 e0       	ldi	r25, 0x00	; 0
     474:	d1 de       	rcall	.-606    	; 0x218 <ADC_read_channel>
     476:	f8 01       	movw	r30, r16
     478:	91 83       	std	Z+1, r25	; 0x01
     47a:	80 83       	st	Z, r24
	readings[IR1][read_index] = ADC_read_channel(IR1);
     47c:	00 91 ab 02 	lds	r16, 0x02AB	; 0x8002ab <read_index>
     480:	10 e0       	ldi	r17, 0x00	; 0
     482:	81 e0       	ldi	r24, 0x01	; 1
     484:	90 e0       	ldi	r25, 0x00	; 0
     486:	c8 de       	rcall	.-624    	; 0x218 <ADC_read_channel>
     488:	00 0f       	add	r16, r16
     48a:	11 1f       	adc	r17, r17
     48c:	f8 01       	movw	r30, r16
     48e:	ec 54       	subi	r30, 0x4C	; 76
     490:	fd 4f       	sbci	r31, 0xFD	; 253
     492:	91 83       	std	Z+1, r25	; 0x01
     494:	80 83       	st	Z, r24
	
	total_read[IR0] += readings[IR0][read_index];
     496:	40 91 ab 02 	lds	r20, 0x02AB	; 0x8002ab <read_index>
     49a:	84 2f       	mov	r24, r20
     49c:	90 e0       	ldi	r25, 0x00	; 0
     49e:	fc 01       	movw	r30, r24
     4a0:	ee 0f       	add	r30, r30
     4a2:	ff 1f       	adc	r31, r31
     4a4:	e4 55       	subi	r30, 0x54	; 84
     4a6:	fd 4f       	sbci	r31, 0xFD	; 253
     4a8:	68 81       	ld	r22, Y
     4aa:	79 81       	ldd	r23, Y+1	; 0x01
     4ac:	20 81       	ld	r18, Z
     4ae:	31 81       	ldd	r19, Z+1	; 0x01
     4b0:	26 0f       	add	r18, r22
     4b2:	37 1f       	adc	r19, r23
     4b4:	39 83       	std	Y+1, r19	; 0x01
     4b6:	28 83       	st	Y, r18
	total_read[IR1] += readings[IR1][read_index];
     4b8:	88 0f       	add	r24, r24
     4ba:	99 1f       	adc	r25, r25
     4bc:	fc 01       	movw	r30, r24
     4be:	ec 54       	subi	r30, 0x4C	; 76
     4c0:	fd 4f       	sbci	r31, 0xFD	; 253
     4c2:	6a 81       	ldd	r22, Y+2	; 0x02
     4c4:	7b 81       	ldd	r23, Y+3	; 0x03
     4c6:	80 81       	ld	r24, Z
     4c8:	91 81       	ldd	r25, Z+1	; 0x01
     4ca:	86 0f       	add	r24, r22
     4cc:	97 1f       	adc	r25, r23
     4ce:	9b 83       	std	Y+3, r25	; 0x03
     4d0:	8a 83       	std	Y+2, r24	; 0x02
	
	read_index++;
     4d2:	4f 5f       	subi	r20, 0xFF	; 255
	if(read_index >= num_reads){
     4d4:	44 30       	cpi	r20, 0x04	; 4
     4d6:	18 f4       	brcc	.+6      	; 0x4de <IR_MM+0xb6>
	readings[IR1][read_index] = ADC_read_channel(IR1);
	
	total_read[IR0] += readings[IR0][read_index];
	total_read[IR1] += readings[IR1][read_index];
	
	read_index++;
     4d8:	40 93 ab 02 	sts	0x02AB, r20	; 0x8002ab <read_index>
     4dc:	02 c0       	rjmp	.+4      	; 0x4e2 <IR_MM+0xba>
	if(read_index >= num_reads){
		read_index = 0;
     4de:	10 92 ab 02 	sts	0x02AB, r1	; 0x8002ab <read_index>
	}

	printf("IR0: %d \t" ,total_read[IR0]);
     4e2:	3f 93       	push	r19
     4e4:	2f 93       	push	r18
     4e6:	8c e3       	ldi	r24, 0x3C	; 60
     4e8:	92 e0       	ldi	r25, 0x02	; 2
     4ea:	9f 93       	push	r25
     4ec:	8f 93       	push	r24
     4ee:	bb d7       	rcall	.+3958   	; 0x1466 <printf>
	printf("IR1: %d \t" ,total_read[IR1]);
     4f0:	e7 ea       	ldi	r30, 0xA7	; 167
     4f2:	f2 e0       	ldi	r31, 0x02	; 2
     4f4:	83 81       	ldd	r24, Z+3	; 0x03
     4f6:	8f 93       	push	r24
     4f8:	82 81       	ldd	r24, Z+2	; 0x02
     4fa:	8f 93       	push	r24
     4fc:	86 e4       	ldi	r24, 0x46	; 70
     4fe:	92 e0       	ldi	r25, 0x02	; 2
     500:	9f 93       	push	r25
     502:	8f 93       	push	r24
     504:	b0 d7       	rcall	.+3936   	; 0x1466 <printf>
	printf("IR0_low: %d\t", IR0_low);
     506:	80 91 a6 02 	lds	r24, 0x02A6	; 0x8002a6 <IR0_low+0x1>
     50a:	8f 93       	push	r24
     50c:	80 91 a5 02 	lds	r24, 0x02A5	; 0x8002a5 <IR0_low>
     510:	8f 93       	push	r24
     512:	80 e5       	ldi	r24, 0x50	; 80
     514:	92 e0       	ldi	r25, 0x02	; 2
     516:	9f 93       	push	r25
     518:	8f 93       	push	r24
     51a:	a5 d7       	rcall	.+3914   	; 0x1466 <printf>
	printf("IR1_low: %d\n", IR1_low);
     51c:	80 91 a4 02 	lds	r24, 0x02A4	; 0x8002a4 <IR1_low+0x1>
     520:	8f 93       	push	r24
     522:	80 91 a3 02 	lds	r24, 0x02A3	; 0x8002a3 <IR1_low>
     526:	8f 93       	push	r24
     528:	8d e5       	ldi	r24, 0x5D	; 93
     52a:	92 e0       	ldi	r25, 0x02	; 2
     52c:	9f 93       	push	r25
     52e:	8f 93       	push	r24
     530:	9a d7       	rcall	.+3892   	; 0x1466 <printf>
	
}
     532:	8d b7       	in	r24, 0x3d	; 61
     534:	9e b7       	in	r25, 0x3e	; 62
     536:	40 96       	adiw	r24, 0x10	; 16
     538:	0f b6       	in	r0, 0x3f	; 63
     53a:	f8 94       	cli
     53c:	9e bf       	out	0x3e, r25	; 62
     53e:	0f be       	out	0x3f, r0	; 63
     540:	8d bf       	out	0x3d, r24	; 61
     542:	df 91       	pop	r29
     544:	cf 91       	pop	r28
     546:	1f 91       	pop	r17
     548:	0f 91       	pop	r16
     54a:	08 95       	ret

0000054c <IR_calibrate>:

void IR_init(void){
	ADC_init();
}

void IR_calibrate(void){
     54c:	0f 93       	push	r16
     54e:	1f 93       	push	r17
     550:	cf 93       	push	r28
     552:	df 93       	push	r29
     554:	ce e1       	ldi	r28, 0x1E	; 30
	for(uint8_t i = 0; i <30; i++){
		IR_MM();
     556:	68 df       	rcall	.-304    	; 0x428 <IR_MM>
     558:	c1 50       	subi	r28, 0x01	; 1
void IR_init(void){
	ADC_init();
}

void IR_calibrate(void){
	for(uint8_t i = 0; i <30; i++){
     55a:	e9 f7       	brne	.-6      	; 0x556 <IR_calibrate+0xa>
	}
	uint16_t last_read[2] = {0};
	int diff;
	do 
	{	
		last_read[IR0] = total_read[IR0];
     55c:	e7 ea       	ldi	r30, 0xA7	; 167
     55e:	f2 e0       	ldi	r31, 0x02	; 2
     560:	c0 81       	ld	r28, Z
     562:	d1 81       	ldd	r29, Z+1	; 0x01
		last_read[IR1] = total_read[IR1];
     564:	02 81       	ldd	r16, Z+2	; 0x02
		IR_MM();
     566:	13 81       	ldd	r17, Z+3	; 0x03
     568:	5f df       	rcall	.-322    	; 0x428 <IR_MM>
		diff = last_read-total_read[IR1];
	} while (!(diff < 10 || diff > -10));
	IR0_low = last_read[IR0]/2;
     56a:	ae 01       	movw	r20, r28
     56c:	56 95       	lsr	r21
     56e:	47 95       	ror	r20
     570:	50 93 a6 02 	sts	0x02A6, r21	; 0x8002a6 <IR0_low+0x1>
     574:	40 93 a5 02 	sts	0x02A5, r20	; 0x8002a5 <IR0_low>
	IR1_low = 4*last_read[IR1]/5;
     578:	98 01       	movw	r18, r16
     57a:	22 0f       	add	r18, r18
     57c:	33 1f       	adc	r19, r19
     57e:	22 0f       	add	r18, r18
     580:	33 1f       	adc	r19, r19
     582:	ad ec       	ldi	r26, 0xCD	; 205
     584:	bc ec       	ldi	r27, 0xCC	; 204
     586:	16 d7       	rcall	.+3628   	; 0x13b4 <__umulhisi3>
     588:	96 95       	lsr	r25
     58a:	87 95       	ror	r24
     58c:	96 95       	lsr	r25
     58e:	87 95       	ror	r24
     590:	90 93 a4 02 	sts	0x02A4, r25	; 0x8002a4 <IR1_low+0x1>
     594:	80 93 a3 02 	sts	0x02A3, r24	; 0x8002a3 <IR1_low>
	printf("IR0_low: %d\t", IR0_low);
     598:	5f 93       	push	r21
     59a:	4f 93       	push	r20
     59c:	80 e5       	ldi	r24, 0x50	; 80
     59e:	92 e0       	ldi	r25, 0x02	; 2
     5a0:	9f 93       	push	r25
     5a2:	8f 93       	push	r24
     5a4:	60 d7       	rcall	.+3776   	; 0x1466 <printf>
	printf("IR1_low: %d\n", IR1_low);
     5a6:	80 91 a4 02 	lds	r24, 0x02A4	; 0x8002a4 <IR1_low+0x1>
     5aa:	8f 93       	push	r24
     5ac:	80 91 a3 02 	lds	r24, 0x02A3	; 0x8002a3 <IR1_low>
     5b0:	8f 93       	push	r24
     5b2:	8d e5       	ldi	r24, 0x5D	; 93
     5b4:	92 e0       	ldi	r25, 0x02	; 2
     5b6:	9f 93       	push	r25
     5b8:	8f 93       	push	r24
     5ba:	55 d7       	rcall	.+3754   	; 0x1466 <printf>
}
     5bc:	8d b7       	in	r24, 0x3d	; 61
     5be:	9e b7       	in	r25, 0x3e	; 62
     5c0:	08 96       	adiw	r24, 0x08	; 8
     5c2:	0f b6       	in	r0, 0x3f	; 63
     5c4:	f8 94       	cli
     5c6:	9e bf       	out	0x3e, r25	; 62
     5c8:	0f be       	out	0x3f, r0	; 63
     5ca:	8d bf       	out	0x3d, r24	; 61
     5cc:	df 91       	pop	r29
     5ce:	cf 91       	pop	r28
     5d0:	1f 91       	pop	r17
     5d2:	0f 91       	pop	r16
     5d4:	08 95       	ret

000005d6 <is_goal>:
	printf("IR1_low: %d\n", IR1_low);
	
}

uint8_t is_goal(void){
	IR_MM();
     5d6:	28 df       	rcall	.-432    	; 0x428 <IR_MM>

	if(total_read[IR1] < IR1_low && !last_goal_status){
     5d8:	20 91 a9 02 	lds	r18, 0x02A9	; 0x8002a9 <total_read+0x2>
     5dc:	30 91 aa 02 	lds	r19, 0x02AA	; 0x8002aa <total_read+0x3>
     5e0:	80 91 a3 02 	lds	r24, 0x02A3	; 0x8002a3 <IR1_low>
     5e4:	90 91 a4 02 	lds	r25, 0x02A4	; 0x8002a4 <IR1_low+0x1>
     5e8:	28 17       	cp	r18, r24
     5ea:	39 07       	cpc	r19, r25
     5ec:	68 f4       	brcc	.+26     	; 0x608 <is_goal+0x32>
     5ee:	80 91 a1 02 	lds	r24, 0x02A1	; 0x8002a1 <last_goal_status>
     5f2:	81 11       	cpse	r24, r1
     5f4:	0b c0       	rjmp	.+22     	; 0x60c <is_goal+0x36>
		last_goal_status = 1;
     5f6:	81 e0       	ldi	r24, 0x01	; 1
     5f8:	80 93 a1 02 	sts	0x02A1, r24	; 0x8002a1 <last_goal_status>
		goal++;
     5fc:	80 91 a2 02 	lds	r24, 0x02A2	; 0x8002a2 <goal>
     600:	8f 5f       	subi	r24, 0xFF	; 255
     602:	80 93 a2 02 	sts	0x02A2, r24	; 0x8002a2 <goal>
     606:	02 c0       	rjmp	.+4      	; 0x60c <is_goal+0x36>
	}else if(!(total_read[IR1] < IR1_low)){
		last_goal_status = 0;
     608:	10 92 a1 02 	sts	0x02A1, r1	; 0x8002a1 <last_goal_status>
	}
	if(goal > 1){
     60c:	80 91 a2 02 	lds	r24, 0x02A2	; 0x8002a2 <goal>
     610:	82 30       	cpi	r24, 0x02	; 2
     612:	20 f0       	brcs	.+8      	; 0x61c <is_goal+0x46>
		goal = 0;
     614:	10 92 a2 02 	sts	0x02A2, r1	; 0x8002a2 <goal>
		return 1;
     618:	81 e0       	ldi	r24, 0x01	; 1
     61a:	08 95       	ret
	}
	return 0;
     61c:	80 e0       	ldi	r24, 0x00	; 0
}
     61e:	08 95       	ret

00000620 <is_game_over>:
uint8_t is_game_over(void){
     620:	81 e0       	ldi	r24, 0x01	; 1
     622:	40 91 a7 02 	lds	r20, 0x02A7	; 0x8002a7 <total_read>
     626:	50 91 a8 02 	lds	r21, 0x02A8	; 0x8002a8 <total_read+0x1>
     62a:	20 91 a5 02 	lds	r18, 0x02A5	; 0x8002a5 <IR0_low>
     62e:	30 91 a6 02 	lds	r19, 0x02A6	; 0x8002a6 <IR0_low+0x1>
     632:	42 17       	cp	r20, r18
     634:	53 07       	cpc	r21, r19
     636:	08 f0       	brcs	.+2      	; 0x63a <is_game_over+0x1a>
     638:	80 e0       	ldi	r24, 0x00	; 0
	if(total_read[IR0] < IR0_low){
		return 1; //game over
	}
	return 0; //game not over
}
     63a:	08 95       	ret

0000063c <main>:
#include "motor.h"
#include "solenoid.h"
#include "PID.h"
#include "pong.h"

int main(void){	
     63c:	cf 93       	push	r28
     63e:	df 93       	push	r29
     640:	cd b7       	in	r28, 0x3d	; 61
     642:	de b7       	in	r29, 0x3e	; 62
     644:	2b 97       	sbiw	r28, 0x0b	; 11
     646:	0f b6       	in	r0, 0x3f	; 63
     648:	f8 94       	cli
     64a:	de bf       	out	0x3e, r29	; 62
     64c:	0f be       	out	0x3f, r0	; 63
     64e:	cd bf       	out	0x3d, r28	; 61
	USART_Init();
     650:	7d d4       	rcall	.+2298   	; 0xf4c <USART_Init>
	//printf("hei\n");
	DAC_init();
     652:	d2 de       	rcall	.-604    	; 0x3f8 <DAC_init>
	motor_init();
     654:	b0 d0       	rcall	.+352    	; 0x7b6 <motor_init>
	PID_init();
     656:	4a d2       	rcall	.+1172   	; 0xaec <PID_init>
     658:	80 e0       	ldi	r24, 0x00	; 0
    CAN_init(MODE_NORMAL);
     65a:	f4 dd       	rcall	.-1048   	; 0x244 <CAN_init>
     65c:	60 e0       	ldi	r22, 0x00	; 0
	servo_init(F_CPU);
     65e:	74 e2       	ldi	r23, 0x24	; 36
     660:	84 ef       	ldi	r24, 0xF4	; 244
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	3d d3       	rcall	.+1658   	; 0xce0 <servo_init>
	IR_init();
     666:	de de       	rcall	.-580    	; 0x424 <IR_init>
     668:	90 d3       	rcall	.+1824   	; 0xd8a <solenoid_init>
	solenoid_init();
     66a:	ce 01       	movw	r24, r28
     66c:	01 96       	adiw	r24, 0x01	; 1
	CAN_message msg;
	while(1){	
		
		if(CAN_receive(&msg)){
     66e:	21 de       	rcall	.-958    	; 0x2b2 <CAN_receive>
     670:	88 23       	and	r24, r24
     672:	d9 f3       	breq	.-10     	; 0x66a <main+0x2e>
     674:	89 81       	ldd	r24, Y+1	; 0x01
     676:	9a 81       	ldd	r25, Y+2	; 0x02
			//CAN_print(&msg);
			if (msg.id==PONG_START){
     678:	89 2b       	or	r24, r25
     67a:	b9 f7       	brne	.-18     	; 0x66a <main+0x2e>
     67c:	8c 81       	ldd	r24, Y+4	; 0x04
     67e:	be d2       	rcall	.+1404   	; 0xbfc <pong_play>
				pong_play(msg.data[0]);
     680:	f4 cf       	rjmp	.-24     	; 0x66a <main+0x2e>

00000682 <mcp2515_read>:
     682:	cf 93       	push	r28
     684:	c8 2f       	mov	r28, r24
     686:	2f 98       	cbi	0x05, 7	; 5
	PORTB &= ~(1<<PB7); // Chip select CAN-controller
	SPI_Send(MCP_READ_STATUS); // Read the status
	status = SPI_Read();
	PORTB |= (1<<PB7); //Deselect CAN - controller
	return status;
}
     688:	83 e0       	ldi	r24, 0x03	; 3
     68a:	96 d3       	rcall	.+1836   	; 0xdb8 <SPI_Send>
     68c:	8c 2f       	mov	r24, r28
     68e:	94 d3       	rcall	.+1832   	; 0xdb8 <SPI_Send>
     690:	8c d3       	rcall	.+1816   	; 0xdaa <SPI_Read>
     692:	2f 9a       	sbi	0x05, 7	; 5
     694:	cf 91       	pop	r28
     696:	08 95       	ret

00000698 <mcp2515_write>:
     698:	cf 93       	push	r28
     69a:	df 93       	push	r29
     69c:	d8 2f       	mov	r29, r24
     69e:	c6 2f       	mov	r28, r22
     6a0:	2f 98       	cbi	0x05, 7	; 5
     6a2:	82 e0       	ldi	r24, 0x02	; 2
     6a4:	89 d3       	rcall	.+1810   	; 0xdb8 <SPI_Send>
     6a6:	8d 2f       	mov	r24, r29
     6a8:	87 d3       	rcall	.+1806   	; 0xdb8 <SPI_Send>
     6aa:	8c 2f       	mov	r24, r28
     6ac:	85 d3       	rcall	.+1802   	; 0xdb8 <SPI_Send>
     6ae:	2f 9a       	sbi	0x05, 7	; 5
     6b0:	df 91       	pop	r29
     6b2:	cf 91       	pop	r28
     6b4:	08 95       	ret

000006b6 <mcp2515_set_mode>:
     6b6:	68 2f       	mov	r22, r24
     6b8:	8f e0       	ldi	r24, 0x0F	; 15
     6ba:	ee cf       	rjmp	.-36     	; 0x698 <mcp2515_write>
     6bc:	08 95       	ret

000006be <mcp2515_request_to_send>:
     6be:	2f 98       	cbi	0x05, 7	; 5
     6c0:	7b d3       	rcall	.+1782   	; 0xdb8 <SPI_Send>
     6c2:	2f 9a       	sbi	0x05, 7	; 5
     6c4:	08 95       	ret

000006c6 <mcp2515_bit_modify>:

void mcp2515_bit_modify(uint8_t regist, uint8_t mask, uint8_t cData){
     6c6:	1f 93       	push	r17
     6c8:	cf 93       	push	r28
     6ca:	df 93       	push	r29
     6cc:	18 2f       	mov	r17, r24
     6ce:	d6 2f       	mov	r29, r22
     6d0:	c4 2f       	mov	r28, r20
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
     6d2:	2f 98       	cbi	0x05, 7	; 5

	SPI_Send(MCP_BITMOD); // Ready bit modify instruction
     6d4:	85 e0       	ldi	r24, 0x05	; 5
     6d6:	70 d3       	rcall	.+1760   	; 0xdb8 <SPI_Send>
	SPI_Send(regist); // Choose register
     6d8:	81 2f       	mov	r24, r17
     6da:	6e d3       	rcall	.+1756   	; 0xdb8 <SPI_Send>
	SPI_Send(mask); // Send bit mask
     6dc:	8d 2f       	mov	r24, r29
     6de:	6c d3       	rcall	.+1752   	; 0xdb8 <SPI_Send>
	SPI_Send(cData); // Modify the bits to match cData
     6e0:	8c 2f       	mov	r24, r28
     6e2:	6a d3       	rcall	.+1748   	; 0xdb8 <SPI_Send>
     6e4:	2f 9a       	sbi	0x05, 7	; 5

	PORTB |= (1<<PB7); //Deselect CAN - controller
     6e6:	df 91       	pop	r29
}
     6e8:	cf 91       	pop	r28
     6ea:	1f 91       	pop	r17
     6ec:	08 95       	ret

000006ee <mcp2515_reset>:
     6ee:	2f 98       	cbi	0x05, 7	; 5
}

void mcp2515_reset(){
	PORTB &= ~(1<<PB7); // Chip select CAN-controller
	
	SPI_Send(MCP_RESET); // Set registers to default state
     6f0:	80 ec       	ldi	r24, 0xC0	; 192
     6f2:	62 d3       	rcall	.+1732   	; 0xdb8 <SPI_Send>
	mcp2515_bit_modify(MCP_CANCTRL, MODE_CONFIG,MODE_CONFIG); // Force the CAN-controller to enter configuration mode
     6f4:	40 e8       	ldi	r20, 0x80	; 128
     6f6:	60 e8       	ldi	r22, 0x80	; 128
     6f8:	8f e0       	ldi	r24, 0x0F	; 15
     6fa:	e5 df       	rcall	.-54     	; 0x6c6 <mcp2515_bit_modify>
	
	PORTB |= (1<<PB7); // Deselect CAN-controller
     6fc:	2f 9a       	sbi	0x05, 7	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6fe:	85 e3       	ldi	r24, 0x35	; 53
     700:	8a 95       	dec	r24
     702:	f1 f7       	brne	.-4      	; 0x700 <mcp2515_reset+0x12>
     704:	00 00       	nop
     706:	08 95       	ret

00000708 <mcp2515_init>:
	SPI_Send(cData); // Modify the bits to match cData

	PORTB |= (1<<PB7); //Deselect CAN - controller
}

uint8_t mcp2515_init(uint8_t mode){
     708:	cf 93       	push	r28
     70a:	c8 2f       	mov	r28, r24
	uint8_t mode_value;
	SPI_MasterInit(); // Initialize SPI
     70c:	47 d3       	rcall	.+1678   	; 0xd9c <SPI_MasterInit>
	mcp2515_reset(); // Send reset-command
     70e:	ef df       	rcall	.-34     	; 0x6ee <mcp2515_reset>
	
	mode_value = mcp2515_read(MCP_CANSTAT); // Read current mode
     710:	8e e0       	ldi	r24, 0x0E	; 14
     712:	b7 df       	rcall	.-146    	; 0x682 <mcp2515_read>
     714:	80 7e       	andi	r24, 0xE0	; 224
	if((mode_value& MODE_MASK)  != MODE_CONFIG) {
     716:	80 38       	cpi	r24, 0x80	; 128
     718:	61 f4       	brne	.+24     	; 0x732 <mcp2515_init+0x2a>
		return 1;
	}
	else{
	}

	mcp2515_set_mode(mode);
     71a:	8c 2f       	mov	r24, r28
     71c:	cc df       	rcall	.-104    	; 0x6b6 <mcp2515_set_mode>
	mode_value = mcp2515_read(MCP_CANSTAT);
     71e:	8e e0       	ldi	r24, 0x0E	; 14
     720:	b0 df       	rcall	.-160    	; 0x682 <mcp2515_read>
     722:	80 7e       	andi	r24, 0xE0	; 224
	int mode_bits = (mode_value & MODE_MASK);
	if(mode_bits != mode){ // Check if chosen mode is the same as current mode
     724:	8c 13       	cpse	r24, r28
     726:	07 c0       	rjmp	.+14     	; 0x736 <mcp2515_init+0x2e>
		return 1;
	}
	mcp2515_write(MCP_CANINTE, MCP_RX_INT); // Enable interrupt
     728:	63 e0       	ldi	r22, 0x03	; 3
     72a:	8b e2       	ldi	r24, 0x2B	; 43
     72c:	b5 df       	rcall	.-150    	; 0x698 <mcp2515_write>
     72e:	80 e0       	ldi	r24, 0x00	; 0
	return 0;
     730:	03 c0       	rjmp	.+6      	; 0x738 <mcp2515_init+0x30>
     732:	81 e0       	ldi	r24, 0x01	; 1
	SPI_MasterInit(); // Initialize SPI
	mcp2515_reset(); // Send reset-command
	
	mode_value = mcp2515_read(MCP_CANSTAT); // Read current mode
	if((mode_value& MODE_MASK)  != MODE_CONFIG) {
		return 1;
     734:	01 c0       	rjmp	.+2      	; 0x738 <mcp2515_init+0x30>
     736:	81 e0       	ldi	r24, 0x01	; 1

	mcp2515_set_mode(mode);
	mode_value = mcp2515_read(MCP_CANSTAT);
	int mode_bits = (mode_value & MODE_MASK);
	if(mode_bits != mode){ // Check if chosen mode is the same as current mode
		return 1;
     738:	cf 91       	pop	r28
	}
	mcp2515_write(MCP_CANINTE, MCP_RX_INT); // Enable interrupt
	return 0;
}
     73a:	08 95       	ret

0000073c <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){

	switch (direction > 127){
     73c:	88 1f       	adc	r24, r24
     73e:	88 27       	eor	r24, r24
     740:	88 1f       	adc	r24, r24
     742:	19 f0       	breq	.+6      	; 0x74a <motor_set_direction+0xe>
     744:	81 30       	cpi	r24, 0x01	; 1
     746:	39 f0       	breq	.+14     	; 0x756 <motor_set_direction+0x1a>
     748:	08 95       	ret
		case(LEFT): // LEFT is 0-127, 121 is selected to have a defined value for the middle
			clear_bit(PORTH, PH1);
     74a:	e2 e0       	ldi	r30, 0x02	; 2
     74c:	f1 e0       	ldi	r31, 0x01	; 1
     74e:	80 81       	ld	r24, Z
     750:	8d 7f       	andi	r24, 0xFD	; 253
     752:	80 83       	st	Z, r24
			break;
     754:	08 95       	ret
		case(RIGHT): // RIGHT is 128-255
			set_bit(PORTH, PH1);
     756:	e2 e0       	ldi	r30, 0x02	; 2
     758:	f1 e0       	ldi	r31, 0x01	; 1
     75a:	80 81       	ld	r24, Z
     75c:	82 60       	ori	r24, 0x02	; 2
     75e:	80 83       	st	Z, r24
     760:	08 95       	ret

00000762 <motor_set_speed>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
     762:	cf 93       	push	r28
     764:	c8 2f       	mov	r28, r24
	motor_set_direction(speed);
     766:	ea df       	rcall	.-44     	; 0x73c <motor_set_direction>
	switch (speed > 126){
     768:	81 e0       	ldi	r24, 0x01	; 1
     76a:	cf 37       	cpi	r28, 0x7F	; 127
     76c:	08 f4       	brcc	.+2      	; 0x770 <motor_set_speed+0xe>
     76e:	80 e0       	ldi	r24, 0x00	; 0
     770:	88 23       	and	r24, r24
     772:	19 f0       	breq	.+6      	; 0x77a <motor_set_speed+0x18>
     774:	81 30       	cpi	r24, 0x01	; 1
     776:	29 f0       	breq	.+10     	; 0x782 <motor_set_speed+0x20>
     778:	08 c0       	rjmp	.+16     	; 0x78a <motor_set_speed+0x28>
		case(LEFT):
			DAC_send(126-speed);
     77a:	8e e7       	ldi	r24, 0x7E	; 126
     77c:	8c 1b       	sub	r24, r28
     77e:	3f de       	rcall	.-898    	; 0x3fe <DAC_send>
			break;
     780:	07 c0       	rjmp	.+14     	; 0x790 <motor_set_speed+0x2e>
		case(RIGHT):
			DAC_send(speed-127);
     782:	81 e8       	ldi	r24, 0x81	; 129
     784:	8c 0f       	add	r24, r28
     786:	3b de       	rcall	.-906    	; 0x3fe <DAC_send>
			break;
		default:
			DAC_send(speed-127);
     788:	03 c0       	rjmp	.+6      	; 0x790 <motor_set_speed+0x2e>
     78a:	81 e8       	ldi	r24, 0x81	; 129
     78c:	8c 0f       	add	r24, r28
     78e:	37 de       	rcall	.-914    	; 0x3fe <DAC_send>
			break;
	}
}
     790:	cf 91       	pop	r28
     792:	08 95       	ret

00000794 <motor_set_speed_2>:

void motor_set_speed_2(uint8_t speed){
		DAC_send(speed);
     794:	34 ce       	rjmp	.-920    	; 0x3fe <DAC_send>
     796:	08 95       	ret

00000798 <motor_reset_encoder>:
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6); // Set active low reset
     798:	e2 e0       	ldi	r30, 0x02	; 2
     79a:	f1 e0       	ldi	r31, 0x01	; 1
     79c:	80 81       	ld	r24, Z
     79e:	8f 7b       	andi	r24, 0xBF	; 191
     7a0:	80 83       	st	Z, r24
     7a2:	8f e1       	ldi	r24, 0x1F	; 31
     7a4:	93 e0       	ldi	r25, 0x03	; 3
     7a6:	01 97       	sbiw	r24, 0x01	; 1
     7a8:	f1 f7       	brne	.-4      	; 0x7a6 <motor_reset_encoder+0xe>
     7aa:	00 c0       	rjmp	.+0      	; 0x7ac <motor_reset_encoder+0x14>
     7ac:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6); // Finish reset
     7ae:	80 81       	ld	r24, Z
     7b0:	80 64       	ori	r24, 0x40	; 64
     7b2:	80 83       	st	Z, r24
     7b4:	08 95       	ret

000007b6 <motor_init>:


void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     7b6:	e1 e0       	ldi	r30, 0x01	; 1
     7b8:	f1 e0       	ldi	r31, 0x01	; 1
     7ba:	80 81       	ld	r24, Z
     7bc:	80 61       	ori	r24, 0x10	; 16
     7be:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     7c0:	a2 e0       	ldi	r26, 0x02	; 2
     7c2:	b1 e0       	ldi	r27, 0x01	; 1
     7c4:	8c 91       	ld	r24, X
     7c6:	80 61       	ori	r24, 0x10	; 16
     7c8:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     7ca:	80 81       	ld	r24, Z
     7cc:	82 60       	ori	r24, 0x02	; 2
     7ce:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------//
	
	// Enable control for output enable. Remember: active low - !OE
	set_bit(DDRB, PB5);
     7d0:	25 9a       	sbi	0x04, 5	; 4
	
	// Enable control for selection pin: SEL
	set_bit(DDRH, PH3);
     7d2:	80 81       	ld	r24, Z
     7d4:	88 60       	ori	r24, 0x08	; 8
     7d6:	80 83       	st	Z, r24
	
	// Enable control for Reset pin: RST
	set_bit(DDRH, PH6);
     7d8:	80 81       	ld	r24, Z
     7da:	80 64       	ori	r24, 0x40	; 64
     7dc:	80 83       	st	Z, r24

	// Reset encoder
	motor_reset_encoder();
     7de:	dc df       	rcall	.-72     	; 0x798 <motor_reset_encoder>
	
	// Set data bits to input:
	clear_bit(DDRK, PK0);
     7e0:	e7 e0       	ldi	r30, 0x07	; 7
     7e2:	f1 e0       	ldi	r31, 0x01	; 1
     7e4:	80 81       	ld	r24, Z
     7e6:	8e 7f       	andi	r24, 0xFE	; 254
     7e8:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     7ea:	80 81       	ld	r24, Z
     7ec:	8d 7f       	andi	r24, 0xFD	; 253
     7ee:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     7f0:	80 81       	ld	r24, Z
     7f2:	8b 7f       	andi	r24, 0xFB	; 251
     7f4:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     7f6:	80 81       	ld	r24, Z
     7f8:	87 7f       	andi	r24, 0xF7	; 247
     7fa:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     7fc:	80 81       	ld	r24, Z
     7fe:	8f 7e       	andi	r24, 0xEF	; 239
     800:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     802:	80 81       	ld	r24, Z
     804:	8f 7d       	andi	r24, 0xDF	; 223
     806:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     808:	80 81       	ld	r24, Z
     80a:	8f 7b       	andi	r24, 0xBF	; 191
     80c:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     80e:	80 81       	ld	r24, Z
     810:	8f 77       	andi	r24, 0x7F	; 127
     812:	80 83       	st	Z, r24
     814:	08 95       	ret

00000816 <motor_read_rotation>:
	clear_bit(PORTH, PH6); // Set active low reset
	_delay_us(200);
	set_bit(PORTH, PH6); // Finish reset
}

int16_t motor_read_rotation(uint8_t reset_flag){
     816:	cf 93       	push	r28
     818:	df 93       	push	r29

	//Set !OE low to enable output of encoder. Defect PH5, used PB5
	clear_bit(PORTB, PB5);
     81a:	2d 98       	cbi	0x05, 5	; 5
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     81c:	e2 e0       	ldi	r30, 0x02	; 2
     81e:	f1 e0       	ldi	r31, 0x01	; 1
     820:	90 81       	ld	r25, Z
     822:	98 60       	ori	r25, 0x08	; 8
     824:	90 83       	st	Z, r25
     826:	af ee       	ldi	r26, 0xEF	; 239
     828:	b0 e0       	ldi	r27, 0x00	; 0
     82a:	11 97       	sbiw	r26, 0x01	; 1
     82c:	f1 f7       	brne	.-4      	; 0x82a <motor_read_rotation+0x14>
     82e:	00 c0       	rjmp	.+0      	; 0x830 <motor_read_rotation+0x1a>
     830:	00 00       	nop
	
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK; //
     832:	a6 e0       	ldi	r26, 0x06	; 6
     834:	b1 e0       	ldi	r27, 0x01	; 1
     836:	cc 91       	ld	r28, X
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     838:	90 81       	ld	r25, Z
     83a:	97 7f       	andi	r25, 0xF7	; 247
     83c:	90 83       	st	Z, r25
     83e:	ef ee       	ldi	r30, 0xEF	; 239
     840:	f0 e0       	ldi	r31, 0x00	; 0
     842:	31 97       	sbiw	r30, 0x01	; 1
     844:	f1 f7       	brne	.-4      	; 0x842 <motor_read_rotation+0x2c>
     846:	00 c0       	rjmp	.+0      	; 0x848 <motor_read_rotation+0x32>
     848:	00 00       	nop
	
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     84a:	dc 91       	ld	r29, X

	if (reset_flag) {
     84c:	81 11       	cpse	r24, r1
		motor_reset_encoder();
     84e:	a4 df       	rcall	.-184    	; 0x798 <motor_reset_encoder>
	}

	//Set !OE high to disable output of encoder
	set_bit(PORTB, PB5);
     850:	2d 9a       	sbi	0x05, 5	; 5
	
	int16_t rot = (int16_t) ( (high << 8) | low);
	
	return rot;
     852:	8c 2f       	mov	r24, r28
     854:	90 e0       	ldi	r25, 0x00	; 0
}
     856:	9d 2b       	or	r25, r29
     858:	df 91       	pop	r29
     85a:	cf 91       	pop	r28
     85c:	08 95       	ret

0000085e <__vector_15>:


#include "PID.h"


ISR(TIMER2_OVF_vect){
     85e:	1f 92       	push	r1
     860:	0f 92       	push	r0
     862:	0f b6       	in	r0, 0x3f	; 63
     864:	0f 92       	push	r0
     866:	11 24       	eor	r1, r1
     868:	8f 93       	push	r24
	timer_flag = 1;
     86a:	81 e0       	ldi	r24, 0x01	; 1
     86c:	80 93 bc 02 	sts	0x02BC, r24	; 0x8002bc <timer_flag>
}
     870:	8f 91       	pop	r24
     872:	0f 90       	pop	r0
     874:	0f be       	out	0x3f, r0	; 63
     876:	0f 90       	pop	r0
     878:	1f 90       	pop	r1
     87a:	18 95       	reti

0000087c <PID_calibrate>:
void PID_calibrate(void){
     87c:	cf 92       	push	r12
     87e:	df 92       	push	r13
     880:	ef 92       	push	r14
     882:	ff 92       	push	r15
     884:	0f 93       	push	r16
     886:	1f 93       	push	r17
     888:	cf 93       	push	r28
     88a:	df 93       	push	r29
	motor_set_direction(21);
     88c:	85 e1       	ldi	r24, 0x15	; 21
     88e:	56 df       	rcall	.-340    	; 0x73c <motor_set_direction>
	motor_set_speed(50);
     890:	82 e3       	ldi	r24, 0x32	; 50
     892:	67 df       	rcall	.-306    	; 0x762 <motor_set_speed>
	int16_t cur_rot = motor_read_rotation(0);
     894:	80 e0       	ldi	r24, 0x00	; 0
     896:	bf df       	rcall	.-130    	; 0x816 <motor_read_rotation>
     898:	ec 01       	movw	r28, r24
     89a:	88 53       	subi	r24, 0x38	; 56
	int16_t prev_rot = cur_rot+200;
     89c:	9f 4f       	sbci	r25, 0xFF	; 255
     89e:	0f 2e       	mov	r0, r31
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\t",prev_rot);
     8a0:	fa e6       	ldi	r31, 0x6A	; 106
     8a2:	cf 2e       	mov	r12, r31
     8a4:	f2 e0       	ldi	r31, 0x02	; 2
     8a6:	df 2e       	mov	r13, r31
     8a8:	f0 2d       	mov	r31, r0
     8aa:	0f 2e       	mov	r0, r31
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
		
		printf("Encoder cur: %d\n",prev_rot);
     8ac:	fc e7       	ldi	r31, 0x7C	; 124
     8ae:	ef 2e       	mov	r14, r31
     8b0:	f2 e0       	ldi	r31, 0x02	; 2
     8b2:	ff 2e       	mov	r15, r31
     8b4:	f0 2d       	mov	r31, r0
     8b6:	01 c0       	rjmp	.+2      	; 0x8ba <PID_calibrate+0x3e>
     8b8:	e8 01       	movw	r28, r16
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\t",prev_rot);
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     8ba:	9f 93       	push	r25
	motor_set_direction(21);
	motor_set_speed(50);
	int16_t cur_rot = motor_read_rotation(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\t",prev_rot);
     8bc:	8f 93       	push	r24
     8be:	df 92       	push	r13
     8c0:	cf 92       	push	r12
     8c2:	d1 d5       	rcall	.+2978   	; 0x1466 <printf>
     8c4:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8c6:	33 ef       	ldi	r19, 0xF3	; 243
     8c8:	81 e0       	ldi	r24, 0x01	; 1
     8ca:	21 50       	subi	r18, 0x01	; 1
     8cc:	30 40       	sbci	r19, 0x00	; 0
     8ce:	80 40       	sbci	r24, 0x00	; 0
     8d0:	e1 f7       	brne	.-8      	; 0x8ca <PID_calibrate+0x4e>
     8d2:	00 c0       	rjmp	.+0      	; 0x8d4 <PID_calibrate+0x58>
     8d4:	00 00       	nop
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     8d6:	80 e0       	ldi	r24, 0x00	; 0
     8d8:	9e df       	rcall	.-196    	; 0x816 <motor_read_rotation>
     8da:	8c 01       	movw	r16, r24
		
		printf("Encoder cur: %d\n",prev_rot);
     8dc:	df 93       	push	r29
     8de:	cf 93       	push	r28
     8e0:	ff 92       	push	r15
     8e2:	ef 92       	push	r14
     8e4:	c0 d5       	rcall	.+2944   	; 0x1466 <printf>
     8e6:	ce 01       	movw	r24, r28
     8e8:	2d b7       	in	r18, 0x3d	; 61
void PID_calibrate(void){
	motor_set_direction(21);
	motor_set_speed(50);
	int16_t cur_rot = motor_read_rotation(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     8ea:	3e b7       	in	r19, 0x3e	; 62
     8ec:	28 5f       	subi	r18, 0xF8	; 248
     8ee:	3f 4f       	sbci	r19, 0xFF	; 255
     8f0:	0f b6       	in	r0, 0x3f	; 63
     8f2:	f8 94       	cli
     8f4:	3e bf       	out	0x3e, r19	; 62
     8f6:	0f be       	out	0x3f, r0	; 63
     8f8:	2d bf       	out	0x3d, r18	; 61
     8fa:	08 17       	cp	r16, r24
     8fc:	19 07       	cpc	r17, r25
     8fe:	e1 f6       	brne	.-72     	; 0x8b8 <PID_calibrate+0x3c>
		cur_rot = motor_read_rotation(0);
		
		printf("Encoder cur: %d\n",prev_rot);
	}
	
	motor_set_speed(0);
     900:	80 e0       	ldi	r24, 0x00	; 0
     902:	2f df       	rcall	.-418    	; 0x762 <motor_set_speed>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     904:	8f ec       	ldi	r24, 0xCF	; 207
     906:	97 e0       	ldi	r25, 0x07	; 7
     908:	01 97       	sbiw	r24, 0x01	; 1
     90a:	f1 f7       	brne	.-4      	; 0x908 <PID_calibrate+0x8c>
	_delay_us(500);
	motor_reset_encoder();
     90c:	00 c0       	rjmp	.+0      	; 0x90e <PID_calibrate+0x92>
     90e:	00 00       	nop
	motor_set_direction(150);
     910:	43 df       	rcall	.-378    	; 0x798 <motor_reset_encoder>
     912:	86 e9       	ldi	r24, 0x96	; 150
     914:	13 df       	rcall	.-474    	; 0x73c <motor_set_direction>
	motor_set_speed(200);
     916:	88 ec       	ldi	r24, 0xC8	; 200
     918:	24 df       	rcall	.-440    	; 0x762 <motor_set_speed>
     91a:	38 e3       	ldi	r19, 0x38	; 56
	cur_rot = 0;
	prev_rot = cur_rot-200;
     91c:	2f ef       	ldi	r18, 0xFF	; 255
     91e:	c0 e0       	ldi	r28, 0x00	; 0
	motor_set_speed(0);
	_delay_us(500);
	motor_reset_encoder();
	motor_set_direction(150);
	motor_set_speed(200);
	cur_rot = 0;
     920:	d0 e0       	ldi	r29, 0x00	; 0
	prev_rot = cur_rot-200;
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\n",prev_rot);
     922:	0d e8       	ldi	r16, 0x8D	; 141
     924:	12 e0       	ldi	r17, 0x02	; 2
     926:	01 c0       	rjmp	.+2      	; 0x92a <PID_calibrate+0xae>
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     928:	ec 01       	movw	r28, r24
	motor_set_direction(150);
	motor_set_speed(200);
	cur_rot = 0;
	prev_rot = cur_rot-200;
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\n",prev_rot);
     92a:	2f 93       	push	r18
     92c:	3f 93       	push	r19
     92e:	1f 93       	push	r17
     930:	0f 93       	push	r16
     932:	99 d5       	rcall	.+2866   	; 0x1466 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     934:	9f ef       	ldi	r25, 0xFF	; 255
     936:	23 ef       	ldi	r18, 0xF3	; 243
     938:	31 e0       	ldi	r19, 0x01	; 1
     93a:	91 50       	subi	r25, 0x01	; 1
     93c:	20 40       	sbci	r18, 0x00	; 0
     93e:	30 40       	sbci	r19, 0x00	; 0
     940:	e1 f7       	brne	.-8      	; 0x93a <PID_calibrate+0xbe>
     942:	00 c0       	rjmp	.+0      	; 0x944 <PID_calibrate+0xc8>
     944:	00 00       	nop
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     946:	80 e0       	ldi	r24, 0x00	; 0
     948:	66 df       	rcall	.-308    	; 0x816 <motor_read_rotation>
     94a:	3c 2f       	mov	r19, r28
     94c:	2d 2f       	mov	r18, r29
     94e:	0f 90       	pop	r0
	motor_reset_encoder();
	motor_set_direction(150);
	motor_set_speed(200);
	cur_rot = 0;
	prev_rot = cur_rot-200;
	while(prev_rot != cur_rot) {
     950:	0f 90       	pop	r0
     952:	0f 90       	pop	r0
     954:	0f 90       	pop	r0
     956:	8c 17       	cp	r24, r28
     958:	9d 07       	cpc	r25, r29
     95a:	31 f7       	brne	.-52     	; 0x928 <PID_calibrate+0xac>
     95c:	d0 93 c4 02 	sts	0x02C4, r29	; 0x8002c4 <rot_max+0x1>
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
		
		//printf("Encoder cur: %d\n",prev_rot);
	}
	rot_max = cur_rot;
     960:	c0 93 c3 02 	sts	0x02C3, r28	; 0x8002c3 <rot_max>
     964:	df 91       	pop	r29
}
     966:	cf 91       	pop	r28
     968:	1f 91       	pop	r17
     96a:	0f 91       	pop	r16
     96c:	ff 90       	pop	r15
     96e:	ef 90       	pop	r14
     970:	df 90       	pop	r13
     972:	cf 90       	pop	r12
     974:	08 95       	ret

00000976 <PID>:
     976:	8f 92       	push	r8
void PID(uint8_t pos_ref){
     978:	9f 92       	push	r9
     97a:	af 92       	push	r10
     97c:	bf 92       	push	r11
     97e:	cf 92       	push	r12
     980:	df 92       	push	r13
     982:	ef 92       	push	r14
     984:	ff 92       	push	r15
     986:	1f 93       	push	r17
     988:	cf 93       	push	r28
     98a:	df 93       	push	r29
     98c:	c8 2f       	mov	r28, r24
	if (timer_flag){
     98e:	80 91 bc 02 	lds	r24, 0x02BC	; 0x8002bc <timer_flag>
     992:	88 23       	and	r24, r24
     994:	09 f4       	brne	.+2      	; 0x998 <PID+0x22>
     996:	9e c0       	rjmp	.+316    	; 0xad4 <PID+0x15e>
		clear_bit(TIMSK2,TOIE2); //disbale interupt whiole handling PID 
     998:	e0 e7       	ldi	r30, 0x70	; 112
     99a:	f0 e0       	ldi	r31, 0x00	; 0
     99c:	80 81       	ld	r24, Z
     99e:	8e 7f       	andi	r24, 0xFE	; 254
     9a0:	80 83       	st	Z, r24
		int16_t motor_rot = motor_read_rotation(0);
     9a2:	80 e0       	ldi	r24, 0x00	; 0
     9a4:	38 df       	rcall	.-400    	; 0x816 <motor_read_rotation>
		//printf("Encoder: %d\t", motor_rot);
		double measured = (double)((motor_rot - rot_min)/(double)(rot_max))*255;
     9a6:	bc 01       	movw	r22, r24
     9a8:	99 0f       	add	r25, r25
     9aa:	88 0b       	sbc	r24, r24
     9ac:	99 0b       	sbc	r25, r25
     9ae:	e3 d3       	rcall	.+1990   	; 0x1176 <__floatsisf>
     9b0:	6b 01       	movw	r12, r22
     9b2:	7c 01       	movw	r14, r24
     9b4:	60 91 c3 02 	lds	r22, 0x02C3	; 0x8002c3 <rot_max>
     9b8:	70 91 c4 02 	lds	r23, 0x02C4	; 0x8002c4 <rot_max+0x1>
     9bc:	07 2e       	mov	r0, r23
     9be:	00 0c       	add	r0, r0
     9c0:	88 0b       	sbc	r24, r24
     9c2:	99 0b       	sbc	r25, r25
     9c4:	d8 d3       	rcall	.+1968   	; 0x1176 <__floatsisf>
     9c6:	9b 01       	movw	r18, r22
     9c8:	ac 01       	movw	r20, r24
     9ca:	c7 01       	movw	r24, r14
     9cc:	b6 01       	movw	r22, r12
     9ce:	38 d3       	rcall	.+1648   	; 0x1040 <__divsf3>
     9d0:	20 e0       	ldi	r18, 0x00	; 0
     9d2:	30 e0       	ldi	r19, 0x00	; 0
     9d4:	4f e7       	ldi	r20, 0x7F	; 127
     9d6:	53 e4       	ldi	r21, 0x43	; 67
     9d8:	82 d4       	rcall	.+2308   	; 0x12de <__mulsf3>
		//printf("Malt: %d\t", (uint16_t)measured);
		//double measured = (motor_rot + motor_middle) / (-motor_middle/100);
		//(double)((read_value - enc_min)/(double)(enc_max))*255;
		
		if(pos_ref >240){
     9da:	c1 3f       	cpi	r28, 0xF1	; 241
     9dc:	20 f4       	brcc	.+8      	; 0x9e6 <PID+0x70>
			pos_ref = 240;
			} else if(pos_ref<10){
     9de:	ca 30       	cpi	r28, 0x0A	; 10
			pos_ref = 10;
     9e0:	18 f4       	brcc	.+6      	; 0x9e8 <PID+0x72>
     9e2:	ca e0       	ldi	r28, 0x0A	; 10
		//printf("Malt: %d\t", (uint16_t)measured);
		//double measured = (motor_rot + motor_middle) / (-motor_middle/100);
		//(double)((read_value - enc_min)/(double)(enc_max))*255;
		
		if(pos_ref >240){
			pos_ref = 240;
     9e4:	01 c0       	rjmp	.+2      	; 0x9e8 <PID+0x72>
			pos_ref = 10;
		}
		
	
	
		int16_t error = pos_ref - (int)measured;
     9e6:	c0 ef       	ldi	r28, 0xF0	; 240
     9e8:	d0 e0       	ldi	r29, 0x00	; 0
     9ea:	92 d3       	rcall	.+1828   	; 0x1110 <__fixsfsi>
     9ec:	c6 1b       	sub	r28, r22
		//printf("Error: %d\t", error);
		integral = integral + error * dt;
     9ee:	d7 0b       	sbc	r29, r23
     9f0:	be 01       	movw	r22, r28
     9f2:	0d 2e       	mov	r0, r29
     9f4:	00 0c       	add	r0, r0
     9f6:	88 0b       	sbc	r24, r24
     9f8:	99 0b       	sbc	r25, r25
     9fa:	bd d3       	rcall	.+1914   	; 0x1176 <__floatsisf>
     9fc:	6b 01       	movw	r12, r22
		int measure = (integral*(Ki));
		//printf("integral: %d\n", measure);
		if (error < 1 && error > -1){
     9fe:	7c 01       	movw	r14, r24
     a00:	20 97       	sbiw	r28, 0x00	; 0
		
	
	
		int16_t error = pos_ref - (int)measured;
		//printf("Error: %d\t", error);
		integral = integral + error * dt;
     a02:	c9 f0       	breq	.+50     	; 0xa36 <PID+0xc0>
     a04:	2f e6       	ldi	r18, 0x6F	; 111
     a06:	32 e1       	ldi	r19, 0x12	; 18
     a08:	43 e8       	ldi	r20, 0x83	; 131
     a0a:	5c e3       	ldi	r21, 0x3C	; 60
     a0c:	68 d4       	rcall	.+2256   	; 0x12de <__mulsf3>
     a0e:	9b 01       	movw	r18, r22
     a10:	ac 01       	movw	r20, r24
     a12:	60 91 bf 02 	lds	r22, 0x02BF	; 0x8002bf <integral>
     a16:	70 91 c0 02 	lds	r23, 0x02C0	; 0x8002c0 <integral+0x1>
     a1a:	80 91 c1 02 	lds	r24, 0x02C1	; 0x8002c1 <integral+0x2>
     a1e:	90 91 c2 02 	lds	r25, 0x02C2	; 0x8002c2 <integral+0x3>
     a22:	a6 d2       	rcall	.+1356   	; 0xf70 <__addsf3>
     a24:	60 93 bf 02 	sts	0x02BF, r22	; 0x8002bf <integral>
     a28:	70 93 c0 02 	sts	0x02C0, r23	; 0x8002c0 <integral+0x1>
     a2c:	80 93 c1 02 	sts	0x02C1, r24	; 0x8002c1 <integral+0x2>
     a30:	90 93 c2 02 	sts	0x02C2, r25	; 0x8002c2 <integral+0x3>
     a34:	08 c0       	rjmp	.+16     	; 0xa46 <PID+0xd0>
		int measure = (integral*(Ki));
		//printf("integral: %d\n", measure);
		if (error < 1 && error > -1){
			integral = 0;
     a36:	10 92 bf 02 	sts	0x02BF, r1	; 0x8002bf <integral>
     a3a:	10 92 c0 02 	sts	0x02C0, r1	; 0x8002c0 <integral+0x1>
     a3e:	10 92 c1 02 	sts	0x02C1, r1	; 0x8002c1 <integral+0x2>
     a42:	10 92 c2 02 	sts	0x02C2, r1	; 0x8002c2 <integral+0x3>
	
		double derivative = (error - prev_error)/dt;
	
		int16_t power_signed = 0;
		uint8_t power = 0;
		power_signed = error*Kp + integral*Ki + derivative*Kd;
     a46:	80 91 bd 02 	lds	r24, 0x02BD	; 0x8002bd <prev_error>
     a4a:	90 91 be 02 	lds	r25, 0x02BE	; 0x8002be <prev_error+0x1>
     a4e:	be 01       	movw	r22, r28
     a50:	68 1b       	sub	r22, r24
     a52:	79 0b       	sbc	r23, r25
     a54:	07 2e       	mov	r0, r23
     a56:	00 0c       	add	r0, r0
     a58:	88 0b       	sbc	r24, r24
     a5a:	99 0b       	sbc	r25, r25
     a5c:	8c d3       	rcall	.+1816   	; 0x1176 <__floatsisf>
     a5e:	2f e6       	ldi	r18, 0x6F	; 111
     a60:	32 e1       	ldi	r19, 0x12	; 18
     a62:	43 e8       	ldi	r20, 0x83	; 131
     a64:	5c e3       	ldi	r21, 0x3C	; 60
     a66:	ec d2       	rcall	.+1496   	; 0x1040 <__divsf3>
     a68:	2a e0       	ldi	r18, 0x0A	; 10
     a6a:	37 ed       	ldi	r19, 0xD7	; 215
     a6c:	43 e2       	ldi	r20, 0x23	; 35
     a6e:	5c e3       	ldi	r21, 0x3C	; 60
     a70:	36 d4       	rcall	.+2156   	; 0x12de <__mulsf3>
     a72:	4b 01       	movw	r8, r22
     a74:	5c 01       	movw	r10, r24
     a76:	20 e0       	ldi	r18, 0x00	; 0
     a78:	30 e0       	ldi	r19, 0x00	; 0
     a7a:	40 e2       	ldi	r20, 0x20	; 32
     a7c:	51 e4       	ldi	r21, 0x41	; 65
     a7e:	60 91 bf 02 	lds	r22, 0x02BF	; 0x8002bf <integral>
     a82:	70 91 c0 02 	lds	r23, 0x02C0	; 0x8002c0 <integral+0x1>
     a86:	80 91 c1 02 	lds	r24, 0x02C1	; 0x8002c1 <integral+0x2>
     a8a:	90 91 c2 02 	lds	r25, 0x02C2	; 0x8002c2 <integral+0x3>
     a8e:	27 d4       	rcall	.+2126   	; 0x12de <__mulsf3>
     a90:	a7 01       	movw	r20, r14
     a92:	96 01       	movw	r18, r12
     a94:	6d d2       	rcall	.+1242   	; 0xf70 <__addsf3>
     a96:	9b 01       	movw	r18, r22
     a98:	ac 01       	movw	r20, r24
     a9a:	c5 01       	movw	r24, r10
     a9c:	b4 01       	movw	r22, r8
     a9e:	68 d2       	rcall	.+1232   	; 0xf70 <__addsf3>
     aa0:	37 d3       	rcall	.+1646   	; 0x1110 <__fixsfsi>
     aa2:	16 2f       	mov	r17, r22
     aa4:	26 2f       	mov	r18, r22
	
		prev_error = error;
     aa6:	37 2f       	mov	r19, r23
     aa8:	d0 93 be 02 	sts	0x02BE, r29	; 0x8002be <prev_error+0x1>
     aac:	c0 93 bd 02 	sts	0x02BD, r28	; 0x8002bd <prev_error>
		//printf("power Signed: %d\n",power_signed);
		if (power_signed < 0){
     ab0:	33 23       	and	r19, r19
			motor_set_direction(23);
     ab2:	2c f4       	brge	.+10     	; 0xabe <PID+0x148>
     ab4:	87 e1       	ldi	r24, 0x17	; 23
     ab6:	42 de       	rcall	.-892    	; 0x73c <motor_set_direction>
			power = -power_signed;
     ab8:	81 2f       	mov	r24, r17
     aba:	81 95       	neg	r24
     abc:	03 c0       	rjmp	.+6      	; 0xac4 <PID+0x14e>
		}
		else{
			motor_set_direction(140);
     abe:	8c e8       	ldi	r24, 0x8C	; 140
     ac0:	3d de       	rcall	.-902    	; 0x73c <motor_set_direction>
     ac2:	81 2f       	mov	r24, r17
				power = power_signed;
     ac4:	67 de       	rcall	.-818    	; 0x794 <motor_set_speed_2>
		}
	//printf("True power: %d\n", power);
		motor_set_speed_2(power);
     ac6:	10 92 bc 02 	sts	0x02BC, r1	; 0x8002bc <timer_flag>
		timer_flag = 0;
     aca:	e0 e7       	ldi	r30, 0x70	; 112
     acc:	f0 e0       	ldi	r31, 0x00	; 0
		set_bit(TIMSK2,TOIE2); //enable interupot
     ace:	80 81       	ld	r24, Z
     ad0:	81 60       	ori	r24, 0x01	; 1
     ad2:	80 83       	st	Z, r24
     ad4:	df 91       	pop	r29
     ad6:	cf 91       	pop	r28
	}
}
     ad8:	1f 91       	pop	r17
     ada:	ff 90       	pop	r15
     adc:	ef 90       	pop	r14
     ade:	df 90       	pop	r13
     ae0:	cf 90       	pop	r12
     ae2:	bf 90       	pop	r11
     ae4:	af 90       	pop	r10
     ae6:	9f 90       	pop	r9
     ae8:	8f 90       	pop	r8
     aea:	08 95       	ret

00000aec <PID_init>:
     aec:	f8 94       	cli
     aee:	81 e0       	ldi	r24, 0x01	; 1
void PID_init(void){

	cli(); // Disable global interrupts

	TIMSK2=(1<<TOIE2); // enable timer overflow interrupt for Timer2
     af0:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
	
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22); // start timer2 with /1024 prescaler
     af4:	87 e0       	ldi	r24, 0x07	; 7
     af6:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>
	
	sei(); // Enable global interrupts
     afa:	78 94       	sei
     afc:	08 95       	ret

00000afe <pong_JOY>:
		default:
			break;
	}
}

void pong_JOY(void){
     afe:	cf 93       	push	r28
     b00:	df 93       	push	r29
     b02:	cd b7       	in	r28, 0x3d	; 61
     b04:	de b7       	in	r29, 0x3e	; 62
     b06:	66 97       	sbiw	r28, 0x16	; 22
     b08:	0f b6       	in	r0, 0x3f	; 63
     b0a:	f8 94       	cli
     b0c:	de bf       	out	0x3e, r29	; 62
     b0e:	0f be       	out	0x3f, r0	; 63
     b10:	cd bf       	out	0x3d, r28	; 61
	uint8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = PONG_RESULT;
     b12:	82 e0       	ldi	r24, 0x02	; 2
     b14:	90 e0       	ldi	r25, 0x00	; 0
     b16:	9d 87       	std	Y+13, r25	; 0x0d
     b18:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     b1a:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[0] = 0;
     b1c:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[1] = 0;
     b1e:	18 8a       	std	Y+16, r1	; 0x10
	
	IR_calibrate();
     b20:	15 dd       	rcall	.-1494   	; 0x54c <IR_calibrate>
	
	//Start flow of information
	CAN_message_send(&results);
     b22:	ce 01       	movw	r24, r28
     b24:	0c 96       	adiw	r24, 0x0c	; 12
	
	while(!game_over){
		results.data[1] = is_goal();
     b26:	94 db       	rcall	.-2264   	; 0x250 <CAN_message_send>
     b28:	56 dd       	rcall	.-1364   	; 0x5d6 <is_goal>
		if(CAN_receive(&instructions)){
     b2a:	88 8b       	std	Y+16, r24	; 0x10
     b2c:	ce 01       	movw	r24, r28
     b2e:	01 96       	adiw	r24, 0x01	; 1
     b30:	c0 db       	rcall	.-2176   	; 0x2b2 <CAN_receive>
     b32:	88 23       	and	r24, r24
			motor_set_speed(instructions.data[0]);
     b34:	79 f0       	breq	.+30     	; 0xb54 <pong_JOY+0x56>
     b36:	8c 81       	ldd	r24, Y+4	; 0x04
			//set_servo(instructions.data[1]);
			set_servo(127);
     b38:	14 de       	rcall	.-984    	; 0x762 <motor_set_speed>
     b3a:	8f e7       	ldi	r24, 0x7F	; 127
     b3c:	de d0       	rcall	.+444    	; 0xcfa <set_servo>
			solenoid_fire(instructions.data[2]);
     b3e:	8e 81       	ldd	r24, Y+6	; 0x06
     b40:	27 d1       	rcall	.+590    	; 0xd90 <solenoid_fire>
     b42:	8f e3       	ldi	r24, 0x3F	; 63
     b44:	9c e9       	ldi	r25, 0x9C	; 156
     b46:	01 97       	sbiw	r24, 0x01	; 1
     b48:	f1 f7       	brne	.-4      	; 0xb46 <pong_JOY+0x48>
     b4a:	00 c0       	rjmp	.+0      	; 0xb4c <pong_JOY+0x4e>
			_delay_ms(10); // Needed for solenoid disturbance
			CAN_message_send(&results);
     b4c:	00 00       	nop
     b4e:	ce 01       	movw	r24, r28
     b50:	0c 96       	adiw	r24, 0x0c	; 12
		}
		
		game_over = is_game_over();
     b52:	7e db       	rcall	.-2308   	; 0x250 <CAN_message_send>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     b54:	65 dd       	rcall	.-1334   	; 0x620 <is_game_over>
     b56:	88 23       	and	r24, r24
			CAN_message_send(&results);
		}
		
		game_over = is_game_over();
	}
	results.data[0] = game_over;
     b58:	39 f3       	breq	.-50     	; 0xb28 <pong_JOY+0x2a>
	CAN_print(&results);
     b5a:	8f 87       	std	Y+15, r24	; 0x0f
     b5c:	ce 01       	movw	r24, r28
     b5e:	0c 96       	adiw	r24, 0x0c	; 12
     b60:	e2 db       	rcall	.-2108   	; 0x326 <CAN_print>
	CAN_message_send(&results);
     b62:	ce 01       	movw	r24, r28
     b64:	0c 96       	adiw	r24, 0x0c	; 12
     b66:	74 db       	rcall	.-2328   	; 0x250 <CAN_message_send>
     b68:	66 96       	adiw	r28, 0x16	; 22
}
     b6a:	0f b6       	in	r0, 0x3f	; 63
     b6c:	f8 94       	cli
     b6e:	de bf       	out	0x3e, r29	; 62
     b70:	0f be       	out	0x3f, r0	; 63
     b72:	cd bf       	out	0x3d, r28	; 61
     b74:	df 91       	pop	r29
     b76:	cf 91       	pop	r28
     b78:	08 95       	ret

00000b7a <pong_slider>:
     b7a:	cf 93       	push	r28



void pong_slider(void){
     b7c:	df 93       	push	r29
     b7e:	cd b7       	in	r28, 0x3d	; 61
     b80:	de b7       	in	r29, 0x3e	; 62
     b82:	66 97       	sbiw	r28, 0x16	; 22
     b84:	0f b6       	in	r0, 0x3f	; 63
     b86:	f8 94       	cli
     b88:	de bf       	out	0x3e, r29	; 62
     b8a:	0f be       	out	0x3f, r0	; 63
     b8c:	cd bf       	out	0x3d, r28	; 61
	uint8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = PONG_RESULT;
     b8e:	82 e0       	ldi	r24, 0x02	; 2
     b90:	90 e0       	ldi	r25, 0x00	; 0
     b92:	9d 87       	std	Y+13, r25	; 0x0d
     b94:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     b96:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[0] = 0;
     b98:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[1] = 0;
     b9a:	18 8a       	std	Y+16, r1	; 0x10
	
	PID_calibrate();
     b9c:	6f de       	rcall	.-802    	; 0x87c <PID_calibrate>
	IR_calibrate();
     b9e:	d6 dc       	rcall	.-1620   	; 0x54c <IR_calibrate>
     ba0:	ce 01       	movw	r24, r28
	
	//Start flow of information
	CAN_message_send(&results);
     ba2:	0c 96       	adiw	r24, 0x0c	; 12
     ba4:	55 db       	rcall	.-2390   	; 0x250 <CAN_message_send>
	
	while(!game_over){
		results.data[1] = is_goal();
     ba6:	17 dd       	rcall	.-1490   	; 0x5d6 <is_goal>
     ba8:	88 8b       	std	Y+16, r24	; 0x10
		if(CAN_receive(&instructions)){
     baa:	ce 01       	movw	r24, r28
     bac:	01 96       	adiw	r24, 0x01	; 1
     bae:	81 db       	rcall	.-2302   	; 0x2b2 <CAN_receive>
     bb0:	88 23       	and	r24, r24
			//CAN_print(&instructions);
			PID(instructions.data[1]);
     bb2:	79 f0       	breq	.+30     	; 0xbd2 <pong_slider+0x58>
     bb4:	8d 81       	ldd	r24, Y+5	; 0x05
			set_servo(instructions.data[0]);
     bb6:	df de       	rcall	.-578    	; 0x976 <PID>
     bb8:	8c 81       	ldd	r24, Y+4	; 0x04
     bba:	9f d0       	rcall	.+318    	; 0xcfa <set_servo>
			solenoid_fire(instructions.data[2]);
     bbc:	8e 81       	ldd	r24, Y+6	; 0x06
     bbe:	e8 d0       	rcall	.+464    	; 0xd90 <solenoid_fire>
     bc0:	8f e3       	ldi	r24, 0x3F	; 63
     bc2:	9c e9       	ldi	r25, 0x9C	; 156
     bc4:	01 97       	sbiw	r24, 0x01	; 1
     bc6:	f1 f7       	brne	.-4      	; 0xbc4 <pong_slider+0x4a>
     bc8:	00 c0       	rjmp	.+0      	; 0xbca <pong_slider+0x50>
			_delay_ms(10);
			CAN_message_send(&results);
     bca:	00 00       	nop
     bcc:	ce 01       	movw	r24, r28
     bce:	0c 96       	adiw	r24, 0x0c	; 12
		}
		game_over = is_game_over();
     bd0:	3f db       	rcall	.-2434   	; 0x250 <CAN_message_send>
     bd2:	26 dd       	rcall	.-1460   	; 0x620 <is_game_over>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     bd4:	88 23       	and	r24, r24
			CAN_message_send(&results);
		}
		game_over = is_game_over();
	}
	
	results.data[0] = game_over;
     bd6:	39 f3       	breq	.-50     	; 0xba6 <pong_slider+0x2c>
	motor_set_speed(127);
     bd8:	8f 87       	std	Y+15, r24	; 0x0f
     bda:	8f e7       	ldi	r24, 0x7F	; 127
     bdc:	c2 dd       	rcall	.-1148   	; 0x762 <motor_set_speed>
	CAN_print(&results);
     bde:	ce 01       	movw	r24, r28
     be0:	0c 96       	adiw	r24, 0x0c	; 12
     be2:	a1 db       	rcall	.-2238   	; 0x326 <CAN_print>
     be4:	ce 01       	movw	r24, r28
	CAN_message_send(&results);
     be6:	0c 96       	adiw	r24, 0x0c	; 12
     be8:	33 db       	rcall	.-2458   	; 0x250 <CAN_message_send>
     bea:	66 96       	adiw	r28, 0x16	; 22
     bec:	0f b6       	in	r0, 0x3f	; 63
}
     bee:	f8 94       	cli
     bf0:	de bf       	out	0x3e, r29	; 62
     bf2:	0f be       	out	0x3f, r0	; 63
     bf4:	cd bf       	out	0x3d, r28	; 61
     bf6:	df 91       	pop	r29
     bf8:	cf 91       	pop	r28
     bfa:	08 95       	ret

00000bfc <pong_play>:
     bfc:	88 23       	and	r24, r24
     bfe:	19 f0       	breq	.+6      	; 0xc06 <pong_play+0xa>
 *  Author: mariuesk
 */ 
#include "pong.h"

void pong_play(game_mode mode){
	switch(mode){
     c00:	81 30       	cpi	r24, 0x01	; 1
     c02:	19 f0       	breq	.+6      	; 0xc0a <pong_play+0xe>
     c04:	08 95       	ret
		case(JOY):
			pong_JOY();
     c06:	7b cf       	rjmp	.-266    	; 0xafe <pong_JOY>
			break;
		case(SLIDER):
			pong_slider();
     c08:	08 95       	ret
     c0a:	b7 cf       	rjmp	.-146    	; 0xb7a <pong_slider>
     c0c:	08 95       	ret

00000c0e <PWM_set_period>:

	// Set PB6/OC1B to output mode
	set_bit(DDRB, PB6);
}

void PWM_set_period(float period){
     c0e:	cf 92       	push	r12
     c10:	df 92       	push	r13
     c12:	ef 92       	push	r14
     c14:	ff 92       	push	r15
     c16:	6b 01       	movw	r12, r22
     c18:	7c 01       	movw	r14, r24
	
	// Set prescaler 256
	set_bit(TCCR1B, CS12);
     c1a:	e1 e8       	ldi	r30, 0x81	; 129
     c1c:	f0 e0       	ldi	r31, 0x00	; 0
     c1e:	80 81       	ld	r24, Z
     c20:	84 60       	ori	r24, 0x04	; 4
     c22:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS11);
     c24:	80 81       	ld	r24, Z
     c26:	8d 7f       	andi	r24, 0xFD	; 253
     c28:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     c2a:	80 81       	ld	r24, Z
     c2c:	8e 7f       	andi	r24, 0xFE	; 254
     c2e:	80 83       	st	Z, r24
	
	// Set period to 20 ms (prescaler 256)
	uint16_t top = pwm_timer_freq*period;
     c30:	60 91 c5 02 	lds	r22, 0x02C5	; 0x8002c5 <pwm_timer_freq>
     c34:	70 91 c6 02 	lds	r23, 0x02C6	; 0x8002c6 <pwm_timer_freq+0x1>
     c38:	80 e0       	ldi	r24, 0x00	; 0
     c3a:	90 e0       	ldi	r25, 0x00	; 0
     c3c:	9a d2       	rcall	.+1332   	; 0x1172 <__floatunsisf>
     c3e:	a7 01       	movw	r20, r14
     c40:	96 01       	movw	r18, r12
     c42:	4d d3       	rcall	.+1690   	; 0x12de <__mulsf3>
     c44:	6a d2       	rcall	.+1236   	; 0x111a <__fixunssfsi>
	ICR1 = top;
     c46:	70 93 87 00 	sts	0x0087, r23	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     c4a:	60 93 86 00 	sts	0x0086, r22	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	
}
     c4e:	ff 90       	pop	r15
     c50:	ef 90       	pop	r14
     c52:	df 90       	pop	r13
     c54:	cf 90       	pop	r12
     c56:	08 95       	ret

00000c58 <PWM_init>:
 */ 

#include "PWM.h"
static uint16_t pwm_timer_freq;

void PWM_init(float period, uint32_t clock_freq){
     c58:	0f 93       	push	r16
     c5a:	1f 93       	push	r17
	uint16_t prescaler = 256;
	
	//Fast PWM-MODE (mode 14, table 17-2)
	set_bit(TCCR1B, WGM13); // Timer/Counter 1 Control Register B
     c5c:	e1 e8       	ldi	r30, 0x81	; 129
     c5e:	f0 e0       	ldi	r31, 0x00	; 0
     c60:	a0 81       	ld	r26, Z
     c62:	a0 61       	ori	r26, 0x10	; 16
     c64:	a0 83       	st	Z, r26
	set_bit(TCCR1B, WGM12);
     c66:	a0 81       	ld	r26, Z
     c68:	a8 60       	ori	r26, 0x08	; 8
     c6a:	a0 83       	st	Z, r26
	set_bit(TCCR1A, WGM11); // Timer/Counter 1 Control Register A
     c6c:	e0 e8       	ldi	r30, 0x80	; 128
     c6e:	f0 e0       	ldi	r31, 0x00	; 0
     c70:	a0 81       	ld	r26, Z
     c72:	a2 60       	ori	r26, 0x02	; 2
     c74:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, WGM10);
     c76:	a0 81       	ld	r26, Z
     c78:	ae 7f       	andi	r26, 0xFE	; 254
     c7a:	a0 83       	st	Z, r26
	
	//Clear OC1B on compare match, set OC1B at BOTTOM (non-inverting mode)
	set_bit(TCCR1A, COM1B1);
     c7c:	a0 81       	ld	r26, Z
     c7e:	a0 62       	ori	r26, 0x20	; 32
     c80:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, COM1B0);
     c82:	a0 81       	ld	r26, Z
     c84:	af 7e       	andi	r26, 0xEF	; 239
     c86:	a0 83       	st	Z, r26
	pwm_timer_freq = (uint32_t)clock_freq/prescaler;
     c88:	03 2f       	mov	r16, r19
     c8a:	14 2f       	mov	r17, r20
     c8c:	25 2f       	mov	r18, r21
     c8e:	33 27       	eor	r19, r19
     c90:	10 93 c6 02 	sts	0x02C6, r17	; 0x8002c6 <pwm_timer_freq+0x1>
     c94:	00 93 c5 02 	sts	0x02C5, r16	; 0x8002c5 <pwm_timer_freq>
	PWM_set_period(period);
     c98:	ba df       	rcall	.-140    	; 0xc0e <PWM_set_period>
	

	// Set PB6/OC1B to output mode
	set_bit(DDRB, PB6);
     c9a:	26 9a       	sbi	0x04, 6	; 4
}
     c9c:	1f 91       	pop	r17
     c9e:	0f 91       	pop	r16
     ca0:	08 95       	ret

00000ca2 <PWM_pulse_set>:
	uint16_t top = pwm_timer_freq*period;
	ICR1 = top;
	
}

void PWM_pulse_set(float width) {
     ca2:	cf 92       	push	r12
     ca4:	df 92       	push	r13
     ca6:	ef 92       	push	r14
     ca8:	ff 92       	push	r15
     caa:	6b 01       	movw	r12, r22
     cac:	7c 01       	movw	r14, r24
	
	uint16_t pulse = pwm_timer_freq*width-0.5;
     cae:	60 91 c5 02 	lds	r22, 0x02C5	; 0x8002c5 <pwm_timer_freq>
     cb2:	70 91 c6 02 	lds	r23, 0x02C6	; 0x8002c6 <pwm_timer_freq+0x1>
     cb6:	80 e0       	ldi	r24, 0x00	; 0
     cb8:	90 e0       	ldi	r25, 0x00	; 0
     cba:	5b d2       	rcall	.+1206   	; 0x1172 <__floatunsisf>
     cbc:	a7 01       	movw	r20, r14
     cbe:	96 01       	movw	r18, r12
     cc0:	0e d3       	rcall	.+1564   	; 0x12de <__mulsf3>
     cc2:	20 e0       	ldi	r18, 0x00	; 0
     cc4:	30 e0       	ldi	r19, 0x00	; 0
     cc6:	40 e0       	ldi	r20, 0x00	; 0
     cc8:	5f e3       	ldi	r21, 0x3F	; 63
     cca:	51 d1       	rcall	.+674    	; 0xf6e <__subsf3>
     ccc:	26 d2       	rcall	.+1100   	; 0x111a <__fixunssfsi>
	
	OCR1B = pulse;
     cce:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
     cd2:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
     cd6:	ff 90       	pop	r15
     cd8:	ef 90       	pop	r14
     cda:	df 90       	pop	r13
     cdc:	cf 90       	pop	r12
     cde:	08 95       	ret

00000ce0 <servo_init>:
 * Created: 29.10.2017 12:39:17
 *  Author: mariuesk
 */ 
#include "servo.h"

void servo_init(uint32_t clock_freq){
     ce0:	9b 01       	movw	r18, r22
     ce2:	ac 01       	movw	r20, r24
	float period = 0.02;
	float initial_pos = 0.0015;
	PWM_init(period,clock_freq);
     ce4:	6a e0       	ldi	r22, 0x0A	; 10
     ce6:	77 ed       	ldi	r23, 0xD7	; 215
     ce8:	83 ea       	ldi	r24, 0xA3	; 163
     cea:	9c e3       	ldi	r25, 0x3C	; 60
     cec:	b5 df       	rcall	.-150    	; 0xc58 <PWM_init>
	PWM_pulse_set(initial_pos);
     cee:	66 ea       	ldi	r22, 0xA6	; 166
     cf0:	7b e9       	ldi	r23, 0x9B	; 155
     cf2:	84 ec       	ldi	r24, 0xC4	; 196
     cf4:	9a e3       	ldi	r25, 0x3A	; 58
     cf6:	d5 cf       	rjmp	.-86     	; 0xca2 <PWM_pulse_set>
     cf8:	08 95       	ret

00000cfa <set_servo>:
}

void set_servo(uint8_t servo_dir){
     cfa:	cf 92       	push	r12
     cfc:	df 92       	push	r13
     cfe:	ef 92       	push	r14
     d00:	ff 92       	push	r15
	if(servo_dir-37 >= 0){
     d02:	28 2f       	mov	r18, r24
     d04:	30 e0       	ldi	r19, 0x00	; 0
     d06:	25 52       	subi	r18, 0x25	; 37
     d08:	31 09       	sbc	r19, r1
     d0a:	0a f0       	brmi	.+2      	; 0xd0e <set_servo+0x14>
		servo_dir -= 37;
     d0c:	85 52       	subi	r24, 0x25	; 37
	float min_pw = 0.00095;
	float max_pw = 0.00205;
	
	
	float dir = (float)servo_dir;
	float servo_pw = dir/211666.7 + 0.0009;
     d0e:	68 2f       	mov	r22, r24
     d10:	70 e0       	ldi	r23, 0x00	; 0
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	2d d2       	rcall	.+1114   	; 0x1172 <__floatunsisf>
     d18:	2d ea       	ldi	r18, 0xAD	; 173
     d1a:	34 eb       	ldi	r19, 0xB4	; 180
     d1c:	4e e4       	ldi	r20, 0x4E	; 78
     d1e:	58 e4       	ldi	r21, 0x48	; 72
     d20:	8f d1       	rcall	.+798    	; 0x1040 <__divsf3>
     d22:	2a ef       	ldi	r18, 0xFA	; 250
     d24:	3d ee       	ldi	r19, 0xED	; 237
     d26:	4b e6       	ldi	r20, 0x6B	; 107
     d28:	5a e3       	ldi	r21, 0x3A	; 58
     d2a:	22 d1       	rcall	.+580    	; 0xf70 <__addsf3>
     d2c:	6b 01       	movw	r12, r22
     d2e:	7c 01       	movw	r14, r24

	if (servo_pw < min_pw) {
     d30:	2c e6       	ldi	r18, 0x6C	; 108
     d32:	39 e0       	ldi	r19, 0x09	; 9
     d34:	49 e7       	ldi	r20, 0x79	; 121
     d36:	5a e3       	ldi	r21, 0x3A	; 58
     d38:	7f d1       	rcall	.+766    	; 0x1038 <__cmpsf2>
     d3a:	88 23       	and	r24, r24
     d3c:	a4 f0       	brlt	.+40     	; 0xd66 <set_servo+0x6c>
		servo_pw = min_pw;
	}
	if (servo_pw > max_pw) {
     d3e:	2b e4       	ldi	r18, 0x4B	; 75
     d40:	39 e5       	ldi	r19, 0x59	; 89
     d42:	46 e0       	ldi	r20, 0x06	; 6
     d44:	5b e3       	ldi	r21, 0x3B	; 59
     d46:	c7 01       	movw	r24, r14
     d48:	b6 01       	movw	r22, r12
     d4a:	c5 d2       	rcall	.+1418   	; 0x12d6 <__gesf2>
     d4c:	18 16       	cp	r1, r24
     d4e:	ac f4       	brge	.+42     	; 0xd7a <set_servo+0x80>
		servo_pw = max_pw;
     d50:	0f 2e       	mov	r0, r31
     d52:	fb e4       	ldi	r31, 0x4B	; 75
     d54:	cf 2e       	mov	r12, r31
     d56:	f9 e5       	ldi	r31, 0x59	; 89
     d58:	df 2e       	mov	r13, r31
     d5a:	f6 e0       	ldi	r31, 0x06	; 6
     d5c:	ef 2e       	mov	r14, r31
     d5e:	fb e3       	ldi	r31, 0x3B	; 59
     d60:	ff 2e       	mov	r15, r31
     d62:	f0 2d       	mov	r31, r0
     d64:	0a c0       	rjmp	.+20     	; 0xd7a <set_servo+0x80>
	
	float dir = (float)servo_dir;
	float servo_pw = dir/211666.7 + 0.0009;

	if (servo_pw < min_pw) {
		servo_pw = min_pw;
     d66:	0f 2e       	mov	r0, r31
     d68:	fc e6       	ldi	r31, 0x6C	; 108
     d6a:	cf 2e       	mov	r12, r31
     d6c:	f9 e0       	ldi	r31, 0x09	; 9
     d6e:	df 2e       	mov	r13, r31
     d70:	f9 e7       	ldi	r31, 0x79	; 121
     d72:	ef 2e       	mov	r14, r31
     d74:	fa e3       	ldi	r31, 0x3A	; 58
     d76:	ff 2e       	mov	r15, r31
	}
	if (servo_pw > max_pw) {
		servo_pw = max_pw;
	}
	
	PWM_pulse_set(servo_pw);
     d78:	f0 2d       	mov	r31, r0
     d7a:	c7 01       	movw	r24, r14
     d7c:	b6 01       	movw	r22, r12
     d7e:	91 df       	rcall	.-222    	; 0xca2 <PWM_pulse_set>

     d80:	ff 90       	pop	r15
     d82:	ef 90       	pop	r14
     d84:	df 90       	pop	r13
     d86:	cf 90       	pop	r12
     d88:	08 95       	ret

00000d8a <solenoid_init>:

#include "solenoid.h"

void solenoid_init(void){
	//initialize PB4 as output, PB4 = ?
	set_bit(DDRB,PB4);
     d8a:	24 9a       	sbi	0x04, 4	; 4
	PORTB |= (1 << PB4);
     d8c:	2c 9a       	sbi	0x05, 4	; 5
     d8e:	08 95       	ret

00000d90 <solenoid_fire>:
}

void solenoid_fire(uint8_t button){

		if(button){
     d90:	88 23       	and	r24, r24
     d92:	11 f0       	breq	.+4      	; 0xd98 <solenoid_fire+0x8>
		PORTB &= ~(1<<PB4);
     d94:	2c 98       	cbi	0x05, 4	; 5
     d96:	08 95       	ret
		} else{
		PORTB |= (1<<PB4);
     d98:	2c 9a       	sbi	0x05, 4	; 5
     d9a:	08 95       	ret

00000d9c <SPI_MasterInit>:

#include "SPI.h"

void SPI_MasterInit(){

	DDRB |= (1<<DDB0)|(1<< DDB7)|(1<<DDB1)|(1<<DDB2); // Set MOSI, SCK and SS output, all others input 
     d9c:	84 b1       	in	r24, 0x04	; 4
     d9e:	87 68       	ori	r24, 0x87	; 135
     da0:	84 b9       	out	0x04, r24	; 4
	SPCR |= (1<<MSTR)|(1<<SPR0)|(1<<SPE); // Enable Master, set clock rate fck/16 and enable SPI
     da2:	8c b5       	in	r24, 0x2c	; 44
     da4:	81 65       	ori	r24, 0x51	; 81
     da6:	8c bd       	out	0x2c, r24	; 44
     da8:	08 95       	ret

00000daa <SPI_Read>:
}

char SPI_Read(){

	SPDR = 0xFF; // Send dummy byte to start transmission
     daa:	8f ef       	ldi	r24, 0xFF	; 255
     dac:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))){} // Wait for finished transmission
     dae:	0d b4       	in	r0, 0x2d	; 45
     db0:	07 fe       	sbrs	r0, 7
     db2:	fd cf       	rjmp	.-6      	; 0xdae <SPI_Read+0x4>
	return SPDR; // Return data
     db4:	8e b5       	in	r24, 0x2e	; 46
}
     db6:	08 95       	ret

00000db8 <SPI_Send>:

void SPI_Send(char cData){

	SPDR = cData; // Send data
     db8:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))){} // Wait for finished transmission
     dba:	0d b4       	in	r0, 0x2d	; 45
     dbc:	07 fe       	sbrs	r0, 7
     dbe:	fd cf       	rjmp	.-6      	; 0xdba <SPI_Send+0x2>
     dc0:	08 95       	ret

00000dc2 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     dc2:	8c e0       	ldi	r24, 0x0C	; 12
     dc4:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     dc8:	8f ef       	ldi	r24, 0xFF	; 255
     dca:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     dce:	84 e0       	ldi	r24, 0x04	; 4
     dd0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     dd4:	08 95       	ret

00000dd6 <TWI_Start_Transceiver_With_Data>:
     dd6:	dc 01       	movw	r26, r24
     dd8:	ec eb       	ldi	r30, 0xBC	; 188
     dda:	f0 e0       	ldi	r31, 0x00	; 0
     ddc:	90 81       	ld	r25, Z
     dde:	90 fd       	sbrc	r25, 0
     de0:	fd cf       	rjmp	.-6      	; 0xddc <TWI_Start_Transceiver_With_Data+0x6>
     de2:	60 93 c9 02 	sts	0x02C9, r22	; 0x8002c9 <TWI_msgSize>
     de6:	8c 91       	ld	r24, X
     de8:	80 93 ca 02 	sts	0x02CA, r24	; 0x8002ca <TWI_buf>
     dec:	80 fd       	sbrc	r24, 0
     dee:	0c c0       	rjmp	.+24     	; 0xe08 <TWI_Start_Transceiver_With_Data+0x32>
     df0:	62 30       	cpi	r22, 0x02	; 2
     df2:	50 f0       	brcs	.+20     	; 0xe08 <TWI_Start_Transceiver_With_Data+0x32>
     df4:	fd 01       	movw	r30, r26
     df6:	31 96       	adiw	r30, 0x01	; 1
     df8:	ab ec       	ldi	r26, 0xCB	; 203
     dfa:	b2 e0       	ldi	r27, 0x02	; 2
     dfc:	81 e0       	ldi	r24, 0x01	; 1
     dfe:	91 91       	ld	r25, Z+
     e00:	9d 93       	st	X+, r25
     e02:	8f 5f       	subi	r24, 0xFF	; 255
     e04:	68 13       	cpse	r22, r24
     e06:	fb cf       	rjmp	.-10     	; 0xdfe <TWI_Start_Transceiver_With_Data+0x28>
     e08:	10 92 c8 02 	sts	0x02C8, r1	; 0x8002c8 <TWI_statusReg>
     e0c:	88 ef       	ldi	r24, 0xF8	; 248
     e0e:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     e12:	85 ea       	ldi	r24, 0xA5	; 165
     e14:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     e18:	08 95       	ret

00000e1a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     e1a:	1f 92       	push	r1
     e1c:	0f 92       	push	r0
     e1e:	0f b6       	in	r0, 0x3f	; 63
     e20:	0f 92       	push	r0
     e22:	11 24       	eor	r1, r1
     e24:	0b b6       	in	r0, 0x3b	; 59
     e26:	0f 92       	push	r0
     e28:	2f 93       	push	r18
     e2a:	3f 93       	push	r19
     e2c:	8f 93       	push	r24
     e2e:	9f 93       	push	r25
     e30:	af 93       	push	r26
     e32:	bf 93       	push	r27
     e34:	ef 93       	push	r30
     e36:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     e38:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     e3c:	8e 2f       	mov	r24, r30
     e3e:	90 e0       	ldi	r25, 0x00	; 0
     e40:	fc 01       	movw	r30, r24
     e42:	38 97       	sbiw	r30, 0x08	; 8
     e44:	e1 35       	cpi	r30, 0x51	; 81
     e46:	f1 05       	cpc	r31, r1
     e48:	08 f0       	brcs	.+2      	; 0xe4c <__vector_39+0x32>
     e4a:	57 c0       	rjmp	.+174    	; 0xefa <__vector_39+0xe0>
     e4c:	88 27       	eor	r24, r24
     e4e:	ee 58       	subi	r30, 0x8E	; 142
     e50:	ff 4f       	sbci	r31, 0xFF	; 255
     e52:	8f 4f       	sbci	r24, 0xFF	; 255
     e54:	a7 c2       	rjmp	.+1358   	; 0x13a4 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     e56:	10 92 c7 02 	sts	0x02C7, r1	; 0x8002c7 <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     e5a:	e0 91 c7 02 	lds	r30, 0x02C7	; 0x8002c7 <TWI_bufPtr.1672>
     e5e:	80 91 c9 02 	lds	r24, 0x02C9	; 0x8002c9 <TWI_msgSize>
     e62:	e8 17       	cp	r30, r24
     e64:	70 f4       	brcc	.+28     	; 0xe82 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e66:	81 e0       	ldi	r24, 0x01	; 1
     e68:	8e 0f       	add	r24, r30
     e6a:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <TWI_bufPtr.1672>
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	e6 53       	subi	r30, 0x36	; 54
     e72:	fd 4f       	sbci	r31, 0xFD	; 253
     e74:	80 81       	ld	r24, Z
     e76:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e7a:	85 e8       	ldi	r24, 0x85	; 133
     e7c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     e80:	43 c0       	rjmp	.+134    	; 0xf08 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e82:	80 91 c8 02 	lds	r24, 0x02C8	; 0x8002c8 <TWI_statusReg>
     e86:	81 60       	ori	r24, 0x01	; 1
     e88:	80 93 c8 02 	sts	0x02C8, r24	; 0x8002c8 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e8c:	84 e9       	ldi	r24, 0x94	; 148
     e8e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     e92:	3a c0       	rjmp	.+116    	; 0xf08 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     e94:	e0 91 c7 02 	lds	r30, 0x02C7	; 0x8002c7 <TWI_bufPtr.1672>
     e98:	81 e0       	ldi	r24, 0x01	; 1
     e9a:	8e 0f       	add	r24, r30
     e9c:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <TWI_bufPtr.1672>
     ea0:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	e6 53       	subi	r30, 0x36	; 54
     ea8:	fd 4f       	sbci	r31, 0xFD	; 253
     eaa:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     eac:	20 91 c7 02 	lds	r18, 0x02C7	; 0x8002c7 <TWI_bufPtr.1672>
     eb0:	30 e0       	ldi	r19, 0x00	; 0
     eb2:	80 91 c9 02 	lds	r24, 0x02C9	; 0x8002c9 <TWI_msgSize>
     eb6:	90 e0       	ldi	r25, 0x00	; 0
     eb8:	01 97       	sbiw	r24, 0x01	; 1
     eba:	28 17       	cp	r18, r24
     ebc:	39 07       	cpc	r19, r25
     ebe:	24 f4       	brge	.+8      	; 0xec8 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ec0:	85 ec       	ldi	r24, 0xC5	; 197
     ec2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     ec6:	20 c0       	rjmp	.+64     	; 0xf08 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ec8:	85 e8       	ldi	r24, 0x85	; 133
     eca:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     ece:	1c c0       	rjmp	.+56     	; 0xf08 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     ed0:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     ed4:	e0 91 c7 02 	lds	r30, 0x02C7	; 0x8002c7 <TWI_bufPtr.1672>
     ed8:	f0 e0       	ldi	r31, 0x00	; 0
     eda:	e6 53       	subi	r30, 0x36	; 54
     edc:	fd 4f       	sbci	r31, 0xFD	; 253
     ede:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ee0:	80 91 c8 02 	lds	r24, 0x02C8	; 0x8002c8 <TWI_statusReg>
     ee4:	81 60       	ori	r24, 0x01	; 1
     ee6:	80 93 c8 02 	sts	0x02C8, r24	; 0x8002c8 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     eea:	84 e9       	ldi	r24, 0x94	; 148
     eec:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     ef0:	0b c0       	rjmp	.+22     	; 0xf08 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ef2:	85 ea       	ldi	r24, 0xA5	; 165
     ef4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     ef8:	07 c0       	rjmp	.+14     	; 0xf08 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     efa:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     efe:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     f02:	84 e0       	ldi	r24, 0x04	; 4
     f04:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     f08:	ff 91       	pop	r31
     f0a:	ef 91       	pop	r30
     f0c:	bf 91       	pop	r27
     f0e:	af 91       	pop	r26
     f10:	9f 91       	pop	r25
     f12:	8f 91       	pop	r24
     f14:	3f 91       	pop	r19
     f16:	2f 91       	pop	r18
     f18:	0f 90       	pop	r0
     f1a:	0b be       	out	0x3b, r0	; 59
     f1c:	0f 90       	pop	r0
     f1e:	0f be       	out	0x3f, r0	; 63
     f20:	0f 90       	pop	r0
     f22:	1f 90       	pop	r1
     f24:	18 95       	reti

00000f26 <USART_Transmit>:
	
}

int USART_Transmit( unsigned char data ){ //Definert som void i node 1??

	while ( !( UCSR0A & (1<<UDRE0)) );// Wait for empty transmit buffer
     f26:	e0 ec       	ldi	r30, 0xC0	; 192
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	90 81       	ld	r25, Z
     f2c:	95 ff       	sbrs	r25, 5
     f2e:	fd cf       	rjmp	.-6      	; 0xf2a <USART_Transmit+0x4>
	UDR0 = data; // Put data into buffer, sends the data
     f30:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	return 0;
}
     f34:	80 e0       	ldi	r24, 0x00	; 0
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	08 95       	ret

00000f3a <USART_Receive>:

int USART_Receive( void ){ // Definert som unsigned char i node 1??

	while ( !(UCSR0A & (1<<RXC0)) );// Wait for data to be received
     f3a:	e0 ec       	ldi	r30, 0xC0	; 192
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	80 81       	ld	r24, Z
     f40:	88 23       	and	r24, r24
     f42:	ec f7       	brge	.-6      	; 0xf3e <USART_Receive+0x4>
	return UDR0; // Get and return received data from buffer
     f44:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
}
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	08 95       	ret

00000f4c <USART_Init>:


void USART_Init(void){
	/* Set baud rate */
	uint16_t ubrr = F_CPU / 16 / BAUD - 1;
	UBRR0H = (unsigned char)(ubrr>>8);
     f4c:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char)ubrr;
     f50:	87 e6       	ldi	r24, 0x67	; 103
     f52:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>

	UCSR0B = (1<<RXEN0)|(1<<TXEN0); // Enable receiver and transmitter 
     f56:	88 e1       	ldi	r24, 0x18	; 24
     f58:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	UCSR0C = (1<<USBS0)|(3<<UCSZ00); // Set frame format: 8data, 2stop bit
     f5c:	8e e0       	ldi	r24, 0x0E	; 14
     f5e:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	fdevopen(USART_Transmit, USART_Receive);
     f62:	6d e9       	ldi	r22, 0x9D	; 157
     f64:	77 e0       	ldi	r23, 0x07	; 7
     f66:	83 e9       	ldi	r24, 0x93	; 147
     f68:	97 e0       	ldi	r25, 0x07	; 7
     f6a:	33 c2       	rjmp	.+1126   	; 0x13d2 <fdevopen>
     f6c:	08 95       	ret

00000f6e <__subsf3>:
     f6e:	50 58       	subi	r21, 0x80	; 128

00000f70 <__addsf3>:
     f70:	bb 27       	eor	r27, r27
     f72:	aa 27       	eor	r26, r26
     f74:	0e d0       	rcall	.+28     	; 0xf92 <__addsf3x>
     f76:	75 c1       	rjmp	.+746    	; 0x1262 <__fp_round>
     f78:	66 d1       	rcall	.+716    	; 0x1246 <__fp_pscA>
     f7a:	30 f0       	brcs	.+12     	; 0xf88 <__addsf3+0x18>
     f7c:	6b d1       	rcall	.+726    	; 0x1254 <__fp_pscB>
     f7e:	20 f0       	brcs	.+8      	; 0xf88 <__addsf3+0x18>
     f80:	31 f4       	brne	.+12     	; 0xf8e <__addsf3+0x1e>
     f82:	9f 3f       	cpi	r25, 0xFF	; 255
     f84:	11 f4       	brne	.+4      	; 0xf8a <__addsf3+0x1a>
     f86:	1e f4       	brtc	.+6      	; 0xf8e <__addsf3+0x1e>
     f88:	5b c1       	rjmp	.+694    	; 0x1240 <__fp_nan>
     f8a:	0e f4       	brtc	.+2      	; 0xf8e <__addsf3+0x1e>
     f8c:	e0 95       	com	r30
     f8e:	e7 fb       	bst	r30, 7
     f90:	51 c1       	rjmp	.+674    	; 0x1234 <__fp_inf>

00000f92 <__addsf3x>:
     f92:	e9 2f       	mov	r30, r25
     f94:	77 d1       	rcall	.+750    	; 0x1284 <__fp_split3>
     f96:	80 f3       	brcs	.-32     	; 0xf78 <__addsf3+0x8>
     f98:	ba 17       	cp	r27, r26
     f9a:	62 07       	cpc	r22, r18
     f9c:	73 07       	cpc	r23, r19
     f9e:	84 07       	cpc	r24, r20
     fa0:	95 07       	cpc	r25, r21
     fa2:	18 f0       	brcs	.+6      	; 0xfaa <__addsf3x+0x18>
     fa4:	71 f4       	brne	.+28     	; 0xfc2 <__addsf3x+0x30>
     fa6:	9e f5       	brtc	.+102    	; 0x100e <__addsf3x+0x7c>
     fa8:	8f c1       	rjmp	.+798    	; 0x12c8 <__fp_zero>
     faa:	0e f4       	brtc	.+2      	; 0xfae <__addsf3x+0x1c>
     fac:	e0 95       	com	r30
     fae:	0b 2e       	mov	r0, r27
     fb0:	ba 2f       	mov	r27, r26
     fb2:	a0 2d       	mov	r26, r0
     fb4:	0b 01       	movw	r0, r22
     fb6:	b9 01       	movw	r22, r18
     fb8:	90 01       	movw	r18, r0
     fba:	0c 01       	movw	r0, r24
     fbc:	ca 01       	movw	r24, r20
     fbe:	a0 01       	movw	r20, r0
     fc0:	11 24       	eor	r1, r1
     fc2:	ff 27       	eor	r31, r31
     fc4:	59 1b       	sub	r21, r25
     fc6:	99 f0       	breq	.+38     	; 0xfee <__addsf3x+0x5c>
     fc8:	59 3f       	cpi	r21, 0xF9	; 249
     fca:	50 f4       	brcc	.+20     	; 0xfe0 <__addsf3x+0x4e>
     fcc:	50 3e       	cpi	r21, 0xE0	; 224
     fce:	68 f1       	brcs	.+90     	; 0x102a <__addsf3x+0x98>
     fd0:	1a 16       	cp	r1, r26
     fd2:	f0 40       	sbci	r31, 0x00	; 0
     fd4:	a2 2f       	mov	r26, r18
     fd6:	23 2f       	mov	r18, r19
     fd8:	34 2f       	mov	r19, r20
     fda:	44 27       	eor	r20, r20
     fdc:	58 5f       	subi	r21, 0xF8	; 248
     fde:	f3 cf       	rjmp	.-26     	; 0xfc6 <__addsf3x+0x34>
     fe0:	46 95       	lsr	r20
     fe2:	37 95       	ror	r19
     fe4:	27 95       	ror	r18
     fe6:	a7 95       	ror	r26
     fe8:	f0 40       	sbci	r31, 0x00	; 0
     fea:	53 95       	inc	r21
     fec:	c9 f7       	brne	.-14     	; 0xfe0 <__addsf3x+0x4e>
     fee:	7e f4       	brtc	.+30     	; 0x100e <__addsf3x+0x7c>
     ff0:	1f 16       	cp	r1, r31
     ff2:	ba 0b       	sbc	r27, r26
     ff4:	62 0b       	sbc	r22, r18
     ff6:	73 0b       	sbc	r23, r19
     ff8:	84 0b       	sbc	r24, r20
     ffa:	ba f0       	brmi	.+46     	; 0x102a <__addsf3x+0x98>
     ffc:	91 50       	subi	r25, 0x01	; 1
     ffe:	a1 f0       	breq	.+40     	; 0x1028 <__addsf3x+0x96>
    1000:	ff 0f       	add	r31, r31
    1002:	bb 1f       	adc	r27, r27
    1004:	66 1f       	adc	r22, r22
    1006:	77 1f       	adc	r23, r23
    1008:	88 1f       	adc	r24, r24
    100a:	c2 f7       	brpl	.-16     	; 0xffc <__addsf3x+0x6a>
    100c:	0e c0       	rjmp	.+28     	; 0x102a <__addsf3x+0x98>
    100e:	ba 0f       	add	r27, r26
    1010:	62 1f       	adc	r22, r18
    1012:	73 1f       	adc	r23, r19
    1014:	84 1f       	adc	r24, r20
    1016:	48 f4       	brcc	.+18     	; 0x102a <__addsf3x+0x98>
    1018:	87 95       	ror	r24
    101a:	77 95       	ror	r23
    101c:	67 95       	ror	r22
    101e:	b7 95       	ror	r27
    1020:	f7 95       	ror	r31
    1022:	9e 3f       	cpi	r25, 0xFE	; 254
    1024:	08 f0       	brcs	.+2      	; 0x1028 <__addsf3x+0x96>
    1026:	b3 cf       	rjmp	.-154    	; 0xf8e <__addsf3+0x1e>
    1028:	93 95       	inc	r25
    102a:	88 0f       	add	r24, r24
    102c:	08 f0       	brcs	.+2      	; 0x1030 <__addsf3x+0x9e>
    102e:	99 27       	eor	r25, r25
    1030:	ee 0f       	add	r30, r30
    1032:	97 95       	ror	r25
    1034:	87 95       	ror	r24
    1036:	08 95       	ret

00001038 <__cmpsf2>:
    1038:	d9 d0       	rcall	.+434    	; 0x11ec <__fp_cmp>
    103a:	08 f4       	brcc	.+2      	; 0x103e <__cmpsf2+0x6>
    103c:	81 e0       	ldi	r24, 0x01	; 1
    103e:	08 95       	ret

00001040 <__divsf3>:
    1040:	0c d0       	rcall	.+24     	; 0x105a <__divsf3x>
    1042:	0f c1       	rjmp	.+542    	; 0x1262 <__fp_round>
    1044:	07 d1       	rcall	.+526    	; 0x1254 <__fp_pscB>
    1046:	40 f0       	brcs	.+16     	; 0x1058 <__divsf3+0x18>
    1048:	fe d0       	rcall	.+508    	; 0x1246 <__fp_pscA>
    104a:	30 f0       	brcs	.+12     	; 0x1058 <__divsf3+0x18>
    104c:	21 f4       	brne	.+8      	; 0x1056 <__divsf3+0x16>
    104e:	5f 3f       	cpi	r21, 0xFF	; 255
    1050:	19 f0       	breq	.+6      	; 0x1058 <__divsf3+0x18>
    1052:	f0 c0       	rjmp	.+480    	; 0x1234 <__fp_inf>
    1054:	51 11       	cpse	r21, r1
    1056:	39 c1       	rjmp	.+626    	; 0x12ca <__fp_szero>
    1058:	f3 c0       	rjmp	.+486    	; 0x1240 <__fp_nan>

0000105a <__divsf3x>:
    105a:	14 d1       	rcall	.+552    	; 0x1284 <__fp_split3>
    105c:	98 f3       	brcs	.-26     	; 0x1044 <__divsf3+0x4>

0000105e <__divsf3_pse>:
    105e:	99 23       	and	r25, r25
    1060:	c9 f3       	breq	.-14     	; 0x1054 <__divsf3+0x14>
    1062:	55 23       	and	r21, r21
    1064:	b1 f3       	breq	.-20     	; 0x1052 <__divsf3+0x12>
    1066:	95 1b       	sub	r25, r21
    1068:	55 0b       	sbc	r21, r21
    106a:	bb 27       	eor	r27, r27
    106c:	aa 27       	eor	r26, r26
    106e:	62 17       	cp	r22, r18
    1070:	73 07       	cpc	r23, r19
    1072:	84 07       	cpc	r24, r20
    1074:	38 f0       	brcs	.+14     	; 0x1084 <__divsf3_pse+0x26>
    1076:	9f 5f       	subi	r25, 0xFF	; 255
    1078:	5f 4f       	sbci	r21, 0xFF	; 255
    107a:	22 0f       	add	r18, r18
    107c:	33 1f       	adc	r19, r19
    107e:	44 1f       	adc	r20, r20
    1080:	aa 1f       	adc	r26, r26
    1082:	a9 f3       	breq	.-22     	; 0x106e <__divsf3_pse+0x10>
    1084:	33 d0       	rcall	.+102    	; 0x10ec <__divsf3_pse+0x8e>
    1086:	0e 2e       	mov	r0, r30
    1088:	3a f0       	brmi	.+14     	; 0x1098 <__divsf3_pse+0x3a>
    108a:	e0 e8       	ldi	r30, 0x80	; 128
    108c:	30 d0       	rcall	.+96     	; 0x10ee <__divsf3_pse+0x90>
    108e:	91 50       	subi	r25, 0x01	; 1
    1090:	50 40       	sbci	r21, 0x00	; 0
    1092:	e6 95       	lsr	r30
    1094:	00 1c       	adc	r0, r0
    1096:	ca f7       	brpl	.-14     	; 0x108a <__divsf3_pse+0x2c>
    1098:	29 d0       	rcall	.+82     	; 0x10ec <__divsf3_pse+0x8e>
    109a:	fe 2f       	mov	r31, r30
    109c:	27 d0       	rcall	.+78     	; 0x10ec <__divsf3_pse+0x8e>
    109e:	66 0f       	add	r22, r22
    10a0:	77 1f       	adc	r23, r23
    10a2:	88 1f       	adc	r24, r24
    10a4:	bb 1f       	adc	r27, r27
    10a6:	26 17       	cp	r18, r22
    10a8:	37 07       	cpc	r19, r23
    10aa:	48 07       	cpc	r20, r24
    10ac:	ab 07       	cpc	r26, r27
    10ae:	b0 e8       	ldi	r27, 0x80	; 128
    10b0:	09 f0       	breq	.+2      	; 0x10b4 <__divsf3_pse+0x56>
    10b2:	bb 0b       	sbc	r27, r27
    10b4:	80 2d       	mov	r24, r0
    10b6:	bf 01       	movw	r22, r30
    10b8:	ff 27       	eor	r31, r31
    10ba:	93 58       	subi	r25, 0x83	; 131
    10bc:	5f 4f       	sbci	r21, 0xFF	; 255
    10be:	2a f0       	brmi	.+10     	; 0x10ca <__divsf3_pse+0x6c>
    10c0:	9e 3f       	cpi	r25, 0xFE	; 254
    10c2:	51 05       	cpc	r21, r1
    10c4:	68 f0       	brcs	.+26     	; 0x10e0 <__divsf3_pse+0x82>
    10c6:	b6 c0       	rjmp	.+364    	; 0x1234 <__fp_inf>
    10c8:	00 c1       	rjmp	.+512    	; 0x12ca <__fp_szero>
    10ca:	5f 3f       	cpi	r21, 0xFF	; 255
    10cc:	ec f3       	brlt	.-6      	; 0x10c8 <__divsf3_pse+0x6a>
    10ce:	98 3e       	cpi	r25, 0xE8	; 232
    10d0:	dc f3       	brlt	.-10     	; 0x10c8 <__divsf3_pse+0x6a>
    10d2:	86 95       	lsr	r24
    10d4:	77 95       	ror	r23
    10d6:	67 95       	ror	r22
    10d8:	b7 95       	ror	r27
    10da:	f7 95       	ror	r31
    10dc:	9f 5f       	subi	r25, 0xFF	; 255
    10de:	c9 f7       	brne	.-14     	; 0x10d2 <__divsf3_pse+0x74>
    10e0:	88 0f       	add	r24, r24
    10e2:	91 1d       	adc	r25, r1
    10e4:	96 95       	lsr	r25
    10e6:	87 95       	ror	r24
    10e8:	97 f9       	bld	r25, 7
    10ea:	08 95       	ret
    10ec:	e1 e0       	ldi	r30, 0x01	; 1
    10ee:	66 0f       	add	r22, r22
    10f0:	77 1f       	adc	r23, r23
    10f2:	88 1f       	adc	r24, r24
    10f4:	bb 1f       	adc	r27, r27
    10f6:	62 17       	cp	r22, r18
    10f8:	73 07       	cpc	r23, r19
    10fa:	84 07       	cpc	r24, r20
    10fc:	ba 07       	cpc	r27, r26
    10fe:	20 f0       	brcs	.+8      	; 0x1108 <__divsf3_pse+0xaa>
    1100:	62 1b       	sub	r22, r18
    1102:	73 0b       	sbc	r23, r19
    1104:	84 0b       	sbc	r24, r20
    1106:	ba 0b       	sbc	r27, r26
    1108:	ee 1f       	adc	r30, r30
    110a:	88 f7       	brcc	.-30     	; 0x10ee <__divsf3_pse+0x90>
    110c:	e0 95       	com	r30
    110e:	08 95       	ret

00001110 <__fixsfsi>:
    1110:	04 d0       	rcall	.+8      	; 0x111a <__fixunssfsi>
    1112:	68 94       	set
    1114:	b1 11       	cpse	r27, r1
    1116:	d9 c0       	rjmp	.+434    	; 0x12ca <__fp_szero>
    1118:	08 95       	ret

0000111a <__fixunssfsi>:
    111a:	bc d0       	rcall	.+376    	; 0x1294 <__fp_splitA>
    111c:	88 f0       	brcs	.+34     	; 0x1140 <__fixunssfsi+0x26>
    111e:	9f 57       	subi	r25, 0x7F	; 127
    1120:	90 f0       	brcs	.+36     	; 0x1146 <__fixunssfsi+0x2c>
    1122:	b9 2f       	mov	r27, r25
    1124:	99 27       	eor	r25, r25
    1126:	b7 51       	subi	r27, 0x17	; 23
    1128:	a0 f0       	brcs	.+40     	; 0x1152 <__fixunssfsi+0x38>
    112a:	d1 f0       	breq	.+52     	; 0x1160 <__fixunssfsi+0x46>
    112c:	66 0f       	add	r22, r22
    112e:	77 1f       	adc	r23, r23
    1130:	88 1f       	adc	r24, r24
    1132:	99 1f       	adc	r25, r25
    1134:	1a f0       	brmi	.+6      	; 0x113c <__fixunssfsi+0x22>
    1136:	ba 95       	dec	r27
    1138:	c9 f7       	brne	.-14     	; 0x112c <__fixunssfsi+0x12>
    113a:	12 c0       	rjmp	.+36     	; 0x1160 <__fixunssfsi+0x46>
    113c:	b1 30       	cpi	r27, 0x01	; 1
    113e:	81 f0       	breq	.+32     	; 0x1160 <__fixunssfsi+0x46>
    1140:	c3 d0       	rcall	.+390    	; 0x12c8 <__fp_zero>
    1142:	b1 e0       	ldi	r27, 0x01	; 1
    1144:	08 95       	ret
    1146:	c0 c0       	rjmp	.+384    	; 0x12c8 <__fp_zero>
    1148:	67 2f       	mov	r22, r23
    114a:	78 2f       	mov	r23, r24
    114c:	88 27       	eor	r24, r24
    114e:	b8 5f       	subi	r27, 0xF8	; 248
    1150:	39 f0       	breq	.+14     	; 0x1160 <__fixunssfsi+0x46>
    1152:	b9 3f       	cpi	r27, 0xF9	; 249
    1154:	cc f3       	brlt	.-14     	; 0x1148 <__fixunssfsi+0x2e>
    1156:	86 95       	lsr	r24
    1158:	77 95       	ror	r23
    115a:	67 95       	ror	r22
    115c:	b3 95       	inc	r27
    115e:	d9 f7       	brne	.-10     	; 0x1156 <__fixunssfsi+0x3c>
    1160:	3e f4       	brtc	.+14     	; 0x1170 <__fixunssfsi+0x56>
    1162:	90 95       	com	r25
    1164:	80 95       	com	r24
    1166:	70 95       	com	r23
    1168:	61 95       	neg	r22
    116a:	7f 4f       	sbci	r23, 0xFF	; 255
    116c:	8f 4f       	sbci	r24, 0xFF	; 255
    116e:	9f 4f       	sbci	r25, 0xFF	; 255
    1170:	08 95       	ret

00001172 <__floatunsisf>:
    1172:	e8 94       	clt
    1174:	09 c0       	rjmp	.+18     	; 0x1188 <__floatsisf+0x12>

00001176 <__floatsisf>:
    1176:	97 fb       	bst	r25, 7
    1178:	3e f4       	brtc	.+14     	; 0x1188 <__floatsisf+0x12>
    117a:	90 95       	com	r25
    117c:	80 95       	com	r24
    117e:	70 95       	com	r23
    1180:	61 95       	neg	r22
    1182:	7f 4f       	sbci	r23, 0xFF	; 255
    1184:	8f 4f       	sbci	r24, 0xFF	; 255
    1186:	9f 4f       	sbci	r25, 0xFF	; 255
    1188:	99 23       	and	r25, r25
    118a:	a9 f0       	breq	.+42     	; 0x11b6 <__floatsisf+0x40>
    118c:	f9 2f       	mov	r31, r25
    118e:	96 e9       	ldi	r25, 0x96	; 150
    1190:	bb 27       	eor	r27, r27
    1192:	93 95       	inc	r25
    1194:	f6 95       	lsr	r31
    1196:	87 95       	ror	r24
    1198:	77 95       	ror	r23
    119a:	67 95       	ror	r22
    119c:	b7 95       	ror	r27
    119e:	f1 11       	cpse	r31, r1
    11a0:	f8 cf       	rjmp	.-16     	; 0x1192 <__floatsisf+0x1c>
    11a2:	fa f4       	brpl	.+62     	; 0x11e2 <__floatsisf+0x6c>
    11a4:	bb 0f       	add	r27, r27
    11a6:	11 f4       	brne	.+4      	; 0x11ac <__floatsisf+0x36>
    11a8:	60 ff       	sbrs	r22, 0
    11aa:	1b c0       	rjmp	.+54     	; 0x11e2 <__floatsisf+0x6c>
    11ac:	6f 5f       	subi	r22, 0xFF	; 255
    11ae:	7f 4f       	sbci	r23, 0xFF	; 255
    11b0:	8f 4f       	sbci	r24, 0xFF	; 255
    11b2:	9f 4f       	sbci	r25, 0xFF	; 255
    11b4:	16 c0       	rjmp	.+44     	; 0x11e2 <__floatsisf+0x6c>
    11b6:	88 23       	and	r24, r24
    11b8:	11 f0       	breq	.+4      	; 0x11be <__floatsisf+0x48>
    11ba:	96 e9       	ldi	r25, 0x96	; 150
    11bc:	11 c0       	rjmp	.+34     	; 0x11e0 <__floatsisf+0x6a>
    11be:	77 23       	and	r23, r23
    11c0:	21 f0       	breq	.+8      	; 0x11ca <__floatsisf+0x54>
    11c2:	9e e8       	ldi	r25, 0x8E	; 142
    11c4:	87 2f       	mov	r24, r23
    11c6:	76 2f       	mov	r23, r22
    11c8:	05 c0       	rjmp	.+10     	; 0x11d4 <__floatsisf+0x5e>
    11ca:	66 23       	and	r22, r22
    11cc:	71 f0       	breq	.+28     	; 0x11ea <__floatsisf+0x74>
    11ce:	96 e8       	ldi	r25, 0x86	; 134
    11d0:	86 2f       	mov	r24, r22
    11d2:	70 e0       	ldi	r23, 0x00	; 0
    11d4:	60 e0       	ldi	r22, 0x00	; 0
    11d6:	2a f0       	brmi	.+10     	; 0x11e2 <__floatsisf+0x6c>
    11d8:	9a 95       	dec	r25
    11da:	66 0f       	add	r22, r22
    11dc:	77 1f       	adc	r23, r23
    11de:	88 1f       	adc	r24, r24
    11e0:	da f7       	brpl	.-10     	; 0x11d8 <__floatsisf+0x62>
    11e2:	88 0f       	add	r24, r24
    11e4:	96 95       	lsr	r25
    11e6:	87 95       	ror	r24
    11e8:	97 f9       	bld	r25, 7
    11ea:	08 95       	ret

000011ec <__fp_cmp>:
    11ec:	99 0f       	add	r25, r25
    11ee:	00 08       	sbc	r0, r0
    11f0:	55 0f       	add	r21, r21
    11f2:	aa 0b       	sbc	r26, r26
    11f4:	e0 e8       	ldi	r30, 0x80	; 128
    11f6:	fe ef       	ldi	r31, 0xFE	; 254
    11f8:	16 16       	cp	r1, r22
    11fa:	17 06       	cpc	r1, r23
    11fc:	e8 07       	cpc	r30, r24
    11fe:	f9 07       	cpc	r31, r25
    1200:	c0 f0       	brcs	.+48     	; 0x1232 <__fp_cmp+0x46>
    1202:	12 16       	cp	r1, r18
    1204:	13 06       	cpc	r1, r19
    1206:	e4 07       	cpc	r30, r20
    1208:	f5 07       	cpc	r31, r21
    120a:	98 f0       	brcs	.+38     	; 0x1232 <__fp_cmp+0x46>
    120c:	62 1b       	sub	r22, r18
    120e:	73 0b       	sbc	r23, r19
    1210:	84 0b       	sbc	r24, r20
    1212:	95 0b       	sbc	r25, r21
    1214:	39 f4       	brne	.+14     	; 0x1224 <__fp_cmp+0x38>
    1216:	0a 26       	eor	r0, r26
    1218:	61 f0       	breq	.+24     	; 0x1232 <__fp_cmp+0x46>
    121a:	23 2b       	or	r18, r19
    121c:	24 2b       	or	r18, r20
    121e:	25 2b       	or	r18, r21
    1220:	21 f4       	brne	.+8      	; 0x122a <__fp_cmp+0x3e>
    1222:	08 95       	ret
    1224:	0a 26       	eor	r0, r26
    1226:	09 f4       	brne	.+2      	; 0x122a <__fp_cmp+0x3e>
    1228:	a1 40       	sbci	r26, 0x01	; 1
    122a:	a6 95       	lsr	r26
    122c:	8f ef       	ldi	r24, 0xFF	; 255
    122e:	81 1d       	adc	r24, r1
    1230:	81 1d       	adc	r24, r1
    1232:	08 95       	ret

00001234 <__fp_inf>:
    1234:	97 f9       	bld	r25, 7
    1236:	9f 67       	ori	r25, 0x7F	; 127
    1238:	80 e8       	ldi	r24, 0x80	; 128
    123a:	70 e0       	ldi	r23, 0x00	; 0
    123c:	60 e0       	ldi	r22, 0x00	; 0
    123e:	08 95       	ret

00001240 <__fp_nan>:
    1240:	9f ef       	ldi	r25, 0xFF	; 255
    1242:	80 ec       	ldi	r24, 0xC0	; 192
    1244:	08 95       	ret

00001246 <__fp_pscA>:
    1246:	00 24       	eor	r0, r0
    1248:	0a 94       	dec	r0
    124a:	16 16       	cp	r1, r22
    124c:	17 06       	cpc	r1, r23
    124e:	18 06       	cpc	r1, r24
    1250:	09 06       	cpc	r0, r25
    1252:	08 95       	ret

00001254 <__fp_pscB>:
    1254:	00 24       	eor	r0, r0
    1256:	0a 94       	dec	r0
    1258:	12 16       	cp	r1, r18
    125a:	13 06       	cpc	r1, r19
    125c:	14 06       	cpc	r1, r20
    125e:	05 06       	cpc	r0, r21
    1260:	08 95       	ret

00001262 <__fp_round>:
    1262:	09 2e       	mov	r0, r25
    1264:	03 94       	inc	r0
    1266:	00 0c       	add	r0, r0
    1268:	11 f4       	brne	.+4      	; 0x126e <__fp_round+0xc>
    126a:	88 23       	and	r24, r24
    126c:	52 f0       	brmi	.+20     	; 0x1282 <__fp_round+0x20>
    126e:	bb 0f       	add	r27, r27
    1270:	40 f4       	brcc	.+16     	; 0x1282 <__fp_round+0x20>
    1272:	bf 2b       	or	r27, r31
    1274:	11 f4       	brne	.+4      	; 0x127a <__fp_round+0x18>
    1276:	60 ff       	sbrs	r22, 0
    1278:	04 c0       	rjmp	.+8      	; 0x1282 <__fp_round+0x20>
    127a:	6f 5f       	subi	r22, 0xFF	; 255
    127c:	7f 4f       	sbci	r23, 0xFF	; 255
    127e:	8f 4f       	sbci	r24, 0xFF	; 255
    1280:	9f 4f       	sbci	r25, 0xFF	; 255
    1282:	08 95       	ret

00001284 <__fp_split3>:
    1284:	57 fd       	sbrc	r21, 7
    1286:	90 58       	subi	r25, 0x80	; 128
    1288:	44 0f       	add	r20, r20
    128a:	55 1f       	adc	r21, r21
    128c:	59 f0       	breq	.+22     	; 0x12a4 <__fp_splitA+0x10>
    128e:	5f 3f       	cpi	r21, 0xFF	; 255
    1290:	71 f0       	breq	.+28     	; 0x12ae <__fp_splitA+0x1a>
    1292:	47 95       	ror	r20

00001294 <__fp_splitA>:
    1294:	88 0f       	add	r24, r24
    1296:	97 fb       	bst	r25, 7
    1298:	99 1f       	adc	r25, r25
    129a:	61 f0       	breq	.+24     	; 0x12b4 <__fp_splitA+0x20>
    129c:	9f 3f       	cpi	r25, 0xFF	; 255
    129e:	79 f0       	breq	.+30     	; 0x12be <__fp_splitA+0x2a>
    12a0:	87 95       	ror	r24
    12a2:	08 95       	ret
    12a4:	12 16       	cp	r1, r18
    12a6:	13 06       	cpc	r1, r19
    12a8:	14 06       	cpc	r1, r20
    12aa:	55 1f       	adc	r21, r21
    12ac:	f2 cf       	rjmp	.-28     	; 0x1292 <__fp_split3+0xe>
    12ae:	46 95       	lsr	r20
    12b0:	f1 df       	rcall	.-30     	; 0x1294 <__fp_splitA>
    12b2:	08 c0       	rjmp	.+16     	; 0x12c4 <__fp_splitA+0x30>
    12b4:	16 16       	cp	r1, r22
    12b6:	17 06       	cpc	r1, r23
    12b8:	18 06       	cpc	r1, r24
    12ba:	99 1f       	adc	r25, r25
    12bc:	f1 cf       	rjmp	.-30     	; 0x12a0 <__fp_splitA+0xc>
    12be:	86 95       	lsr	r24
    12c0:	71 05       	cpc	r23, r1
    12c2:	61 05       	cpc	r22, r1
    12c4:	08 94       	sec
    12c6:	08 95       	ret

000012c8 <__fp_zero>:
    12c8:	e8 94       	clt

000012ca <__fp_szero>:
    12ca:	bb 27       	eor	r27, r27
    12cc:	66 27       	eor	r22, r22
    12ce:	77 27       	eor	r23, r23
    12d0:	cb 01       	movw	r24, r22
    12d2:	97 f9       	bld	r25, 7
    12d4:	08 95       	ret

000012d6 <__gesf2>:
    12d6:	8a df       	rcall	.-236    	; 0x11ec <__fp_cmp>
    12d8:	08 f4       	brcc	.+2      	; 0x12dc <__gesf2+0x6>
    12da:	8f ef       	ldi	r24, 0xFF	; 255
    12dc:	08 95       	ret

000012de <__mulsf3>:
    12de:	0b d0       	rcall	.+22     	; 0x12f6 <__mulsf3x>
    12e0:	c0 cf       	rjmp	.-128    	; 0x1262 <__fp_round>
    12e2:	b1 df       	rcall	.-158    	; 0x1246 <__fp_pscA>
    12e4:	28 f0       	brcs	.+10     	; 0x12f0 <__mulsf3+0x12>
    12e6:	b6 df       	rcall	.-148    	; 0x1254 <__fp_pscB>
    12e8:	18 f0       	brcs	.+6      	; 0x12f0 <__mulsf3+0x12>
    12ea:	95 23       	and	r25, r21
    12ec:	09 f0       	breq	.+2      	; 0x12f0 <__mulsf3+0x12>
    12ee:	a2 cf       	rjmp	.-188    	; 0x1234 <__fp_inf>
    12f0:	a7 cf       	rjmp	.-178    	; 0x1240 <__fp_nan>
    12f2:	11 24       	eor	r1, r1
    12f4:	ea cf       	rjmp	.-44     	; 0x12ca <__fp_szero>

000012f6 <__mulsf3x>:
    12f6:	c6 df       	rcall	.-116    	; 0x1284 <__fp_split3>
    12f8:	a0 f3       	brcs	.-24     	; 0x12e2 <__mulsf3+0x4>

000012fa <__mulsf3_pse>:
    12fa:	95 9f       	mul	r25, r21
    12fc:	d1 f3       	breq	.-12     	; 0x12f2 <__mulsf3+0x14>
    12fe:	95 0f       	add	r25, r21
    1300:	50 e0       	ldi	r21, 0x00	; 0
    1302:	55 1f       	adc	r21, r21
    1304:	62 9f       	mul	r22, r18
    1306:	f0 01       	movw	r30, r0
    1308:	72 9f       	mul	r23, r18
    130a:	bb 27       	eor	r27, r27
    130c:	f0 0d       	add	r31, r0
    130e:	b1 1d       	adc	r27, r1
    1310:	63 9f       	mul	r22, r19
    1312:	aa 27       	eor	r26, r26
    1314:	f0 0d       	add	r31, r0
    1316:	b1 1d       	adc	r27, r1
    1318:	aa 1f       	adc	r26, r26
    131a:	64 9f       	mul	r22, r20
    131c:	66 27       	eor	r22, r22
    131e:	b0 0d       	add	r27, r0
    1320:	a1 1d       	adc	r26, r1
    1322:	66 1f       	adc	r22, r22
    1324:	82 9f       	mul	r24, r18
    1326:	22 27       	eor	r18, r18
    1328:	b0 0d       	add	r27, r0
    132a:	a1 1d       	adc	r26, r1
    132c:	62 1f       	adc	r22, r18
    132e:	73 9f       	mul	r23, r19
    1330:	b0 0d       	add	r27, r0
    1332:	a1 1d       	adc	r26, r1
    1334:	62 1f       	adc	r22, r18
    1336:	83 9f       	mul	r24, r19
    1338:	a0 0d       	add	r26, r0
    133a:	61 1d       	adc	r22, r1
    133c:	22 1f       	adc	r18, r18
    133e:	74 9f       	mul	r23, r20
    1340:	33 27       	eor	r19, r19
    1342:	a0 0d       	add	r26, r0
    1344:	61 1d       	adc	r22, r1
    1346:	23 1f       	adc	r18, r19
    1348:	84 9f       	mul	r24, r20
    134a:	60 0d       	add	r22, r0
    134c:	21 1d       	adc	r18, r1
    134e:	82 2f       	mov	r24, r18
    1350:	76 2f       	mov	r23, r22
    1352:	6a 2f       	mov	r22, r26
    1354:	11 24       	eor	r1, r1
    1356:	9f 57       	subi	r25, 0x7F	; 127
    1358:	50 40       	sbci	r21, 0x00	; 0
    135a:	8a f0       	brmi	.+34     	; 0x137e <__mulsf3_pse+0x84>
    135c:	e1 f0       	breq	.+56     	; 0x1396 <__mulsf3_pse+0x9c>
    135e:	88 23       	and	r24, r24
    1360:	4a f0       	brmi	.+18     	; 0x1374 <__mulsf3_pse+0x7a>
    1362:	ee 0f       	add	r30, r30
    1364:	ff 1f       	adc	r31, r31
    1366:	bb 1f       	adc	r27, r27
    1368:	66 1f       	adc	r22, r22
    136a:	77 1f       	adc	r23, r23
    136c:	88 1f       	adc	r24, r24
    136e:	91 50       	subi	r25, 0x01	; 1
    1370:	50 40       	sbci	r21, 0x00	; 0
    1372:	a9 f7       	brne	.-22     	; 0x135e <__mulsf3_pse+0x64>
    1374:	9e 3f       	cpi	r25, 0xFE	; 254
    1376:	51 05       	cpc	r21, r1
    1378:	70 f0       	brcs	.+28     	; 0x1396 <__mulsf3_pse+0x9c>
    137a:	5c cf       	rjmp	.-328    	; 0x1234 <__fp_inf>
    137c:	a6 cf       	rjmp	.-180    	; 0x12ca <__fp_szero>
    137e:	5f 3f       	cpi	r21, 0xFF	; 255
    1380:	ec f3       	brlt	.-6      	; 0x137c <__mulsf3_pse+0x82>
    1382:	98 3e       	cpi	r25, 0xE8	; 232
    1384:	dc f3       	brlt	.-10     	; 0x137c <__mulsf3_pse+0x82>
    1386:	86 95       	lsr	r24
    1388:	77 95       	ror	r23
    138a:	67 95       	ror	r22
    138c:	b7 95       	ror	r27
    138e:	f7 95       	ror	r31
    1390:	e7 95       	ror	r30
    1392:	9f 5f       	subi	r25, 0xFF	; 255
    1394:	c1 f7       	brne	.-16     	; 0x1386 <__mulsf3_pse+0x8c>
    1396:	fe 2b       	or	r31, r30
    1398:	88 0f       	add	r24, r24
    139a:	91 1d       	adc	r25, r1
    139c:	96 95       	lsr	r25
    139e:	87 95       	ror	r24
    13a0:	97 f9       	bld	r25, 7
    13a2:	08 95       	ret

000013a4 <__tablejump2__>:
    13a4:	ee 0f       	add	r30, r30
    13a6:	ff 1f       	adc	r31, r31
    13a8:	88 1f       	adc	r24, r24
    13aa:	8b bf       	out	0x3b, r24	; 59
    13ac:	07 90       	elpm	r0, Z+
    13ae:	f6 91       	elpm	r31, Z
    13b0:	e0 2d       	mov	r30, r0
    13b2:	19 94       	eijmp

000013b4 <__umulhisi3>:
    13b4:	a2 9f       	mul	r26, r18
    13b6:	b0 01       	movw	r22, r0
    13b8:	b3 9f       	mul	r27, r19
    13ba:	c0 01       	movw	r24, r0
    13bc:	a3 9f       	mul	r26, r19
    13be:	70 0d       	add	r23, r0
    13c0:	81 1d       	adc	r24, r1
    13c2:	11 24       	eor	r1, r1
    13c4:	91 1d       	adc	r25, r1
    13c6:	b2 9f       	mul	r27, r18
    13c8:	70 0d       	add	r23, r0
    13ca:	81 1d       	adc	r24, r1
    13cc:	11 24       	eor	r1, r1
    13ce:	91 1d       	adc	r25, r1
    13d0:	08 95       	ret

000013d2 <fdevopen>:
    13d2:	0f 93       	push	r16
    13d4:	1f 93       	push	r17
    13d6:	cf 93       	push	r28
    13d8:	df 93       	push	r29
    13da:	00 97       	sbiw	r24, 0x00	; 0
    13dc:	31 f4       	brne	.+12     	; 0x13ea <fdevopen+0x18>
    13de:	61 15       	cp	r22, r1
    13e0:	71 05       	cpc	r23, r1
    13e2:	19 f4       	brne	.+6      	; 0x13ea <fdevopen+0x18>
    13e4:	80 e0       	ldi	r24, 0x00	; 0
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	39 c0       	rjmp	.+114    	; 0x145c <fdevopen+0x8a>
    13ea:	8b 01       	movw	r16, r22
    13ec:	ec 01       	movw	r28, r24
    13ee:	6e e0       	ldi	r22, 0x0E	; 14
    13f0:	70 e0       	ldi	r23, 0x00	; 0
    13f2:	81 e0       	ldi	r24, 0x01	; 1
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	4c d2       	rcall	.+1176   	; 0x1890 <calloc>
    13f8:	fc 01       	movw	r30, r24
    13fa:	89 2b       	or	r24, r25
    13fc:	99 f3       	breq	.-26     	; 0x13e4 <fdevopen+0x12>
    13fe:	80 e8       	ldi	r24, 0x80	; 128
    1400:	83 83       	std	Z+3, r24	; 0x03
    1402:	01 15       	cp	r16, r1
    1404:	11 05       	cpc	r17, r1
    1406:	71 f0       	breq	.+28     	; 0x1424 <fdevopen+0x52>
    1408:	13 87       	std	Z+11, r17	; 0x0b
    140a:	02 87       	std	Z+10, r16	; 0x0a
    140c:	81 e8       	ldi	r24, 0x81	; 129
    140e:	83 83       	std	Z+3, r24	; 0x03
    1410:	80 91 ce 02 	lds	r24, 0x02CE	; 0x8002ce <__iob>
    1414:	90 91 cf 02 	lds	r25, 0x02CF	; 0x8002cf <__iob+0x1>
    1418:	89 2b       	or	r24, r25
    141a:	21 f4       	brne	.+8      	; 0x1424 <fdevopen+0x52>
    141c:	f0 93 cf 02 	sts	0x02CF, r31	; 0x8002cf <__iob+0x1>
    1420:	e0 93 ce 02 	sts	0x02CE, r30	; 0x8002ce <__iob>
    1424:	20 97       	sbiw	r28, 0x00	; 0
    1426:	c9 f0       	breq	.+50     	; 0x145a <fdevopen+0x88>
    1428:	d1 87       	std	Z+9, r29	; 0x09
    142a:	c0 87       	std	Z+8, r28	; 0x08
    142c:	83 81       	ldd	r24, Z+3	; 0x03
    142e:	82 60       	ori	r24, 0x02	; 2
    1430:	83 83       	std	Z+3, r24	; 0x03
    1432:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <__iob+0x2>
    1436:	90 91 d1 02 	lds	r25, 0x02D1	; 0x8002d1 <__iob+0x3>
    143a:	89 2b       	or	r24, r25
    143c:	71 f4       	brne	.+28     	; 0x145a <fdevopen+0x88>
    143e:	f0 93 d1 02 	sts	0x02D1, r31	; 0x8002d1 <__iob+0x3>
    1442:	e0 93 d0 02 	sts	0x02D0, r30	; 0x8002d0 <__iob+0x2>
    1446:	80 91 d2 02 	lds	r24, 0x02D2	; 0x8002d2 <__iob+0x4>
    144a:	90 91 d3 02 	lds	r25, 0x02D3	; 0x8002d3 <__iob+0x5>
    144e:	89 2b       	or	r24, r25
    1450:	21 f4       	brne	.+8      	; 0x145a <fdevopen+0x88>
    1452:	f0 93 d3 02 	sts	0x02D3, r31	; 0x8002d3 <__iob+0x5>
    1456:	e0 93 d2 02 	sts	0x02D2, r30	; 0x8002d2 <__iob+0x4>
    145a:	cf 01       	movw	r24, r30
    145c:	df 91       	pop	r29
    145e:	cf 91       	pop	r28
    1460:	1f 91       	pop	r17
    1462:	0f 91       	pop	r16
    1464:	08 95       	ret

00001466 <printf>:
    1466:	cf 93       	push	r28
    1468:	df 93       	push	r29
    146a:	cd b7       	in	r28, 0x3d	; 61
    146c:	de b7       	in	r29, 0x3e	; 62
    146e:	ae 01       	movw	r20, r28
    1470:	4a 5f       	subi	r20, 0xFA	; 250
    1472:	5f 4f       	sbci	r21, 0xFF	; 255
    1474:	fa 01       	movw	r30, r20
    1476:	61 91       	ld	r22, Z+
    1478:	71 91       	ld	r23, Z+
    147a:	af 01       	movw	r20, r30
    147c:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <__iob+0x2>
    1480:	90 91 d1 02 	lds	r25, 0x02D1	; 0x8002d1 <__iob+0x3>
    1484:	08 d0       	rcall	.+16     	; 0x1496 <vfprintf>
    1486:	df 91       	pop	r29
    1488:	cf 91       	pop	r28
    148a:	08 95       	ret

0000148c <putchar>:
    148c:	60 91 d0 02 	lds	r22, 0x02D0	; 0x8002d0 <__iob+0x2>
    1490:	70 91 d1 02 	lds	r23, 0x02D1	; 0x8002d1 <__iob+0x3>
    1494:	55 c3       	rjmp	.+1706   	; 0x1b40 <fputc>

00001496 <vfprintf>:
    1496:	2f 92       	push	r2
    1498:	3f 92       	push	r3
    149a:	4f 92       	push	r4
    149c:	5f 92       	push	r5
    149e:	6f 92       	push	r6
    14a0:	7f 92       	push	r7
    14a2:	8f 92       	push	r8
    14a4:	9f 92       	push	r9
    14a6:	af 92       	push	r10
    14a8:	bf 92       	push	r11
    14aa:	cf 92       	push	r12
    14ac:	df 92       	push	r13
    14ae:	ef 92       	push	r14
    14b0:	ff 92       	push	r15
    14b2:	0f 93       	push	r16
    14b4:	1f 93       	push	r17
    14b6:	cf 93       	push	r28
    14b8:	df 93       	push	r29
    14ba:	cd b7       	in	r28, 0x3d	; 61
    14bc:	de b7       	in	r29, 0x3e	; 62
    14be:	2b 97       	sbiw	r28, 0x0b	; 11
    14c0:	0f b6       	in	r0, 0x3f	; 63
    14c2:	f8 94       	cli
    14c4:	de bf       	out	0x3e, r29	; 62
    14c6:	0f be       	out	0x3f, r0	; 63
    14c8:	cd bf       	out	0x3d, r28	; 61
    14ca:	6c 01       	movw	r12, r24
    14cc:	7b 01       	movw	r14, r22
    14ce:	8a 01       	movw	r16, r20
    14d0:	fc 01       	movw	r30, r24
    14d2:	17 82       	std	Z+7, r1	; 0x07
    14d4:	16 82       	std	Z+6, r1	; 0x06
    14d6:	83 81       	ldd	r24, Z+3	; 0x03
    14d8:	81 ff       	sbrs	r24, 1
    14da:	bf c1       	rjmp	.+894    	; 0x185a <vfprintf+0x3c4>
    14dc:	ce 01       	movw	r24, r28
    14de:	01 96       	adiw	r24, 0x01	; 1
    14e0:	3c 01       	movw	r6, r24
    14e2:	f6 01       	movw	r30, r12
    14e4:	93 81       	ldd	r25, Z+3	; 0x03
    14e6:	f7 01       	movw	r30, r14
    14e8:	93 fd       	sbrc	r25, 3
    14ea:	85 91       	lpm	r24, Z+
    14ec:	93 ff       	sbrs	r25, 3
    14ee:	81 91       	ld	r24, Z+
    14f0:	7f 01       	movw	r14, r30
    14f2:	88 23       	and	r24, r24
    14f4:	09 f4       	brne	.+2      	; 0x14f8 <vfprintf+0x62>
    14f6:	ad c1       	rjmp	.+858    	; 0x1852 <vfprintf+0x3bc>
    14f8:	85 32       	cpi	r24, 0x25	; 37
    14fa:	39 f4       	brne	.+14     	; 0x150a <vfprintf+0x74>
    14fc:	93 fd       	sbrc	r25, 3
    14fe:	85 91       	lpm	r24, Z+
    1500:	93 ff       	sbrs	r25, 3
    1502:	81 91       	ld	r24, Z+
    1504:	7f 01       	movw	r14, r30
    1506:	85 32       	cpi	r24, 0x25	; 37
    1508:	21 f4       	brne	.+8      	; 0x1512 <vfprintf+0x7c>
    150a:	b6 01       	movw	r22, r12
    150c:	90 e0       	ldi	r25, 0x00	; 0
    150e:	18 d3       	rcall	.+1584   	; 0x1b40 <fputc>
    1510:	e8 cf       	rjmp	.-48     	; 0x14e2 <vfprintf+0x4c>
    1512:	91 2c       	mov	r9, r1
    1514:	21 2c       	mov	r2, r1
    1516:	31 2c       	mov	r3, r1
    1518:	ff e1       	ldi	r31, 0x1F	; 31
    151a:	f3 15       	cp	r31, r3
    151c:	d8 f0       	brcs	.+54     	; 0x1554 <vfprintf+0xbe>
    151e:	8b 32       	cpi	r24, 0x2B	; 43
    1520:	79 f0       	breq	.+30     	; 0x1540 <vfprintf+0xaa>
    1522:	38 f4       	brcc	.+14     	; 0x1532 <vfprintf+0x9c>
    1524:	80 32       	cpi	r24, 0x20	; 32
    1526:	79 f0       	breq	.+30     	; 0x1546 <vfprintf+0xb0>
    1528:	83 32       	cpi	r24, 0x23	; 35
    152a:	a1 f4       	brne	.+40     	; 0x1554 <vfprintf+0xbe>
    152c:	23 2d       	mov	r18, r3
    152e:	20 61       	ori	r18, 0x10	; 16
    1530:	1d c0       	rjmp	.+58     	; 0x156c <vfprintf+0xd6>
    1532:	8d 32       	cpi	r24, 0x2D	; 45
    1534:	61 f0       	breq	.+24     	; 0x154e <vfprintf+0xb8>
    1536:	80 33       	cpi	r24, 0x30	; 48
    1538:	69 f4       	brne	.+26     	; 0x1554 <vfprintf+0xbe>
    153a:	23 2d       	mov	r18, r3
    153c:	21 60       	ori	r18, 0x01	; 1
    153e:	16 c0       	rjmp	.+44     	; 0x156c <vfprintf+0xd6>
    1540:	83 2d       	mov	r24, r3
    1542:	82 60       	ori	r24, 0x02	; 2
    1544:	38 2e       	mov	r3, r24
    1546:	e3 2d       	mov	r30, r3
    1548:	e4 60       	ori	r30, 0x04	; 4
    154a:	3e 2e       	mov	r3, r30
    154c:	2a c0       	rjmp	.+84     	; 0x15a2 <vfprintf+0x10c>
    154e:	f3 2d       	mov	r31, r3
    1550:	f8 60       	ori	r31, 0x08	; 8
    1552:	1d c0       	rjmp	.+58     	; 0x158e <vfprintf+0xf8>
    1554:	37 fc       	sbrc	r3, 7
    1556:	2d c0       	rjmp	.+90     	; 0x15b2 <vfprintf+0x11c>
    1558:	20 ed       	ldi	r18, 0xD0	; 208
    155a:	28 0f       	add	r18, r24
    155c:	2a 30       	cpi	r18, 0x0A	; 10
    155e:	40 f0       	brcs	.+16     	; 0x1570 <vfprintf+0xda>
    1560:	8e 32       	cpi	r24, 0x2E	; 46
    1562:	b9 f4       	brne	.+46     	; 0x1592 <vfprintf+0xfc>
    1564:	36 fc       	sbrc	r3, 6
    1566:	75 c1       	rjmp	.+746    	; 0x1852 <vfprintf+0x3bc>
    1568:	23 2d       	mov	r18, r3
    156a:	20 64       	ori	r18, 0x40	; 64
    156c:	32 2e       	mov	r3, r18
    156e:	19 c0       	rjmp	.+50     	; 0x15a2 <vfprintf+0x10c>
    1570:	36 fe       	sbrs	r3, 6
    1572:	06 c0       	rjmp	.+12     	; 0x1580 <vfprintf+0xea>
    1574:	8a e0       	ldi	r24, 0x0A	; 10
    1576:	98 9e       	mul	r9, r24
    1578:	20 0d       	add	r18, r0
    157a:	11 24       	eor	r1, r1
    157c:	92 2e       	mov	r9, r18
    157e:	11 c0       	rjmp	.+34     	; 0x15a2 <vfprintf+0x10c>
    1580:	ea e0       	ldi	r30, 0x0A	; 10
    1582:	2e 9e       	mul	r2, r30
    1584:	20 0d       	add	r18, r0
    1586:	11 24       	eor	r1, r1
    1588:	22 2e       	mov	r2, r18
    158a:	f3 2d       	mov	r31, r3
    158c:	f0 62       	ori	r31, 0x20	; 32
    158e:	3f 2e       	mov	r3, r31
    1590:	08 c0       	rjmp	.+16     	; 0x15a2 <vfprintf+0x10c>
    1592:	8c 36       	cpi	r24, 0x6C	; 108
    1594:	21 f4       	brne	.+8      	; 0x159e <vfprintf+0x108>
    1596:	83 2d       	mov	r24, r3
    1598:	80 68       	ori	r24, 0x80	; 128
    159a:	38 2e       	mov	r3, r24
    159c:	02 c0       	rjmp	.+4      	; 0x15a2 <vfprintf+0x10c>
    159e:	88 36       	cpi	r24, 0x68	; 104
    15a0:	41 f4       	brne	.+16     	; 0x15b2 <vfprintf+0x11c>
    15a2:	f7 01       	movw	r30, r14
    15a4:	93 fd       	sbrc	r25, 3
    15a6:	85 91       	lpm	r24, Z+
    15a8:	93 ff       	sbrs	r25, 3
    15aa:	81 91       	ld	r24, Z+
    15ac:	7f 01       	movw	r14, r30
    15ae:	81 11       	cpse	r24, r1
    15b0:	b3 cf       	rjmp	.-154    	; 0x1518 <vfprintf+0x82>
    15b2:	98 2f       	mov	r25, r24
    15b4:	9f 7d       	andi	r25, 0xDF	; 223
    15b6:	95 54       	subi	r25, 0x45	; 69
    15b8:	93 30       	cpi	r25, 0x03	; 3
    15ba:	28 f4       	brcc	.+10     	; 0x15c6 <vfprintf+0x130>
    15bc:	0c 5f       	subi	r16, 0xFC	; 252
    15be:	1f 4f       	sbci	r17, 0xFF	; 255
    15c0:	9f e3       	ldi	r25, 0x3F	; 63
    15c2:	99 83       	std	Y+1, r25	; 0x01
    15c4:	0d c0       	rjmp	.+26     	; 0x15e0 <vfprintf+0x14a>
    15c6:	83 36       	cpi	r24, 0x63	; 99
    15c8:	31 f0       	breq	.+12     	; 0x15d6 <vfprintf+0x140>
    15ca:	83 37       	cpi	r24, 0x73	; 115
    15cc:	71 f0       	breq	.+28     	; 0x15ea <vfprintf+0x154>
    15ce:	83 35       	cpi	r24, 0x53	; 83
    15d0:	09 f0       	breq	.+2      	; 0x15d4 <vfprintf+0x13e>
    15d2:	55 c0       	rjmp	.+170    	; 0x167e <vfprintf+0x1e8>
    15d4:	20 c0       	rjmp	.+64     	; 0x1616 <vfprintf+0x180>
    15d6:	f8 01       	movw	r30, r16
    15d8:	80 81       	ld	r24, Z
    15da:	89 83       	std	Y+1, r24	; 0x01
    15dc:	0e 5f       	subi	r16, 0xFE	; 254
    15de:	1f 4f       	sbci	r17, 0xFF	; 255
    15e0:	88 24       	eor	r8, r8
    15e2:	83 94       	inc	r8
    15e4:	91 2c       	mov	r9, r1
    15e6:	53 01       	movw	r10, r6
    15e8:	12 c0       	rjmp	.+36     	; 0x160e <vfprintf+0x178>
    15ea:	28 01       	movw	r4, r16
    15ec:	f2 e0       	ldi	r31, 0x02	; 2
    15ee:	4f 0e       	add	r4, r31
    15f0:	51 1c       	adc	r5, r1
    15f2:	f8 01       	movw	r30, r16
    15f4:	a0 80       	ld	r10, Z
    15f6:	b1 80       	ldd	r11, Z+1	; 0x01
    15f8:	36 fe       	sbrs	r3, 6
    15fa:	03 c0       	rjmp	.+6      	; 0x1602 <vfprintf+0x16c>
    15fc:	69 2d       	mov	r22, r9
    15fe:	70 e0       	ldi	r23, 0x00	; 0
    1600:	02 c0       	rjmp	.+4      	; 0x1606 <vfprintf+0x170>
    1602:	6f ef       	ldi	r22, 0xFF	; 255
    1604:	7f ef       	ldi	r23, 0xFF	; 255
    1606:	c5 01       	movw	r24, r10
    1608:	90 d2       	rcall	.+1312   	; 0x1b2a <strnlen>
    160a:	4c 01       	movw	r8, r24
    160c:	82 01       	movw	r16, r4
    160e:	f3 2d       	mov	r31, r3
    1610:	ff 77       	andi	r31, 0x7F	; 127
    1612:	3f 2e       	mov	r3, r31
    1614:	15 c0       	rjmp	.+42     	; 0x1640 <vfprintf+0x1aa>
    1616:	28 01       	movw	r4, r16
    1618:	22 e0       	ldi	r18, 0x02	; 2
    161a:	42 0e       	add	r4, r18
    161c:	51 1c       	adc	r5, r1
    161e:	f8 01       	movw	r30, r16
    1620:	a0 80       	ld	r10, Z
    1622:	b1 80       	ldd	r11, Z+1	; 0x01
    1624:	36 fe       	sbrs	r3, 6
    1626:	03 c0       	rjmp	.+6      	; 0x162e <vfprintf+0x198>
    1628:	69 2d       	mov	r22, r9
    162a:	70 e0       	ldi	r23, 0x00	; 0
    162c:	02 c0       	rjmp	.+4      	; 0x1632 <vfprintf+0x19c>
    162e:	6f ef       	ldi	r22, 0xFF	; 255
    1630:	7f ef       	ldi	r23, 0xFF	; 255
    1632:	c5 01       	movw	r24, r10
    1634:	68 d2       	rcall	.+1232   	; 0x1b06 <strnlen_P>
    1636:	4c 01       	movw	r8, r24
    1638:	f3 2d       	mov	r31, r3
    163a:	f0 68       	ori	r31, 0x80	; 128
    163c:	3f 2e       	mov	r3, r31
    163e:	82 01       	movw	r16, r4
    1640:	33 fc       	sbrc	r3, 3
    1642:	19 c0       	rjmp	.+50     	; 0x1676 <vfprintf+0x1e0>
    1644:	82 2d       	mov	r24, r2
    1646:	90 e0       	ldi	r25, 0x00	; 0
    1648:	88 16       	cp	r8, r24
    164a:	99 06       	cpc	r9, r25
    164c:	a0 f4       	brcc	.+40     	; 0x1676 <vfprintf+0x1e0>
    164e:	b6 01       	movw	r22, r12
    1650:	80 e2       	ldi	r24, 0x20	; 32
    1652:	90 e0       	ldi	r25, 0x00	; 0
    1654:	75 d2       	rcall	.+1258   	; 0x1b40 <fputc>
    1656:	2a 94       	dec	r2
    1658:	f5 cf       	rjmp	.-22     	; 0x1644 <vfprintf+0x1ae>
    165a:	f5 01       	movw	r30, r10
    165c:	37 fc       	sbrc	r3, 7
    165e:	85 91       	lpm	r24, Z+
    1660:	37 fe       	sbrs	r3, 7
    1662:	81 91       	ld	r24, Z+
    1664:	5f 01       	movw	r10, r30
    1666:	b6 01       	movw	r22, r12
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	6a d2       	rcall	.+1236   	; 0x1b40 <fputc>
    166c:	21 10       	cpse	r2, r1
    166e:	2a 94       	dec	r2
    1670:	21 e0       	ldi	r18, 0x01	; 1
    1672:	82 1a       	sub	r8, r18
    1674:	91 08       	sbc	r9, r1
    1676:	81 14       	cp	r8, r1
    1678:	91 04       	cpc	r9, r1
    167a:	79 f7       	brne	.-34     	; 0x165a <vfprintf+0x1c4>
    167c:	e1 c0       	rjmp	.+450    	; 0x1840 <vfprintf+0x3aa>
    167e:	84 36       	cpi	r24, 0x64	; 100
    1680:	11 f0       	breq	.+4      	; 0x1686 <vfprintf+0x1f0>
    1682:	89 36       	cpi	r24, 0x69	; 105
    1684:	39 f5       	brne	.+78     	; 0x16d4 <vfprintf+0x23e>
    1686:	f8 01       	movw	r30, r16
    1688:	37 fe       	sbrs	r3, 7
    168a:	07 c0       	rjmp	.+14     	; 0x169a <vfprintf+0x204>
    168c:	60 81       	ld	r22, Z
    168e:	71 81       	ldd	r23, Z+1	; 0x01
    1690:	82 81       	ldd	r24, Z+2	; 0x02
    1692:	93 81       	ldd	r25, Z+3	; 0x03
    1694:	0c 5f       	subi	r16, 0xFC	; 252
    1696:	1f 4f       	sbci	r17, 0xFF	; 255
    1698:	08 c0       	rjmp	.+16     	; 0x16aa <vfprintf+0x214>
    169a:	60 81       	ld	r22, Z
    169c:	71 81       	ldd	r23, Z+1	; 0x01
    169e:	07 2e       	mov	r0, r23
    16a0:	00 0c       	add	r0, r0
    16a2:	88 0b       	sbc	r24, r24
    16a4:	99 0b       	sbc	r25, r25
    16a6:	0e 5f       	subi	r16, 0xFE	; 254
    16a8:	1f 4f       	sbci	r17, 0xFF	; 255
    16aa:	f3 2d       	mov	r31, r3
    16ac:	ff 76       	andi	r31, 0x6F	; 111
    16ae:	3f 2e       	mov	r3, r31
    16b0:	97 ff       	sbrs	r25, 7
    16b2:	09 c0       	rjmp	.+18     	; 0x16c6 <vfprintf+0x230>
    16b4:	90 95       	com	r25
    16b6:	80 95       	com	r24
    16b8:	70 95       	com	r23
    16ba:	61 95       	neg	r22
    16bc:	7f 4f       	sbci	r23, 0xFF	; 255
    16be:	8f 4f       	sbci	r24, 0xFF	; 255
    16c0:	9f 4f       	sbci	r25, 0xFF	; 255
    16c2:	f0 68       	ori	r31, 0x80	; 128
    16c4:	3f 2e       	mov	r3, r31
    16c6:	2a e0       	ldi	r18, 0x0A	; 10
    16c8:	30 e0       	ldi	r19, 0x00	; 0
    16ca:	a3 01       	movw	r20, r6
    16cc:	75 d2       	rcall	.+1258   	; 0x1bb8 <__ultoa_invert>
    16ce:	88 2e       	mov	r8, r24
    16d0:	86 18       	sub	r8, r6
    16d2:	44 c0       	rjmp	.+136    	; 0x175c <vfprintf+0x2c6>
    16d4:	85 37       	cpi	r24, 0x75	; 117
    16d6:	31 f4       	brne	.+12     	; 0x16e4 <vfprintf+0x24e>
    16d8:	23 2d       	mov	r18, r3
    16da:	2f 7e       	andi	r18, 0xEF	; 239
    16dc:	b2 2e       	mov	r11, r18
    16de:	2a e0       	ldi	r18, 0x0A	; 10
    16e0:	30 e0       	ldi	r19, 0x00	; 0
    16e2:	25 c0       	rjmp	.+74     	; 0x172e <vfprintf+0x298>
    16e4:	93 2d       	mov	r25, r3
    16e6:	99 7f       	andi	r25, 0xF9	; 249
    16e8:	b9 2e       	mov	r11, r25
    16ea:	8f 36       	cpi	r24, 0x6F	; 111
    16ec:	c1 f0       	breq	.+48     	; 0x171e <vfprintf+0x288>
    16ee:	18 f4       	brcc	.+6      	; 0x16f6 <vfprintf+0x260>
    16f0:	88 35       	cpi	r24, 0x58	; 88
    16f2:	79 f0       	breq	.+30     	; 0x1712 <vfprintf+0x27c>
    16f4:	ae c0       	rjmp	.+348    	; 0x1852 <vfprintf+0x3bc>
    16f6:	80 37       	cpi	r24, 0x70	; 112
    16f8:	19 f0       	breq	.+6      	; 0x1700 <vfprintf+0x26a>
    16fa:	88 37       	cpi	r24, 0x78	; 120
    16fc:	21 f0       	breq	.+8      	; 0x1706 <vfprintf+0x270>
    16fe:	a9 c0       	rjmp	.+338    	; 0x1852 <vfprintf+0x3bc>
    1700:	e9 2f       	mov	r30, r25
    1702:	e0 61       	ori	r30, 0x10	; 16
    1704:	be 2e       	mov	r11, r30
    1706:	b4 fe       	sbrs	r11, 4
    1708:	0d c0       	rjmp	.+26     	; 0x1724 <vfprintf+0x28e>
    170a:	fb 2d       	mov	r31, r11
    170c:	f4 60       	ori	r31, 0x04	; 4
    170e:	bf 2e       	mov	r11, r31
    1710:	09 c0       	rjmp	.+18     	; 0x1724 <vfprintf+0x28e>
    1712:	34 fe       	sbrs	r3, 4
    1714:	0a c0       	rjmp	.+20     	; 0x172a <vfprintf+0x294>
    1716:	29 2f       	mov	r18, r25
    1718:	26 60       	ori	r18, 0x06	; 6
    171a:	b2 2e       	mov	r11, r18
    171c:	06 c0       	rjmp	.+12     	; 0x172a <vfprintf+0x294>
    171e:	28 e0       	ldi	r18, 0x08	; 8
    1720:	30 e0       	ldi	r19, 0x00	; 0
    1722:	05 c0       	rjmp	.+10     	; 0x172e <vfprintf+0x298>
    1724:	20 e1       	ldi	r18, 0x10	; 16
    1726:	30 e0       	ldi	r19, 0x00	; 0
    1728:	02 c0       	rjmp	.+4      	; 0x172e <vfprintf+0x298>
    172a:	20 e1       	ldi	r18, 0x10	; 16
    172c:	32 e0       	ldi	r19, 0x02	; 2
    172e:	f8 01       	movw	r30, r16
    1730:	b7 fe       	sbrs	r11, 7
    1732:	07 c0       	rjmp	.+14     	; 0x1742 <vfprintf+0x2ac>
    1734:	60 81       	ld	r22, Z
    1736:	71 81       	ldd	r23, Z+1	; 0x01
    1738:	82 81       	ldd	r24, Z+2	; 0x02
    173a:	93 81       	ldd	r25, Z+3	; 0x03
    173c:	0c 5f       	subi	r16, 0xFC	; 252
    173e:	1f 4f       	sbci	r17, 0xFF	; 255
    1740:	06 c0       	rjmp	.+12     	; 0x174e <vfprintf+0x2b8>
    1742:	60 81       	ld	r22, Z
    1744:	71 81       	ldd	r23, Z+1	; 0x01
    1746:	80 e0       	ldi	r24, 0x00	; 0
    1748:	90 e0       	ldi	r25, 0x00	; 0
    174a:	0e 5f       	subi	r16, 0xFE	; 254
    174c:	1f 4f       	sbci	r17, 0xFF	; 255
    174e:	a3 01       	movw	r20, r6
    1750:	33 d2       	rcall	.+1126   	; 0x1bb8 <__ultoa_invert>
    1752:	88 2e       	mov	r8, r24
    1754:	86 18       	sub	r8, r6
    1756:	fb 2d       	mov	r31, r11
    1758:	ff 77       	andi	r31, 0x7F	; 127
    175a:	3f 2e       	mov	r3, r31
    175c:	36 fe       	sbrs	r3, 6
    175e:	0d c0       	rjmp	.+26     	; 0x177a <vfprintf+0x2e4>
    1760:	23 2d       	mov	r18, r3
    1762:	2e 7f       	andi	r18, 0xFE	; 254
    1764:	a2 2e       	mov	r10, r18
    1766:	89 14       	cp	r8, r9
    1768:	58 f4       	brcc	.+22     	; 0x1780 <vfprintf+0x2ea>
    176a:	34 fe       	sbrs	r3, 4
    176c:	0b c0       	rjmp	.+22     	; 0x1784 <vfprintf+0x2ee>
    176e:	32 fc       	sbrc	r3, 2
    1770:	09 c0       	rjmp	.+18     	; 0x1784 <vfprintf+0x2ee>
    1772:	83 2d       	mov	r24, r3
    1774:	8e 7e       	andi	r24, 0xEE	; 238
    1776:	a8 2e       	mov	r10, r24
    1778:	05 c0       	rjmp	.+10     	; 0x1784 <vfprintf+0x2ee>
    177a:	b8 2c       	mov	r11, r8
    177c:	a3 2c       	mov	r10, r3
    177e:	03 c0       	rjmp	.+6      	; 0x1786 <vfprintf+0x2f0>
    1780:	b8 2c       	mov	r11, r8
    1782:	01 c0       	rjmp	.+2      	; 0x1786 <vfprintf+0x2f0>
    1784:	b9 2c       	mov	r11, r9
    1786:	a4 fe       	sbrs	r10, 4
    1788:	0f c0       	rjmp	.+30     	; 0x17a8 <vfprintf+0x312>
    178a:	fe 01       	movw	r30, r28
    178c:	e8 0d       	add	r30, r8
    178e:	f1 1d       	adc	r31, r1
    1790:	80 81       	ld	r24, Z
    1792:	80 33       	cpi	r24, 0x30	; 48
    1794:	21 f4       	brne	.+8      	; 0x179e <vfprintf+0x308>
    1796:	9a 2d       	mov	r25, r10
    1798:	99 7e       	andi	r25, 0xE9	; 233
    179a:	a9 2e       	mov	r10, r25
    179c:	09 c0       	rjmp	.+18     	; 0x17b0 <vfprintf+0x31a>
    179e:	a2 fe       	sbrs	r10, 2
    17a0:	06 c0       	rjmp	.+12     	; 0x17ae <vfprintf+0x318>
    17a2:	b3 94       	inc	r11
    17a4:	b3 94       	inc	r11
    17a6:	04 c0       	rjmp	.+8      	; 0x17b0 <vfprintf+0x31a>
    17a8:	8a 2d       	mov	r24, r10
    17aa:	86 78       	andi	r24, 0x86	; 134
    17ac:	09 f0       	breq	.+2      	; 0x17b0 <vfprintf+0x31a>
    17ae:	b3 94       	inc	r11
    17b0:	a3 fc       	sbrc	r10, 3
    17b2:	10 c0       	rjmp	.+32     	; 0x17d4 <vfprintf+0x33e>
    17b4:	a0 fe       	sbrs	r10, 0
    17b6:	06 c0       	rjmp	.+12     	; 0x17c4 <vfprintf+0x32e>
    17b8:	b2 14       	cp	r11, r2
    17ba:	80 f4       	brcc	.+32     	; 0x17dc <vfprintf+0x346>
    17bc:	28 0c       	add	r2, r8
    17be:	92 2c       	mov	r9, r2
    17c0:	9b 18       	sub	r9, r11
    17c2:	0d c0       	rjmp	.+26     	; 0x17de <vfprintf+0x348>
    17c4:	b2 14       	cp	r11, r2
    17c6:	58 f4       	brcc	.+22     	; 0x17de <vfprintf+0x348>
    17c8:	b6 01       	movw	r22, r12
    17ca:	80 e2       	ldi	r24, 0x20	; 32
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	b8 d1       	rcall	.+880    	; 0x1b40 <fputc>
    17d0:	b3 94       	inc	r11
    17d2:	f8 cf       	rjmp	.-16     	; 0x17c4 <vfprintf+0x32e>
    17d4:	b2 14       	cp	r11, r2
    17d6:	18 f4       	brcc	.+6      	; 0x17de <vfprintf+0x348>
    17d8:	2b 18       	sub	r2, r11
    17da:	02 c0       	rjmp	.+4      	; 0x17e0 <vfprintf+0x34a>
    17dc:	98 2c       	mov	r9, r8
    17de:	21 2c       	mov	r2, r1
    17e0:	a4 fe       	sbrs	r10, 4
    17e2:	0f c0       	rjmp	.+30     	; 0x1802 <vfprintf+0x36c>
    17e4:	b6 01       	movw	r22, r12
    17e6:	80 e3       	ldi	r24, 0x30	; 48
    17e8:	90 e0       	ldi	r25, 0x00	; 0
    17ea:	aa d1       	rcall	.+852    	; 0x1b40 <fputc>
    17ec:	a2 fe       	sbrs	r10, 2
    17ee:	16 c0       	rjmp	.+44     	; 0x181c <vfprintf+0x386>
    17f0:	a1 fc       	sbrc	r10, 1
    17f2:	03 c0       	rjmp	.+6      	; 0x17fa <vfprintf+0x364>
    17f4:	88 e7       	ldi	r24, 0x78	; 120
    17f6:	90 e0       	ldi	r25, 0x00	; 0
    17f8:	02 c0       	rjmp	.+4      	; 0x17fe <vfprintf+0x368>
    17fa:	88 e5       	ldi	r24, 0x58	; 88
    17fc:	90 e0       	ldi	r25, 0x00	; 0
    17fe:	b6 01       	movw	r22, r12
    1800:	0c c0       	rjmp	.+24     	; 0x181a <vfprintf+0x384>
    1802:	8a 2d       	mov	r24, r10
    1804:	86 78       	andi	r24, 0x86	; 134
    1806:	51 f0       	breq	.+20     	; 0x181c <vfprintf+0x386>
    1808:	a1 fe       	sbrs	r10, 1
    180a:	02 c0       	rjmp	.+4      	; 0x1810 <vfprintf+0x37a>
    180c:	8b e2       	ldi	r24, 0x2B	; 43
    180e:	01 c0       	rjmp	.+2      	; 0x1812 <vfprintf+0x37c>
    1810:	80 e2       	ldi	r24, 0x20	; 32
    1812:	a7 fc       	sbrc	r10, 7
    1814:	8d e2       	ldi	r24, 0x2D	; 45
    1816:	b6 01       	movw	r22, r12
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	92 d1       	rcall	.+804    	; 0x1b40 <fputc>
    181c:	89 14       	cp	r8, r9
    181e:	30 f4       	brcc	.+12     	; 0x182c <vfprintf+0x396>
    1820:	b6 01       	movw	r22, r12
    1822:	80 e3       	ldi	r24, 0x30	; 48
    1824:	90 e0       	ldi	r25, 0x00	; 0
    1826:	8c d1       	rcall	.+792    	; 0x1b40 <fputc>
    1828:	9a 94       	dec	r9
    182a:	f8 cf       	rjmp	.-16     	; 0x181c <vfprintf+0x386>
    182c:	8a 94       	dec	r8
    182e:	f3 01       	movw	r30, r6
    1830:	e8 0d       	add	r30, r8
    1832:	f1 1d       	adc	r31, r1
    1834:	80 81       	ld	r24, Z
    1836:	b6 01       	movw	r22, r12
    1838:	90 e0       	ldi	r25, 0x00	; 0
    183a:	82 d1       	rcall	.+772    	; 0x1b40 <fputc>
    183c:	81 10       	cpse	r8, r1
    183e:	f6 cf       	rjmp	.-20     	; 0x182c <vfprintf+0x396>
    1840:	22 20       	and	r2, r2
    1842:	09 f4       	brne	.+2      	; 0x1846 <vfprintf+0x3b0>
    1844:	4e ce       	rjmp	.-868    	; 0x14e2 <vfprintf+0x4c>
    1846:	b6 01       	movw	r22, r12
    1848:	80 e2       	ldi	r24, 0x20	; 32
    184a:	90 e0       	ldi	r25, 0x00	; 0
    184c:	79 d1       	rcall	.+754    	; 0x1b40 <fputc>
    184e:	2a 94       	dec	r2
    1850:	f7 cf       	rjmp	.-18     	; 0x1840 <vfprintf+0x3aa>
    1852:	f6 01       	movw	r30, r12
    1854:	86 81       	ldd	r24, Z+6	; 0x06
    1856:	97 81       	ldd	r25, Z+7	; 0x07
    1858:	02 c0       	rjmp	.+4      	; 0x185e <vfprintf+0x3c8>
    185a:	8f ef       	ldi	r24, 0xFF	; 255
    185c:	9f ef       	ldi	r25, 0xFF	; 255
    185e:	2b 96       	adiw	r28, 0x0b	; 11
    1860:	0f b6       	in	r0, 0x3f	; 63
    1862:	f8 94       	cli
    1864:	de bf       	out	0x3e, r29	; 62
    1866:	0f be       	out	0x3f, r0	; 63
    1868:	cd bf       	out	0x3d, r28	; 61
    186a:	df 91       	pop	r29
    186c:	cf 91       	pop	r28
    186e:	1f 91       	pop	r17
    1870:	0f 91       	pop	r16
    1872:	ff 90       	pop	r15
    1874:	ef 90       	pop	r14
    1876:	df 90       	pop	r13
    1878:	cf 90       	pop	r12
    187a:	bf 90       	pop	r11
    187c:	af 90       	pop	r10
    187e:	9f 90       	pop	r9
    1880:	8f 90       	pop	r8
    1882:	7f 90       	pop	r7
    1884:	6f 90       	pop	r6
    1886:	5f 90       	pop	r5
    1888:	4f 90       	pop	r4
    188a:	3f 90       	pop	r3
    188c:	2f 90       	pop	r2
    188e:	08 95       	ret

00001890 <calloc>:
    1890:	0f 93       	push	r16
    1892:	1f 93       	push	r17
    1894:	cf 93       	push	r28
    1896:	df 93       	push	r29
    1898:	86 9f       	mul	r24, r22
    189a:	80 01       	movw	r16, r0
    189c:	87 9f       	mul	r24, r23
    189e:	10 0d       	add	r17, r0
    18a0:	96 9f       	mul	r25, r22
    18a2:	10 0d       	add	r17, r0
    18a4:	11 24       	eor	r1, r1
    18a6:	c8 01       	movw	r24, r16
    18a8:	0d d0       	rcall	.+26     	; 0x18c4 <malloc>
    18aa:	ec 01       	movw	r28, r24
    18ac:	00 97       	sbiw	r24, 0x00	; 0
    18ae:	21 f0       	breq	.+8      	; 0x18b8 <calloc+0x28>
    18b0:	a8 01       	movw	r20, r16
    18b2:	60 e0       	ldi	r22, 0x00	; 0
    18b4:	70 e0       	ldi	r23, 0x00	; 0
    18b6:	32 d1       	rcall	.+612    	; 0x1b1c <memset>
    18b8:	ce 01       	movw	r24, r28
    18ba:	df 91       	pop	r29
    18bc:	cf 91       	pop	r28
    18be:	1f 91       	pop	r17
    18c0:	0f 91       	pop	r16
    18c2:	08 95       	ret

000018c4 <malloc>:
    18c4:	0f 93       	push	r16
    18c6:	1f 93       	push	r17
    18c8:	cf 93       	push	r28
    18ca:	df 93       	push	r29
    18cc:	82 30       	cpi	r24, 0x02	; 2
    18ce:	91 05       	cpc	r25, r1
    18d0:	10 f4       	brcc	.+4      	; 0x18d6 <malloc+0x12>
    18d2:	82 e0       	ldi	r24, 0x02	; 2
    18d4:	90 e0       	ldi	r25, 0x00	; 0
    18d6:	e0 91 d6 02 	lds	r30, 0x02D6	; 0x8002d6 <__flp>
    18da:	f0 91 d7 02 	lds	r31, 0x02D7	; 0x8002d7 <__flp+0x1>
    18de:	20 e0       	ldi	r18, 0x00	; 0
    18e0:	30 e0       	ldi	r19, 0x00	; 0
    18e2:	a0 e0       	ldi	r26, 0x00	; 0
    18e4:	b0 e0       	ldi	r27, 0x00	; 0
    18e6:	30 97       	sbiw	r30, 0x00	; 0
    18e8:	19 f1       	breq	.+70     	; 0x1930 <malloc+0x6c>
    18ea:	40 81       	ld	r20, Z
    18ec:	51 81       	ldd	r21, Z+1	; 0x01
    18ee:	02 81       	ldd	r16, Z+2	; 0x02
    18f0:	13 81       	ldd	r17, Z+3	; 0x03
    18f2:	48 17       	cp	r20, r24
    18f4:	59 07       	cpc	r21, r25
    18f6:	c8 f0       	brcs	.+50     	; 0x192a <malloc+0x66>
    18f8:	84 17       	cp	r24, r20
    18fa:	95 07       	cpc	r25, r21
    18fc:	69 f4       	brne	.+26     	; 0x1918 <malloc+0x54>
    18fe:	10 97       	sbiw	r26, 0x00	; 0
    1900:	31 f0       	breq	.+12     	; 0x190e <malloc+0x4a>
    1902:	12 96       	adiw	r26, 0x02	; 2
    1904:	0c 93       	st	X, r16
    1906:	12 97       	sbiw	r26, 0x02	; 2
    1908:	13 96       	adiw	r26, 0x03	; 3
    190a:	1c 93       	st	X, r17
    190c:	27 c0       	rjmp	.+78     	; 0x195c <malloc+0x98>
    190e:	00 93 d6 02 	sts	0x02D6, r16	; 0x8002d6 <__flp>
    1912:	10 93 d7 02 	sts	0x02D7, r17	; 0x8002d7 <__flp+0x1>
    1916:	22 c0       	rjmp	.+68     	; 0x195c <malloc+0x98>
    1918:	21 15       	cp	r18, r1
    191a:	31 05       	cpc	r19, r1
    191c:	19 f0       	breq	.+6      	; 0x1924 <malloc+0x60>
    191e:	42 17       	cp	r20, r18
    1920:	53 07       	cpc	r21, r19
    1922:	18 f4       	brcc	.+6      	; 0x192a <malloc+0x66>
    1924:	9a 01       	movw	r18, r20
    1926:	bd 01       	movw	r22, r26
    1928:	ef 01       	movw	r28, r30
    192a:	df 01       	movw	r26, r30
    192c:	f8 01       	movw	r30, r16
    192e:	db cf       	rjmp	.-74     	; 0x18e6 <malloc+0x22>
    1930:	21 15       	cp	r18, r1
    1932:	31 05       	cpc	r19, r1
    1934:	f9 f0       	breq	.+62     	; 0x1974 <malloc+0xb0>
    1936:	28 1b       	sub	r18, r24
    1938:	39 0b       	sbc	r19, r25
    193a:	24 30       	cpi	r18, 0x04	; 4
    193c:	31 05       	cpc	r19, r1
    193e:	80 f4       	brcc	.+32     	; 0x1960 <malloc+0x9c>
    1940:	8a 81       	ldd	r24, Y+2	; 0x02
    1942:	9b 81       	ldd	r25, Y+3	; 0x03
    1944:	61 15       	cp	r22, r1
    1946:	71 05       	cpc	r23, r1
    1948:	21 f0       	breq	.+8      	; 0x1952 <malloc+0x8e>
    194a:	fb 01       	movw	r30, r22
    194c:	93 83       	std	Z+3, r25	; 0x03
    194e:	82 83       	std	Z+2, r24	; 0x02
    1950:	04 c0       	rjmp	.+8      	; 0x195a <malloc+0x96>
    1952:	90 93 d7 02 	sts	0x02D7, r25	; 0x8002d7 <__flp+0x1>
    1956:	80 93 d6 02 	sts	0x02D6, r24	; 0x8002d6 <__flp>
    195a:	fe 01       	movw	r30, r28
    195c:	32 96       	adiw	r30, 0x02	; 2
    195e:	44 c0       	rjmp	.+136    	; 0x19e8 <malloc+0x124>
    1960:	fe 01       	movw	r30, r28
    1962:	e2 0f       	add	r30, r18
    1964:	f3 1f       	adc	r31, r19
    1966:	81 93       	st	Z+, r24
    1968:	91 93       	st	Z+, r25
    196a:	22 50       	subi	r18, 0x02	; 2
    196c:	31 09       	sbc	r19, r1
    196e:	39 83       	std	Y+1, r19	; 0x01
    1970:	28 83       	st	Y, r18
    1972:	3a c0       	rjmp	.+116    	; 0x19e8 <malloc+0x124>
    1974:	20 91 d4 02 	lds	r18, 0x02D4	; 0x8002d4 <__brkval>
    1978:	30 91 d5 02 	lds	r19, 0x02D5	; 0x8002d5 <__brkval+0x1>
    197c:	23 2b       	or	r18, r19
    197e:	41 f4       	brne	.+16     	; 0x1990 <malloc+0xcc>
    1980:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1984:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1988:	30 93 d5 02 	sts	0x02D5, r19	; 0x8002d5 <__brkval+0x1>
    198c:	20 93 d4 02 	sts	0x02D4, r18	; 0x8002d4 <__brkval>
    1990:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1994:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1998:	21 15       	cp	r18, r1
    199a:	31 05       	cpc	r19, r1
    199c:	41 f4       	brne	.+16     	; 0x19ae <malloc+0xea>
    199e:	2d b7       	in	r18, 0x3d	; 61
    19a0:	3e b7       	in	r19, 0x3e	; 62
    19a2:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    19a6:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    19aa:	24 1b       	sub	r18, r20
    19ac:	35 0b       	sbc	r19, r21
    19ae:	e0 91 d4 02 	lds	r30, 0x02D4	; 0x8002d4 <__brkval>
    19b2:	f0 91 d5 02 	lds	r31, 0x02D5	; 0x8002d5 <__brkval+0x1>
    19b6:	e2 17       	cp	r30, r18
    19b8:	f3 07       	cpc	r31, r19
    19ba:	a0 f4       	brcc	.+40     	; 0x19e4 <malloc+0x120>
    19bc:	2e 1b       	sub	r18, r30
    19be:	3f 0b       	sbc	r19, r31
    19c0:	28 17       	cp	r18, r24
    19c2:	39 07       	cpc	r19, r25
    19c4:	78 f0       	brcs	.+30     	; 0x19e4 <malloc+0x120>
    19c6:	ac 01       	movw	r20, r24
    19c8:	4e 5f       	subi	r20, 0xFE	; 254
    19ca:	5f 4f       	sbci	r21, 0xFF	; 255
    19cc:	24 17       	cp	r18, r20
    19ce:	35 07       	cpc	r19, r21
    19d0:	48 f0       	brcs	.+18     	; 0x19e4 <malloc+0x120>
    19d2:	4e 0f       	add	r20, r30
    19d4:	5f 1f       	adc	r21, r31
    19d6:	50 93 d5 02 	sts	0x02D5, r21	; 0x8002d5 <__brkval+0x1>
    19da:	40 93 d4 02 	sts	0x02D4, r20	; 0x8002d4 <__brkval>
    19de:	81 93       	st	Z+, r24
    19e0:	91 93       	st	Z+, r25
    19e2:	02 c0       	rjmp	.+4      	; 0x19e8 <malloc+0x124>
    19e4:	e0 e0       	ldi	r30, 0x00	; 0
    19e6:	f0 e0       	ldi	r31, 0x00	; 0
    19e8:	cf 01       	movw	r24, r30
    19ea:	df 91       	pop	r29
    19ec:	cf 91       	pop	r28
    19ee:	1f 91       	pop	r17
    19f0:	0f 91       	pop	r16
    19f2:	08 95       	ret

000019f4 <free>:
    19f4:	cf 93       	push	r28
    19f6:	df 93       	push	r29
    19f8:	00 97       	sbiw	r24, 0x00	; 0
    19fa:	09 f4       	brne	.+2      	; 0x19fe <free+0xa>
    19fc:	81 c0       	rjmp	.+258    	; 0x1b00 <free+0x10c>
    19fe:	fc 01       	movw	r30, r24
    1a00:	32 97       	sbiw	r30, 0x02	; 2
    1a02:	13 82       	std	Z+3, r1	; 0x03
    1a04:	12 82       	std	Z+2, r1	; 0x02
    1a06:	a0 91 d6 02 	lds	r26, 0x02D6	; 0x8002d6 <__flp>
    1a0a:	b0 91 d7 02 	lds	r27, 0x02D7	; 0x8002d7 <__flp+0x1>
    1a0e:	10 97       	sbiw	r26, 0x00	; 0
    1a10:	81 f4       	brne	.+32     	; 0x1a32 <free+0x3e>
    1a12:	20 81       	ld	r18, Z
    1a14:	31 81       	ldd	r19, Z+1	; 0x01
    1a16:	82 0f       	add	r24, r18
    1a18:	93 1f       	adc	r25, r19
    1a1a:	20 91 d4 02 	lds	r18, 0x02D4	; 0x8002d4 <__brkval>
    1a1e:	30 91 d5 02 	lds	r19, 0x02D5	; 0x8002d5 <__brkval+0x1>
    1a22:	28 17       	cp	r18, r24
    1a24:	39 07       	cpc	r19, r25
    1a26:	51 f5       	brne	.+84     	; 0x1a7c <free+0x88>
    1a28:	f0 93 d5 02 	sts	0x02D5, r31	; 0x8002d5 <__brkval+0x1>
    1a2c:	e0 93 d4 02 	sts	0x02D4, r30	; 0x8002d4 <__brkval>
    1a30:	67 c0       	rjmp	.+206    	; 0x1b00 <free+0x10c>
    1a32:	ed 01       	movw	r28, r26
    1a34:	20 e0       	ldi	r18, 0x00	; 0
    1a36:	30 e0       	ldi	r19, 0x00	; 0
    1a38:	ce 17       	cp	r28, r30
    1a3a:	df 07       	cpc	r29, r31
    1a3c:	40 f4       	brcc	.+16     	; 0x1a4e <free+0x5a>
    1a3e:	4a 81       	ldd	r20, Y+2	; 0x02
    1a40:	5b 81       	ldd	r21, Y+3	; 0x03
    1a42:	9e 01       	movw	r18, r28
    1a44:	41 15       	cp	r20, r1
    1a46:	51 05       	cpc	r21, r1
    1a48:	f1 f0       	breq	.+60     	; 0x1a86 <free+0x92>
    1a4a:	ea 01       	movw	r28, r20
    1a4c:	f5 cf       	rjmp	.-22     	; 0x1a38 <free+0x44>
    1a4e:	d3 83       	std	Z+3, r29	; 0x03
    1a50:	c2 83       	std	Z+2, r28	; 0x02
    1a52:	40 81       	ld	r20, Z
    1a54:	51 81       	ldd	r21, Z+1	; 0x01
    1a56:	84 0f       	add	r24, r20
    1a58:	95 1f       	adc	r25, r21
    1a5a:	c8 17       	cp	r28, r24
    1a5c:	d9 07       	cpc	r29, r25
    1a5e:	59 f4       	brne	.+22     	; 0x1a76 <free+0x82>
    1a60:	88 81       	ld	r24, Y
    1a62:	99 81       	ldd	r25, Y+1	; 0x01
    1a64:	84 0f       	add	r24, r20
    1a66:	95 1f       	adc	r25, r21
    1a68:	02 96       	adiw	r24, 0x02	; 2
    1a6a:	91 83       	std	Z+1, r25	; 0x01
    1a6c:	80 83       	st	Z, r24
    1a6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a70:	9b 81       	ldd	r25, Y+3	; 0x03
    1a72:	93 83       	std	Z+3, r25	; 0x03
    1a74:	82 83       	std	Z+2, r24	; 0x02
    1a76:	21 15       	cp	r18, r1
    1a78:	31 05       	cpc	r19, r1
    1a7a:	29 f4       	brne	.+10     	; 0x1a86 <free+0x92>
    1a7c:	f0 93 d7 02 	sts	0x02D7, r31	; 0x8002d7 <__flp+0x1>
    1a80:	e0 93 d6 02 	sts	0x02D6, r30	; 0x8002d6 <__flp>
    1a84:	3d c0       	rjmp	.+122    	; 0x1b00 <free+0x10c>
    1a86:	e9 01       	movw	r28, r18
    1a88:	fb 83       	std	Y+3, r31	; 0x03
    1a8a:	ea 83       	std	Y+2, r30	; 0x02
    1a8c:	49 91       	ld	r20, Y+
    1a8e:	59 91       	ld	r21, Y+
    1a90:	c4 0f       	add	r28, r20
    1a92:	d5 1f       	adc	r29, r21
    1a94:	ec 17       	cp	r30, r28
    1a96:	fd 07       	cpc	r31, r29
    1a98:	61 f4       	brne	.+24     	; 0x1ab2 <free+0xbe>
    1a9a:	80 81       	ld	r24, Z
    1a9c:	91 81       	ldd	r25, Z+1	; 0x01
    1a9e:	84 0f       	add	r24, r20
    1aa0:	95 1f       	adc	r25, r21
    1aa2:	02 96       	adiw	r24, 0x02	; 2
    1aa4:	e9 01       	movw	r28, r18
    1aa6:	99 83       	std	Y+1, r25	; 0x01
    1aa8:	88 83       	st	Y, r24
    1aaa:	82 81       	ldd	r24, Z+2	; 0x02
    1aac:	93 81       	ldd	r25, Z+3	; 0x03
    1aae:	9b 83       	std	Y+3, r25	; 0x03
    1ab0:	8a 83       	std	Y+2, r24	; 0x02
    1ab2:	e0 e0       	ldi	r30, 0x00	; 0
    1ab4:	f0 e0       	ldi	r31, 0x00	; 0
    1ab6:	12 96       	adiw	r26, 0x02	; 2
    1ab8:	8d 91       	ld	r24, X+
    1aba:	9c 91       	ld	r25, X
    1abc:	13 97       	sbiw	r26, 0x03	; 3
    1abe:	00 97       	sbiw	r24, 0x00	; 0
    1ac0:	19 f0       	breq	.+6      	; 0x1ac8 <free+0xd4>
    1ac2:	fd 01       	movw	r30, r26
    1ac4:	dc 01       	movw	r26, r24
    1ac6:	f7 cf       	rjmp	.-18     	; 0x1ab6 <free+0xc2>
    1ac8:	8d 91       	ld	r24, X+
    1aca:	9c 91       	ld	r25, X
    1acc:	11 97       	sbiw	r26, 0x01	; 1
    1ace:	9d 01       	movw	r18, r26
    1ad0:	2e 5f       	subi	r18, 0xFE	; 254
    1ad2:	3f 4f       	sbci	r19, 0xFF	; 255
    1ad4:	82 0f       	add	r24, r18
    1ad6:	93 1f       	adc	r25, r19
    1ad8:	20 91 d4 02 	lds	r18, 0x02D4	; 0x8002d4 <__brkval>
    1adc:	30 91 d5 02 	lds	r19, 0x02D5	; 0x8002d5 <__brkval+0x1>
    1ae0:	28 17       	cp	r18, r24
    1ae2:	39 07       	cpc	r19, r25
    1ae4:	69 f4       	brne	.+26     	; 0x1b00 <free+0x10c>
    1ae6:	30 97       	sbiw	r30, 0x00	; 0
    1ae8:	29 f4       	brne	.+10     	; 0x1af4 <free+0x100>
    1aea:	10 92 d7 02 	sts	0x02D7, r1	; 0x8002d7 <__flp+0x1>
    1aee:	10 92 d6 02 	sts	0x02D6, r1	; 0x8002d6 <__flp>
    1af2:	02 c0       	rjmp	.+4      	; 0x1af8 <free+0x104>
    1af4:	13 82       	std	Z+3, r1	; 0x03
    1af6:	12 82       	std	Z+2, r1	; 0x02
    1af8:	b0 93 d5 02 	sts	0x02D5, r27	; 0x8002d5 <__brkval+0x1>
    1afc:	a0 93 d4 02 	sts	0x02D4, r26	; 0x8002d4 <__brkval>
    1b00:	df 91       	pop	r29
    1b02:	cf 91       	pop	r28
    1b04:	08 95       	ret

00001b06 <strnlen_P>:
    1b06:	fc 01       	movw	r30, r24
    1b08:	05 90       	lpm	r0, Z+
    1b0a:	61 50       	subi	r22, 0x01	; 1
    1b0c:	70 40       	sbci	r23, 0x00	; 0
    1b0e:	01 10       	cpse	r0, r1
    1b10:	d8 f7       	brcc	.-10     	; 0x1b08 <strnlen_P+0x2>
    1b12:	80 95       	com	r24
    1b14:	90 95       	com	r25
    1b16:	8e 0f       	add	r24, r30
    1b18:	9f 1f       	adc	r25, r31
    1b1a:	08 95       	ret

00001b1c <memset>:
    1b1c:	dc 01       	movw	r26, r24
    1b1e:	01 c0       	rjmp	.+2      	; 0x1b22 <memset+0x6>
    1b20:	6d 93       	st	X+, r22
    1b22:	41 50       	subi	r20, 0x01	; 1
    1b24:	50 40       	sbci	r21, 0x00	; 0
    1b26:	e0 f7       	brcc	.-8      	; 0x1b20 <memset+0x4>
    1b28:	08 95       	ret

00001b2a <strnlen>:
    1b2a:	fc 01       	movw	r30, r24
    1b2c:	61 50       	subi	r22, 0x01	; 1
    1b2e:	70 40       	sbci	r23, 0x00	; 0
    1b30:	01 90       	ld	r0, Z+
    1b32:	01 10       	cpse	r0, r1
    1b34:	d8 f7       	brcc	.-10     	; 0x1b2c <strnlen+0x2>
    1b36:	80 95       	com	r24
    1b38:	90 95       	com	r25
    1b3a:	8e 0f       	add	r24, r30
    1b3c:	9f 1f       	adc	r25, r31
    1b3e:	08 95       	ret

00001b40 <fputc>:
    1b40:	0f 93       	push	r16
    1b42:	1f 93       	push	r17
    1b44:	cf 93       	push	r28
    1b46:	df 93       	push	r29
    1b48:	fb 01       	movw	r30, r22
    1b4a:	23 81       	ldd	r18, Z+3	; 0x03
    1b4c:	21 fd       	sbrc	r18, 1
    1b4e:	03 c0       	rjmp	.+6      	; 0x1b56 <fputc+0x16>
    1b50:	8f ef       	ldi	r24, 0xFF	; 255
    1b52:	9f ef       	ldi	r25, 0xFF	; 255
    1b54:	2c c0       	rjmp	.+88     	; 0x1bae <fputc+0x6e>
    1b56:	22 ff       	sbrs	r18, 2
    1b58:	16 c0       	rjmp	.+44     	; 0x1b86 <fputc+0x46>
    1b5a:	46 81       	ldd	r20, Z+6	; 0x06
    1b5c:	57 81       	ldd	r21, Z+7	; 0x07
    1b5e:	24 81       	ldd	r18, Z+4	; 0x04
    1b60:	35 81       	ldd	r19, Z+5	; 0x05
    1b62:	42 17       	cp	r20, r18
    1b64:	53 07       	cpc	r21, r19
    1b66:	44 f4       	brge	.+16     	; 0x1b78 <fputc+0x38>
    1b68:	a0 81       	ld	r26, Z
    1b6a:	b1 81       	ldd	r27, Z+1	; 0x01
    1b6c:	9d 01       	movw	r18, r26
    1b6e:	2f 5f       	subi	r18, 0xFF	; 255
    1b70:	3f 4f       	sbci	r19, 0xFF	; 255
    1b72:	31 83       	std	Z+1, r19	; 0x01
    1b74:	20 83       	st	Z, r18
    1b76:	8c 93       	st	X, r24
    1b78:	26 81       	ldd	r18, Z+6	; 0x06
    1b7a:	37 81       	ldd	r19, Z+7	; 0x07
    1b7c:	2f 5f       	subi	r18, 0xFF	; 255
    1b7e:	3f 4f       	sbci	r19, 0xFF	; 255
    1b80:	37 83       	std	Z+7, r19	; 0x07
    1b82:	26 83       	std	Z+6, r18	; 0x06
    1b84:	14 c0       	rjmp	.+40     	; 0x1bae <fputc+0x6e>
    1b86:	8b 01       	movw	r16, r22
    1b88:	ec 01       	movw	r28, r24
    1b8a:	fb 01       	movw	r30, r22
    1b8c:	00 84       	ldd	r0, Z+8	; 0x08
    1b8e:	f1 85       	ldd	r31, Z+9	; 0x09
    1b90:	e0 2d       	mov	r30, r0
    1b92:	19 95       	eicall
    1b94:	89 2b       	or	r24, r25
    1b96:	e1 f6       	brne	.-72     	; 0x1b50 <fputc+0x10>
    1b98:	d8 01       	movw	r26, r16
    1b9a:	16 96       	adiw	r26, 0x06	; 6
    1b9c:	8d 91       	ld	r24, X+
    1b9e:	9c 91       	ld	r25, X
    1ba0:	17 97       	sbiw	r26, 0x07	; 7
    1ba2:	01 96       	adiw	r24, 0x01	; 1
    1ba4:	17 96       	adiw	r26, 0x07	; 7
    1ba6:	9c 93       	st	X, r25
    1ba8:	8e 93       	st	-X, r24
    1baa:	16 97       	sbiw	r26, 0x06	; 6
    1bac:	ce 01       	movw	r24, r28
    1bae:	df 91       	pop	r29
    1bb0:	cf 91       	pop	r28
    1bb2:	1f 91       	pop	r17
    1bb4:	0f 91       	pop	r16
    1bb6:	08 95       	ret

00001bb8 <__ultoa_invert>:
    1bb8:	fa 01       	movw	r30, r20
    1bba:	aa 27       	eor	r26, r26
    1bbc:	28 30       	cpi	r18, 0x08	; 8
    1bbe:	51 f1       	breq	.+84     	; 0x1c14 <__ultoa_invert+0x5c>
    1bc0:	20 31       	cpi	r18, 0x10	; 16
    1bc2:	81 f1       	breq	.+96     	; 0x1c24 <__ultoa_invert+0x6c>
    1bc4:	e8 94       	clt
    1bc6:	6f 93       	push	r22
    1bc8:	6e 7f       	andi	r22, 0xFE	; 254
    1bca:	6e 5f       	subi	r22, 0xFE	; 254
    1bcc:	7f 4f       	sbci	r23, 0xFF	; 255
    1bce:	8f 4f       	sbci	r24, 0xFF	; 255
    1bd0:	9f 4f       	sbci	r25, 0xFF	; 255
    1bd2:	af 4f       	sbci	r26, 0xFF	; 255
    1bd4:	b1 e0       	ldi	r27, 0x01	; 1
    1bd6:	3e d0       	rcall	.+124    	; 0x1c54 <__ultoa_invert+0x9c>
    1bd8:	b4 e0       	ldi	r27, 0x04	; 4
    1bda:	3c d0       	rcall	.+120    	; 0x1c54 <__ultoa_invert+0x9c>
    1bdc:	67 0f       	add	r22, r23
    1bde:	78 1f       	adc	r23, r24
    1be0:	89 1f       	adc	r24, r25
    1be2:	9a 1f       	adc	r25, r26
    1be4:	a1 1d       	adc	r26, r1
    1be6:	68 0f       	add	r22, r24
    1be8:	79 1f       	adc	r23, r25
    1bea:	8a 1f       	adc	r24, r26
    1bec:	91 1d       	adc	r25, r1
    1bee:	a1 1d       	adc	r26, r1
    1bf0:	6a 0f       	add	r22, r26
    1bf2:	71 1d       	adc	r23, r1
    1bf4:	81 1d       	adc	r24, r1
    1bf6:	91 1d       	adc	r25, r1
    1bf8:	a1 1d       	adc	r26, r1
    1bfa:	20 d0       	rcall	.+64     	; 0x1c3c <__ultoa_invert+0x84>
    1bfc:	09 f4       	brne	.+2      	; 0x1c00 <__ultoa_invert+0x48>
    1bfe:	68 94       	set
    1c00:	3f 91       	pop	r19
    1c02:	2a e0       	ldi	r18, 0x0A	; 10
    1c04:	26 9f       	mul	r18, r22
    1c06:	11 24       	eor	r1, r1
    1c08:	30 19       	sub	r19, r0
    1c0a:	30 5d       	subi	r19, 0xD0	; 208
    1c0c:	31 93       	st	Z+, r19
    1c0e:	de f6       	brtc	.-74     	; 0x1bc6 <__ultoa_invert+0xe>
    1c10:	cf 01       	movw	r24, r30
    1c12:	08 95       	ret
    1c14:	46 2f       	mov	r20, r22
    1c16:	47 70       	andi	r20, 0x07	; 7
    1c18:	40 5d       	subi	r20, 0xD0	; 208
    1c1a:	41 93       	st	Z+, r20
    1c1c:	b3 e0       	ldi	r27, 0x03	; 3
    1c1e:	0f d0       	rcall	.+30     	; 0x1c3e <__ultoa_invert+0x86>
    1c20:	c9 f7       	brne	.-14     	; 0x1c14 <__ultoa_invert+0x5c>
    1c22:	f6 cf       	rjmp	.-20     	; 0x1c10 <__ultoa_invert+0x58>
    1c24:	46 2f       	mov	r20, r22
    1c26:	4f 70       	andi	r20, 0x0F	; 15
    1c28:	40 5d       	subi	r20, 0xD0	; 208
    1c2a:	4a 33       	cpi	r20, 0x3A	; 58
    1c2c:	18 f0       	brcs	.+6      	; 0x1c34 <__ultoa_invert+0x7c>
    1c2e:	49 5d       	subi	r20, 0xD9	; 217
    1c30:	31 fd       	sbrc	r19, 1
    1c32:	40 52       	subi	r20, 0x20	; 32
    1c34:	41 93       	st	Z+, r20
    1c36:	02 d0       	rcall	.+4      	; 0x1c3c <__ultoa_invert+0x84>
    1c38:	a9 f7       	brne	.-22     	; 0x1c24 <__ultoa_invert+0x6c>
    1c3a:	ea cf       	rjmp	.-44     	; 0x1c10 <__ultoa_invert+0x58>
    1c3c:	b4 e0       	ldi	r27, 0x04	; 4
    1c3e:	a6 95       	lsr	r26
    1c40:	97 95       	ror	r25
    1c42:	87 95       	ror	r24
    1c44:	77 95       	ror	r23
    1c46:	67 95       	ror	r22
    1c48:	ba 95       	dec	r27
    1c4a:	c9 f7       	brne	.-14     	; 0x1c3e <__ultoa_invert+0x86>
    1c4c:	00 97       	sbiw	r24, 0x00	; 0
    1c4e:	61 05       	cpc	r22, r1
    1c50:	71 05       	cpc	r23, r1
    1c52:	08 95       	ret
    1c54:	9b 01       	movw	r18, r22
    1c56:	ac 01       	movw	r20, r24
    1c58:	0a 2e       	mov	r0, r26
    1c5a:	06 94       	lsr	r0
    1c5c:	57 95       	ror	r21
    1c5e:	47 95       	ror	r20
    1c60:	37 95       	ror	r19
    1c62:	27 95       	ror	r18
    1c64:	ba 95       	dec	r27
    1c66:	c9 f7       	brne	.-14     	; 0x1c5a <__ultoa_invert+0xa2>
    1c68:	62 0f       	add	r22, r18
    1c6a:	73 1f       	adc	r23, r19
    1c6c:	84 1f       	adc	r24, r20
    1c6e:	95 1f       	adc	r25, r21
    1c70:	a0 1d       	adc	r26, r0
    1c72:	08 95       	ret

00001c74 <_exit>:
    1c74:	f8 94       	cli

00001c76 <__stop_program>:
    1c76:	ff cf       	rjmp	.-2      	; 0x1c76 <__stop_program>
