{"vcs1":{"timestamp_begin":1737547182.388690709, "rt":0.23, "ut":0.08, "st":0.11}}
{"vcselab":{"timestamp_begin":1737547182.700251623, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1737547182.953774779, "rt":0.20, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737547182.135725331}
{"VCS_COMP_START_TIME": 1737547182.135725331}
{"VCS_COMP_END_TIME": 1737547183.217984249}
{"VCS_USER_OPTIONS": "-sverilog constructor.sv simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261584}}
{"vcselab": {"peak_mem": 133956}}
