--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml passkeyEntry.twx passkeyEntry.ncd -o passkeyEntry.twr
passkeyEntry.pcf -ucf constraints.ucf

Design file:              passkeyEntry.ncd
Physical constraint file: passkeyEntry.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock ROWS<0> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
CATHODES<1> |   15.612(F)|d3/t_output_not0001|   0.000|
            |   13.228(F)|d3/t_valid_or0000  |   0.000|
CATHODES<2> |   16.771(F)|d3/t_output_not0001|   0.000|
            |   14.387(F)|d3/t_valid_or0000  |   0.000|
CATHODES<3> |   16.579(F)|d3/t_output_not0001|   0.000|
            |   14.195(F)|d3/t_valid_or0000  |   0.000|
CATHODES<4> |   17.255(F)|d3/t_output_not0001|   0.000|
            |   14.871(F)|d3/t_valid_or0000  |   0.000|
CATHODES<5> |   16.761(F)|d3/t_output_not0001|   0.000|
            |   14.377(F)|d3/t_valid_or0000  |   0.000|
CATHODES<6> |   17.026(F)|d3/t_output_not0001|   0.000|
            |   14.642(F)|d3/t_valid_or0000  |   0.000|
CATHODES<7> |   16.085(F)|d3/t_output_not0001|   0.000|
            |   13.701(F)|d3/t_valid_or0000  |   0.000|
------------+------------+-------------------+--------+

Clock ROWS<1> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
CATHODES<1> |   15.018(F)|d3/t_output_not0001|   0.000|
            |   12.893(F)|d3/t_valid_or0000  |   0.000|
CATHODES<2> |   16.177(F)|d3/t_output_not0001|   0.000|
            |   14.052(F)|d3/t_valid_or0000  |   0.000|
CATHODES<3> |   15.985(F)|d3/t_output_not0001|   0.000|
            |   13.860(F)|d3/t_valid_or0000  |   0.000|
CATHODES<4> |   16.661(F)|d3/t_output_not0001|   0.000|
            |   14.536(F)|d3/t_valid_or0000  |   0.000|
CATHODES<5> |   16.167(F)|d3/t_output_not0001|   0.000|
            |   14.042(F)|d3/t_valid_or0000  |   0.000|
CATHODES<6> |   16.432(F)|d3/t_output_not0001|   0.000|
            |   14.307(F)|d3/t_valid_or0000  |   0.000|
CATHODES<7> |   15.491(F)|d3/t_output_not0001|   0.000|
            |   13.366(F)|d3/t_valid_or0000  |   0.000|
------------+------------+-------------------+--------+

Clock ROWS<2> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
CATHODES<1> |   14.953(F)|d3/t_output_not0001|   0.000|
            |   12.552(F)|d3/t_valid_or0000  |   0.000|
CATHODES<2> |   16.112(F)|d3/t_output_not0001|   0.000|
            |   13.711(F)|d3/t_valid_or0000  |   0.000|
CATHODES<3> |   15.920(F)|d3/t_output_not0001|   0.000|
            |   13.519(F)|d3/t_valid_or0000  |   0.000|
CATHODES<4> |   16.596(F)|d3/t_output_not0001|   0.000|
            |   14.195(F)|d3/t_valid_or0000  |   0.000|
CATHODES<5> |   16.102(F)|d3/t_output_not0001|   0.000|
            |   13.701(F)|d3/t_valid_or0000  |   0.000|
CATHODES<6> |   16.367(F)|d3/t_output_not0001|   0.000|
            |   13.966(F)|d3/t_valid_or0000  |   0.000|
CATHODES<7> |   15.426(F)|d3/t_output_not0001|   0.000|
            |   13.025(F)|d3/t_valid_or0000  |   0.000|
------------+------------+-------------------+--------+

Clock ROWS<3> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
CATHODES<1> |   15.834(F)|d3/t_output_not0001|   0.000|
            |   12.950(F)|d3/t_valid_or0000  |   0.000|
CATHODES<2> |   16.993(F)|d3/t_output_not0001|   0.000|
            |   14.109(F)|d3/t_valid_or0000  |   0.000|
CATHODES<3> |   16.801(F)|d3/t_output_not0001|   0.000|
            |   13.917(F)|d3/t_valid_or0000  |   0.000|
CATHODES<4> |   17.477(F)|d3/t_output_not0001|   0.000|
            |   14.593(F)|d3/t_valid_or0000  |   0.000|
CATHODES<5> |   16.983(F)|d3/t_output_not0001|   0.000|
            |   14.099(F)|d3/t_valid_or0000  |   0.000|
CATHODES<6> |   17.248(F)|d3/t_output_not0001|   0.000|
            |   14.364(F)|d3/t_valid_or0000  |   0.000|
CATHODES<7> |   16.307(F)|d3/t_output_not0001|   0.000|
            |   13.423(F)|d3/t_valid_or0000  |   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.606|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ROWS<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ROWS<0>        |         |         |    1.330|    1.330|
ROWS<1>        |         |         |    1.147|    1.147|
ROWS<2>        |         |         |    0.919|    0.919|
ROWS<3>        |         |         |    1.738|    1.738|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ROWS<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ROWS<0>        |         |         |    1.806|    1.806|
ROWS<1>        |         |         |    1.623|    1.623|
ROWS<2>        |         |         |    1.395|    1.395|
ROWS<3>        |         |         |    2.214|    2.214|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ROWS<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ROWS<0>        |         |         |    1.858|    1.858|
ROWS<1>        |         |         |    1.675|    1.675|
ROWS<2>        |         |         |    1.447|    1.447|
ROWS<3>        |         |         |    2.266|    2.266|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ROWS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ROWS<0>        |         |         |    1.153|    1.153|
ROWS<1>        |         |         |    0.970|    0.970|
ROWS<2>        |         |         |    0.742|    0.742|
ROWS<3>        |         |         |    1.561|    1.561|
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 02 21:06:07 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



