`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Nov 16 2020 23:44:46 EST (Nov 17 2020 04:44:46 UTC)

module dut_Add_2U_1_4(in2, in1, out1);
  input [1:0] in2, in1;
  output [1:0] out1;
  wire [1:0] in2, in1;
  wire [1:0] out1;
  wire add_35_2_n_0, add_35_2_n_1;
  XNOR2X1 add_35_2_g43(.A (add_35_2_n_1), .B (add_35_2_n_0), .Y
       (out1[1]));
  ADDHX1 add_35_2_g44(.A (in2[0]), .B (in1[0]), .CO (add_35_2_n_1), .S
       (out1[0]));
  XNOR2X1 add_35_2_g45(.A (in2[1]), .B (in1[1]), .Y (add_35_2_n_0));
endmodule


