IP Upgrade report for dsa_top_jtag
Thu Dec  4 23:06:10 2025
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Failed Upgrade IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Dec  4 23:06:10 2025               ;
; Quartus Prime Version        ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name                ; dsa_top_jtag                                    ;
; Top-level Entity Name        ; dsa_top_jtag                                    ;
; Family                       ; Cyclone V                                       ;
+------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                            ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+------------------------------------------------------------+
; Entity Name  ; Component Name ; Version ; Original Source File                    ; Generation File Path ; New Source File ; Message                                                    ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+------------------------------------------------------------+
; dsa_jtag_sys ; Qsys           ; 20.1    ; dsa_jtag_sys/synthesis/dsa_jtag_sys.qip ; dsa_jtag_sys.qsys    ;                 ; Error upgrading Platform Designer file "dsa_jtag_sys.qsys" ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+------------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "dsa_jtag_sys.qsys" to "dsa_jtag_sys.BAK.qsys"
Info (11902): Backing up file "dsa_jtag_sys/synthesis/dsa_jtag_sys.v" to "dsa_jtag_sys.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "dsa_jtag_sys.qsys"
Info: 2025.12.04.23:06:04 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2025.12.04.23:06:04 Info: Finished upgrading the ip cores
Info: 2025.12.04.23:06:08 Info: Saving generation log to /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys
Info: 2025.12.04.23:06:08 Info: Starting: Create simulation model
Info: 2025.12.04.23:06:08 Info: Loading quartus
Info: 2025.12.04.23:06:08 Info: Reading input file
Info: 2025.12.04.23:06:08 Info: Adding clk_0 [clock_source 25.1]
Info: 2025.12.04.23:06:08 Info: Parameterizing module clk_0
Info: 2025.12.04.23:06:08 Info: Adding dsa_avalon_slave_0 [dsa_avalon_slave 1.0]
Info: 2025.12.04.23:06:08 Info: Parameterizing module dsa_avalon_slave_0
Info: 2025.12.04.23:06:08 Info: Adding master_0 [altera_jtag_avalon_master 25.1]
Info: 2025.12.04.23:06:08 Info: Parameterizing module master_0
Info: 2025.12.04.23:06:08 Info: Building connections
Info: 2025.12.04.23:06:08 Info: Parameterizing connections
Info: 2025.12.04.23:06:08 Info: Validating
Info: 2025.12.04.23:06:08 Info: Done reading input file
Info: 2025.12.04.23:06:08 Info: dsa_jtag_sys: Generating "dsa_jtag_sys" for SIM_VERILOG
Info: 2025.12.04.23:06:08 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has address signal 32 bit wide, but the slave is 16 bit wide.
Info: 2025.12.04.23:06:08 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Error: 2025.12.04.23:06:08 Error: dsa_avalon_slave_0: dsa_avalon_slave does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis.
Error: 2025.12.04.23:06:08 Error: Generation stopped, 3 or more modules remaining
Info: 2025.12.04.23:06:08 Info: dsa_jtag_sys: Done "dsa_jtag_sys" with 5 modules, 1 files
Error: 2025.12.04.23:06:08 Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: 2025.12.04.23:06:08 Info: Finished: Create simulation model
Info: 2025.12.04.23:06:08 Info: Starting: Create Modelsim Project.
Info: 2025.12.04.23:06:08 Info: Doing: ip-make-simscript --spd=/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/dsa_jtag_sys.spd --output-directory=/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation
Info: 2025.12.04.23:06:09 Info: Generating the following file(s) for VCSMX simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation
Info: 2025.12.04.23:06:09 Info:     synopsys/vcsmx
Info: 2025.12.04.23:06:09 Info:     synopsys/vcsmx
Info: 2025.12.04.23:06:09 Info: Generating the following file(s) for XCELIUM simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation
Info: 2025.12.04.23:06:09 Info:     xcelium
Info: 2025.12.04.23:06:09 Info:     xcelium
Info: 2025.12.04.23:06:09 Info:     xcelium
Info: 2025.12.04.23:06:09 Info: Generating the following file(s) for MODELSIM simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation
Info: 2025.12.04.23:06:09 Info:     mentor
Info: 2025.12.04.23:06:09 Info: Generating the following file(s) for RIVIERA simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation
Info: 2025.12.04.23:06:09 Info:     aldec
Info: 2025.12.04.23:06:09 Info: Generating the following file(s) for VCS simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation
Info: 2025.12.04.23:06:09 Info:     synopsys/vcs
Info: 2025.12.04.23:06:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation
Info: 2025.12.04.23:06:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2025.12.04.23:06:09 Info: Finished: Create Modelsim Project.
Info: 2025.12.04.23:06:09 Info: Starting: Create block symbol file (.bsf)
Info: 2025.12.04.23:06:09 Info: Loading quartus
Info: 2025.12.04.23:06:09 Info: Reading input file
Info: 2025.12.04.23:06:09 Info: Adding clk_0 [clock_source 25.1]
Info: 2025.12.04.23:06:09 Info: Parameterizing module clk_0
Info: 2025.12.04.23:06:09 Info: Adding dsa_avalon_slave_0 [dsa_avalon_slave 1.0]
Info: 2025.12.04.23:06:09 Info: Parameterizing module dsa_avalon_slave_0
Info: 2025.12.04.23:06:09 Info: Adding master_0 [altera_jtag_avalon_master 25.1]
Info: 2025.12.04.23:06:09 Info: Parameterizing module master_0
Info: 2025.12.04.23:06:09 Info: Building connections
Info: 2025.12.04.23:06:09 Info: Parameterizing connections
Info: 2025.12.04.23:06:09 Info: Validating
Info: 2025.12.04.23:06:09 Info: Done reading input file
Info: 2025.12.04.23:06:09 Info: qsys-generate succeeded.
Info: 2025.12.04.23:06:09 Info: Finished: Create block symbol file (.bsf)
Info: 2025.12.04.23:06:09 Info:
Info: 2025.12.04.23:06:09 Info: Starting: Create HDL design files for synthesis
Info: 2025.12.04.23:06:09 Info: Loading quartus
Info: 2025.12.04.23:06:09 Info: Reading input file
Info: 2025.12.04.23:06:09 Info: Adding clk_0 [clock_source 25.1]
Info: 2025.12.04.23:06:09 Info: Parameterizing module clk_0
Info: 2025.12.04.23:06:09 Info: Adding dsa_avalon_slave_0 [dsa_avalon_slave 1.0]
Info: 2025.12.04.23:06:09 Info: Parameterizing module dsa_avalon_slave_0
Info: 2025.12.04.23:06:09 Info: Adding master_0 [altera_jtag_avalon_master 25.1]
Info: 2025.12.04.23:06:09 Info: Parameterizing module master_0
Info: 2025.12.04.23:06:09 Info: Building connections
Info: 2025.12.04.23:06:09 Info: Parameterizing connections
Info: 2025.12.04.23:06:09 Info: Validating
Info: 2025.12.04.23:06:09 Info: Done reading input file
Info: 2025.12.04.23:06:09 Info: dsa_jtag_sys: Generating "dsa_jtag_sys" for QUARTUS_SYNTH
Info: 2025.12.04.23:06:09 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has address signal 32 bit wide, but the slave is 16 bit wide.
Info: 2025.12.04.23:06:09 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: 2025.12.04.23:06:10 Info: dsa_avalon_slave_0: "dsa_jtag_sys" instantiated dsa_avalon_slave "dsa_avalon_slave_0"
Info: 2025.12.04.23:06:10 Info: master_0: "dsa_jtag_sys" instantiated altera_jtag_avalon_master "master_0"
Info: 2025.12.04.23:06:10 Info: mm_interconnect_0: "dsa_jtag_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2025.12.04.23:06:10 Info: rst_controller: "dsa_jtag_sys" instantiated altera_reset_controller "rst_controller"
Info: 2025.12.04.23:06:10 Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2025.12.04.23:06:10 Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: 2025.12.04.23:06:10 Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: 2025.12.04.23:06:10 Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2025.12.04.23:06:10 Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2025.12.04.23:06:10 Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: 2025.12.04.23:06:10 Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: 2025.12.04.23:06:10 Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: 2025.12.04.23:06:10 Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: 2025.12.04.23:06:10 Info: dsa_avalon_slave_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "dsa_avalon_slave_0_avalon_slave_0_translator"
Info: 2025.12.04.23:06:10 Info: dsa_jtag_sys: Done "dsa_jtag_sys" with 15 modules, 27 files
Info: 2025.12.04.23:06:10 Info: qsys-generate succeeded.
Info: 2025.12.04.23:06:10 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "dsa_jtag_sys.BAK.qsys" to "dsa_jtag_sys.qsys"
Error (14923): Error upgrading Platform Designer file "dsa_jtag_sys.qsys"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "dsa_jtag_sys.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script /home/hack/altera_lite/25.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 6 errors, 0 warnings
    Error: Peak virtual memory: 590 megabytes
    Error: Processing ended: Thu Dec  4 23:06:10 2025
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:43


