#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001797d03bb90 .scope module, "testFetch" "testFetch" 2 3;
 .timescale -12 -12;
v000001797d0ec600_0 .var "clk", 0 0;
S_000001797d080f70 .scope module, "uut" "fetch" 2 9, 3 2 0, S_000001797d03bb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
v000001797d084390_0 .var "PC", 5 0;
v000001797d084430_0 .net *"_ivl_0", 31 0, L_000001797d0ec6a0;  1 drivers
v000001797d0844d0_0 .net *"_ivl_4", 31 0, L_000001797d0ec380;  1 drivers
o000001797d09b158 .functor BUFZ 1, C4<z>; HiZ drive
v000001797d084570_0 .net "address", 0 0, o000001797d09b158;  0 drivers
v000001797d084610_0 .net "clk", 0 0, v000001797d0ec600_0;  1 drivers
v000001797d098700 .array "insMem", 0 24, 31 0;
o000001797d09b188 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001797d0987a0_0 .net "r1", 4 0, o000001797d09b188;  0 drivers
o000001797d09b1b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001797d098840_0 .net "r2", 4 0, o000001797d09b1b8;  0 drivers
o000001797d09b1e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001797d0988e0_0 .net "rst", 0 0, o000001797d09b1e8;  0 drivers
L_000001797d0ec6a0 .array/port v000001797d098700, v000001797d084390_0;
L_000001797d0eca60 .part L_000001797d0ec6a0, 26, 6;
L_000001797d0ec380 .array/port v000001797d098700, v000001797d084390_0;
L_000001797d0ec7e0 .part L_000001797d0ec380, 0, 6;
S_000001797d0384a0 .scope module, "uut" "decideIns" 3 43, 4 1 0, S_000001797d080f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "clk";
v000001797d038630_0 .net "clk", 0 0, v000001797d0ec600_0;  alias, 1 drivers
v000001797d03b930_0 .net "funct", 5 0, L_000001797d0ec7e0;  1 drivers
v000001797d0842f0_0 .net "op", 5 0, L_000001797d0eca60;  1 drivers
E_000001797d07d0a0 .event posedge, v000001797d038630_0;
    .scope S_000001797d0384a0;
T_0 ;
    %wait E_000001797d07d0a0;
    %load/vec4 v000001797d0842f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.17;
T_0.0 ;
    %load/vec4 v000001797d03b930_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %jmp T_0.29;
T_0.18 ;
    %vpi_call 4 8 "$display", "add" {0 0 0};
    %jmp T_0.29;
T_0.19 ;
    %vpi_call 4 9 "$display", "addu" {0 0 0};
    %jmp T_0.29;
T_0.20 ;
    %vpi_call 4 10 "$display", "sub" {0 0 0};
    %jmp T_0.29;
T_0.21 ;
    %vpi_call 4 11 "$display", "subu" {0 0 0};
    %jmp T_0.29;
T_0.22 ;
    %vpi_call 4 12 "$display", "and" {0 0 0};
    %jmp T_0.29;
T_0.23 ;
    %vpi_call 4 13 "$display", "or" {0 0 0};
    %jmp T_0.29;
T_0.24 ;
    %vpi_call 4 14 "$display", "jr" {0 0 0};
    %jmp T_0.29;
T_0.25 ;
    %vpi_call 4 15 "$display", "jr" {0 0 0};
    %jmp T_0.29;
T_0.26 ;
    %vpi_call 4 16 "$display", "sli" {0 0 0};
    %jmp T_0.29;
T_0.27 ;
    %vpi_call 4 17 "$display", "sll" {0 0 0};
    %jmp T_0.29;
T_0.28 ;
    %vpi_call 4 18 "$display", "srl" {0 0 0};
    %jmp T_0.29;
T_0.29 ;
    %pop/vec4 1;
    %jmp T_0.17;
T_0.1 ;
    %vpi_call 4 20 "$display", "addi" {0 0 0};
    %jmp T_0.17;
T_0.2 ;
    %vpi_call 4 21 "$display", "addiu" {0 0 0};
    %jmp T_0.17;
T_0.3 ;
    %vpi_call 4 22 "$display", "andi" {0 0 0};
    %jmp T_0.17;
T_0.4 ;
    %vpi_call 4 23 "$display", "ori" {0 0 0};
    %jmp T_0.17;
T_0.5 ;
    %vpi_call 4 24 "$display", "lw" {0 0 0};
    %jmp T_0.17;
T_0.6 ;
    %vpi_call 4 25 "$display", "sw" {0 0 0};
    %jmp T_0.17;
T_0.7 ;
    %vpi_call 4 26 "$display", "beq" {0 0 0};
    %jmp T_0.17;
T_0.8 ;
    %vpi_call 4 27 "$display", "bne" {0 0 0};
    %jmp T_0.17;
T_0.9 ;
    %vpi_call 4 28 "$display", "bgt" {0 0 0};
    %jmp T_0.17;
T_0.10 ;
    %vpi_call 4 29 "$display", "bgte" {0 0 0};
    %jmp T_0.17;
T_0.11 ;
    %vpi_call 4 30 "$display", "ble" {0 0 0};
    %jmp T_0.17;
T_0.12 ;
    %vpi_call 4 31 "$display", "bleq" {0 0 0};
    %jmp T_0.17;
T_0.13 ;
    %vpi_call 4 32 "$display", "j" {0 0 0};
    %jmp T_0.17;
T_0.14 ;
    %vpi_call 4 33 "$display", "j" {0 0 0};
    %jmp T_0.17;
T_0.15 ;
    %vpi_call 4 34 "$display", "jal" {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 4 35 "$display", "slti" {0 0 0};
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000001797d080f70;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001797d084390_0, 0, 6;
    %end;
    .thread T_1;
    .scope S_000001797d080f70;
T_2 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 32, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %load/vec4 v000001797d0987a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %load/vec4 v000001797d098840_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 15, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 34, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 33, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 35, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 8, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 9, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 36, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 37, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 12, 0, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 13, 0, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 35, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 43, 0, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 4, 0, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 5, 0, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 7, 0, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 15, 0, 6;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 6, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 31, 0, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 8, 0, 6;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 3, 0, 6;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 42, 0, 6;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 10, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 26, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001797d098700, 4, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001797d084390_0, 0, 6;
    %end;
    .thread T_2;
    .scope S_000001797d080f70;
T_3 ;
    %wait E_000001797d07d0a0;
    %load/vec4 v000001797d084390_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001797d084390_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001797d03bb90;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001797d0ec600_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000001797d0ec600_0;
    %inv;
    %store/vec4 v000001797d0ec600_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001797d03bb90;
T_5 ;
    %vpi_call 2 11 "$dumpfile", "testFetch.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001797d03bb90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001797d0ec600_0, 0, 1;
    %delay 5, 0;
    %delay 240, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testFetch.v";
    "./fetch.v";
    "./decideIns.v";
