# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../deljenje.srcs/sources_1/new/deljenje_top.vhd" \

# Do not sort compile order
nosort
