

================================================================
== Vivado HLS Report for 'minver_hwa'
================================================================
* Date:           Sat May  6 15:25:34 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver_float
* Solution:       minver_2b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration |  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |- Loop 1     |    4|    4|          1|          1|          1|      4|    yes   |
        |- Loop 2     |  130|  614| 130 ~ 152 |          -|          -| 1 ~ 4 |    no    |
        | + Loop 2.1  |    4|    7|          5|          1|          1| 1 ~ 4 |    yes   |
        | + Loop 2.2  |   16|   16|          4|          4|          1|      4|    yes   |
        | + Loop 2.3  |   44|   44|         18|          9|          1|      4|    yes   |
        | + Loop 2.4  |   55|   55|         20|         12|          1|      4|    yes   |
        |- Loop 3     |    ?|    ?|          ?|          -|          -|      4|    no    |
        | + Loop 3.1  |    ?|    ?|         14|         13|          1|      ?|    yes   |
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    645|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|    1820|   1826|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1083|
|Register         |        -|      -|    1073|     33|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     10|    2893|   3587|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      4|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |minver_hwa_dcmp_6mb6_U9  |minver_hwa_dcmp_6mb6  |        0|      0|  130|  133|
    |minver_hwa_fcmp_3lbW_U7  |minver_hwa_fcmp_3lbW  |        0|      0|   66|   70|
    |minver_hwa_fcmp_3lbW_U8  |minver_hwa_fcmp_3lbW  |        0|      0|   66|   70|
    |minver_hwa_fdiv_3jbC_U5  |minver_hwa_fdiv_3jbC  |        0|      0|  762|  809|
    |minver_hwa_fmul_3ibs_U3  |minver_hwa_fmul_3ibs  |        0|      3|  143|  140|
    |minver_hwa_fmul_3ibs_U4  |minver_hwa_fmul_3ibs  |        0|      3|  143|  140|
    |minver_hwa_fpext_kbM_U6  |minver_hwa_fpext_kbM  |        0|      0|  100|   54|
    |minver_hwa_fsub_3hbi_U1  |minver_hwa_fsub_3hbi  |        0|      2|  205|  205|
    |minver_hwa_fsub_3hbi_U2  |minver_hwa_fsub_3hbi  |        0|      2|  205|  205|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10| 1820| 1826|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |work_U  |minver_hwa_work  |        1|  0|   0|   500|    3|     1|         1500|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total   |                 |        1|  0|   0|   500|    3|     1|         1500|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_574_p2              |     +    |      0|  0|   3|           3|           1|
    |i_6_fu_695_p2              |     +    |      0|  0|  32|           1|          32|
    |i_7_fu_1253_p2             |     +    |      0|  0|   3|           3|           1|
    |i_8_fu_1065_p2             |     +    |      0|  0|   3|           3|           1|
    |i_9_fu_1142_p2             |     +    |      0|  0|   3|           3|           1|
    |j_1_fu_990_p2              |     +    |      0|  0|   3|           3|           1|
    |k_fu_598_p2                |     +    |      0|  0|   3|           3|           1|
    |tmp_28_fu_911_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_33_fu_974_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_38_fu_737_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_45_fu_832_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_47_fu_838_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_52_fu_1210_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_1247_p2       |   icmp   |      0|  0|   2|           3|           4|
    |exitcond3_fu_1136_p2       |   icmp   |      0|  0|   2|           3|           4|
    |exitcond4_fu_1059_p2       |   icmp   |      0|  0|   2|           3|           4|
    |exitcond5_fu_984_p2        |   icmp   |      0|  0|   2|           3|           4|
    |exitcond6_fu_676_p2        |   icmp   |      0|  0|  11|          32|           3|
    |exitcond7_fu_568_p2        |   icmp   |      0|  0|   2|           3|           4|
    |icmp1_fu_1278_p2           |   icmp   |      0|  0|   1|           2|           1|
    |icmp2_fu_1336_p2           |   icmp   |      0|  0|   1|           2|           1|
    |icmp3_fu_1024_p2           |   icmp   |      0|  0|   1|           2|           1|
    |icmp4_fu_1099_p2           |   icmp   |      0|  0|   1|           2|           1|
    |icmp_fu_670_p2             |   icmp   |      0|  0|   1|           2|           1|
    |notlhs1_fu_893_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_956_p2          |   icmp   |      0|  0|   4|          11|           2|
    |notlhs3_fu_796_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs4_fu_814_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs5_fu_1192_p2         |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_719_p2           |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_899_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_962_p2          |   icmp   |      0|  0|  18|          52|           1|
    |notrhs3_fu_802_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs4_fu_820_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs5_fu_1198_p2         |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_725_p2           |   icmp   |      0|  0|   8|          23|           1|
    |tmp_15_fu_1148_p2          |   icmp   |      0|  0|   2|           3|           3|
    |tmp_1_fu_980_p2            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_20_1_fu_1118_p2        |   icmp   |      0|  0|   2|           3|           1|
    |tmp_20_2_fu_1124_p2        |   icmp   |      0|  0|   2|           3|           2|
    |tmp_20_3_fu_1130_p2        |   icmp   |      0|  0|   2|           3|           2|
    |tmp_24_fu_1112_p2          |   icmp   |      0|  0|   2|           3|           1|
    |tmp_8_fu_1284_p2           |   icmp   |      0|  0|   2|           3|           3|
    |tmp_16_fu_626_p2           |    or    |      0|  0|   4|           4|           1|
    |tmp_17_fu_905_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_31_fu_968_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_36_fu_731_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_43_fu_808_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_44_fu_826_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_50_fu_1204_p2          |    or    |      0|  0|   1|           1|           1|
    |tmp_75_fu_1232_p2          |    or    |      0|  0|   4|           4|           1|
    |a_load_2_phi_fu_1050_p3    |  select  |      0|  0|  32|           1|          32|
    |a_load_4_0_phi_fu_1342_p3  |  select  |      0|  0|  32|           1|          32|
    |a_load_5_phi_fu_1105_p3    |  select  |      0|  0|  32|           1|          32|
    |api_fu_927_p3              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_510_p3              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_520_p3              |  select  |      0|  0|  32|           1|          32|
    |r_2_fu_850_p3              |  select  |      0|  0|  32|           1|          32|
    |w_3_fu_753_p3              |  select  |      0|  0|  32|           1|          32|
    |w_fu_1043_p3               |  select  |      0|  0|  32|           1|          32|
    |wmax_1_fu_844_p3           |  select  |      0|  0|  32|           1|          32|
    |f_neg_i1_fu_917_p2         |    xor   |      0|  0|  43|          32|          33|
    |f_neg_i_fu_743_p2          |    xor   |      0|  0|  43|          32|          33|
    |tmp_18_neg_fu_1216_p2      |    xor   |      0|  0|  43|          32|          33|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 645|         470|         561|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A_orig          |  192|         22|   32|        704|
    |a_0_Din_A                |   64|          8|   32|        256|
    |a_0_WEN_A                |    4|          2|    4|          8|
    |a_1_Addr_A_orig          |  192|         22|   32|        704|
    |a_1_Din_A                |   64|          8|   32|        256|
    |a_1_WEN_A                |    4|          2|    4|          8|
    |ap_NS_fsm                |  154|         71|    1|         71|
    |ap_enable_reg_pp1_iter4  |    1|          2|    1|          2|
    |grp_fu_467_p0            |   32|          3|   32|         96|
    |grp_fu_467_p1            |   32|          3|   32|         96|
    |grp_fu_471_p0            |   32|          3|   32|         96|
    |grp_fu_471_p1            |   32|          3|   32|         96|
    |grp_fu_485_p0            |   32|          4|   32|        128|
    |grp_fu_495_opcode        |    5|          3|    5|         15|
    |grp_fu_495_p0            |   32|          3|   32|         96|
    |i_2_phi_fu_437_p4        |    3|          2|    3|          6|
    |i_2_reg_433              |    3|          2|    3|          6|
    |i_3_phi_fu_448_p4        |    3|          2|    3|          6|
    |i_3_reg_444              |    3|          2|    3|          6|
    |i_4_reg_455              |    3|          2|    3|          6|
    |i_5_reg_388              |    3|          2|    3|          6|
    |i_reg_376                |    3|          2|    3|          6|
    |j_reg_422                |    3|          2|    3|          6|
    |r_1_phi_fu_415_p4        |   32|          2|   32|         64|
    |r_1_reg_412              |   32|          2|   32|         64|
    |r_fu_120                 |   32|          2|   32|         64|
    |reg_533                  |    3|          2|    3|          6|
    |wmax_phi_fu_404_p4       |   32|          2|   32|         64|
    |wmax_reg_400             |   32|          2|   32|         64|
    |work_address0            |    9|          6|    9|         54|
    |work_address1            |    9|          5|    9|         45|
    |work_d0                  |    3|          4|    3|         12|
    |work_d1                  |    3|          3|    3|          9|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1083|        205|  546|       3126|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |a_0_addr_10_reg_1649                           |   2|   0|    3|          1|
    |a_0_addr_11_reg_1387                           |   2|   0|    3|          1|
    |a_0_addr_12_reg_1669                           |   2|   0|    3|          1|
    |a_0_addr_2_reg_1743                            |   3|   0|    3|          0|
    |a_0_addr_3_reg_1764                            |   3|   0|    3|          0|
    |a_0_addr_4_reg_1526                            |   3|   0|    3|          0|
    |a_0_addr_5_reg_1567                            |   3|   0|    3|          0|
    |a_0_addr_6_reg_1542                            |   3|   0|    3|          0|
    |a_0_addr_7_reg_1414                            |   3|   0|    3|          0|
    |a_0_addr_8_reg_1622                            |   3|   0|    3|          0|
    |a_0_addr_9_reg_1392                            |   2|   0|    3|          1|
    |a_0_load_10_reg_1679                           |  32|   0|   32|          0|
    |a_1_addr_10_reg_1654                           |   2|   0|    3|          1|
    |a_1_addr_11_reg_1397                           |   2|   0|    3|          1|
    |a_1_addr_12_reg_1674                           |   2|   0|    3|          1|
    |a_1_addr_2_reg_1748                            |   3|   0|    3|          0|
    |a_1_addr_3_reg_1769                            |   3|   0|    3|          0|
    |a_1_addr_4_reg_1531                            |   3|   0|    3|          0|
    |a_1_addr_5_reg_1572                            |   3|   0|    3|          0|
    |a_1_addr_6_reg_1547                            |   3|   0|    3|          0|
    |a_1_addr_7_reg_1419                            |   3|   0|    3|          0|
    |a_1_addr_8_reg_1627                            |   3|   0|    3|          0|
    |a_1_addr_9_reg_1402                            |   2|   0|    3|          1|
    |a_1_load_11_reg_1684                           |  32|   0|   32|          0|
    |a_load_5_phi_reg_1582                          |  32|   0|   32|          0|
    |ap_CS_fsm                                      |  70|   0|   70|          0|
    |ap_enable_reg_pp1_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                        |   1|   0|    1|          0|
    |ap_pipeline_reg_pp1_iter3_w_3_reg_1448         |  32|   0|   32|          0|
    |ap_pipeline_reg_pp3_iter1_a_0_addr_5_reg_1567  |   3|   0|    3|          0|
    |ap_pipeline_reg_pp3_iter1_a_1_addr_5_reg_1572  |   3|   0|    3|          0|
    |ap_pipeline_reg_pp3_iter1_icmp4_reg_1577       |   1|   0|    1|          0|
    |ap_pipeline_reg_pp4_iter1_a_0_addr_8_reg_1622  |   3|   0|    3|          0|
    |ap_pipeline_reg_pp4_iter1_a_1_addr_8_reg_1627  |   3|   0|    3|          0|
    |ap_pipeline_reg_pp4_iter1_tmp_15_reg_1612      |   1|   0|    1|          0|
    |ap_pipeline_reg_pp4_iter1_tmp_52_reg_1640      |   1|   0|    1|          0|
    |api_reg_1482                                   |  32|   0|   32|          0|
    |exitcond3_reg_1603                             |   1|   0|    1|          0|
    |exitcond4_reg_1558                             |   1|   0|    1|          0|
    |exitcond5_reg_1512                             |   1|   0|    1|          0|
    |exitcond6_reg_1429                             |   1|   0|    1|          0|
    |i_2_reg_433                                    |   3|   0|    3|          0|
    |i_3_reg_444                                    |   3|   0|    3|          0|
    |i_4_reg_455                                    |   3|   0|    3|          0|
    |i_5_cast_reg_1376                              |   3|   0|   32|         29|
    |i_5_reg_388                                    |   3|   0|    3|          0|
    |i_6_reg_1443                                   |  32|   0|   32|          0|
    |i_7_reg_1718                                   |   3|   0|    3|          0|
    |i_8_reg_1562                                   |   3|   0|    3|          0|
    |i_9_reg_1607                                   |   3|   0|    3|          0|
    |i_reg_376                                      |   3|   0|    3|          0|
    |icmp1_reg_1734                                 |   1|   0|    1|          0|
    |icmp2_reg_1774                                 |   1|   0|    1|          0|
    |icmp3_reg_1536                                 |   1|   0|    1|          0|
    |icmp4_reg_1577                                 |   1|   0|    1|          0|
    |icmp_reg_1424                                  |   1|   0|    1|          0|
    |j_1_reg_1516                                   |   3|   0|    3|          0|
    |j_reg_422                                      |   3|   0|    3|          0|
    |k_reg_1371                                     |   3|   0|    3|          0|
    |r_1_reg_412                                    |  32|   0|   32|          0|
    |r_fu_120                                       |  32|   0|   32|          0|
    |r_load_1_reg_1466                              |  32|   0|   32|          0|
    |reg_527                                        |  32|   0|   32|          0|
    |reg_533                                        |   3|   0|    3|          0|
    |reg_540                                        |  32|   0|   32|          0|
    |reg_546                                        |  32|   0|   32|          0|
    |reg_552                                        |  32|   0|   32|          0|
    |reg_557                                        |  32|   0|   32|          0|
    |reg_562                                        |  32|   0|   32|          0|
    |tmp_15_reg_1612                                |   1|   0|    1|          0|
    |tmp_19_reg_1709                                |  32|   0|   32|          0|
    |tmp_20_1_reg_1591                              |   1|   0|    1|          0|
    |tmp_20_2_reg_1595                              |   1|   0|    1|          0|
    |tmp_20_3_reg_1599                              |   1|   0|    1|          0|
    |tmp_22_1_reg_1699                              |  32|   0|   32|          0|
    |tmp_22_2_reg_1694                              |  32|   0|   32|          0|
    |tmp_22_3_reg_1704                              |  32|   0|   32|          0|
    |tmp_24_reg_1587                                |   1|   0|    1|          0|
    |tmp_25_reg_1689                                |  32|   0|   32|          0|
    |tmp_2_reg_1367                                 |   1|   0|    1|          0|
    |tmp_35_reg_1407                                |   1|   0|    1|          0|
    |tmp_3_reg_1382                                 |   3|   0|   64|         61|
    |tmp_47_reg_1455                                |   1|   0|    1|          0|
    |tmp_52_reg_1640                                |   1|   0|    1|          0|
    |tmp_53_reg_1729                                |   1|   0|    1|          0|
    |tmp_5_reg_1487                                 |  64|   0|   64|          0|
    |tmp_71_reg_1616                                |   3|   0|    4|          1|
    |tmp_82_reg_1521                                |   1|   0|    1|          0|
    |tmp_8_reg_1739                                 |   1|   0|    1|          0|
    |w_1_reg_1632                                   |  32|   0|   32|          0|
    |w_3_reg_1448                                   |  32|   0|   32|          0|
    |w_reg_1552                                     |  32|   0|   32|          0|
    |wmax_reg_400                                   |  32|   0|   32|          0|
    |work_addr_1_reg_1723                           |   3|   0|    9|          6|
    |work_addr_2_reg_1753                           |   3|   0|    9|          6|
    |work_addr_3_reg_1500                           |   3|   0|    9|          6|
    |work_addr_4_reg_1506                           |   9|   0|    9|          0|
    |work_load_1_reg_1759                           |   3|   0|    3|          0|
    |exitcond6_reg_1429                             |   0|   1|    1|          0|
    |r_1_reg_412                                    |   0|  32|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |1073|  33| 1223|        117|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_done     | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_return   | out |   32| ap_ctrl_hs |  minver_hwa  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
+------------+-----+-----+------------+--------------+--------------+

