# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: INTSN
enums:
  - name: INTSN_ALL_E
    title: Generated All-Chip Interrupt Source Enumeration
    attributes:
      width: "20"
    description: Master list of CIU interrupt sources
    values:
      - name: CIB_NONE
        value: 0x00000
        attributes:
          bit_name: ""
          bit_num: "-1"
          blk_enum_name: "CIU_INTSN_E"
          cib_rtl_module: "none"
          intsn_complex: "1"
          major_name: "CIU"
          major_val: "(0x0)"
          reg_addr: "0"
          reg_name: ""
        description: |
          INTERNAL: No interrupt.

      - name: CIB_CANCEL
        value: 0x00001
        attributes:
          bit_name: ""
          bit_num: "-1"
          blk_enum_name: "CIU_INTSN_E"
          cib_rtl_module: "none"
          intsn_complex: "1"
          major_name: "CIU"
          major_val: "(0x0)"
          reg_addr: "0"
          reg_name: ""
        description: |
          INTERNAL: Request not needed as interrupt already cleared.

      - name: RST_INT_LINK(0..2)
        value: 0x06000 + a
        attributes:
          bit_name: "RST_LINK<a>"
          bit_num: "0+a"
          blk_enum_name: "RST_INTSN_E"
          major_name: "RST"
          major_val: "(0x6)"
          reg_addr: "(0x1180006001628)"
          reg_name: "RST_INT"
        description: See RST_INT[RST_LINK<a>].

      - name: RST_INT_PERST(0..2)
        value: 0x06008 + a
        attributes:
          bit_name: "PERST<a>"
          bit_num: "8+a"
          blk_enum_name: "RST_INTSN_E"
          major_name: "RST"
          major_val: "(0x6)"
          reg_addr: "(0x1180006001628)"
          reg_name: "RST_INT"
        description: See RST_INT[PERST<a>].

      - name: USBDRD(0..1)_UCTL_INTSTAT_XS_NCB_OOB
        value: 0x68001 + a*0x1000
        attributes:
          bit_name: "XS_NCB_OOB"
          bit_num: "1"
          blk_enum_name: "USBDRD_UCTL_INTSN_E"
          cib_rtl_module: "usbdrd"
          major_name: "USBDRD(0..1)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "USBDRD(0..1)_UCTL_INTSTAT"
        description: See USBDRD(0..1)_UCTL_INTSTAT[XS_NCB_OOB].

      - name: USBDRD(0..1)_UCTL_INTSTAT_XM_BAD_DMA
        value: 0x68002 + a*0x1000
        attributes:
          bit_name: "XM_BAD_DMA"
          bit_num: "2"
          blk_enum_name: "USBDRD_UCTL_INTSN_E"
          cib_rtl_module: "usbdrd"
          major_name: "USBDRD(0..1)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "USBDRD(0..1)_UCTL_INTSTAT"
        description: See USBDRD(0..1)_UCTL_INTSTAT[XM_BAD_DMA].

      - name: USBDRD(0..1)_UCTL_INTSTAT_RAM0_SBE
        value: 0x68010 + a*0x1000
        attributes:
          bit_name: "RAM0_SBE"
          bit_num: "16"
          blk_enum_name: "USBDRD_UCTL_INTSN_E"
          cib_rtl_module: "usbdrd"
          major_name: "USBDRD(0..1)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "USBDRD(0..1)_UCTL_INTSTAT"
        description: See USBDRD(0..1)_UCTL_INTSTAT[RAM0_SBE].

      - name: USBDRD(0..1)_UCTL_INTSTAT_RAM0_DBE
        value: 0x68011 + a*0x1000
        attributes:
          bit_name: "RAM0_DBE"
          bit_num: "17"
          blk_enum_name: "USBDRD_UCTL_INTSN_E"
          cib_rtl_module: "usbdrd"
          major_name: "USBDRD(0..1)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "USBDRD(0..1)_UCTL_INTSTAT"
        description: See USBDRD(0..1)_UCTL_INTSTAT[RAM0_DBE].

      - name: USBDRD(0..1)_UCTL_INTSTAT_RAM1_SBE
        value: 0x68012 + a*0x1000
        attributes:
          bit_name: "RAM1_SBE"
          bit_num: "18"
          blk_enum_name: "USBDRD_UCTL_INTSN_E"
          cib_rtl_module: "usbdrd"
          major_name: "USBDRD(0..1)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "USBDRD(0..1)_UCTL_INTSTAT"
        description: See USBDRD(0..1)_UCTL_INTSTAT[RAM1_SBE].

      - name: USBDRD(0..1)_UCTL_INTSTAT_RAM1_DBE
        value: 0x68013 + a*0x1000
        attributes:
          bit_name: "RAM1_DBE"
          bit_num: "19"
          blk_enum_name: "USBDRD_UCTL_INTSN_E"
          cib_rtl_module: "usbdrd"
          major_name: "USBDRD(0..1)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "USBDRD(0..1)_UCTL_INTSTAT"
        description: See USBDRD(0..1)_UCTL_INTSTAT[RAM1_DBE].

      - name: USBDRD(0..1)_UCTL_INTSTAT_RAM2_SBE
        value: 0x68014 + a*0x1000
        attributes:
          bit_name: "RAM2_SBE"
          bit_num: "20"
          blk_enum_name: "USBDRD_UCTL_INTSN_E"
          cib_rtl_module: "usbdrd"
          major_name: "USBDRD(0..1)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "USBDRD(0..1)_UCTL_INTSTAT"
        description: See USBDRD(0..1)_UCTL_INTSTAT[RAM2_SBE].

      - name: USBDRD(0..1)_UCTL_INTSTAT_RAM2_DBE
        value: 0x68015 + a*0x1000
        attributes:
          bit_name: "RAM2_DBE"
          bit_num: "21"
          blk_enum_name: "USBDRD_UCTL_INTSN_E"
          cib_rtl_module: "usbdrd"
          major_name: "USBDRD(0..1)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "USBDRD(0..1)_UCTL_INTSTAT"
        description: See USBDRD(0..1)_UCTL_INTSTAT[RAM2_DBE].

      - name: USBDRD(0..1)_UCTL_UAHC_USBSTS_HSE
        value: 0x68042 + a*0x1000
        attributes:
          bit_name: "HSE"
          bit_num: "2"
          blk_enum_name: "USBDRD_UCTL_INTSN_E"
          cib_rtl_module: "usbdrd"
          intsn_level_sensitive: "1"
          major_name: "USBDRD(0..1)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1680000000024+a*0x10000000000)"
          reg_name: "USBDRD(0..1)_UAHC_USBSTS"
        description: See USBDRD(0..1)_UAHC_USBSTS[HSE].

      - name: USBDRD(0..1)_UCTL_UAHC_IMAN(0..0)_IP
        value: 0x68080 + a*0x1000 + b
        attributes:
          bit_name: "IP"
          bit_num: "0"
          blk_enum_name: "USBDRD_UCTL_INTSN_E"
          cib_rtl_module: "usbdrd"
          intsn_level_sensitive: "1"
          major_name: "USBDRD(0..1)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1680000000460+a*0x10000000000+b*0x20)"
          reg_name: "USBDRD(0..1)_UAHC_IMAN(0..0)"
        description: See USBDRD(0..1)_UAHC_IMAN(0..0)[IP].

      - name: USBDRD(0..1)_UCTL_UAHC_DEV_INT
        value: 0x680C0 + a*0x1000
        attributes:
          bit_name: ""
          bit_num: "-1"
          blk_enum_name: "USBDRD_UCTL_INTSN_E"
          cib_rtl_module: "usbdrd"
          intsn_complex: "1"
          intsn_level_sensitive: "1"
          major_name: "USBDRD(0..1)"
          major_val: "(0x68+a)"
          reg_addr: "0"
          reg_name: ""
        description: See USBDRD(0..1)_UAHC_GEVNTCOUNT[EVNTCOUNT]

      - name: SATA_UCTL_INTSTAT_XS_NCB_OOB
        value: 0x6C001
        attributes:
          bit_name: "XS_NCB_OOB"
          bit_num: "1"
          blk_enum_name: "SATA_UCTL_INTSN_E"
          cib_rtl_module: "sata"
          major_name: "SATA"
          major_val: "(0x6C)"
          reg_addr: "(0x118006C000030)"
          reg_name: "SATA_UCTL_INTSTAT"
        description: See SATA_UCTL_INTSTAT[XS_NCB_OOB].

      - name: SATA_UCTL_INTSTAT_XM_BAD_DMA
        value: 0x6C002
        attributes:
          bit_name: "XM_BAD_DMA"
          bit_num: "2"
          blk_enum_name: "SATA_UCTL_INTSN_E"
          cib_rtl_module: "sata"
          major_name: "SATA"
          major_val: "(0x6C)"
          reg_addr: "(0x118006C000030)"
          reg_name: "SATA_UCTL_INTSTAT"
        description: See SATA_UCTL_INTSTAT[XM_BAD_DMA].

      - name: SATA_UCTL_UAHC_INTRQ_IP
        value: 0x6C010
        attributes:
          bit_name: ""
          bit_num: "-1"
          blk_enum_name: "SATA_UCTL_INTSN_E"
          cib_rtl_module: "sata"
          intsn_complex: "1"
          intsn_level_sensitive: "1"
          major_name: "SATA"
          major_val: "(0x6C)"
          reg_addr: "0"
          reg_name: ""
        description: |
          See SATA_UAHC_GBL_IS[IPS] and SATA_UAHC_P(0..1)_IS.
          This interrupt is level sensitive.

      - name: SATA_UCTL_UAHC_PME_REQ_IP
        value: 0x6C020
        attributes:
          bit_name: ""
          bit_num: "-1"
          blk_enum_name: "SATA_UCTL_INTSN_E"
          cib_rtl_module: "sata"
          intsn_complex: "1"
          intsn_level_sensitive: "1"
          major_name: "SATA"
          major_val: "(0x6C)"
          reg_addr: "0"
          reg_name: ""
        description: |
          See SATA_UAHC_P(0..1)_IS[CPDS,DMPS,PCS,SDBS] and SATA_UAHC_P(0..1)_SNTF[PMN].
          This interrupt is level sensitive.

      - name: L2C_TAD(0..0)_INT_L2DSBE
        value: 0x80000 | a<<8
        attributes:
          bit_name: "L2DSBE"
          bit_num: "0"
          blk_enum_name: "L2C_INTSN_E"
          cib_rtl_minor_width: "3"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[L2DSBE].

      - name: L2C_TAD(0..0)_INT_L2DDBE
        value: 0x80001 | a<<8
        attributes:
          bit_name: "L2DDBE"
          bit_num: "1"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[L2DDBE].

      - name: L2C_TAD(0..0)_INT_SBFSBE
        value: 0x80002 | a<<8
        attributes:
          bit_name: "SBFSBE"
          bit_num: "2"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[SBFSBE].

      - name: L2C_TAD(0..0)_INT_SBFDBE
        value: 0x80003 | a<<8
        attributes:
          bit_name: "SBFDBE"
          bit_num: "3"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[SBFDBE].

      - name: L2C_TAD(0..0)_INT_FBFSBE
        value: 0x80004 | a<<8
        attributes:
          bit_name: "FBFSBE"
          bit_num: "4"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[FBFSBE].

      - name: L2C_TAD(0..0)_INT_FBFDBE
        value: 0x80005 | a<<8
        attributes:
          bit_name: "FBFDBE"
          bit_num: "5"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[FBFDBE].

      - name: L2C_TAD(0..0)_INT_TAGSBE
        value: 0x80006 | a<<8
        attributes:
          bit_name: "TAGSBE"
          bit_num: "8"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[TAGSBE].

      - name: L2C_TAD(0..0)_INT_TAGDBE
        value: 0x80007 | a<<8
        attributes:
          bit_name: "TAGDBE"
          bit_num: "9"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[TAGDBE].

      - name: L2C_TAD(0..0)_INT_NOWAY
        value: 0x80008 | a<<8
        attributes:
          bit_name: "NOWAY"
          bit_num: "10"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[NOWAY].

      - name: L2C_TAD(0..0)_INT_HOLEWR
        value: 0x80009 | a<<8
        attributes:
          bit_name: "HOLEWR"
          bit_num: "11"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[HOLEWR].

      - name: L2C_TAD(0..0)_INT_HOLERD
        value: 0x8000A | a<<8
        attributes:
          bit_name: "HOLERD"
          bit_num: "12"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[HOLERD].

      - name: L2C_TAD(0..0)_INT_BIGWR
        value: 0x8000B | a<<8
        attributes:
          bit_name: "BIGWR"
          bit_num: "13"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[BIGWR].

      - name: L2C_TAD(0..0)_INT_BIGRD
        value: 0x8000C | a<<8
        attributes:
          bit_name: "BIGRD"
          bit_num: "14"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[BIGRD].

      - name: L2C_TAD(0..0)_INT_WRDISLMC
        value: 0x8000D | a<<8
        attributes:
          bit_name: "WRDISLMC"
          bit_num: "16"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[WRDISLMC].

      - name: L2C_TAD(0..0)_INT_RDDISLMC
        value: 0x8000E | a<<8
        attributes:
          bit_name: "RDDISLMC"
          bit_num: "15"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[RDDISLMC].

      - name: L2C_TAD(0..0)_INT_RTGSBE
        value: 0x8000F | a<<8
        attributes:
          bit_name: "RTGSBE"
          bit_num: "32"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[RTGSBE].

      - name: L2C_TAD(0..0)_INT_RTGDBE
        value: 0x80010 | a<<8
        attributes:
          bit_name: "RTGDBE"
          bit_num: "33"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..0)_INT"
        description: See L2C_TAD(0..0)_INT[RTGDBE].

      - name: L2C_MCI(0..0)_INT_VBFSBE
        value: 0x80800 | a<<8
        attributes:
          bit_name: "VBFSBE"
          bit_num: "0"
          blk_enum_name: "L2C_INTSN_E"
          cib_rtl_minor_width: "4"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080C00028+a*0x40000)"
          reg_name: "L2C_MCI(0..0)_INT"
        description: See L2C_MCI(0..0)_INT[VBFSBE].

      - name: L2C_MCI(0..0)_INT_VBFDBE
        value: 0x80801 | a<<8
        attributes:
          bit_name: "VBFDBE"
          bit_num: "1"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080C00028+a*0x40000)"
          reg_name: "L2C_MCI(0..0)_INT"
        description: See L2C_MCI(0..0)_INT[VBFDBE].

      - name: L2C_CBC(0..0)_INT_RSDSBE
        value: 0x80C00 | a<<8
        attributes:
          bit_name: "RSDSBE"
          bit_num: "0"
          blk_enum_name: "L2C_INTSN_E"
          cib_rtl_minor_width: "4"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..0)_INT"
        description: See L2C_CBC(0..0)_INT[RSDSBE].

      - name: L2C_CBC(0..0)_INT_RSDDBE
        value: 0x80C01 | a<<8
        attributes:
          bit_name: "RSDDBE"
          bit_num: "1"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..0)_INT"
        description: See L2C_CBC(0..0)_INT[RSDDBE].

      - name: L2C_CBC(0..0)_INT_IOCCMDSBE
        value: 0x80C02 | a<<8
        attributes:
          bit_name: "IOCCMDSBE"
          bit_num: "2"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..0)_INT"
        description: See L2C_CBC(0..0)_INT[IOCCMDSBE].

      - name: L2C_CBC(0..0)_INT_IOCCMDDBE
        value: 0x80C03 | a<<8
        attributes:
          bit_name: "IOCCMDDBE"
          bit_num: "3"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..0)_INT"
        description: See L2C_CBC(0..0)_INT[IOCCMDDBE].

      - name: LMC(0..0)_INT_NXM_WR_ERR
        value: 0x88000 + a*0x1000
        attributes:
          bit_name: "NXM_WR_ERR"
          bit_num: "0"
          blk_enum_name: "LMC_INTSN_E"
          major_name: "LMC(0)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..0)_INT"
        description: See LMC(0..0)_INT[NXM_WR_ERR].

      - name: LMC(0..0)_INT_SEC_ERR(0..3)
        value: 0x88001 + a*0x1000 + b
        attributes:
          bit_name: "SEC_ERR<b>"
          bit_num: "1+b"
          blk_enum_name: "LMC_INTSN_E"
          exempt_natural_alignment: "b"
          major_name: "LMC(0)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..0)_INT"
        description: See LMC(0..0)_INT[SEC_ERR<b>].

      - name: LMC(0..0)_INT_DED_ERR(0..3)
        value: 0x88005 + a*0x1000 + b
        attributes:
          bit_name: "DED_ERR<b>"
          bit_num: "5+b"
          blk_enum_name: "LMC_INTSN_E"
          exempt_natural_alignment: "b"
          major_name: "LMC(0)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..0)_INT"
        description: See LMC(0..0)_INT[DED_ERR<b>].

      - name: LMC(0..0)_INT_DLC_SEC
        value: 0x88009 + a*0x1000
        attributes:
          bit_name: "DLCRAM_SEC_ERR"
          bit_num: "9"
          blk_enum_name: "LMC_INTSN_E"
          major_name: "LMC(0)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..0)_INT"
        description: |
          Reserved.  INTERNAL:See LMC(0..0)_INT[DLCRAM_SEC_ERR].

      - name: LMC(0..0)_INT_DLC_DED
        value: 0x8800A + a*0x1000
        attributes:
          bit_name: "DLCRAM_DED_ERR"
          bit_num: "10"
          blk_enum_name: "LMC_INTSN_E"
          major_name: "LMC(0)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..0)_INT"
        description: |
          Reserved.  INTERNAL:See LMC(0..0)_INT[DLCRAM_DED_ERR].

      - name: LMC(0..0)_INT_DDR_ERR
        value: 0x8800B + a*0x1000
        attributes:
          bit_name: "DDR_ERR"
          bit_num: "11"
          blk_enum_name: "LMC_INTSN_E"
          major_name: "LMC(0)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..0)_INT"
        description: |
          Reserved.  INTERNAL:See LMC(0..0)_INT[DDR_ERR].

      - name: OCLA(0)_STATE_OVFL(0..3)
        value: 0xA8000 + a*0x1000 + b
        attributes:
          bit_name: "OVFL<b>"
          bit_num: "0+b"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0)_STATE_INT"
        description: See OCLA(0)_STATE_INT[OVFL<b>].

      - name: OCLA(0)_STATE_TRIG
        value: 0xA8008 + a*0x1000
        attributes:
          bit_name: "TRIG"
          bit_num: "8"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0)_STATE_INT"
        description: See OCLA(0)_STATE_INT[TRIG].

      - name: OCLA(0)_STATE_MCD(0..2)
        value: 0xA8009 + a*0x1000 + b
        attributes:
          bit_name: "MCD<b>"
          bit_num: "9+b"
          blk_enum_name: "OCLA_INTSN_E"
          exempt_natural_alignment: "b"
          major_name: "OCLA(0)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0)_STATE_INT"
        description: See OCLA(0)_STATE_INT[MCD<b>].

      - name: OCLA(0)_STATE_FSM0_INT
        value: 0xA800C + a*0x1000
        attributes:
          bit_name: "FSM0_INT"
          bit_num: "12"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0)_STATE_INT"
        description: See OCLA(0)_STATE_INT[FSM0_INT].

      - name: OCLA(0)_STATE_FSM1_INT
        value: 0xA800D + a*0x1000
        attributes:
          bit_name: "FSM1_INT"
          bit_num: "13"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0)_STATE_INT"
        description: See OCLA(0)_STATE_INT[FSM1_INT].

      - name: OCLA(0)_STATE_CAPTURED
        value: 0xA800E + a*0x1000
        attributes:
          bit_name: "CAPTURED"
          bit_num: "14"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0)_STATE_INT"
        description: See OCLA(0)_STATE_INT[CAPTURED].

      - name: OCLA(0)_STATE_TRIGFULL
        value: 0xA800F + a*0x1000
        attributes:
          bit_name: "TRIGFULL"
          bit_num: "15"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0)_STATE_INT"
        description: See OCLA(0)_STATE_INT[TRIGFULL].

      - name: OCLA(0)_STATE_OVERFULL
        value: 0xA8010 + a*0x1000
        attributes:
          bit_name: "OVERFULL"
          bit_num: "16"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0)_STATE_INT"
        description: See OCLA(0)_STATE_INT[OVERFULL].

      - name: OCLA(0)_STATE_WMARK
        value: 0xA8011 + a*0x1000
        attributes:
          bit_name: "WMARK"
          bit_num: "17"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0)_STATE_INT"
        description: See OCLA(0)_STATE_INT[WMARK].

      - name: OCLA(0)_STATE_DDRFULL
        value: 0xA8012 + a*0x1000
        attributes:
          bit_name: "DDRFULL"
          bit_num: "18"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0)_STATE_INT"
        description: See OCLA(0)_STATE_INT[DDRFULL].



