[2024-09-24 16:56:59.118106] |==============================================================================|
[2024-09-24 16:56:59.118310] |=========                      OpenRAM v1.2.48                       =========|
[2024-09-24 16:56:59.118396] |=========                                                            =========|
[2024-09-24 16:56:59.118472] |=========               VLSI Design and Automation Lab               =========|
[2024-09-24 16:56:59.118569] |=========        Computer Science and Engineering Department         =========|
[2024-09-24 16:56:59.118648] |=========            University of California Santa Cruz             =========|
[2024-09-24 16:56:59.118714] |=========                                                            =========|
[2024-09-24 16:56:59.118790] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-09-24 16:56:59.118855] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-09-24 16:56:59.118919] |=========                See LICENSE for license info                =========|
[2024-09-24 16:56:59.118982] |==============================================================================|
[2024-09-24 16:56:59.119077] ** Start: 09/24/2024 16:56:59
[2024-09-24 16:56:59.119148] Output files are: 
[2024-09-24 16:56:59.119211] /home/lroot/labs/ROM/rom_high.sp
[2024-09-24 16:56:59.119273] /home/lroot/labs/ROM/rom_high.v
[2024-09-24 16:56:59.119335] /home/lroot/labs/ROM/rom_high.lef
[2024-09-24 16:56:59.119397] /home/lroot/labs/ROM/rom_high.gds
[2024-09-24 16:56:59.121373] create rom of word size 2 with 256 num of words
[2024-09-24 16:57:05.535323] ** Submodules: 6.4 seconds
[2024-09-24 16:57:05.536270] ** Placement: 0.0 seconds
[2024-09-24 16:57:28.360561] ** Routing: 22.8 seconds
[2024-09-24 17:00:31.928152] ** Verification: 183.6 seconds
[2024-09-24 17:00:31.928541] ** ROM creation: 212.8 seconds
[2024-09-24 17:00:31.928791] SP: Writing to /home/lroot/labs/ROM/rom_high.sp
[2024-09-24 17:00:32.014091] ** Spice writing: 0.1 seconds
[2024-09-24 17:00:32.014230] GDS: Writing to /home/lroot/labs/ROM/rom_high.gds
[2024-09-24 17:00:32.140288] ** GDS: 0.1 seconds
[2024-09-24 17:00:32.140413] LEF: Writing to /home/lroot/labs/ROM/rom_high.lef
[2024-09-24 17:00:32.142106] ** LEF: 0.0 seconds
[2024-09-24 17:00:32.142182] LVS: Writing to /home/lroot/labs/ROM/rom_high.lvs.sp
[2024-09-24 17:00:32.219893] ** LVS writing: 0.1 seconds
[2024-09-24 17:00:32.221181] Config: Writing to /home/lroot/labs/ROM/rom_high.py
[2024-09-24 17:00:32.221327] ** Config: 0.0 seconds
[2024-09-24 17:00:32.221424] Verilog: Writing to /home/lroot/labs/ROM/rom_high.v
[2024-09-24 17:00:32.221722] ** Verilog: 0.0 seconds
[2024-09-24 17:00:32.228140] ** End: 213.1 seconds
