MAYBE


Initial Problem
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉
  Temp_Vars:  DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post
  Locations:  l0, l1, l2, l3, l4, l5, l6, l7
  Return Locations:  
  Transitions:
  t₁₀: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉) → l7(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post) :|: X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ status_post ∧ status_post ≤ X₉
  t₄: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉) → l5(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post) :|: PPBunlockInits_post ≤ 1 ∧ 1 ≤ PPBunlockInits_post ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ 0 ≤ num_post ∧ num_post ≤ 0 ∧ X₉ ≤ status_post ∧ status_post ≤ X₉
  t₇: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉) → l1(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post) :|: X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ 0 ≤ status_post ∧ status_post ≤ 0 ∧ X₅ ≤ X₇
  t₈: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉) → l6(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post) :|: 0 ≤ 0 ∧ PPBlockInits_post ≤ 1 ∧ 1 ≤ PPBlockInits_post ∧ 1+X₇ ≤ X₅ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ 0 ≤ status_post ∧ status_post ≤ 0
  t₂: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉) → l2(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post) :|: i_post ≤ 1+X₇ ∧ status_post ≤ 1 ∧ X₆ ≤ 1 ∧ 1+X₇ ≤ i_post ∧ 1 ≤ status_post ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ 0 ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ 0 ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈
  t₃: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉) → l4(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post) :|: 0 ≤ 0 ∧ 2 ≤ X₆ ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ 0 ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ 0 ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ 0 ≤ Pdo_post ∧ Pdo_post ≤ 0 ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ status_post ∧ status_post ≤ X₉
  t₀: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉) → l1(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post) :|: X₆ ≤ 1 ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ status_post ∧ status_post ≤ X₉
  t₁: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉) → l2(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post) :|: num_post ≤ 1+X₈ ∧ 1+X₈ ≤ num_post ∧ 2 ≤ X₆ ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₉ ≤ status_post ∧ status_post ≤ X₉
  t₅: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉) → l1(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post) :|: X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ status_post ∧ status_post ≤ X₉ ∧ X₀ ≤ 0
  t₆: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉) → l3(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post) :|: 0 ≤ 0 ∧ IoCreateDevice_post ≤ 1 ∧ 1 ≤ IoCreateDevice_post ∧ 1 ≤ X₀ ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ status_post ∧ status_post ≤ X₉
  t₉: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉) → l2(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, status_post) :|: 0 ≤ 0 ∧ PPBlockInits_post ≤ 1 ∧ 1 ≤ PPBlockInits_post ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ 0 ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ 0 ∧ 0 ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ 0 ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ 0 ≤ status_post ∧ status_post ≤ 0


Preprocessing
  Eliminate variables [X₁; X₂; X₃; X₄; X₈; X₉] that do not contribute to the problem


  Found invariant 1+X₃ ≤ X₁ for location l6


  Found invariant 1+X₃ ≤ X₁ ∧ 1 ≤ X₀ for location l4


  Found invariant 1+X₃ ≤ X₁ ∧ 1 ≤ X₀ for location l3


Problem after Preprocessing
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃
  Temp_Vars:  DName_post, Pdolen_post, conditional_post, i_post
  Locations:  l0, l1, l2, l3, l4, l5, l6, l7
  Return Locations:  
  Transitions:
  t₂₂: l0(X₀, X₁, X₂, X₃) → l7(X₀, X₁, X₂, X₃)
  t₂₃: l1(X₀, X₁, X₂, X₃) → l5(X₀, X₁, X₂, X₃)
  t₂₄: l2(X₀, X₁, X₂, X₃) → l1(X₀, X₁, X₂, X₃) :|: X₁ ≤ X₃
  t₂₅: l2(X₀, X₁, X₂, X₃) → l6(DName_post, X₁, X₂, X₃) :|: 0 ≤ 0 ∧ 1+X₃ ≤ X₁
  t₂₆: l3(X₀, X₁, X₂, X₃) → l2(X₀, X₁, X₂, 1+X₃) :|: X₂ ≤ 1 ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁
  t₂₇: l3(X₀, X₁, X₂, X₃) → l4(X₀, X₁, conditional_post, X₃) :|: 0 ≤ 0 ∧ 2 ≤ X₂ ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁
  t₂₈: l4(X₀, X₁, X₂, X₃) → l1(X₀, X₁, X₂, X₃) :|: X₂ ≤ 1 ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁
  t₂₉: l4(X₀, X₁, X₂, X₃) → l2(X₀, X₁, X₂, X₃) :|: 2 ≤ X₂ ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁
  t₃₀: l6(X₀, X₁, X₂, X₃) → l1(X₀, X₁, X₂, X₃) :|: X₀ ≤ 0 ∧ 1+X₃ ≤ X₁
  t₃₁: l6(X₀, X₁, X₂, X₃) → l3(X₀, X₁, conditional_post, X₃) :|: 0 ≤ 0 ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁
  t₃₂: l7(X₀, X₁, X₂, X₃) → l2(X₀, Pdolen_post, X₂, i_post) :|: 0 ≤ 0


MPRF for transition t₂₆: l3(X₀, X₁, X₂, X₃) → l2(X₀, X₁, X₂, 1+X₃) :|: X₂ ≤ 1 ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l2: [X₁-X₃]
    • l3: [X₁-X₃]
    • l4: [X₁-X₃]
    • l6: [X₁-X₃]




  Cut unreachable locations [l4; l6] from the program graph


  Found invariant X₃ ≤ X₁ ∧ X₂ ≤ 1 ∧ X₂ ≤ X₀ ∧ 1 ≤ X₀ for location l2_v1


  Found invariant 1+X₃ ≤ X₁ for location l6_v1


  Found invariant 1+X₃ ≤ X₁ ∧ 1 ≤ X₀ for location l4_v1


  Found invariant 1+X₃ ≤ X₁ ∧ X₂ ≤ 1 for location l6_v2


  Found invariant 1+X₃ ≤ X₁ ∧ 2 ≤ X₂ for location l6_v3


  Found invariant 1+X₃ ≤ X₁ ∧ 2 ≤ X₂ ∧ 3 ≤ X₀+X₂ ∧ 1 ≤ X₀ for location l2_v2


  Found invariant 1+X₃ ≤ X₁ ∧ 1 ≤ X₀ for location l3_v1


All Bounds
Termination behavior
  Overall termination: Infinite
    t₂₂: Finite
    t₂₃: Finite
    t₂₄: Finite
    t₂₅: Infinite
    t₂₆: Finite
    t₂₇: Infinite
    t₂₈: Finite
    t₂₉: Infinite
    t₃₀: Finite
    t₃₁: Infinite
    t₃₂: Finite



