;redcode
;assert 1
	SPL 0, <365
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB 100, 40
	DJN -1, @-20
	SUB 0, 1
	ADD 3, 120
	MOV -7, <-20
	SUB #32, 0
	MOV -7, <-20
	ADD 270, 60
	SUB 100, 40
	SUB 100, 40
	SLT 0, 0
	MOV -7, <-20
	SLT 0, 0
	MOV -1, <-20
	SUB #32, 0
	MOV -1, <-20
	SUB 0, -0
	SUB 0, -0
	MOV -1, <-20
	SUB 2, 10
	MOV -7, <-20
	SUB 100, 40
	JMP <121, 106
	JMP <121, 106
	JMP @72, #200
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	JMP 2, <10
	MOV -7, <-20
	SUB @127, 106
	JMP -7, @-20
	SUB #32, 0
	SUB -7, <-20
	ADD #290, <1
	ADD 270, 60
	SUB 100, 40
	SUB 0, 10
	MOV -1, <-20
	SUB @121, 101
	MOV -7, <-20
	ADD 270, 60
	CMP -209, <-120
	SUB @127, 106
	SUB @121, 103
	JMP @0
