// Seed: 3160162773
module module_0;
  assign id_1 = id_1;
  assign module_2.id_8 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0
    , id_2
);
  assign id_2 = 1'b0 && id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3[1] = 1;
  module_0 modCall_1 ();
  id_8 :
  assert property (@(posedge id_8) {1{id_4}})
  else $display(1, id_4, 1, 1);
endmodule
