G2_XOR_N1 5000
RULE_ACT001
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_ACT001
Minimum vertical width of ACT layer is 24nm
RULE_ACT003
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_ACT003
Minimum vertical spacing of ACT is 80nm
RULE_ACT004
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_ACT004
Minimum horizontal width of ACT is 110nm
RULE_ACT005
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_ACT005
Horizontal spacing of ACT  must be 80nm
RULE_ACT006
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_ACT006
Minimum notch of ACT is 166nm
RULE_ACT008A
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_ACT008A
Minimum area of ACT is 0.004608 um2
RULE_ACT008B
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_ACT008B
Minimum enclosed area of ACT is 0.004608 um2
RULE_GATE001
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GATE001
Minimum horizontal width of GATE is 20nm
RULE_GATE005
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GATE005
Minimum extension of ACT past GATE is 10nm
RULE_GATE006
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GATE006
Minimum extension of GATE past ACT is 10nm
RULE_SDC001
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_SDC001
Horizontal Width of SDC is 28nm
RULE_SDC002
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_SDC002
Horizontal spacing of SDC is 110nm
RULE_SDC003A
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_SDC003A
Minimum spacing of SDC to GATE is 10nm
RULE_SDC004
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_SDC004
Minimum extenxion of ACT past SDC in horizontal direction is 2nm
RULE_SDC005
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_SDC005
Minimum Vertical length of SDC is 44nm
RULE_SDC006
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_SDC006
Minimum Vertical spacing of SDC is 62nm
RULE_SDC007
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_SDC007
Minimum Vertical extension of SDC past ACT is 0nm
RULE_SDC008
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_SDC008
SDC layer may not bend
RULE_IL001
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_IL001
Horizontal width of IL is 24nm
RULE_IL002
1 1 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_IL002
Horizontal spacing of IL is 40nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
1185 160 1185 500
1380 160 1380 500
RULE_IL004
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_IL004
Minimum horizontal enclosure of SDC around IL is 2 nm
RULE_IL005
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_IL005
Minimum Vertical overlap of SDC and IL is 58nm
RULE_IL006
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_IL006
Vertical length of IL is 68nm
RULE_IL007
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_IL007
Vertical spacing of IL in line with each other is 48
RULE_GC001
1 1 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC001A
Minimum vertical width of GC is 44nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
525 1525 730 1525
525 1740 730 1740
RULE_GC002
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC001B
Minimum horizontal length of GC is 20nm
RULE_GC003
1 1 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC003
Minimum vertical spacing of GC is 40nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
365 640 465 640
540 670 640 670
RULE_GC004
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC004
Minimum horizontal spacing of GC is 40nm
RULE_GC005
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC005
Minimum vertical spacing of GC to ACT is 6nm
RULE_GC006
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC006
Minimum horizontal extension of GC past GATE is 2nm
RULE_GC007
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC007
Minimum horizontal space of GC to IL is 4nm
RULE_GC008
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC008
Minimum vertical space of GC to IL is 4nm
RULE_GC009A
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC009A
Minimum horizontal space of SDC to GATE is 10nm
RULE_GC010
2 2 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC010
Minimum horizontal overlap of GC and IL is 24nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
1035 840 1035 1060
1055 840 1055 1060
e 2 2
1040 300 1040 520
1065 300 1065 500
RULE_GC011
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC011
Minimum vertical extension of IL past GC is 4nm
RULE_GC012
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_GC012
GC may not bend
RULE_VM001
4 4 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_VM001
Minimum horizontal width of VM0 polygons is 28nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
365 845 365 900
465 845 465 900
e 2 2
370 425 370 485
435 425 435 485
e 3 2
1055 410 1055 450
1155 410 1155 450
e 4 2
1055 830 1055 890
1155 830 1155 890
RULE_VM002
4 4 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_VM002
Minimum vertical width of VM0 poygons is 28nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
370 425 435 425
370 485 435 485
e 2 2
365 845 465 845
365 900 465 900
e 3 2
1055 410 1155 410
1055 450 1155 450
e 4 2
1055 830 1155 830
1055 890 1155 890
RULE_VM003
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_VM003
VM0 must be fully inside  M1
RULE_VM004
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE VM004
Minimum spacing between VM0 polygons is 36nm
RULE_VM005
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE VM005
Minimum enclosure between VM0 and IL is 2nm
RULE_M101
24 24 3 Nov 12 13:32:05 2021                   
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_M101
Minimum horizontal width of M1 is 28nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
0 250 0 330
115 170 115 250
e 2 2
0 980 0 1060
115 1060 115 1140
e 3 2
25 0 25 250
115 0 115 250
e 4 2
25 170 25 250
140 250 140 330
e 5 2
25 1060 25 1140
140 980 140 1060
e 6 2
25 1060 25 1375
115 1060 115 1375
e 7 2
365 410 365 490
465 410 465 490
e 8 2
365 830 365 905
465 830 465 905
e 9 2
690 330 690 410
805 410 805 490
e 10 2
690 900 690 980
805 820 805 900
e 11 2
690 980 690 1060
805 1060 805 1140
e 12 2
715 410 715 490
830 330 830 410
e 13 2
715 410 715 900
805 410 805 900
e 14 2
715 820 715 900
830 900 830 980
e 15 2
715 1060 715 1140
830 980 830 1060
e 16 2
715 1060 715 1370
805 1060 805 1370
e 17 2
1055 405 1055 480
1155 405 1155 480
e 18 2
1055 830 1055 905
1155 830 1155 905
e 19 2
1380 250 1380 330
1495 170 1495 250
e 20 2
1380 980 1380 1060
1495 1060 1495 1140
e 21 2
1405 5 1405 250
1495 5 1495 250
e 22 2
1405 170 1405 250
1520 250 1520 330
e 23 2
1405 1060 1405 1140
1520 980 1520 1060
e 24 2
1405 1060 1405 1375
1495 1060 1495 1375
RULE_M102
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE M102
Minimum spacing between M1 polygons is 36nm
RULE_M103
4 4 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE M102
Minimum vertical width of M1 is 28nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
365 410 465 410
365 490 465 490
e 2 2
365 830 465 830
365 905 465 905
e 3 2
1055 405 1155 405
1055 480 1155 480
e 4 2
1055 830 1155 830
1055 905 1155 905
RULE_VM101
7 7 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_VM101
Minimum horizontal width of VM1 polygons is 28nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
35 10 35 65
95 10 95 65
e 2 2
40 1310 40 1365
100 1310 100 1365
e 3 2
365 845 365 900
465 845 465 900
e 4 2
1055 405 1055 480
1145 405 1145 480
e 5 2
1055 840 1055 895
1155 840 1155 895
e 6 2
1425 10 1425 65
1485 10 1485 65
e 7 2
1425 1310 1425 1365
1485 1310 1485 1365
RULE_VM102
7 7 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_VM102
Minimum vertical width of VM1 poygons is 28nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
35 10 95 10
35 65 95 65
e 2 2
40 1310 100 1310
40 1365 100 1365
e 3 2
365 845 465 845
365 900 465 900
e 4 2
1055 405 1145 405
1055 480 1145 480
e 5 2
1055 840 1155 840
1055 895 1155 895
e 6 2
1425 10 1485 10
1425 65 1485 65
e 7 2
1425 1310 1485 1310
1425 1365 1485 1365
RULE_VM103
1 1 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_VM103
VM1 must be fully inside M2
p 1 4
CN G2_XOR_N1 c 1 0 0 1 0 0 0
1055 840
1155 840
1155 895
1055 895
RULE_VM104
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE VM104
Minimum spacing between VM1 polygons is 36nm
RULE_VM105
2 2 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE VM105
Minimum enclosure between VM1 and M1 is 2nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
365 900 465 900
365 905 465 905
e 2 2
1416 5 1494 5
1425 10 1485 10
RULE_M201
4 4 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_M201
Minimum horizontal width of M2 is 28nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
365 410 365 490
465 410 465 490
e 2 2
365 755 365 905
465 830 465 905
e 3 2
910 480 910 755
980 555 980 830
e 4 2
1055 405 1055 480
1155 405 1155 555
RULE_M202
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE M202
Minimum spacing between M2 polygons is 36nm
RULE_M203
5 5 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE M203
Minimum vertical width of M2 is 28nm
e 1 2
CN G2_XOR_N1 c 1 0 0 1 0 0 0
365 410 465 410
365 490 465 490
e 2 2
365 755 910 755
465 830 980 830
e 3 2
910 480 1055 480
980 555 1155 555
e 4 2
25 1300 1495 1300
25 1375 1495 1375
e 5 2
25 0 1500 0
25 80 1500 80
RULE_VM201
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_VM201
Minimum horizontal width of VM2 polygons is 28nm
RULE_VM202
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_VM202
Minimum vertical width of VM2 poygons is 28nm
RULE_VM203
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_VM203
VM1 must be fully inside M3
RULE_VM204
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE VM204
Minimum spacing between VM2 polygons is 36nm
RULE_VM205
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE VM205
Minimum enclosure between VM2 and M2 is 2nm
RULE_M301
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE_M301
Minimum horizontal width of M3 is 28nm
RULE_M302
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE M302
Minimum spacing between M3 polygons is 36nm
RULE_M303
0 0 3 Nov 12 13:32:05 2021                     
Rule File Pathname: /home/u1081888/TIGFET-10nm-PDK/calibre/runset/DRC/N1/G2_XOR/_calibreDRC.rul_
RULE M303
Minimum vertical width of M3 is 28nm
