Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 12 13:17:53 2016
| Host         : wintermute running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    85 |
| Unused register locations in slices containing registers |   312 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           36 |
| No           | No                    | Yes                    |             577 |          134 |
| No           | Yes                   | No                     |              49 |           14 |
| Yes          | No                    | No                     |              50 |           16 |
| Yes          | No                    | Yes                    |               6 |            6 |
| Yes          | Yes                   | No                     |             304 |           73 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                            Clock Signal                                                                            |                                                                                       Enable Signal                                                                                       |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0                                 | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0                                 | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0                                 | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0                                 | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C                                 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/inband_ce                                                 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_out                           |                1 |              1 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C                                 |                                                                                                                                                                                           |                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0                                 | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0                                 | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/inband_ce                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_out     |                1 |              1 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C           |                                                                                                                                                                                           |                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                         |                1 |              2 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/link_status_and_gate/Res[0]                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                   |                1 |              2 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/link_status_and_gate/Res[0]                                                                                                                            |                1 |              2 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                     |                1 |              3 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                   |                1 |              3 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                           |                2 |              3 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                   |                1 |              3 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                     |                2 |              3 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT                                   |                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT             |                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_0                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[2]                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core_i_1_n_0                                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                   |                1 |              5 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C                                 |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/rx_reset_async_reg_n_0                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/reset_in                                                     |                1 |              5 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C           |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/rx_reset_async_reg_n_0                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                          | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[2]                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/reset_in                               |                1 |              5 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_0                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_resets/reset                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_out                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/tx_reset                                                                            |                1 |              5 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |                                                                                                                                                                                           |                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0                       |                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0 |                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |                                                                                                                                                                                           |                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 |                                                                                                                                                                                           |                                                                                                                                                                                           |                4 |              7 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/link_status_and_gate/Res[0]                                                                                                                            |                1 |              7 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           |                                                                                                                                                                                           |                                                                                                                                                                                           |                3 |              7 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/link_status_and_gate/Res[0]                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         |                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       |                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       |                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       |                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out     |                3 |              9 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/util_vector_logic_0/Res[0]                                                                                                                             |                2 |             10 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gsafety_ic.wr_rst_int_sync_1_reg[1]                                            |                3 |             11 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gsafety_ic.wr_rst_int_sync_1_reg[1]                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0                       | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                   |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                                              | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                        | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                   |                6 |             14 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[2]                                                                           |                5 |             18 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[2]                                                                           |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/link_status_and_gate/Res[0]                                                                                                                            |                5 |             18 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_en_into_bram                                                                | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                                                          |                6 |             24 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_en_into_bram                                                                | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                                                          |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_en_into_bram                                                                  | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_en_into_bram                                                                | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                                                          |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                               | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/wr_rst_int_sync                                                                       |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                               | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/wr_rst_int_sync                                                                       |                7 |             36 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                               | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/wr_rst_int_sync                                                                       |                9 |             36 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/wr_rst_int_sync                                                                         |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                           |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gsafety_ic.wr_rst_int_sync_1_reg[0]                                            |                8 |             48 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                           |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gsafety_ic.wr_rst_int_sync_1_reg[0]                                            |               10 |             48 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gsafety_ic.wr_rst_int_sync_1_reg[0]                                            |               10 |             48 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                           |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                             |               10 |             48 |
|  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gsafety_ic.wr_rst_int_sync_1_reg[0]                                              |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |                                                                                                                                                                                           |                                                                                                                                                                                           |               24 |             66 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


