# Generated by Yosys 0.47+149 (git sha1 384c19119, clang++ 18.1.8 -fPIC -O3)
autoidx 710
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \AND2_X1
  wire $auto$rtlil.cc:2962:AndGate$2
  attribute \capacitance "0.918145"
  wire input 1 \A1
  attribute \capacitance "0.974630"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$2
  end
  connect \ZN $auto$rtlil.cc:2962:AndGate$2
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \AND2_X2
  wire $auto$rtlil.cc:2962:AndGate$4
  attribute \capacitance "1.656515"
  wire input 1 \A1
  attribute \capacitance "1.726477"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$4
  end
  connect \ZN $auto$rtlil.cc:2962:AndGate$4
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \AND2_X4
  wire $auto$rtlil.cc:2962:AndGate$6
  attribute \capacitance "3.195354"
  wire input 1 \A1
  attribute \capacitance "3.536501"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$6
  end
  connect \ZN $auto$rtlil.cc:2962:AndGate$6
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \AND3_X1
  wire $auto$rtlil.cc:2962:AndGate$10
  wire $auto$rtlil.cc:2962:AndGate$8
  attribute \capacitance "0.879747"
  wire input 1 \A1
  attribute \capacitance "0.927525"
  wire input 2 \A2
  attribute \capacitance "0.964824"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$7
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$8
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$9
    connect \A $auto$rtlil.cc:2962:AndGate$8
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$10
  end
  connect \ZN $auto$rtlil.cc:2962:AndGate$10
end
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \AND3_X2
  wire $auto$rtlil.cc:2962:AndGate$12
  wire $auto$rtlil.cc:2962:AndGate$14
  attribute \capacitance "1.599415"
  wire input 1 \A1
  attribute \capacitance "1.648903"
  wire input 2 \A2
  attribute \capacitance "1.700149"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$11
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$12
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$13
    connect \A $auto$rtlil.cc:2962:AndGate$12
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$14
  end
  connect \ZN $auto$rtlil.cc:2962:AndGate$14
end
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \AND3_X4
  wire $auto$rtlil.cc:2962:AndGate$16
  wire $auto$rtlil.cc:2962:AndGate$18
  attribute \capacitance "3.085124"
  wire input 1 \A1
  attribute \capacitance "3.300701"
  wire input 2 \A2
  attribute \capacitance "3.581806"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$15
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$16
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$17
    connect \A $auto$rtlil.cc:2962:AndGate$16
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$18
  end
  connect \ZN $auto$rtlil.cc:2962:AndGate$18
end
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \AND4_X1
  wire $auto$rtlil.cc:2962:AndGate$20
  wire $auto$rtlil.cc:2962:AndGate$22
  wire $auto$rtlil.cc:2962:AndGate$24
  attribute \capacitance "0.856528"
  wire input 1 \A1
  attribute \capacitance "0.902272"
  wire input 2 \A2
  attribute \capacitance "0.924115"
  wire input 4 \A3
  attribute \capacitance "0.944508"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$19
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$20
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$21
    connect \A $auto$rtlil.cc:2962:AndGate$20
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$22
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$23
    connect \A $auto$rtlil.cc:2962:AndGate$22
    connect \B \A4
    connect \Y $auto$rtlil.cc:2962:AndGate$24
  end
  connect \ZN $auto$rtlil.cc:2962:AndGate$24
end
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \AND4_X2
  wire $auto$rtlil.cc:2962:AndGate$26
  wire $auto$rtlil.cc:2962:AndGate$28
  wire $auto$rtlil.cc:2962:AndGate$30
  attribute \capacitance "1.550933"
  wire input 1 \A1
  attribute \capacitance "1.605000"
  wire input 2 \A2
  attribute \capacitance "1.649913"
  wire input 4 \A3
  attribute \capacitance "1.684580"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$25
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$26
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$27
    connect \A $auto$rtlil.cc:2962:AndGate$26
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$28
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$29
    connect \A $auto$rtlil.cc:2962:AndGate$28
    connect \B \A4
    connect \Y $auto$rtlil.cc:2962:AndGate$30
  end
  connect \ZN $auto$rtlil.cc:2962:AndGate$30
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \AND4_X4
  wire $auto$rtlil.cc:2962:AndGate$32
  wire $auto$rtlil.cc:2962:AndGate$34
  wire $auto$rtlil.cc:2962:AndGate$36
  attribute \capacitance "3.014616"
  wire input 1 \A1
  attribute \capacitance "3.260554"
  wire input 2 \A2
  attribute \capacitance "3.486019"
  wire input 4 \A3
  attribute \capacitance "3.766184"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$31
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$32
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$33
    connect \A $auto$rtlil.cc:2962:AndGate$32
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$34
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$35
    connect \A $auto$rtlil.cc:2962:AndGate$34
    connect \B \A4
    connect \Y $auto$rtlil.cc:2962:AndGate$36
  end
  connect \ZN $auto$rtlil.cc:2962:AndGate$36
end
attribute \liberty_cell 1
attribute \area "0.266000"
attribute \whitebox 1
module \ANTENNA_X1
  attribute \capacitance "0.023429"
  wire input 1 \A
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \AOI211_X1
  wire $auto$rtlil.cc:2961:NotGate$86
  wire $auto$rtlil.cc:2962:AndGate$80
  wire $auto$rtlil.cc:2964:OrGate$82
  wire $auto$rtlil.cc:2964:OrGate$84
  attribute \capacitance "1.620338"
  wire input 1 \A
  attribute \capacitance "1.658423"
  wire input 2 \B
  attribute \capacitance "1.655202"
  wire input 4 \C1
  attribute \capacitance "1.679479"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$79
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2962:AndGate$80
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$81
    connect \A $auto$rtlil.cc:2962:AndGate$80
    connect \B \B
    connect \Y $auto$rtlil.cc:2964:OrGate$82
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$83
    connect \A $auto$rtlil.cc:2964:OrGate$82
    connect \B \A
    connect \Y $auto$rtlil.cc:2964:OrGate$84
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$85
    connect \A $auto$rtlil.cc:2964:OrGate$84
    connect \Y $auto$rtlil.cc:2961:NotGate$86
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$86
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \AOI211_X2
  wire $auto$rtlil.cc:2961:NotGate$94
  wire $auto$rtlil.cc:2962:AndGate$88
  wire $auto$rtlil.cc:2964:OrGate$90
  wire $auto$rtlil.cc:2964:OrGate$92
  attribute \capacitance "3.114220"
  wire input 1 \A
  attribute \capacitance "3.425452"
  wire input 2 \B
  attribute \capacitance "3.165257"
  wire input 4 \C1
  attribute \capacitance "3.454374"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$87
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2962:AndGate$88
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$89
    connect \A $auto$rtlil.cc:2962:AndGate$88
    connect \B \B
    connect \Y $auto$rtlil.cc:2964:OrGate$90
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$91
    connect \A $auto$rtlil.cc:2964:OrGate$90
    connect \B \A
    connect \Y $auto$rtlil.cc:2964:OrGate$92
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$93
    connect \A $auto$rtlil.cc:2964:OrGate$92
    connect \Y $auto$rtlil.cc:2961:NotGate$94
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$94
end
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \AOI211_X4
  wire $auto$rtlil.cc:2961:NotGate$102
  wire $auto$rtlil.cc:2961:NotGate$104
  wire $auto$rtlil.cc:2961:NotGate$106
  wire $auto$rtlil.cc:2962:AndGate$96
  wire $auto$rtlil.cc:2964:OrGate$100
  wire $auto$rtlil.cc:2964:OrGate$98
  attribute \capacitance "1.668945"
  wire input 1 \A
  attribute \capacitance "1.696344"
  wire input 2 \B
  attribute \capacitance "1.632665"
  wire input 4 \C1
  attribute \capacitance "1.749982"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$95
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2962:AndGate$96
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$97
    connect \A $auto$rtlil.cc:2962:AndGate$96
    connect \B \B
    connect \Y $auto$rtlil.cc:2964:OrGate$98
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$99
    connect \A $auto$rtlil.cc:2964:OrGate$98
    connect \B \A
    connect \Y $auto$rtlil.cc:2964:OrGate$100
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$101
    connect \A $auto$rtlil.cc:2964:OrGate$100
    connect \Y $auto$rtlil.cc:2961:NotGate$102
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$103
    connect \A $auto$rtlil.cc:2961:NotGate$102
    connect \Y $auto$rtlil.cc:2961:NotGate$104
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$105
    connect \A $auto$rtlil.cc:2961:NotGate$104
    connect \Y $auto$rtlil.cc:2961:NotGate$106
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$106
end
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \AOI21_X1
  wire $auto$rtlil.cc:2961:NotGate$42
  wire $auto$rtlil.cc:2962:AndGate$38
  wire $auto$rtlil.cc:2964:OrGate$40
  attribute \capacitance "1.626352"
  wire input 1 \A
  attribute \capacitance "1.647003"
  wire input 3 \B1
  attribute \capacitance "1.676853"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$37
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$38
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$39
    connect \A \A
    connect \B $auto$rtlil.cc:2962:AndGate$38
    connect \Y $auto$rtlil.cc:2964:OrGate$40
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$41
    connect \A $auto$rtlil.cc:2964:OrGate$40
    connect \Y $auto$rtlil.cc:2961:NotGate$42
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$42
end
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \AOI21_X2
  wire $auto$rtlil.cc:2961:NotGate$48
  wire $auto$rtlil.cc:2962:AndGate$44
  wire $auto$rtlil.cc:2964:OrGate$46
  attribute \capacitance "3.136406"
  wire input 1 \A
  attribute \capacitance "3.129761"
  wire input 3 \B1
  attribute \capacitance "3.482455"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$43
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$44
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$45
    connect \A \A
    connect \B $auto$rtlil.cc:2962:AndGate$44
    connect \Y $auto$rtlil.cc:2964:OrGate$46
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$47
    connect \A $auto$rtlil.cc:2964:OrGate$46
    connect \Y $auto$rtlil.cc:2961:NotGate$48
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$48
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \AOI21_X4
  wire $auto$rtlil.cc:2961:NotGate$54
  wire $auto$rtlil.cc:2962:AndGate$50
  wire $auto$rtlil.cc:2964:OrGate$52
  attribute \capacitance "6.139254"
  wire input 1 \A
  attribute \capacitance "6.401877"
  wire input 3 \B1
  attribute \capacitance "6.713197"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$49
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$50
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$51
    connect \A \A
    connect \B $auto$rtlil.cc:2962:AndGate$50
    connect \Y $auto$rtlil.cc:2964:OrGate$52
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$53
    connect \A $auto$rtlil.cc:2964:OrGate$52
    connect \Y $auto$rtlil.cc:2961:NotGate$54
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$54
end
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \AOI221_X1
  wire $auto$rtlil.cc:2961:NotGate$116
  wire $auto$rtlil.cc:2962:AndGate$108
  wire $auto$rtlil.cc:2962:AndGate$112
  wire $auto$rtlil.cc:2964:OrGate$110
  wire $auto$rtlil.cc:2964:OrGate$114
  attribute \capacitance "1.677530"
  wire input 1 \A
  attribute \capacitance "1.581620"
  wire input 3 \B1
  attribute \capacitance "1.628297"
  wire input 4 \B2
  attribute \capacitance "1.632251"
  wire input 5 \C1
  attribute \capacitance "1.706745"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$107
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2962:AndGate$108
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$111
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$112
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$109
    connect \A $auto$rtlil.cc:2962:AndGate$108
    connect \B \A
    connect \Y $auto$rtlil.cc:2964:OrGate$110
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$113
    connect \A $auto$rtlil.cc:2964:OrGate$110
    connect \B $auto$rtlil.cc:2962:AndGate$112
    connect \Y $auto$rtlil.cc:2964:OrGate$114
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$115
    connect \A $auto$rtlil.cc:2964:OrGate$114
    connect \Y $auto$rtlil.cc:2961:NotGate$116
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$116
end
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \AOI221_X2
  wire $auto$rtlil.cc:2961:NotGate$126
  wire $auto$rtlil.cc:2962:AndGate$118
  wire $auto$rtlil.cc:2962:AndGate$122
  wire $auto$rtlil.cc:2964:OrGate$120
  wire $auto$rtlil.cc:2964:OrGate$124
  attribute \capacitance "3.504692"
  wire input 1 \A
  attribute \capacitance "3.226091"
  wire input 3 \B1
  attribute \capacitance "3.135271"
  wire input 4 \B2
  attribute \capacitance "3.145027"
  wire input 5 \C1
  attribute \capacitance "3.501501"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$117
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2962:AndGate$118
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$121
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$122
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$119
    connect \A $auto$rtlil.cc:2962:AndGate$118
    connect \B \A
    connect \Y $auto$rtlil.cc:2964:OrGate$120
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$123
    connect \A $auto$rtlil.cc:2964:OrGate$120
    connect \B $auto$rtlil.cc:2962:AndGate$122
    connect \Y $auto$rtlil.cc:2964:OrGate$124
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$125
    connect \A $auto$rtlil.cc:2964:OrGate$124
    connect \Y $auto$rtlil.cc:2961:NotGate$126
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$126
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \AOI221_X4
  wire $auto$rtlil.cc:2961:NotGate$136
  wire $auto$rtlil.cc:2961:NotGate$138
  wire $auto$rtlil.cc:2961:NotGate$140
  wire $auto$rtlil.cc:2962:AndGate$128
  wire $auto$rtlil.cc:2962:AndGate$132
  wire $auto$rtlil.cc:2964:OrGate$130
  wire $auto$rtlil.cc:2964:OrGate$134
  attribute \capacitance "1.649091"
  wire input 1 \A
  attribute \capacitance "1.557194"
  wire input 3 \B1
  attribute \capacitance "1.649664"
  wire input 4 \B2
  attribute \capacitance "1.600832"
  wire input 5 \C1
  attribute \capacitance "1.681052"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$127
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2962:AndGate$128
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$131
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$132
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$129
    connect \A $auto$rtlil.cc:2962:AndGate$128
    connect \B \A
    connect \Y $auto$rtlil.cc:2964:OrGate$130
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$133
    connect \A $auto$rtlil.cc:2964:OrGate$130
    connect \B $auto$rtlil.cc:2962:AndGate$132
    connect \Y $auto$rtlil.cc:2964:OrGate$134
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$135
    connect \A $auto$rtlil.cc:2964:OrGate$134
    connect \Y $auto$rtlil.cc:2961:NotGate$136
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$137
    connect \A $auto$rtlil.cc:2961:NotGate$136
    connect \Y $auto$rtlil.cc:2961:NotGate$138
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$139
    connect \A $auto$rtlil.cc:2961:NotGate$138
    connect \Y $auto$rtlil.cc:2961:NotGate$140
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$140
end
attribute \liberty_cell 1
attribute \area "2.128000"
attribute \whitebox 1
module \AOI222_X1
  wire $auto$rtlil.cc:2961:NotGate$152
  wire $auto$rtlil.cc:2962:AndGate$142
  wire $auto$rtlil.cc:2962:AndGate$144
  wire $auto$rtlil.cc:2962:AndGate$148
  wire $auto$rtlil.cc:2964:OrGate$146
  wire $auto$rtlil.cc:2964:OrGate$150
  attribute \capacitance "1.636678"
  wire input 1 \A1
  attribute \capacitance "1.695263"
  wire input 2 \A2
  attribute \capacitance "1.579130"
  wire input 4 \B1
  attribute \capacitance "1.621925"
  wire input 5 \B2
  attribute \capacitance "1.547208"
  wire input 6 \C1
  attribute \capacitance "1.586715"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$141
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$142
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$143
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$144
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$147
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2962:AndGate$148
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$145
    connect \A $auto$rtlil.cc:2962:AndGate$142
    connect \B $auto$rtlil.cc:2962:AndGate$144
    connect \Y $auto$rtlil.cc:2964:OrGate$146
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$149
    connect \A $auto$rtlil.cc:2964:OrGate$146
    connect \B $auto$rtlil.cc:2962:AndGate$148
    connect \Y $auto$rtlil.cc:2964:OrGate$150
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$151
    connect \A $auto$rtlil.cc:2964:OrGate$150
    connect \Y $auto$rtlil.cc:2961:NotGate$152
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$152
end
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \whitebox 1
module \AOI222_X2
  wire $auto$rtlil.cc:2961:NotGate$164
  wire $auto$rtlil.cc:2962:AndGate$154
  wire $auto$rtlil.cc:2962:AndGate$156
  wire $auto$rtlil.cc:2962:AndGate$160
  wire $auto$rtlil.cc:2964:OrGate$158
  wire $auto$rtlil.cc:2964:OrGate$162
  attribute \capacitance "3.164179"
  wire input 1 \A1
  attribute \capacitance "3.216068"
  wire input 2 \A2
  attribute \capacitance "3.026291"
  wire input 4 \B1
  attribute \capacitance "3.400260"
  wire input 5 \B2
  attribute \capacitance "2.964483"
  wire input 6 \C1
  attribute \capacitance "3.315441"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$153
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$154
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$155
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$156
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$159
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2962:AndGate$160
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$157
    connect \A $auto$rtlil.cc:2962:AndGate$154
    connect \B $auto$rtlil.cc:2962:AndGate$156
    connect \Y $auto$rtlil.cc:2964:OrGate$158
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$161
    connect \A $auto$rtlil.cc:2964:OrGate$158
    connect \B $auto$rtlil.cc:2962:AndGate$160
    connect \Y $auto$rtlil.cc:2964:OrGate$162
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$163
    connect \A $auto$rtlil.cc:2964:OrGate$162
    connect \Y $auto$rtlil.cc:2961:NotGate$164
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$164
end
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \whitebox 1
module \AOI222_X4
  wire $auto$rtlil.cc:2961:NotGate$176
  wire $auto$rtlil.cc:2961:NotGate$178
  wire $auto$rtlil.cc:2961:NotGate$180
  wire $auto$rtlil.cc:2962:AndGate$166
  wire $auto$rtlil.cc:2962:AndGate$168
  wire $auto$rtlil.cc:2962:AndGate$172
  wire $auto$rtlil.cc:2964:OrGate$170
  wire $auto$rtlil.cc:2964:OrGate$174
  attribute \capacitance "1.596468"
  wire input 1 \A1
  attribute \capacitance "1.701800"
  wire input 2 \A2
  attribute \capacitance "1.596573"
  wire input 4 \B1
  attribute \capacitance "1.677640"
  wire input 5 \B2
  attribute \capacitance "1.578039"
  wire input 6 \C1
  attribute \capacitance "1.650615"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$165
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$166
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$167
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$168
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$171
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2962:AndGate$172
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$169
    connect \A $auto$rtlil.cc:2962:AndGate$166
    connect \B $auto$rtlil.cc:2962:AndGate$168
    connect \Y $auto$rtlil.cc:2964:OrGate$170
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$173
    connect \A $auto$rtlil.cc:2964:OrGate$170
    connect \B $auto$rtlil.cc:2962:AndGate$172
    connect \Y $auto$rtlil.cc:2964:OrGate$174
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$175
    connect \A $auto$rtlil.cc:2964:OrGate$174
    connect \Y $auto$rtlil.cc:2961:NotGate$176
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$177
    connect \A $auto$rtlil.cc:2961:NotGate$176
    connect \Y $auto$rtlil.cc:2961:NotGate$178
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$179
    connect \A $auto$rtlil.cc:2961:NotGate$178
    connect \Y $auto$rtlil.cc:2961:NotGate$180
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$180
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \AOI22_X1
  wire $auto$rtlil.cc:2961:NotGate$62
  wire $auto$rtlil.cc:2962:AndGate$56
  wire $auto$rtlil.cc:2962:AndGate$58
  wire $auto$rtlil.cc:2964:OrGate$60
  attribute \capacitance "1.687512"
  wire input 1 \A1
  attribute \capacitance "1.689746"
  wire input 2 \A2
  attribute \capacitance "1.584010"
  wire input 4 \B1
  attribute \capacitance "1.623031"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$55
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$56
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$57
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$58
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$59
    connect \A $auto$rtlil.cc:2962:AndGate$56
    connect \B $auto$rtlil.cc:2962:AndGate$58
    connect \Y $auto$rtlil.cc:2964:OrGate$60
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$61
    connect \A $auto$rtlil.cc:2964:OrGate$60
    connect \Y $auto$rtlil.cc:2961:NotGate$62
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$62
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \AOI22_X2
  wire $auto$rtlil.cc:2961:NotGate$70
  wire $auto$rtlil.cc:2962:AndGate$64
  wire $auto$rtlil.cc:2962:AndGate$66
  wire $auto$rtlil.cc:2964:OrGate$68
  attribute \capacitance "3.147425"
  wire input 1 \A1
  attribute \capacitance "3.477477"
  wire input 2 \A2
  attribute \capacitance "2.987578"
  wire input 4 \B1
  attribute \capacitance "3.437290"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$63
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$64
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$65
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$66
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$67
    connect \A $auto$rtlil.cc:2962:AndGate$64
    connect \B $auto$rtlil.cc:2962:AndGate$66
    connect \Y $auto$rtlil.cc:2964:OrGate$68
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$69
    connect \A $auto$rtlil.cc:2964:OrGate$68
    connect \Y $auto$rtlil.cc:2961:NotGate$70
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$70
end
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \whitebox 1
module \AOI22_X4
  wire $auto$rtlil.cc:2961:NotGate$78
  wire $auto$rtlil.cc:2962:AndGate$72
  wire $auto$rtlil.cc:2962:AndGate$74
  wire $auto$rtlil.cc:2964:OrGate$76
  attribute \capacitance "6.418618"
  wire input 1 \A1
  attribute \capacitance "6.780931"
  wire input 2 \A2
  attribute \capacitance "6.090127"
  wire input 4 \B1
  attribute \capacitance "6.605098"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$71
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$72
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$73
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2962:AndGate$74
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$75
    connect \A $auto$rtlil.cc:2962:AndGate$72
    connect \B $auto$rtlil.cc:2962:AndGate$74
    connect \Y $auto$rtlil.cc:2964:OrGate$76
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$77
    connect \A $auto$rtlil.cc:2964:OrGate$76
    connect \Y $auto$rtlil.cc:2961:NotGate$78
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$78
end
attribute \liberty_cell 1
attribute \area "0.798000"
attribute \whitebox 1
module \BUF_X1
  attribute \capacitance "0.974659"
  wire input 1 \A
  wire output 2 \Z
  connect \Z \A
end
attribute \liberty_cell 1
attribute \area "6.650000"
attribute \whitebox 1
module \BUF_X16
  attribute \capacitance "12.410827"
  wire input 1 \A
  wire output 2 \Z
  connect \Z \A
end
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \BUF_X2
  attribute \capacitance "1.779209"
  wire input 1 \A
  wire output 2 \Z
  connect \Z \A
end
attribute \liberty_cell 1
attribute \area "13.034000"
attribute \whitebox 1
module \BUF_X32
  attribute \capacitance "26.703923"
  wire input 1 \A
  wire output 2 \Z
  connect \Z \A
end
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \BUF_X4
  attribute \capacitance "3.401892"
  wire input 1 \A
  wire output 2 \Z
  connect \Z \A
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \BUF_X8
  attribute \capacitance "6.585178"
  wire input 1 \A
  wire output 2 \Z
  connect \Z \A
end
attribute \liberty_cell 1
attribute \area "0.798000"
attribute \whitebox 1
module \CLKBUF_X1
  attribute \capacitance "0.779830"
  wire input 1 \A
  wire output 2 \Z
  connect \Z \A
end
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \CLKBUF_X2
  attribute \capacitance "1.405914"
  wire input 1 \A
  wire output 2 \Z
  connect \Z \A
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \CLKBUF_X3
  attribute \capacitance "1.421162"
  wire input 1 \A
  wire output 2 \Z
  connect \Z \A
end
attribute \liberty_cell 1
attribute \area "3.990000"
attribute \blackbox 1
module \CLKGATETST_X1
  attribute \capacitance "1.812200"
  wire input 2 \CK
  attribute \capacitance "0.877980"
  wire input 1 \E
  wire output 4 \GCK
  attribute \capacitance "0.776756"
  wire input 3 \SE
end
attribute \liberty_cell 1
attribute \area "4.256000"
attribute \blackbox 1
module \CLKGATETST_X2
  attribute \capacitance "2.818591"
  wire input 2 \CK
  attribute \capacitance "0.872203"
  wire input 1 \E
  wire output 4 \GCK
  attribute \capacitance "0.810873"
  wire input 3 \SE
end
attribute \liberty_cell 1
attribute \area "5.320000"
attribute \blackbox 1
module \CLKGATETST_X4
  attribute \capacitance "4.438941"
  wire input 2 \CK
  attribute \capacitance "0.930490"
  wire input 1 \E
  wire output 4 \GCK
  attribute \capacitance "0.814723"
  wire input 3 \SE
end
attribute \liberty_cell 1
attribute \area "7.714000"
attribute \blackbox 1
module \CLKGATETST_X8
  attribute \capacitance "7.959177"
  wire input 2 \CK
  attribute \capacitance "0.901507"
  wire input 1 \E
  wire output 4 \GCK
  attribute \capacitance "0.801331"
  wire input 3 \SE
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \blackbox 1
module \CLKGATE_X1
  attribute \capacitance "1.837892"
  wire input 2 \CK
  attribute \capacitance "0.915181"
  wire input 1 \E
  wire output 3 \GCK
end
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \blackbox 1
module \CLKGATE_X2
  attribute \capacitance "2.562124"
  wire input 2 \CK
  attribute \capacitance "0.893230"
  wire input 1 \E
  wire output 3 \GCK
end
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \blackbox 1
module \CLKGATE_X4
  attribute \capacitance "4.253856"
  wire input 2 \CK
  attribute \capacitance "0.881805"
  wire input 1 \E
  wire output 3 \GCK
end
attribute \liberty_cell 1
attribute \area "6.916000"
attribute \blackbox 1
module \CLKGATE_X8
  attribute \capacitance "7.654296"
  wire input 2 \CK
  attribute \capacitance "1.162619"
  wire input 1 \E
  wire output 3 \GCK
end
attribute \liberty_cell 1
attribute \area "6.384000"
attribute \whitebox 1
module \DFFRS_X1
  wire $auto$rtlil.cc:2961:NotGate$182
  wire $auto$rtlil.cc:2961:NotGate$184
  attribute \capacitance "0.963316"
  wire input 3 \CK
  attribute \capacitance "1.148034"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "1.407088"
  wire input 4 \RN
  attribute \capacitance "2.211875"
  wire input 5 \SN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$185
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$186
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \RN
    connect \S \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$181
    connect \A \SN
    connect \Y $auto$rtlil.cc:2961:NotGate$182
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$183
    connect \A \RN
    connect \Y $auto$rtlil.cc:2961:NotGate$184
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.916000"
attribute \whitebox 1
module \DFFRS_X2
  wire $auto$rtlil.cc:2961:NotGate$188
  wire $auto$rtlil.cc:2961:NotGate$190
  attribute \capacitance "0.940231"
  wire input 3 \CK
  attribute \capacitance "1.162239"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "1.844314"
  wire input 4 \RN
  attribute \capacitance "2.620929"
  wire input 5 \SN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$191
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$192
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \RN
    connect \S \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$187
    connect \A \SN
    connect \Y $auto$rtlil.cc:2961:NotGate$188
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$189
    connect \A \RN
    connect \Y $auto$rtlil.cc:2961:NotGate$190
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "5.320000"
attribute \whitebox 1
module \DFFR_X1
  wire $auto$rtlil.cc:2961:NotGate$194
  attribute \capacitance "0.976605"
  wire input 3 \CK
  attribute \capacitance "1.128277"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "1.778528"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$195
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$196
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$193
    connect \A \RN
    connect \Y $auto$rtlil.cc:2961:NotGate$194
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "5.852000"
attribute \whitebox 1
module \DFFR_X2
  wire $auto$rtlil.cc:2961:NotGate$198
  attribute \capacitance "0.965663"
  wire input 3 \CK
  attribute \capacitance "1.128370"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "2.475099"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$199
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$200
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$197
    connect \A \RN
    connect \Y $auto$rtlil.cc:2961:NotGate$198
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "5.320000"
attribute \whitebox 1
module \DFFS_X1
  wire $auto$rtlil.cc:2961:NotGate$202
  attribute \capacitance "0.965214"
  wire input 3 \CK
  attribute \capacitance "1.163714"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "1.355893"
  wire input 4 \SN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$203
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$204
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$201
    connect \A \SN
    connect \Y $auto$rtlil.cc:2961:NotGate$202
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "5.586000"
attribute \whitebox 1
module \DFFS_X2
  wire $auto$rtlil.cc:2961:NotGate$206
  attribute \capacitance "0.968853"
  wire input 3 \CK
  attribute \capacitance "1.163041"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "1.333554"
  wire input 4 \SN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$207
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$208
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$205
    connect \A \SN
    connect \Y $auto$rtlil.cc:2961:NotGate$206
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \whitebox 1
module \DFF_X1
  attribute \capacitance "0.949653"
  wire input 3 \CK
  attribute \capacitance "1.140290"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 4 \QN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$209
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$210
    connect \C \CK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "5.054000"
attribute \whitebox 1
module \DFF_X2
  attribute \capacitance "0.930494"
  wire input 3 \CK
  attribute \capacitance "1.127600"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 4 \QN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$211
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$212
    connect \C \CK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "2.660000"
attribute \whitebox 1
module \DLH_X1
  attribute \capacitance "0.914139"
  wire input 1 \D
  attribute \capacitance "0.985498"
  wire input 2 \G
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$213
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$214
    connect \D \D
    connect \E \G
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \DLH_X2
  attribute \capacitance "1.161008"
  wire input 1 \D
  attribute \capacitance "0.987008"
  wire input 2 \G
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$215
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$216
    connect \D \D
    connect \E \G
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "2.660000"
attribute \whitebox 1
module \DLL_X1
  wire $auto$rtlil.cc:2961:NotGate$218
  attribute \capacitance "0.883012"
  wire input 1 \D
  attribute \capacitance "0.989103"
  wire input 3 \GN
  wire \IQ
  wire \IQN
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$219
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$220
    connect \D \D
    connect \E \GN
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$217
    connect \A \GN
    connect \Y $auto$rtlil.cc:2961:NotGate$218
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \DLL_X2
  wire $auto$rtlil.cc:2961:NotGate$222
  attribute \capacitance "1.130534"
  wire input 1 \D
  attribute \capacitance "0.982609"
  wire input 3 \GN
  wire \IQ
  wire \IQN
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$223
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$224
    connect \D \D
    connect \E \GN
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$221
    connect \A \GN
    connect \Y $auto$rtlil.cc:2961:NotGate$222
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "4.256000"
attribute \whitebox 1
module \FA_X1
  wire $auto$rtlil.cc:2962:AndGate$226
  wire $auto$rtlil.cc:2962:AndGate$230
  wire $auto$rtlil.cc:2964:OrGate$228
  wire $auto$rtlil.cc:2964:OrGate$232
  wire $auto$rtlil.cc:2966:XorGate$234
  wire $auto$rtlil.cc:2966:XorGate$236
  attribute \capacitance "3.745709"
  wire input 1 \A
  attribute \capacitance "3.471985"
  wire input 2 \B
  attribute \capacitance "2.762078"
  wire input 3 \CI
  wire output 4 \CO
  wire output 5 \S
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$225
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2962:AndGate$226
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$229
    connect \A \CI
    connect \B $auto$rtlil.cc:2964:OrGate$228
    connect \Y $auto$rtlil.cc:2962:AndGate$230
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$227
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2964:OrGate$228
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$231
    connect \A $auto$rtlil.cc:2962:AndGate$226
    connect \B $auto$rtlil.cc:2962:AndGate$230
    connect \Y $auto$rtlil.cc:2964:OrGate$232
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$233
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2966:XorGate$234
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$235
    connect \A \CI
    connect \B $auto$rtlil.cc:2966:XorGate$234
    connect \Y $auto$rtlil.cc:2966:XorGate$236
  end
  connect \CO $auto$rtlil.cc:2964:OrGate$232
  connect \S $auto$rtlil.cc:2966:XorGate$236
end
attribute \liberty_cell 1
attribute \area "0.266000"
attribute \whitebox 1
module \FILLCELL_X1
end
attribute \liberty_cell 1
attribute \area "4.256000"
attribute \whitebox 1
module \FILLCELL_X16
end
attribute \liberty_cell 1
attribute \area "0.266000"
attribute \whitebox 1
module \FILLCELL_X2
end
attribute \liberty_cell 1
attribute \area "8.512000"
attribute \whitebox 1
module \FILLCELL_X32
end
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \FILLCELL_X4
end
attribute \liberty_cell 1
attribute \area "2.128000"
attribute \whitebox 1
module \FILLCELL_X8
end
attribute \liberty_cell 1
attribute \area "2.660000"
attribute \whitebox 1
module \HA_X1
  wire $auto$rtlil.cc:2962:AndGate$238
  wire $auto$rtlil.cc:2966:XorGate$240
  attribute \capacitance "3.185865"
  wire input 1 \A
  attribute \capacitance "3.447793"
  wire input 2 \B
  wire output 3 \CO
  wire output 4 \S
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$237
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2962:AndGate$238
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$239
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2966:XorGate$240
  end
  connect \CO $auto$rtlil.cc:2962:AndGate$238
  connect \S $auto$rtlil.cc:2966:XorGate$240
end
attribute \liberty_cell 1
attribute \area "0.532000"
attribute \whitebox 1
module \INV_X1
  wire $auto$rtlil.cc:2961:NotGate$242
  attribute \capacitance "1.700230"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$241
    connect \A \A
    connect \Y $auto$rtlil.cc:2961:NotGate$242
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$242
end
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \whitebox 1
module \INV_X16
  wire $auto$rtlil.cc:2961:NotGate$250
  attribute \capacitance "25.228138"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$249
    connect \A \A
    connect \Y $auto$rtlil.cc:2961:NotGate$250
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$250
end
attribute \liberty_cell 1
attribute \area "0.798000"
attribute \whitebox 1
module \INV_X2
  wire $auto$rtlil.cc:2961:NotGate$244
  attribute \capacitance "3.250891"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$243
    connect \A \A
    connect \Y $auto$rtlil.cc:2961:NotGate$244
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$244
end
attribute \liberty_cell 1
attribute \area "8.778000"
attribute \whitebox 1
module \INV_X32
  wire $auto$rtlil.cc:2961:NotGate$252
  attribute \capacitance "49.191468"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$251
    connect \A \A
    connect \Y $auto$rtlil.cc:2961:NotGate$252
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$252
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \INV_X4
  wire $auto$rtlil.cc:2961:NotGate$246
  attribute \capacitance "6.258425"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$245
    connect \A \A
    connect \Y $auto$rtlil.cc:2961:NotGate$246
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$246
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \INV_X8
  wire $auto$rtlil.cc:2961:NotGate$248
  attribute \capacitance "11.810652"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$247
    connect \A \A
    connect \Y $auto$rtlil.cc:2961:NotGate$248
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$248
end
attribute \liberty_cell 1
attribute \area "0.532000"
attribute \whitebox 1
module \LOGIC0_X1
  wire output 1 \Z
  connect \Z 1'0
end
attribute \liberty_cell 1
attribute \area "0.532000"
attribute \whitebox 1
module \LOGIC1_X1
  wire output 1 \Z
  connect \Z 1'1
end
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \MUX2_X1
  wire $auto$rtlil.cc:2961:NotGate$256
  wire $auto$rtlil.cc:2962:AndGate$254
  wire $auto$rtlil.cc:2962:AndGate$258
  wire $auto$rtlil.cc:2964:OrGate$260
  attribute \capacitance "0.946420"
  wire input 1 \A
  attribute \capacitance "0.944775"
  wire input 2 \B
  attribute \capacitance "1.919942"
  wire input 3 \S
  wire output 4 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$253
    connect \A \S
    connect \B \B
    connect \Y $auto$rtlil.cc:2962:AndGate$254
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$257
    connect \A \A
    connect \B $auto$rtlil.cc:2961:NotGate$256
    connect \Y $auto$rtlil.cc:2962:AndGate$258
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$259
    connect \A $auto$rtlil.cc:2962:AndGate$254
    connect \B $auto$rtlil.cc:2962:AndGate$258
    connect \Y $auto$rtlil.cc:2964:OrGate$260
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$255
    connect \A \S
    connect \Y $auto$rtlil.cc:2961:NotGate$256
  end
  connect \Z $auto$rtlil.cc:2964:OrGate$260
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \MUX2_X2
  wire $auto$rtlil.cc:2961:NotGate$264
  wire $auto$rtlil.cc:2962:AndGate$262
  wire $auto$rtlil.cc:2962:AndGate$266
  wire $auto$rtlil.cc:2964:OrGate$268
  attribute \capacitance "1.592289"
  wire input 1 \A
  attribute \capacitance "1.735083"
  wire input 2 \B
  attribute \capacitance "2.624002"
  wire input 3 \S
  wire output 4 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$261
    connect \A \S
    connect \B \B
    connect \Y $auto$rtlil.cc:2962:AndGate$262
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$265
    connect \A \A
    connect \B $auto$rtlil.cc:2961:NotGate$264
    connect \Y $auto$rtlil.cc:2962:AndGate$266
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$267
    connect \A $auto$rtlil.cc:2962:AndGate$262
    connect \B $auto$rtlil.cc:2962:AndGate$266
    connect \Y $auto$rtlil.cc:2964:OrGate$268
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$263
    connect \A \S
    connect \Y $auto$rtlil.cc:2961:NotGate$264
  end
  connect \Z $auto$rtlil.cc:2964:OrGate$268
end
attribute \liberty_cell 1
attribute \area "0.798000"
attribute \whitebox 1
module \NAND2_X1
  wire $auto$rtlil.cc:2961:NotGate$272
  wire $auto$rtlil.cc:2962:AndGate$270
  attribute \capacitance "1.599032"
  wire input 1 \A1
  attribute \capacitance "1.664199"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$269
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$270
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$271
    connect \A $auto$rtlil.cc:2962:AndGate$270
    connect \Y $auto$rtlil.cc:2961:NotGate$272
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$272
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \NAND2_X2
  wire $auto$rtlil.cc:2961:NotGate$276
  wire $auto$rtlil.cc:2962:AndGate$274
  attribute \capacitance "3.053103"
  wire input 1 \A1
  attribute \capacitance "3.450993"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$273
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$274
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$275
    connect \A $auto$rtlil.cc:2962:AndGate$274
    connect \Y $auto$rtlil.cc:2961:NotGate$276
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$276
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \NAND2_X4
  wire $auto$rtlil.cc:2961:NotGate$280
  wire $auto$rtlil.cc:2962:AndGate$278
  attribute \capacitance "5.954965"
  wire input 1 \A1
  attribute \capacitance "6.201850"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$277
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$278
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$279
    connect \A $auto$rtlil.cc:2962:AndGate$278
    connect \Y $auto$rtlil.cc:2961:NotGate$280
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$280
end
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \NAND3_X1
  wire $auto$rtlil.cc:2961:NotGate$286
  wire $auto$rtlil.cc:2962:AndGate$282
  wire $auto$rtlil.cc:2962:AndGate$284
  attribute \capacitance "1.590286"
  wire input 1 \A1
  attribute \capacitance "1.621225"
  wire input 2 \A2
  attribute \capacitance "1.650377"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$281
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$282
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$283
    connect \A $auto$rtlil.cc:2962:AndGate$282
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$284
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$285
    connect \A $auto$rtlil.cc:2962:AndGate$284
    connect \Y $auto$rtlil.cc:2961:NotGate$286
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$286
end
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \NAND3_X2
  wire $auto$rtlil.cc:2961:NotGate$292
  wire $auto$rtlil.cc:2962:AndGate$288
  wire $auto$rtlil.cc:2962:AndGate$290
  attribute \capacitance "2.977805"
  wire input 1 \A1
  attribute \capacitance "3.286375"
  wire input 2 \A2
  attribute \capacitance "3.558898"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$287
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$288
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$289
    connect \A $auto$rtlil.cc:2962:AndGate$288
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$290
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$291
    connect \A $auto$rtlil.cc:2962:AndGate$290
    connect \Y $auto$rtlil.cc:2961:NotGate$292
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$292
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \NAND3_X4
  wire $auto$rtlil.cc:2961:NotGate$298
  wire $auto$rtlil.cc:2962:AndGate$294
  wire $auto$rtlil.cc:2962:AndGate$296
  attribute \capacitance "6.251026"
  wire input 1 \A1
  attribute \capacitance "6.913977"
  wire input 2 \A2
  attribute \capacitance "7.155898"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$293
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$294
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$295
    connect \A $auto$rtlil.cc:2962:AndGate$294
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$296
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$297
    connect \A $auto$rtlil.cc:2962:AndGate$296
    connect \Y $auto$rtlil.cc:2961:NotGate$298
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$298
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \NAND4_X1
  wire $auto$rtlil.cc:2961:NotGate$306
  wire $auto$rtlil.cc:2962:AndGate$300
  wire $auto$rtlil.cc:2962:AndGate$302
  wire $auto$rtlil.cc:2962:AndGate$304
  attribute \capacitance "1.522092"
  wire input 1 \A1
  attribute \capacitance "1.595210"
  wire input 2 \A2
  attribute \capacitance "1.638090"
  wire input 4 \A3
  attribute \capacitance "1.659913"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$299
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$300
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$301
    connect \A $auto$rtlil.cc:2962:AndGate$300
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$302
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$303
    connect \A $auto$rtlil.cc:2962:AndGate$302
    connect \B \A4
    connect \Y $auto$rtlil.cc:2962:AndGate$304
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$305
    connect \A $auto$rtlil.cc:2962:AndGate$304
    connect \Y $auto$rtlil.cc:2961:NotGate$306
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$306
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \NAND4_X2
  wire $auto$rtlil.cc:2961:NotGate$314
  wire $auto$rtlil.cc:2962:AndGate$308
  wire $auto$rtlil.cc:2962:AndGate$310
  wire $auto$rtlil.cc:2962:AndGate$312
  attribute \capacitance "2.922235"
  wire input 1 \A1
  attribute \capacitance "3.274809"
  wire input 2 \A2
  attribute \capacitance "3.476345"
  wire input 4 \A3
  attribute \capacitance "3.821420"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$307
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$308
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$309
    connect \A $auto$rtlil.cc:2962:AndGate$308
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$310
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$311
    connect \A $auto$rtlil.cc:2962:AndGate$310
    connect \B \A4
    connect \Y $auto$rtlil.cc:2962:AndGate$312
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$313
    connect \A $auto$rtlil.cc:2962:AndGate$312
    connect \Y $auto$rtlil.cc:2961:NotGate$314
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$314
end
attribute \liberty_cell 1
attribute \area "4.788000"
attribute \whitebox 1
module \NAND4_X4
  wire $auto$rtlil.cc:2961:NotGate$322
  wire $auto$rtlil.cc:2962:AndGate$316
  wire $auto$rtlil.cc:2962:AndGate$318
  wire $auto$rtlil.cc:2962:AndGate$320
  attribute \capacitance "5.652047"
  wire input 1 \A1
  attribute \capacitance "5.794997"
  wire input 2 \A2
  attribute \capacitance "5.905165"
  wire input 4 \A3
  attribute \capacitance "6.095535"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$315
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2962:AndGate$316
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$317
    connect \A $auto$rtlil.cc:2962:AndGate$316
    connect \B \A3
    connect \Y $auto$rtlil.cc:2962:AndGate$318
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$319
    connect \A $auto$rtlil.cc:2962:AndGate$318
    connect \B \A4
    connect \Y $auto$rtlil.cc:2962:AndGate$320
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$321
    connect \A $auto$rtlil.cc:2962:AndGate$320
    connect \Y $auto$rtlil.cc:2961:NotGate$322
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$322
end
attribute \liberty_cell 1
attribute \area "0.798000"
attribute \whitebox 1
module \NOR2_X1
  wire $auto$rtlil.cc:2961:NotGate$326
  wire $auto$rtlil.cc:2964:OrGate$324
  attribute \capacitance "1.714471"
  wire input 1 \A1
  attribute \capacitance "1.651345"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$323
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$324
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$325
    connect \A $auto$rtlil.cc:2964:OrGate$324
    connect \Y $auto$rtlil.cc:2961:NotGate$326
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$326
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \NOR2_X2
  wire $auto$rtlil.cc:2961:NotGate$330
  wire $auto$rtlil.cc:2964:OrGate$328
  attribute \capacitance "3.293307"
  wire input 1 \A1
  attribute \capacitance "3.346923"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$327
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$328
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$329
    connect \A $auto$rtlil.cc:2964:OrGate$328
    connect \Y $auto$rtlil.cc:2961:NotGate$330
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$330
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \NOR2_X4
  wire $auto$rtlil.cc:2961:NotGate$334
  wire $auto$rtlil.cc:2964:OrGate$332
  attribute \capacitance "6.773059"
  wire input 1 \A1
  attribute \capacitance "6.683366"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$331
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$332
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$333
    connect \A $auto$rtlil.cc:2964:OrGate$332
    connect \Y $auto$rtlil.cc:2961:NotGate$334
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$334
end
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \NOR3_X1
  wire $auto$rtlil.cc:2961:NotGate$340
  wire $auto$rtlil.cc:2964:OrGate$336
  wire $auto$rtlil.cc:2964:OrGate$338
  attribute \capacitance "1.763571"
  wire input 1 \A1
  attribute \capacitance "1.663842"
  wire input 2 \A2
  attribute \capacitance "1.616298"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$335
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$336
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$337
    connect \A $auto$rtlil.cc:2964:OrGate$336
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$338
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$339
    connect \A $auto$rtlil.cc:2964:OrGate$338
    connect \Y $auto$rtlil.cc:2961:NotGate$340
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$340
end
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \NOR3_X2
  wire $auto$rtlil.cc:2961:NotGate$346
  wire $auto$rtlil.cc:2964:OrGate$342
  wire $auto$rtlil.cc:2964:OrGate$344
  attribute \capacitance "3.365192"
  wire input 1 \A1
  attribute \capacitance "3.430457"
  wire input 2 \A2
  attribute \capacitance "3.442792"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$341
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$342
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$343
    connect \A $auto$rtlil.cc:2964:OrGate$342
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$344
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$345
    connect \A $auto$rtlil.cc:2964:OrGate$344
    connect \Y $auto$rtlil.cc:2961:NotGate$346
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$346
end
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \whitebox 1
module \NOR3_X4
  wire $auto$rtlil.cc:2961:NotGate$352
  wire $auto$rtlil.cc:2964:OrGate$348
  wire $auto$rtlil.cc:2964:OrGate$350
  attribute \capacitance "6.514946"
  wire input 1 \A1
  attribute \capacitance "6.171360"
  wire input 2 \A2
  attribute \capacitance "6.105358"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$347
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$348
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$349
    connect \A $auto$rtlil.cc:2964:OrGate$348
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$350
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$351
    connect \A $auto$rtlil.cc:2964:OrGate$350
    connect \Y $auto$rtlil.cc:2961:NotGate$352
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$352
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \NOR4_X1
  wire $auto$rtlil.cc:2961:NotGate$360
  wire $auto$rtlil.cc:2964:OrGate$354
  wire $auto$rtlil.cc:2964:OrGate$356
  wire $auto$rtlil.cc:2964:OrGate$358
  attribute \capacitance "1.736804"
  wire input 1 \A1
  attribute \capacitance "1.674130"
  wire input 2 \A2
  attribute \capacitance "1.635974"
  wire input 4 \A3
  attribute \capacitance "1.605950"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$353
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$354
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$355
    connect \A $auto$rtlil.cc:2964:OrGate$354
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$356
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$357
    connect \A $auto$rtlil.cc:2964:OrGate$356
    connect \B \A4
    connect \Y $auto$rtlil.cc:2964:OrGate$358
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$359
    connect \A $auto$rtlil.cc:2964:OrGate$358
    connect \Y $auto$rtlil.cc:2961:NotGate$360
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$360
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \NOR4_X2
  wire $auto$rtlil.cc:2961:NotGate$368
  wire $auto$rtlil.cc:2964:OrGate$362
  wire $auto$rtlil.cc:2964:OrGate$364
  wire $auto$rtlil.cc:2964:OrGate$366
  attribute \capacitance "3.390672"
  wire input 1 \A1
  attribute \capacitance "3.409886"
  wire input 2 \A2
  attribute \capacitance "3.519213"
  wire input 4 \A3
  attribute \capacitance "3.614957"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$361
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$362
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$363
    connect \A $auto$rtlil.cc:2964:OrGate$362
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$364
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$365
    connect \A $auto$rtlil.cc:2964:OrGate$364
    connect \B \A4
    connect \Y $auto$rtlil.cc:2964:OrGate$366
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$367
    connect \A $auto$rtlil.cc:2964:OrGate$366
    connect \Y $auto$rtlil.cc:2961:NotGate$368
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$368
end
attribute \liberty_cell 1
attribute \area "4.788000"
attribute \whitebox 1
module \NOR4_X4
  wire $auto$rtlil.cc:2961:NotGate$376
  wire $auto$rtlil.cc:2964:OrGate$370
  wire $auto$rtlil.cc:2964:OrGate$372
  wire $auto$rtlil.cc:2964:OrGate$374
  attribute \capacitance "6.569444"
  wire input 1 \A1
  attribute \capacitance "6.198845"
  wire input 2 \A2
  attribute \capacitance "6.081284"
  wire input 4 \A3
  attribute \capacitance "6.026564"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$369
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$370
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$371
    connect \A $auto$rtlil.cc:2964:OrGate$370
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$372
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$373
    connect \A $auto$rtlil.cc:2964:OrGate$372
    connect \B \A4
    connect \Y $auto$rtlil.cc:2964:OrGate$374
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$375
    connect \A $auto$rtlil.cc:2964:OrGate$374
    connect \Y $auto$rtlil.cc:2961:NotGate$376
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$376
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \OAI211_X1
  wire $auto$rtlil.cc:2961:NotGate$438
  wire $auto$rtlil.cc:2962:AndGate$434
  wire $auto$rtlil.cc:2962:AndGate$436
  wire $auto$rtlil.cc:2964:OrGate$432
  attribute \capacitance "1.614241"
  wire input 1 \A
  attribute \capacitance "1.657276"
  wire input 2 \B
  attribute \capacitance "1.595175"
  wire input 4 \C1
  attribute \capacitance "1.555656"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$433
    connect \A $auto$rtlil.cc:2964:OrGate$432
    connect \B \A
    connect \Y $auto$rtlil.cc:2962:AndGate$434
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$435
    connect \A $auto$rtlil.cc:2962:AndGate$434
    connect \B \B
    connect \Y $auto$rtlil.cc:2962:AndGate$436
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$431
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2964:OrGate$432
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$437
    connect \A $auto$rtlil.cc:2962:AndGate$436
    connect \Y $auto$rtlil.cc:2961:NotGate$438
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$438
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \OAI211_X2
  wire $auto$rtlil.cc:2961:NotGate$446
  wire $auto$rtlil.cc:2962:AndGate$442
  wire $auto$rtlil.cc:2962:AndGate$444
  wire $auto$rtlil.cc:2964:OrGate$440
  attribute \capacitance "3.331182"
  wire input 1 \A
  attribute \capacitance "3.207926"
  wire input 2 \B
  attribute \capacitance "2.995510"
  wire input 4 \C1
  attribute \capacitance "3.220988"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$441
    connect \A $auto$rtlil.cc:2964:OrGate$440
    connect \B \A
    connect \Y $auto$rtlil.cc:2962:AndGate$442
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$443
    connect \A $auto$rtlil.cc:2962:AndGate$442
    connect \B \B
    connect \Y $auto$rtlil.cc:2962:AndGate$444
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$439
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2964:OrGate$440
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$445
    connect \A $auto$rtlil.cc:2962:AndGate$444
    connect \Y $auto$rtlil.cc:2961:NotGate$446
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$446
end
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \whitebox 1
module \OAI211_X4
  wire $auto$rtlil.cc:2961:NotGate$454
  wire $auto$rtlil.cc:2962:AndGate$450
  wire $auto$rtlil.cc:2962:AndGate$452
  wire $auto$rtlil.cc:2964:OrGate$448
  attribute \capacitance "6.364038"
  wire input 1 \A
  attribute \capacitance "6.550739"
  wire input 2 \B
  attribute \capacitance "6.206207"
  wire input 4 \C1
  attribute \capacitance "6.423357"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$449
    connect \A $auto$rtlil.cc:2964:OrGate$448
    connect \B \A
    connect \Y $auto$rtlil.cc:2962:AndGate$450
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$451
    connect \A $auto$rtlil.cc:2962:AndGate$450
    connect \B \B
    connect \Y $auto$rtlil.cc:2962:AndGate$452
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$447
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2964:OrGate$448
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$453
    connect \A $auto$rtlil.cc:2962:AndGate$452
    connect \Y $auto$rtlil.cc:2961:NotGate$454
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$454
end
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \OAI21_X1
  wire $auto$rtlil.cc:2961:NotGate$382
  wire $auto$rtlil.cc:2962:AndGate$380
  wire $auto$rtlil.cc:2964:OrGate$378
  attribute \capacitance "1.670716"
  wire input 1 \A
  attribute \capacitance "1.662050"
  wire input 3 \B1
  attribute \capacitance "1.571893"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$379
    connect \A \A
    connect \B $auto$rtlil.cc:2964:OrGate$378
    connect \Y $auto$rtlil.cc:2962:AndGate$380
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$377
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$378
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$381
    connect \A $auto$rtlil.cc:2962:AndGate$380
    connect \Y $auto$rtlil.cc:2961:NotGate$382
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$382
end
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \OAI21_X2
  wire $auto$rtlil.cc:2961:NotGate$388
  wire $auto$rtlil.cc:2962:AndGate$386
  wire $auto$rtlil.cc:2964:OrGate$384
  attribute \capacitance "3.180718"
  wire input 1 \A
  attribute \capacitance "3.100793"
  wire input 3 \B1
  attribute \capacitance "3.328943"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$385
    connect \A \A
    connect \B $auto$rtlil.cc:2964:OrGate$384
    connect \Y $auto$rtlil.cc:2962:AndGate$386
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$383
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$384
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$387
    connect \A $auto$rtlil.cc:2962:AndGate$386
    connect \Y $auto$rtlil.cc:2961:NotGate$388
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$388
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \OAI21_X4
  wire $auto$rtlil.cc:2961:NotGate$394
  wire $auto$rtlil.cc:2962:AndGate$392
  wire $auto$rtlil.cc:2964:OrGate$390
  attribute \capacitance "6.194658"
  wire input 1 \A
  attribute \capacitance "6.351550"
  wire input 3 \B1
  attribute \capacitance "6.500426"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$391
    connect \A \A
    connect \B $auto$rtlil.cc:2964:OrGate$390
    connect \Y $auto$rtlil.cc:2962:AndGate$392
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$389
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$390
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$393
    connect \A $auto$rtlil.cc:2962:AndGate$392
    connect \Y $auto$rtlil.cc:2961:NotGate$394
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$394
end
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \OAI221_X1
  wire $auto$rtlil.cc:2961:NotGate$464
  wire $auto$rtlil.cc:2962:AndGate$458
  wire $auto$rtlil.cc:2962:AndGate$462
  wire $auto$rtlil.cc:2964:OrGate$456
  wire $auto$rtlil.cc:2964:OrGate$460
  attribute \capacitance "1.630225"
  wire input 1 \A
  attribute \capacitance "1.655378"
  wire input 3 \B1
  attribute \capacitance "1.605417"
  wire input 4 \B2
  attribute \capacitance "1.569676"
  wire input 5 \C1
  attribute \capacitance "1.583349"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$457
    connect \A $auto$rtlil.cc:2964:OrGate$456
    connect \B \A
    connect \Y $auto$rtlil.cc:2962:AndGate$458
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$461
    connect \A $auto$rtlil.cc:2962:AndGate$458
    connect \B $auto$rtlil.cc:2964:OrGate$460
    connect \Y $auto$rtlil.cc:2962:AndGate$462
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$455
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2964:OrGate$456
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$459
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$460
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$463
    connect \A $auto$rtlil.cc:2962:AndGate$462
    connect \Y $auto$rtlil.cc:2961:NotGate$464
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$464
end
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \OAI221_X2
  wire $auto$rtlil.cc:2961:NotGate$474
  wire $auto$rtlil.cc:2962:AndGate$468
  wire $auto$rtlil.cc:2962:AndGate$472
  wire $auto$rtlil.cc:2964:OrGate$466
  wire $auto$rtlil.cc:2964:OrGate$470
  attribute \capacitance "3.536380"
  wire input 1 \A
  attribute \capacitance "3.477443"
  wire input 3 \B1
  attribute \capacitance "3.124702"
  wire input 4 \B2
  attribute \capacitance "2.996374"
  wire input 5 \C1
  attribute \capacitance "3.245202"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$467
    connect \A $auto$rtlil.cc:2964:OrGate$466
    connect \B \A
    connect \Y $auto$rtlil.cc:2962:AndGate$468
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$471
    connect \A $auto$rtlil.cc:2962:AndGate$468
    connect \B $auto$rtlil.cc:2964:OrGate$470
    connect \Y $auto$rtlil.cc:2962:AndGate$472
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$465
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2964:OrGate$466
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$469
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$470
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$473
    connect \A $auto$rtlil.cc:2962:AndGate$472
    connect \Y $auto$rtlil.cc:2961:NotGate$474
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$474
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \OAI221_X4
  wire $auto$rtlil.cc:2961:NotGate$484
  wire $auto$rtlil.cc:2961:NotGate$486
  wire $auto$rtlil.cc:2961:NotGate$488
  wire $auto$rtlil.cc:2962:AndGate$478
  wire $auto$rtlil.cc:2962:AndGate$482
  wire $auto$rtlil.cc:2964:OrGate$476
  wire $auto$rtlil.cc:2964:OrGate$480
  attribute \capacitance "1.643414"
  wire input 1 \A
  attribute \capacitance "1.672754"
  wire input 3 \B1
  attribute \capacitance "1.653010"
  wire input 4 \B2
  attribute \capacitance "1.548184"
  wire input 5 \C1
  attribute \capacitance "1.584488"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$477
    connect \A $auto$rtlil.cc:2964:OrGate$476
    connect \B \A
    connect \Y $auto$rtlil.cc:2962:AndGate$478
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$481
    connect \A $auto$rtlil.cc:2962:AndGate$478
    connect \B $auto$rtlil.cc:2964:OrGate$480
    connect \Y $auto$rtlil.cc:2962:AndGate$482
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$475
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2964:OrGate$476
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$479
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$480
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$483
    connect \A $auto$rtlil.cc:2962:AndGate$482
    connect \Y $auto$rtlil.cc:2961:NotGate$484
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$485
    connect \A $auto$rtlil.cc:2961:NotGate$484
    connect \Y $auto$rtlil.cc:2961:NotGate$486
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$487
    connect \A $auto$rtlil.cc:2961:NotGate$486
    connect \Y $auto$rtlil.cc:2961:NotGate$488
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$488
end
attribute \liberty_cell 1
attribute \area "2.128000"
attribute \whitebox 1
module \OAI222_X1
  wire $auto$rtlil.cc:2961:NotGate$500
  wire $auto$rtlil.cc:2962:AndGate$494
  wire $auto$rtlil.cc:2962:AndGate$498
  wire $auto$rtlil.cc:2964:OrGate$490
  wire $auto$rtlil.cc:2964:OrGate$492
  wire $auto$rtlil.cc:2964:OrGate$496
  attribute \capacitance "1.576587"
  wire input 1 \A1
  attribute \capacitance "1.594615"
  wire input 2 \A2
  attribute \capacitance "1.617471"
  wire input 4 \B1
  attribute \capacitance "1.620241"
  wire input 5 \B2
  attribute \capacitance "1.596415"
  wire input 6 \C1
  attribute \capacitance "1.571112"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$493
    connect \A $auto$rtlil.cc:2964:OrGate$490
    connect \B $auto$rtlil.cc:2964:OrGate$492
    connect \Y $auto$rtlil.cc:2962:AndGate$494
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$497
    connect \A $auto$rtlil.cc:2962:AndGate$494
    connect \B $auto$rtlil.cc:2964:OrGate$496
    connect \Y $auto$rtlil.cc:2962:AndGate$498
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$489
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$490
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$491
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$492
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$495
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2964:OrGate$496
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$499
    connect \A $auto$rtlil.cc:2962:AndGate$498
    connect \Y $auto$rtlil.cc:2961:NotGate$500
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$500
end
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \whitebox 1
module \OAI222_X2
  wire $auto$rtlil.cc:2961:NotGate$512
  wire $auto$rtlil.cc:2962:AndGate$506
  wire $auto$rtlil.cc:2962:AndGate$510
  wire $auto$rtlil.cc:2964:OrGate$502
  wire $auto$rtlil.cc:2964:OrGate$504
  wire $auto$rtlil.cc:2964:OrGate$508
  attribute \capacitance "3.228228"
  wire input 1 \A1
  attribute \capacitance "3.000864"
  wire input 2 \A2
  attribute \capacitance "3.303845"
  wire input 4 \B1
  attribute \capacitance "2.999420"
  wire input 5 \B2
  attribute \capacitance "3.363464"
  wire input 6 \C1
  attribute \capacitance "3.074139"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$505
    connect \A $auto$rtlil.cc:2964:OrGate$502
    connect \B $auto$rtlil.cc:2964:OrGate$504
    connect \Y $auto$rtlil.cc:2962:AndGate$506
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$509
    connect \A $auto$rtlil.cc:2962:AndGate$506
    connect \B $auto$rtlil.cc:2964:OrGate$508
    connect \Y $auto$rtlil.cc:2962:AndGate$510
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$501
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$502
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$503
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$504
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$507
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2964:OrGate$508
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$511
    connect \A $auto$rtlil.cc:2962:AndGate$510
    connect \Y $auto$rtlil.cc:2961:NotGate$512
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$512
end
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \whitebox 1
module \OAI222_X4
  wire $auto$rtlil.cc:2961:NotGate$524
  wire $auto$rtlil.cc:2961:NotGate$526
  wire $auto$rtlil.cc:2961:NotGate$528
  wire $auto$rtlil.cc:2962:AndGate$518
  wire $auto$rtlil.cc:2962:AndGate$522
  wire $auto$rtlil.cc:2964:OrGate$514
  wire $auto$rtlil.cc:2964:OrGate$516
  wire $auto$rtlil.cc:2964:OrGate$520
  attribute \capacitance "1.578915"
  wire input 1 \A1
  attribute \capacitance "1.574249"
  wire input 2 \A2
  attribute \capacitance "1.623590"
  wire input 4 \B1
  attribute \capacitance "1.612659"
  wire input 5 \B2
  attribute \capacitance "1.657646"
  wire input 6 \C1
  attribute \capacitance "1.641558"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$517
    connect \A $auto$rtlil.cc:2964:OrGate$514
    connect \B $auto$rtlil.cc:2964:OrGate$516
    connect \Y $auto$rtlil.cc:2962:AndGate$518
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$521
    connect \A $auto$rtlil.cc:2962:AndGate$518
    connect \B $auto$rtlil.cc:2964:OrGate$520
    connect \Y $auto$rtlil.cc:2962:AndGate$522
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$513
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$514
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$515
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$516
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$519
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2964:OrGate$520
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$523
    connect \A $auto$rtlil.cc:2962:AndGate$522
    connect \Y $auto$rtlil.cc:2961:NotGate$524
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$525
    connect \A $auto$rtlil.cc:2961:NotGate$524
    connect \Y $auto$rtlil.cc:2961:NotGate$526
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$527
    connect \A $auto$rtlil.cc:2961:NotGate$526
    connect \Y $auto$rtlil.cc:2961:NotGate$528
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$528
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \OAI22_X1
  wire $auto$rtlil.cc:2961:NotGate$402
  wire $auto$rtlil.cc:2962:AndGate$400
  wire $auto$rtlil.cc:2964:OrGate$396
  wire $auto$rtlil.cc:2964:OrGate$398
  attribute \capacitance "1.671043"
  wire input 1 \A1
  attribute \capacitance "1.584237"
  wire input 2 \A2
  attribute \capacitance "1.665448"
  wire input 4 \B1
  attribute \capacitance "1.615611"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$399
    connect \A $auto$rtlil.cc:2964:OrGate$396
    connect \B $auto$rtlil.cc:2964:OrGate$398
    connect \Y $auto$rtlil.cc:2962:AndGate$400
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$395
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$396
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$397
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$398
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$401
    connect \A $auto$rtlil.cc:2962:AndGate$400
    connect \Y $auto$rtlil.cc:2961:NotGate$402
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$402
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \OAI22_X2
  wire $auto$rtlil.cc:2961:NotGate$410
  wire $auto$rtlil.cc:2962:AndGate$408
  wire $auto$rtlil.cc:2964:OrGate$404
  wire $auto$rtlil.cc:2964:OrGate$406
  attribute \capacitance "3.132973"
  wire input 1 \A1
  attribute \capacitance "3.397133"
  wire input 2 \A2
  attribute \capacitance "3.160700"
  wire input 4 \B1
  attribute \capacitance "3.333146"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$407
    connect \A $auto$rtlil.cc:2964:OrGate$404
    connect \B $auto$rtlil.cc:2964:OrGate$406
    connect \Y $auto$rtlil.cc:2962:AndGate$408
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$403
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$404
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$405
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$406
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$409
    connect \A $auto$rtlil.cc:2962:AndGate$408
    connect \Y $auto$rtlil.cc:2961:NotGate$410
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$410
end
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \whitebox 1
module \OAI22_X4
  wire $auto$rtlil.cc:2961:NotGate$418
  wire $auto$rtlil.cc:2962:AndGate$416
  wire $auto$rtlil.cc:2964:OrGate$412
  wire $auto$rtlil.cc:2964:OrGate$414
  attribute \capacitance "6.448126"
  wire input 1 \A1
  attribute \capacitance "6.523128"
  wire input 2 \A2
  attribute \capacitance "6.521216"
  wire input 4 \B1
  attribute \capacitance "6.481659"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$415
    connect \A $auto$rtlil.cc:2964:OrGate$412
    connect \B $auto$rtlil.cc:2964:OrGate$414
    connect \Y $auto$rtlil.cc:2962:AndGate$416
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$411
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$412
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$413
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$414
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$417
    connect \A $auto$rtlil.cc:2962:AndGate$416
    connect \Y $auto$rtlil.cc:2961:NotGate$418
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$418
end
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \OAI33_X1
  wire $auto$rtlil.cc:2961:NotGate$430
  wire $auto$rtlil.cc:2962:AndGate$428
  wire $auto$rtlil.cc:2964:OrGate$420
  wire $auto$rtlil.cc:2964:OrGate$422
  wire $auto$rtlil.cc:2964:OrGate$424
  wire $auto$rtlil.cc:2964:OrGate$426
  attribute \capacitance "1.679872"
  wire input 1 \A1
  attribute \capacitance "1.617460"
  wire input 2 \A2
  attribute \capacitance "1.573439"
  wire input 4 \A3
  attribute \capacitance "1.651275"
  wire input 5 \B1
  attribute \capacitance "1.611999"
  wire input 6 \B2
  attribute \capacitance "1.581480"
  wire input 7 \B3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$427
    connect \A $auto$rtlil.cc:2964:OrGate$422
    connect \B $auto$rtlil.cc:2964:OrGate$426
    connect \Y $auto$rtlil.cc:2962:AndGate$428
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$419
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$420
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$421
    connect \A $auto$rtlil.cc:2964:OrGate$420
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$422
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$423
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2964:OrGate$424
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$425
    connect \A $auto$rtlil.cc:2964:OrGate$424
    connect \B \B3
    connect \Y $auto$rtlil.cc:2964:OrGate$426
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$429
    connect \A $auto$rtlil.cc:2962:AndGate$428
    connect \Y $auto$rtlil.cc:2961:NotGate$430
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$430
end
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \OR2_X1
  wire $auto$rtlil.cc:2964:OrGate$530
  attribute \capacitance "0.946814"
  wire input 1 \A1
  attribute \capacitance "0.941939"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$529
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$530
  end
  connect \ZN $auto$rtlil.cc:2964:OrGate$530
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \OR2_X2
  wire $auto$rtlil.cc:2964:OrGate$532
  attribute \capacitance "1.745940"
  wire input 1 \A1
  attribute \capacitance "1.694286"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$531
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$532
  end
  connect \ZN $auto$rtlil.cc:2964:OrGate$532
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \OR2_X4
  wire $auto$rtlil.cc:2964:OrGate$534
  attribute \capacitance "3.384966"
  wire input 1 \A1
  attribute \capacitance "3.454664"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$533
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$534
  end
  connect \ZN $auto$rtlil.cc:2964:OrGate$534
end
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \OR3_X1
  wire $auto$rtlil.cc:2964:OrGate$536
  wire $auto$rtlil.cc:2964:OrGate$538
  attribute \capacitance "0.959052"
  wire input 1 \A1
  attribute \capacitance "0.940092"
  wire input 2 \A2
  attribute \capacitance "0.921561"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$535
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$536
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$537
    connect \A $auto$rtlil.cc:2964:OrGate$536
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$538
  end
  connect \ZN $auto$rtlil.cc:2964:OrGate$538
end
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \OR3_X2
  wire $auto$rtlil.cc:2964:OrGate$540
  wire $auto$rtlil.cc:2964:OrGate$542
  attribute \capacitance "1.747970"
  wire input 1 \A1
  attribute \capacitance "1.693050"
  wire input 2 \A2
  attribute \capacitance "1.672973"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$539
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$540
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$541
    connect \A $auto$rtlil.cc:2964:OrGate$540
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$542
  end
  connect \ZN $auto$rtlil.cc:2964:OrGate$542
end
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \OR3_X4
  wire $auto$rtlil.cc:2964:OrGate$544
  wire $auto$rtlil.cc:2964:OrGate$546
  attribute \capacitance "3.374939"
  wire input 1 \A1
  attribute \capacitance "3.377189"
  wire input 2 \A2
  attribute \capacitance "3.394655"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$543
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$544
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$545
    connect \A $auto$rtlil.cc:2964:OrGate$544
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$546
  end
  connect \ZN $auto$rtlil.cc:2964:OrGate$546
end
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \OR4_X1
  wire $auto$rtlil.cc:2964:OrGate$548
  wire $auto$rtlil.cc:2964:OrGate$550
  wire $auto$rtlil.cc:2964:OrGate$552
  attribute \capacitance "0.941245"
  wire input 1 \A1
  attribute \capacitance "0.938321"
  wire input 2 \A2
  attribute \capacitance "0.923766"
  wire input 4 \A3
  attribute \capacitance "0.914189"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$547
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$548
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$549
    connect \A $auto$rtlil.cc:2964:OrGate$548
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$550
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$551
    connect \A $auto$rtlil.cc:2964:OrGate$550
    connect \B \A4
    connect \Y $auto$rtlil.cc:2964:OrGate$552
  end
  connect \ZN $auto$rtlil.cc:2964:OrGate$552
end
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \OR4_X2
  wire $auto$rtlil.cc:2964:OrGate$554
  wire $auto$rtlil.cc:2964:OrGate$556
  wire $auto$rtlil.cc:2964:OrGate$558
  attribute \capacitance "1.723147"
  wire input 1 \A1
  attribute \capacitance "1.675133"
  wire input 2 \A2
  attribute \capacitance "1.648372"
  wire input 4 \A3
  attribute \capacitance "1.636906"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$553
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$554
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$555
    connect \A $auto$rtlil.cc:2964:OrGate$554
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$556
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$557
    connect \A $auto$rtlil.cc:2964:OrGate$556
    connect \B \A4
    connect \Y $auto$rtlil.cc:2964:OrGate$558
  end
  connect \ZN $auto$rtlil.cc:2964:OrGate$558
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \OR4_X4
  wire $auto$rtlil.cc:2964:OrGate$560
  wire $auto$rtlil.cc:2964:OrGate$562
  wire $auto$rtlil.cc:2964:OrGate$564
  attribute \capacitance "3.348292"
  wire input 1 \A1
  attribute \capacitance "3.375615"
  wire input 2 \A2
  attribute \capacitance "3.504744"
  wire input 4 \A3
  attribute \capacitance "3.612474"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$559
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2964:OrGate$560
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$561
    connect \A $auto$rtlil.cc:2964:OrGate$560
    connect \B \A3
    connect \Y $auto$rtlil.cc:2964:OrGate$562
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$563
    connect \A $auto$rtlil.cc:2964:OrGate$562
    connect \B \A4
    connect \Y $auto$rtlil.cc:2964:OrGate$564
  end
  connect \ZN $auto$rtlil.cc:2964:OrGate$564
end
attribute \liberty_cell 1
attribute \area "7.714000"
attribute \whitebox 1
module \SDFFRS_X1
  wire $auto$rtlil.cc:2961:NotGate$568
  wire $auto$rtlil.cc:2961:NotGate$574
  wire $auto$rtlil.cc:2961:NotGate$576
  wire $auto$rtlil.cc:2962:AndGate$566
  wire $auto$rtlil.cc:2962:AndGate$570
  wire $auto$rtlil.cc:2964:OrGate$572
  attribute \capacitance "0.954596"
  wire input 3 \CK
  attribute \capacitance "1.143733"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 7 \QN
  attribute \capacitance "2.248538"
  wire input 5 \RN
  attribute \capacitance "2.143806"
  wire input 4 \SE
  attribute \capacitance "0.860252"
  wire input 8 \SI
  attribute \capacitance "1.523381"
  wire input 6 \SN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$565
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:2962:AndGate$566
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$569
    connect \A \D
    connect \B $auto$rtlil.cc:2961:NotGate$568
    connect \Y $auto$rtlil.cc:2962:AndGate$570
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$571
    connect \A $auto$rtlil.cc:2962:AndGate$566
    connect \B $auto$rtlil.cc:2962:AndGate$570
    connect \Y $auto$rtlil.cc:2964:OrGate$572
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$577
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$578
    connect \C \CK
    connect \D $auto$rtlil.cc:2964:OrGate$572
    connect \Q \IQ
    connect \R \RN
    connect \S \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$567
    connect \A \SE
    connect \Y $auto$rtlil.cc:2961:NotGate$568
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$573
    connect \A \SN
    connect \Y $auto$rtlil.cc:2961:NotGate$574
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$575
    connect \A \RN
    connect \Y $auto$rtlil.cc:2961:NotGate$576
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "8.246000"
attribute \whitebox 1
module \SDFFRS_X2
  wire $auto$rtlil.cc:2961:NotGate$582
  wire $auto$rtlil.cc:2961:NotGate$588
  wire $auto$rtlil.cc:2961:NotGate$590
  wire $auto$rtlil.cc:2962:AndGate$580
  wire $auto$rtlil.cc:2962:AndGate$584
  wire $auto$rtlil.cc:2964:OrGate$586
  attribute \capacitance "0.938213"
  wire input 3 \CK
  attribute \capacitance "1.123965"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 7 \QN
  attribute \capacitance "2.632774"
  wire input 5 \RN
  attribute \capacitance "2.016430"
  wire input 4 \SE
  attribute \capacitance "0.863432"
  wire input 8 \SI
  attribute \capacitance "1.835024"
  wire input 6 \SN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$579
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:2962:AndGate$580
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$583
    connect \A \D
    connect \B $auto$rtlil.cc:2961:NotGate$582
    connect \Y $auto$rtlil.cc:2962:AndGate$584
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$585
    connect \A $auto$rtlil.cc:2962:AndGate$580
    connect \B $auto$rtlil.cc:2962:AndGate$584
    connect \Y $auto$rtlil.cc:2964:OrGate$586
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$591
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$592
    connect \C \CK
    connect \D $auto$rtlil.cc:2964:OrGate$586
    connect \Q \IQ
    connect \R \RN
    connect \S \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$581
    connect \A \SE
    connect \Y $auto$rtlil.cc:2961:NotGate$582
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$587
    connect \A \SN
    connect \Y $auto$rtlil.cc:2961:NotGate$588
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$589
    connect \A \RN
    connect \Y $auto$rtlil.cc:2961:NotGate$590
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.650000"
attribute \whitebox 1
module \SDFFR_X1
  wire $auto$rtlil.cc:2961:NotGate$596
  wire $auto$rtlil.cc:2961:NotGate$602
  wire $auto$rtlil.cc:2962:AndGate$594
  wire $auto$rtlil.cc:2962:AndGate$598
  wire $auto$rtlil.cc:2964:OrGate$600
  attribute \capacitance "1.026344"
  wire input 3 \CK
  attribute \capacitance "1.153532"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "1.490977"
  wire input 5 \RN
  attribute \capacitance "2.000805"
  wire input 4 \SE
  attribute \capacitance "0.875562"
  wire input 7 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$593
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:2962:AndGate$594
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$597
    connect \A \D
    connect \B $auto$rtlil.cc:2961:NotGate$596
    connect \Y $auto$rtlil.cc:2962:AndGate$598
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$599
    connect \A $auto$rtlil.cc:2962:AndGate$594
    connect \B $auto$rtlil.cc:2962:AndGate$598
    connect \Y $auto$rtlil.cc:2964:OrGate$600
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$603
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$604
    connect \C \CK
    connect \D $auto$rtlil.cc:2964:OrGate$600
    connect \Q \IQ
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$595
    connect \A \SE
    connect \Y $auto$rtlil.cc:2961:NotGate$596
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$601
    connect \A \RN
    connect \Y $auto$rtlil.cc:2961:NotGate$602
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.916000"
attribute \whitebox 1
module \SDFFR_X2
  wire $auto$rtlil.cc:2961:NotGate$608
  wire $auto$rtlil.cc:2961:NotGate$614
  wire $auto$rtlil.cc:2962:AndGate$606
  wire $auto$rtlil.cc:2962:AndGate$610
  wire $auto$rtlil.cc:2964:OrGate$612
  attribute \capacitance "0.962924"
  wire input 3 \CK
  attribute \capacitance "1.137331"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "1.527906"
  wire input 5 \RN
  attribute \capacitance "1.922469"
  wire input 4 \SE
  attribute \capacitance "0.878615"
  wire input 7 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$605
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:2962:AndGate$606
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$609
    connect \A \D
    connect \B $auto$rtlil.cc:2961:NotGate$608
    connect \Y $auto$rtlil.cc:2962:AndGate$610
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$611
    connect \A $auto$rtlil.cc:2962:AndGate$606
    connect \B $auto$rtlil.cc:2962:AndGate$610
    connect \Y $auto$rtlil.cc:2964:OrGate$612
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$615
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$616
    connect \C \CK
    connect \D $auto$rtlil.cc:2964:OrGate$612
    connect \Q \IQ
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$607
    connect \A \SE
    connect \Y $auto$rtlil.cc:2961:NotGate$608
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$613
    connect \A \RN
    connect \Y $auto$rtlil.cc:2961:NotGate$614
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.650000"
attribute \whitebox 1
module \SDFFS_X1
  wire $auto$rtlil.cc:2961:NotGate$620
  wire $auto$rtlil.cc:2961:NotGate$626
  wire $auto$rtlil.cc:2962:AndGate$618
  wire $auto$rtlil.cc:2962:AndGate$622
  wire $auto$rtlil.cc:2964:OrGate$624
  attribute \capacitance "0.979064"
  wire input 3 \CK
  attribute \capacitance "1.149948"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "2.002657"
  wire input 4 \SE
  attribute \capacitance "0.899169"
  wire input 7 \SI
  attribute \capacitance "1.338417"
  wire input 5 \SN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$617
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:2962:AndGate$618
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$621
    connect \A \D
    connect \B $auto$rtlil.cc:2961:NotGate$620
    connect \Y $auto$rtlil.cc:2962:AndGate$622
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$623
    connect \A $auto$rtlil.cc:2962:AndGate$618
    connect \B $auto$rtlil.cc:2962:AndGate$622
    connect \Y $auto$rtlil.cc:2964:OrGate$624
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$627
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$628
    connect \C \CK
    connect \D $auto$rtlil.cc:2964:OrGate$624
    connect \Q \IQ
    connect \R \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$619
    connect \A \SE
    connect \Y $auto$rtlil.cc:2961:NotGate$620
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$625
    connect \A \SN
    connect \Y $auto$rtlil.cc:2961:NotGate$626
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "7.182000"
attribute \whitebox 1
module \SDFFS_X2
  wire $auto$rtlil.cc:2961:NotGate$632
  wire $auto$rtlil.cc:2961:NotGate$638
  wire $auto$rtlil.cc:2962:AndGate$630
  wire $auto$rtlil.cc:2962:AndGate$634
  wire $auto$rtlil.cc:2964:OrGate$636
  attribute \capacitance "0.961605"
  wire input 3 \CK
  attribute \capacitance "1.119363"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "1.912194"
  wire input 4 \SE
  attribute \capacitance "0.912904"
  wire input 7 \SI
  attribute \capacitance "2.224456"
  wire input 5 \SN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$629
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:2962:AndGate$630
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$633
    connect \A \D
    connect \B $auto$rtlil.cc:2961:NotGate$632
    connect \Y $auto$rtlil.cc:2962:AndGate$634
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$635
    connect \A $auto$rtlil.cc:2962:AndGate$630
    connect \B $auto$rtlil.cc:2962:AndGate$634
    connect \Y $auto$rtlil.cc:2964:OrGate$636
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$639
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$640
    connect \C \CK
    connect \D $auto$rtlil.cc:2964:OrGate$636
    connect \Q \IQ
    connect \R \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$631
    connect \A \SE
    connect \Y $auto$rtlil.cc:2961:NotGate$632
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$637
    connect \A \SN
    connect \Y $auto$rtlil.cc:2961:NotGate$638
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.118000"
attribute \whitebox 1
module \SDFF_X1
  wire $auto$rtlil.cc:2961:NotGate$644
  wire $auto$rtlil.cc:2962:AndGate$642
  wire $auto$rtlil.cc:2962:AndGate$646
  wire $auto$rtlil.cc:2964:OrGate$648
  attribute \capacitance "0.958871"
  wire input 3 \CK
  attribute \capacitance "1.119679"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "1.889909"
  wire input 4 \SE
  attribute \capacitance "0.918794"
  wire input 6 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$641
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:2962:AndGate$642
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$645
    connect \A \D
    connect \B $auto$rtlil.cc:2961:NotGate$644
    connect \Y $auto$rtlil.cc:2962:AndGate$646
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$647
    connect \A $auto$rtlil.cc:2962:AndGate$642
    connect \B $auto$rtlil.cc:2962:AndGate$646
    connect \Y $auto$rtlil.cc:2964:OrGate$648
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$649
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$650
    connect \C \CK
    connect \D $auto$rtlil.cc:2964:OrGate$648
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$643
    connect \A \SE
    connect \Y $auto$rtlil.cc:2961:NotGate$644
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.384000"
attribute \whitebox 1
module \SDFF_X2
  wire $auto$rtlil.cc:2961:NotGate$654
  wire $auto$rtlil.cc:2962:AndGate$652
  wire $auto$rtlil.cc:2962:AndGate$656
  wire $auto$rtlil.cc:2964:OrGate$658
  attribute \capacitance "0.983853"
  wire input 3 \CK
  attribute \capacitance "1.126603"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "1.853232"
  wire input 4 \SE
  attribute \capacitance "0.898201"
  wire input 6 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$651
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:2962:AndGate$652
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$655
    connect \A \D
    connect \B $auto$rtlil.cc:2961:NotGate$654
    connect \Y $auto$rtlil.cc:2962:AndGate$656
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$657
    connect \A $auto$rtlil.cc:2962:AndGate$652
    connect \B $auto$rtlil.cc:2962:AndGate$656
    connect \Y $auto$rtlil.cc:2964:OrGate$658
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$659
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$660
    connect \C \CK
    connect \D $auto$rtlil.cc:2964:OrGate$658
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$653
    connect \A \SE
    connect \Y $auto$rtlil.cc:2961:NotGate$654
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.266000"
attribute \whitebox 1
module \TAPCELL_X1
end
attribute \liberty_cell 1
attribute \area "2.128000"
attribute \whitebox 1
module \TBUF_X1
  wire $auto$liberty.cc:190:create_tristate$664
  wire $auto$rtlil.cc:2961:NotGate$663
  attribute \capacitance "1.879368"
  wire input 1 \A
  attribute \capacitance "1.726556"
  wire input 2 \EN
  attribute \capacitance "1.053973"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$661
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2961:NotGate$663
    connect \Y $auto$liberty.cc:190:create_tristate$664
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$662
    connect \A \EN
    connect \Y $auto$rtlil.cc:2961:NotGate$663
  end
  connect \Z $auto$liberty.cc:190:create_tristate$664
end
attribute \liberty_cell 1
attribute \area "6.916000"
attribute \whitebox 1
module \TBUF_X16
  wire $auto$liberty.cc:190:create_tristate$680
  wire $auto$rtlil.cc:2961:NotGate$679
  attribute \capacitance "6.520519"
  wire input 1 \A
  attribute \capacitance "4.928340"
  wire input 2 \EN
  attribute \capacitance "13.066705"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$677
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2961:NotGate$679
    connect \Y $auto$liberty.cc:190:create_tristate$680
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$678
    connect \A \EN
    connect \Y $auto$rtlil.cc:2961:NotGate$679
  end
  connect \Z $auto$liberty.cc:190:create_tristate$680
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \TBUF_X2
  wire $auto$liberty.cc:190:create_tristate$668
  wire $auto$rtlil.cc:2961:NotGate$667
  attribute \capacitance "3.325056"
  wire input 1 \A
  attribute \capacitance "2.737893"
  wire input 2 \EN
  attribute \capacitance "1.636401"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$665
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2961:NotGate$667
    connect \Y $auto$liberty.cc:190:create_tristate$668
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$666
    connect \A \EN
    connect \Y $auto$rtlil.cc:2961:NotGate$667
  end
  connect \Z $auto$liberty.cc:190:create_tristate$668
end
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \TBUF_X4
  wire $auto$liberty.cc:190:create_tristate$672
  wire $auto$rtlil.cc:2961:NotGate$671
  attribute \capacitance "3.380143"
  wire input 1 \A
  attribute \capacitance "2.436324"
  wire input 2 \EN
  attribute \capacitance "3.222263"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$669
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2961:NotGate$671
    connect \Y $auto$liberty.cc:190:create_tristate$672
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$670
    connect \A \EN
    connect \Y $auto$rtlil.cc:2961:NotGate$671
  end
  connect \Z $auto$liberty.cc:190:create_tristate$672
end
attribute \liberty_cell 1
attribute \area "4.788000"
attribute \whitebox 1
module \TBUF_X8
  wire $auto$liberty.cc:190:create_tristate$676
  wire $auto$rtlil.cc:2961:NotGate$675
  attribute \capacitance "6.719670"
  wire input 1 \A
  attribute \capacitance "4.985662"
  wire input 2 \EN
  attribute \capacitance "6.744279"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$673
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2961:NotGate$675
    connect \Y $auto$liberty.cc:190:create_tristate$676
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$674
    connect \A \EN
    connect \Y $auto$rtlil.cc:2961:NotGate$675
  end
  connect \Z $auto$liberty.cc:190:create_tristate$676
end
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \TINV_X1
  wire $auto$liberty.cc:190:create_tristate$686
  wire $auto$rtlil.cc:2961:NotGate$682
  wire $auto$rtlil.cc:2961:NotGate$685
  attribute \capacitance "1.752043"
  wire input 1 \EN
  attribute \capacitance "1.444645"
  wire input 2 \I
  attribute \capacitance "0.799043"
  wire output 3 \ZN
  cell $tribuf $auto$liberty.cc:186:create_tristate$683
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2961:NotGate$682
    connect \EN $auto$rtlil.cc:2961:NotGate$685
    connect \Y $auto$liberty.cc:190:create_tristate$686
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$684
    connect \A \EN
    connect \Y $auto$rtlil.cc:2961:NotGate$685
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$681
    connect \A \I
    connect \Y $auto$rtlil.cc:2961:NotGate$682
  end
  connect \ZN $auto$liberty.cc:190:create_tristate$686
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \TLAT_X1
  wire $auto$liberty.cc:190:create_tristate$694
  wire $auto$rtlil.cc:2961:NotGate$690
  wire $auto$rtlil.cc:2961:NotGate$693
  attribute \capacitance "1.139798"
  wire input 1 \D
  attribute \capacitance "1.016017"
  wire input 2 \G
  wire \IQ
  wire \IQN
  attribute \capacitance "1.497228"
  wire input 4 \OE
  attribute \capacitance "0.791880"
  wire output 3 \Q
  cell $tribuf $auto$liberty.cc:186:create_tristate$691
    parameter \WIDTH 1
    connect \A \IQ
    connect \EN $auto$rtlil.cc:2961:NotGate$693
    connect \Y $auto$liberty.cc:190:create_tristate$694
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$692
    connect \A $auto$rtlil.cc:2961:NotGate$690
    connect \Y $auto$rtlil.cc:2961:NotGate$693
  end
  cell $_NOT_ $auto$liberty.cc:322:create_latch$687
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$688
    connect \D \D
    connect \E \G
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$689
    connect \A \OE
    connect \Y $auto$rtlil.cc:2961:NotGate$690
  end
  connect \Q $auto$liberty.cc:190:create_tristate$694
end
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \XNOR2_X1
  wire $auto$rtlil.cc:2961:NotGate$698
  wire $auto$rtlil.cc:2966:XorGate$696
  attribute \capacitance "2.232754"
  wire input 1 \A
  attribute \capacitance "2.573608"
  wire input 2 \B
  wire output 3 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$697
    connect \A $auto$rtlil.cc:2966:XorGate$696
    connect \Y $auto$rtlil.cc:2961:NotGate$698
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$695
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2966:XorGate$696
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$698
end
attribute \liberty_cell 1
attribute \area "2.660000"
attribute \whitebox 1
module \XNOR2_X2
  wire $auto$rtlil.cc:2961:NotGate$702
  wire $auto$rtlil.cc:2966:XorGate$700
  attribute \capacitance "4.003783"
  wire input 1 \A
  attribute \capacitance "4.836936"
  wire input 2 \B
  wire output 3 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$701
    connect \A $auto$rtlil.cc:2966:XorGate$700
    connect \Y $auto$rtlil.cc:2961:NotGate$702
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$699
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2966:XorGate$700
  end
  connect \ZN $auto$rtlil.cc:2961:NotGate$702
end
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \XOR2_X1
  wire $auto$rtlil.cc:2966:XorGate$704
  attribute \capacitance "2.232144"
  wire input 1 \A
  attribute \capacitance "2.411453"
  wire input 2 \B
  wire output 3 \Z
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$703
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2966:XorGate$704
  end
  connect \Z $auto$rtlil.cc:2966:XorGate$704
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \XOR2_X2
  wire $auto$rtlil.cc:2966:XorGate$706
  attribute \capacitance "4.330455"
  wire input 1 \A
  attribute \capacitance "4.500935"
  wire input 2 \B
  wire output 3 \Z
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$705
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2966:XorGate$706
  end
  connect \Z $auto$rtlil.cc:2966:XorGate$706
end
attribute \hdlname "updown_counter"
attribute \dynports 1
attribute \top 1
attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:3.1-21.10"
module \updown_counter
  parameter \WIDTH 4
  attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:12.1-19.4"
  wire width 4 $0\o_count[3:0]
  attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:16.20-16.31"
  wire width 32 $add$/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:16$708_Y
  attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:18.20-18.31"
  wire width 32 $sub$/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:18$709_Y
  attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:6.32-6.37"
  wire input 1 \i_clk
  attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:7.32-7.37"
  wire input 2 \i_rst
  attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:8.32-8.41"
  wire input 3 \i_up_down
  attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:9.32-9.39"
  wire width 4 output 4 \o_count
  attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:16.20-16.31"
  cell $add $add$/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:16$708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \o_count
    connect \B 1
    connect \Y $add$/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:16$708_Y
  end
  attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:18.20-18.31"
  cell $sub $sub$/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:18$709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \o_count
    connect \B 1
    connect \Y $sub$/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:18$709_Y
  end
  attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:12.1-19.4"
  process $proc$/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:12$707
    assign $0\o_count[3:0] \o_count
    attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:13.5-18.32"
    switch \i_rst
      attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:13.9-13.14"
      case 1'1
        assign $0\o_count[3:0] 4'0000
      attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:15.5-15.9"
      case 
        attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:15.10-18.32"
        switch \i_up_down
          attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:15.14-15.23"
          case 1'1
            assign $0\o_count[3:0] $add$/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:16$708_Y [3:0]
          attribute \src "/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:17.5-17.9"
          case 
            assign $0\o_count[3:0] $sub$/home/vlsi/OpenROAD-flow-scripts/flow/designs/src/updown_counter/updown_counter.v:18$709_Y [3:0]
        end
    end
    sync posedge \i_clk
      update \o_count $0\o_count[3:0]
  end
end
