vhdl xil_defaultlib  \
"../../../bd/rlc_design/ip/rlc_design_microblaze_0_0/sim/rlc_design_microblaze_0_0.vhd" \
"../../../bd/rlc_design/ip/rlc_design_axi_gpio_1_0/sim/rlc_design_axi_gpio_1_0.vhd" \
"../../../bd/rlc_design/ip/rlc_design_dlmb_v10_0/sim/rlc_design_dlmb_v10_0.vhd" \
"../../../bd/rlc_design/ip/rlc_design_ilmb_v10_0/sim/rlc_design_ilmb_v10_0.vhd" \
"../../../bd/rlc_design/ip/rlc_design_dlmb_bram_if_cntlr_0/sim/rlc_design_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/rlc_design/ip/rlc_design_ilmb_bram_if_cntlr_0/sim/rlc_design_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/rlc_design/ip/rlc_design_mdm_1_0/sim/rlc_design_mdm_1_0.vhd" \
"../../../bd/rlc_design/ip/rlc_design_rst_clk_wiz_1_100M_0/sim/rlc_design_rst_clk_wiz_1_100M_0.vhd" \

nosort
