<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4462" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4462{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4462{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4462{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4462{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t5_4462{left:69px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t6_4462{left:69px;bottom:1021px;letter-spacing:-0.09px;}
#t7_4462{left:154px;bottom:1021px;letter-spacing:-0.12px;}
#t8_4462{left:69px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_4462{left:810px;bottom:1005px;}
#ta_4462{left:821px;bottom:998px;letter-spacing:-0.08px;}
#tb_4462{left:69px;bottom:982px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_4462{left:69px;bottom:965px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_4462{left:69px;bottom:948px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_4462{left:69px;bottom:931px;letter-spacing:-0.17px;word-spacing:-1.34px;}
#tf_4462{left:69px;bottom:914px;letter-spacing:-0.17px;word-spacing:-0.71px;}
#tg_4462{left:69px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_4462{left:69px;bottom:875px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#ti_4462{left:69px;bottom:858px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_4462{left:69px;bottom:835px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_4462{left:69px;bottom:818px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_4462{left:69px;bottom:801px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tm_4462{left:69px;bottom:784px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#tn_4462{left:96px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#to_4462{left:96px;bottom:748px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#tp_4462{left:96px;bottom:731px;letter-spacing:-0.19px;word-spacing:0.08px;}
#tq_4462{left:96px;bottom:714px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tr_4462{left:113px;bottom:697px;letter-spacing:-0.17px;word-spacing:0.05px;}
#ts_4462{left:116px;bottom:680px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tt_4462{left:140px;bottom:664px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tu_4462{left:140px;bottom:647px;letter-spacing:-0.16px;word-spacing:0.02px;}
#tv_4462{left:121px;bottom:630px;letter-spacing:-0.09px;}
#tw_4462{left:96px;bottom:613px;letter-spacing:-0.14px;}
#tx_4462{left:96px;bottom:597px;letter-spacing:-0.23px;}
#ty_4462{left:96px;bottom:580px;letter-spacing:-0.13px;word-spacing:-0.59px;}
#tz_4462{left:319px;bottom:580px;letter-spacing:-0.13px;}
#t10_4462{left:483px;bottom:580px;letter-spacing:-0.17px;word-spacing:-0.54px;}
#t11_4462{left:96px;bottom:563px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t12_4462{left:69px;bottom:540px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t13_4462{left:69px;bottom:517px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_4462{left:69px;bottom:500px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t15_4462{left:69px;bottom:450px;letter-spacing:-0.09px;}
#t16_4462{left:155px;bottom:450px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t17_4462{left:69px;bottom:428px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t18_4462{left:69px;bottom:378px;letter-spacing:-0.09px;}
#t19_4462{left:154px;bottom:378px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1a_4462{left:69px;bottom:355px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_4462{left:69px;bottom:305px;letter-spacing:-0.09px;}
#t1c_4462{left:155px;bottom:305px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t1d_4462{left:69px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_4462{left:69px;bottom:266px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_4462{left:69px;bottom:249px;letter-spacing:-0.13px;}
#t1g_4462{left:69px;bottom:116px;letter-spacing:-0.13px;}
#t1h_4462{left:91px;bottom:116px;letter-spacing:-0.16px;word-spacing:0.05px;}

.s1_4462{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4462{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4462{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4462{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4462{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4462{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4462" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4462Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4462" style="-webkit-user-select: none;"><object width="935" height="1210" data="4462/4462.svg" type="image/svg+xml" id="pdf4462" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4462" class="t s1_4462">39-8 </span><span id="t2_4462" class="t s1_4462">Vol. 3D </span>
<span id="t3_4462" class="t s2_4462">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_4462" class="t s3_4462">Because bits 0 and 1 of XFRM must always be set, the use of Intel SGX requires that SSE be enabled (CR4.OSFXSR </span>
<span id="t5_4462" class="t s3_4462">= 1). </span>
<span id="t6_4462" class="t s4_4462">39.7.2.2 </span><span id="t7_4462" class="t s4_4462">SECS.SSAFRAMESIZE </span>
<span id="t8_4462" class="t s3_4462">The SSAFRAMESIZE field in the SECS data structure specifies the number of pages which software allocated </span>
<span id="t9_4462" class="t s5_4462">1 </span>
<span id="ta_4462" class="t s3_4462">for </span>
<span id="tb_4462" class="t s3_4462">each SSA frame, including both the GPRSGX area, MISC area, the XSAVE area (x87 and XMM states are stored in </span>
<span id="tc_4462" class="t s3_4462">the latter area), and optionally padding between the MISC and XSAVE area. The GPRSGX area must hold all the </span>
<span id="td_4462" class="t s3_4462">general-purpose registers and additional Intel SGX specific information. The MISC area must hold the Miscella- </span>
<span id="te_4462" class="t s3_4462">neous state as specified by SECS.MISCSELECT, the XSAVE area holds the set of processor extended states specified </span>
<span id="tf_4462" class="t s3_4462">by SECS.ATTRIBUTES.XFRM (see Section 35.9 for the layout of SSA and Section 39.7.3 for ECREATE's consistency </span>
<span id="tg_4462" class="t s3_4462">checks). The SSA is always in non-compacted format. </span>
<span id="th_4462" class="t s3_4462">If the processor does not support XSAVE, the XSAVE area will always be 576 bytes; a copy of XFRM (which will be </span>
<span id="ti_4462" class="t s3_4462">set to 0x3) is saved at offset 512 on an AEX. </span>
<span id="tj_4462" class="t s3_4462">If the processor does support XSAVE, the length of the XSAVE area depends on SECS.ATTRIBUTES.XFRM. The </span>
<span id="tk_4462" class="t s3_4462">length would be equal to what CPUID.(EAX=0DH, ECX= 0):EBX would return if XCR0 were set to XFRM. The </span>
<span id="tl_4462" class="t s3_4462">following pseudo code illustrates how software can calculate this length using XFRM as the input parameter without </span>
<span id="tm_4462" class="t s3_4462">modifying XCR0: </span>
<span id="tn_4462" class="t s3_4462">offset = 576; </span>
<span id="to_4462" class="t s3_4462">size_last_x = 0; </span>
<span id="tp_4462" class="t s3_4462">For x=2 to 63 </span>
<span id="tq_4462" class="t s3_4462">IF (XFRM[x] != 0) Then </span>
<span id="tr_4462" class="t s3_4462">tmp_offset = CPUID.(EAX=0DH, ECX= x):EBX[31:0]; </span>
<span id="ts_4462" class="t s3_4462">IF (tmp_offset &gt;= offset + size_last_x) Then </span>
<span id="tt_4462" class="t s3_4462">offset = tmp_offset; </span>
<span id="tu_4462" class="t s3_4462">size_last_x = CPUID.(EAX=0DH, ECX= x):EAX[31:0]; </span>
<span id="tv_4462" class="t s3_4462">FI; </span>
<span id="tw_4462" class="t s3_4462">FI; </span>
<span id="tx_4462" class="t s3_4462">EndFor </span>
<span id="ty_4462" class="t s3_4462">return (offset + size_last_x); (* </span><span id="tz_4462" class="t s6_4462">compute_xsave_size(XFRM)</span><span id="t10_4462" class="t s3_4462">, see “ECREATE—Create an SECS page in the Enclave </span>
<span id="t11_4462" class="t s3_4462">Page Cache”*) </span>
<span id="t12_4462" class="t s3_4462">Where the non-zero bits in XFRM are a subset of non-zero bit fields in XCR0. </span>
<span id="t13_4462" class="t s3_4462">The size of the MISC region depends on the setting of SECS.MISCSELECT and can be calculated using the layout </span>
<span id="t14_4462" class="t s3_4462">information described in Section 35.9.2 </span>
<span id="t15_4462" class="t s4_4462">39.7.2.3 </span><span id="t16_4462" class="t s4_4462">XSAVE Area in SSA </span>
<span id="t17_4462" class="t s3_4462">The XSAVE area of an SSA frame begins at offset 0 of the frame. </span>
<span id="t18_4462" class="t s4_4462">39.7.2.4 </span><span id="t19_4462" class="t s4_4462">MISC Area in SSA </span>
<span id="t1a_4462" class="t s3_4462">The MISC area of an SSA frame is positioned immediately before the GPRSGX region. </span>
<span id="t1b_4462" class="t s4_4462">39.7.2.5 </span><span id="t1c_4462" class="t s4_4462">SIGSTRUCT Fields </span>
<span id="t1d_4462" class="t s3_4462">Intel SGX provides the flexibility for an enclave developer to choose the enclave's code path according to the </span>
<span id="t1e_4462" class="t s3_4462">features that are enabled on the platform (e.g., optimize for AVX and fallback to SSE). See Section 39.7.1 for </span>
<span id="t1f_4462" class="t s3_4462">details. </span>
<span id="t1g_4462" class="t s3_4462">1. </span><span id="t1h_4462" class="t s3_4462">It is the responsibility of the enclave to actually allocate this memory. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
