+ export MF=/home/tonyho/workspace/debug/patch_caravel_user_project
+ MF=/home/tonyho/workspace/debug/patch_caravel_user_project
+ export FFF=/home/tonyho/workspace/fsic/fsic_fpga
+ FFF=/home/tonyho/workspace/fsic/fsic_fpga
+ export FAF=/home/tonyho/workspace/fsic/fsic_asic
+ FAF=/home/tonyho/workspace/fsic/fsic_asic
+ export PRECHECK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/mpw_precheck
+ PRECHECK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/mpw_precheck
+ export LF=/home/tonyho/workspace/debug/patch_caravel_user_project/log-0906
+ LF=/home/tonyho/workspace/debug/patch_caravel_user_project/log-0906
+ export CLF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab
+ CLF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab
+ export CUPF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project
+ CUPF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project
+ cd /home/tonyho/workspace/debug/patch_caravel_user_project
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project ']'
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906 ']'
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab ']'
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project ']'
+ cd /home/tonyho/workspace/fsic/fsic_fpga
+ git log -1
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-fsic_fpag-git-log.log
commit 3d039533b40038bb18bf7e9dcf3377fd60223548
Merge: 80885d3 1a01be7
Author: zack lin <chickentornado@gmail.com>
Date:   Wed Aug 30 07:15:45 2023 +0800

    Merge branch 'main' of github.com:bol-edu/fsic_fpga
+ cd /home/tonyho/workspace/fsic/fsic_asic
+ git log -1
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-fsic_asic-git-log.log
commit 1c313fdf1c7b0f13a2beaf4f144283151c47fe56
Author: tonyho <TonyHo@via.com.tw>
Date:   Tue Aug 29 17:13:22 2023 +0800

    add AS CC mprj_io module code
+ cd /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project
+ git log -1
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-caravel_user_project-git-log.log
commit 1fce03908c283d9e958a89dc2f4bfcd11d903ff9
Author: tonyho <TonyHo@via.com.tw>
Date:   Mon Sep 4 21:55:09 2023 +0800

    patch issue - Makefile:216: *** missing separator.  Stop.
+ mkdir dependencies
mkdir: cannot create directory ‘dependencies’: File exists
++ pwd
+ export OPENLANE_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/openlane_src
+ OPENLANE_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/openlane_src
++ pwd
+ export PDK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks
+ PDK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks
+ export PDK=sky130A
+ PDK=sky130A
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/rtl/user_project_wrapper.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/user_project_wrapper.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/rtl/fsic.vo /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic.vo
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_master.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axilite_master.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_slave.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axilite_slave.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axis_master.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axis_master.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axis_slave.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axis_slave.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axil_axis.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axil_axis.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axis_switch/rtl/sw_caravel.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/sw_caravel.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/config_ctrl/rtl/config_ctrl.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/config_ctrl.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic_clkrst.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/io_serdes/rtl/io_serdes.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/io_serdes.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic_coreclk_phase_cnt.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic_io_serdes_rx.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/mprj_io/rtl/mprj_io.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/mprj_io.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/user_subsys/rtl/user_subsys.all.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/user_subsys.all.v
+ mkdir /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test114
mkdir: cannot create directory ‘/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test114’: File exists
+ cp /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test114/system_test114.c /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test114/system_test114.c
+ cp /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test114/top_bench.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test114/top_bench.sv
+ mkdir /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test111
mkdir: cannot create directory ‘/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test111’: File exists
+ cp /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test111/system_test111.c /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test111/system_test111.c
+ cp /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test111/top_bench.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test111/top_bench.sv
+ make -d simenv
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-simenv.log
GNU Make 4.2.1
Built for x86_64-pc-linux-gnu
Copyright (C) 1988-2016 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile 'Makefile'...
Updating makefiles....
 Considering target file 'Makefile'.
  Looking for an implicit rule for 'Makefile'.
  Trying pattern rule with stem 'Makefile'.
  Found an implicit rule for 'Makefile'.
  Finished prerequisites of target file 'Makefile'.
 No need to remake target 'Makefile'.
Updating goal targets....
Considering target file 'simenv'.
 File 'simenv' does not exist.
 Finished prerequisites of target file 'simenv'.
Must remake target 'simenv'.
docker pull efabless/dv:latest
Putting child 0x55746f21ecd0 (simenv) PID 484429 on the chain.
Live child 0x55746f21ecd0 (simenv) PID 484429 
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
Reaping winning child 0x55746f21ecd0 PID 484429 
Removing child 0x55746f21ecd0 PID 484429 from chain.
Successfully remade target file 'simenv'.
+ make -d verify-system_test111-rtl
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-verify-system_test111-rtl.log
GNU Make 4.2.1
Built for x86_64-pc-linux-gnu
Copyright (C) 1988-2016 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile 'Makefile'...
Updating makefiles....
 Considering target file 'Makefile'.
  Looking for an implicit rule for 'Makefile'.
  Trying pattern rule with stem 'Makefile'.
  Found an implicit rule for 'Makefile'.
  Finished prerequisites of target file 'Makefile'.
 No need to remake target 'Makefile'.
Updating goal targets....
Considering target file 'verify-system_test111-rtl'.
 File 'verify-system_test111-rtl' does not exist.
  Considering target file 'simenv'.
   File 'simenv' does not exist.
   Finished prerequisites of target file 'simenv'.
  Must remake target 'simenv'.
docker pull efabless/dv:latest
Putting child 0x5597d7f2bce0 (simenv) PID 484494 on the chain.
Live child 0x5597d7f2bce0 (simenv) PID 484494 
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
Reaping winning child 0x5597d7f2bce0 PID 484494 
Removing child 0x5597d7f2bce0 PID 484494 from chain.
  Successfully remade target file 'simenv'.
 Finished prerequisites of target file 'verify-system_test111-rtl'.
Must remake target 'verify-system_test111-rtl'.
docker run -v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project:/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project -v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks:/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks -v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/caravel:/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/caravel -e TARGET_PATH=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project -e PDK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks -e CARAVEL_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/caravel -e TOOLS=/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937 -e DESIGNS=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project -e USER_PROJECT_VERILOG=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog -e PDK=sky130A -e CORE_VERILOG_PATH=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog -e CARAVEL_VERILOG_PATH=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/caravel/verilog -e MCW_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper -u $(id -u $USER):$(id -g $USER) efabless/dv:latest sh -c "source ~/.bashrc && cd /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test111 && export SIM=RTL && make"
Putting child 0x5597d7f2ffd0 (verify-system_test111-rtl) PID 484550 on the chain.
Live child 0x5597d7f2ffd0 (verify-system_test111-rtl) PID 484550 
make: *** No targets specified and no makefile found.  Stop.
Reaping losing child 0x5597d7f2ffd0 PID 484550 
make: *** [Makefile:149: verify-system_test111-rtl] Error 2
Removing child 0x5597d7f2ffd0 PID 484550 from chain.
+ exit 1
