#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000009ac6b0 .scope module, "labK" "labK" 2 1;
 .timescale 0 0;
L_0000000000843a70 .functor XOR 1, v00000000009ac840_0, v0000000000843bc0_0, C4<0>, C4<0>;
L_00000000009ace30 .functor AND 1, v00000000009ac840_0, v0000000000843bc0_0, C4<1>, C4<1>;
L_00000000009abfc0 .functor XOR 1, L_0000000000843a70, v00000000008739f0_0, C4<0>, C4<0>;
L_0000000000873f90 .functor AND 1, v00000000008739f0_0, L_0000000000843a70, C4<1>, C4<1>;
L_0000000000874000 .functor OR 1, L_0000000000873f90, L_00000000009ace30, C4<0>, C4<0>;
v0000000000843bc0_0 .var "a", 0 0;
v00000000009ac840_0 .var "b", 0 0;
v00000000009ac8e0_0 .net "cOUT", 0 0, L_0000000000874000;  1 drivers
v00000000008739f0_0 .var "cin", 0 0;
v0000000000873a90_0 .var "expect", 1 0;
v0000000000873b30_0 .var/i "flag", 31 0;
v0000000000873bd0_0 .var/i "i", 31 0;
v0000000000873c70_0 .var/i "j", 31 0;
v0000000000873d10_0 .var/i "k", 31 0;
v0000000000873db0_0 .net "leftXOR", 0 0, L_0000000000843a70;  1 drivers
v0000000000873e50_0 .net "lowerAND", 0 0, L_00000000009ace30;  1 drivers
v0000000000873ef0_0 .net "upperAND", 0 0, L_0000000000873f90;  1 drivers
v00000000008bc8a0_0 .net "z", 0 0, L_00000000009abfc0;  1 drivers
    .scope S_00000000009ac6b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000873bd0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000000000873bd0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000873c70_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000000000873c70_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000873d10_0, 0, 32;
T_0.4 ;
    %load/vec4 v0000000000873d10_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.5, 5;
    %vpi_func 2 22 "$value$plusargs" 32, "a=%b", v0000000000843bc0_0 {0 0 0};
    %store/vec4 v0000000000873b30_0, 0, 32;
    %vpi_func 2 23 "$value$plusargs" 32, "b=%b", v00000000009ac840_0 {0 0 0};
    %store/vec4 v0000000000873b30_0, 0, 32;
    %vpi_func 2 24 "$value$plusargs" 32, "cin=%b", v00000000008739f0_0 {0 0 0};
    %store/vec4 v0000000000873b30_0, 0, 32;
    %load/vec4 v0000000000843bc0_0;
    %pad/u 2;
    %load/vec4 v00000000009ac840_0;
    %pad/u 2;
    %add;
    %load/vec4 v00000000008739f0_0;
    %pad/u 2;
    %add;
    %store/vec4 v0000000000873a90_0, 0, 2;
    %delay 1, 0;
    %load/vec4 v0000000000873a90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000008bc8a0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000000000873a90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000009ac8e0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 28 "$display", "PASS: a=%b b=%b cin=%b z=%b cOUT=%b", v0000000000843bc0_0, v00000000009ac840_0, v00000000008739f0_0, v00000000008bc8a0_0, v00000000009ac8e0_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 30 "$display", "FAIL:" {0 0 0};
T_0.7 ;
    %load/vec4 v0000000000873d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000873d10_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0000000000873c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000873c70_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000000000873bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000873bd0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "LabK9Practice.v";
