$date
	Mon Apr 22 23:03:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instmemory_tb $end
$var wire 32 ! instruct [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 32 # Read1 [31:0] $end
$var reg 1 $ RegWrite $end
$var reg 32 % WriteData [31:0] $end
$var reg 32 & WriteReg [31:0] $end
$var reg 1 ' clock $end
$scope module uut $end
$var wire 1 $ RegWrite $end
$var wire 32 ( WriteData [31:0] $end
$var wire 32 ) WriteReg [31:0] $end
$var wire 32 * addr [31:0] $end
$var wire 1 ' clock $end
$var wire 32 + instruct [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 "
$end
#0
$dumpvars
bx +
bx *
b0 )
b101000100000000010110011 (
x'
b0 &
b101000100000000010110011 %
1$
bx #
bx !
$end
#2
b0 #
b0 *
0$
#4
b1 #
b1 *
#6
