
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; charset=UTF-8"
"Report-Msgid-Bugs-To:EMAIL@ADDRESS"
"POT-Creation-Date:2023-12-02 00:23+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language-Team:LANGUAGE <LL@li.org>"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=UTF-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../SpinalHDL/Structuring/index.rst:3
msgid "Structuring"
msgstr "结构化"
#: ../../SpinalHDL/Structuring/index.rst:5
msgid "The chapters below explain:"
msgstr "以下各章解释："
#: ../../SpinalHDL/Structuring/index.rst:7
msgid "how to build reusable components"
msgstr "如何构建可重用的组件"
#: ../../SpinalHDL/Structuring/index.rst:8
msgid "alternatives to components to group hardware"
msgstr "对硬件进行分组的组件的替代方案"
#: ../../SpinalHDL/Structuring/index.rst:9
msgid "handling of clock/reset domains"
msgstr "时钟/复位域的处理"
#: ../../SpinalHDL/Structuring/index.rst:10
msgid "instantitation of existing VHDL and Verilog IP"
msgstr "现有 VHDL 和 Verilog IP 的实例化"
#: ../../SpinalHDL/Structuring/index.rst:11
msgid "how names are assigned in SpinalHDL, and how naming can be influenced"
msgstr "SpinalHDL 中如何分配名称，以及如何影响命名"
