// Seed: 581253666
module module_0 (
    output tri1 id_0,
    input tri id_1#(
        .id_20(-1),
        .id_21(1)
    ),
    output wor id_2,
    input supply0 id_3
    , id_22,
    input wire id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7
    , id_23,
    input wire id_8,
    input uwire id_9,
    input wire id_10,
    output tri0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output wand id_14,
    input wor id_15,
    input wire id_16,
    input wor id_17,
    input tri1 id_18
);
endmodule
module module_1 (
    input uwire id_0#(
        .id_16(& -1'b0),
        .id_17(1),
        .id_18(1),
        .id_19(-1 == {1{!!-1, -1}}),
        .id_20(1),
        .id_21({1{1}})
    ),
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wor id_6,
    output wand id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output tri id_11,
    output tri1 id_12,
    input uwire id_13,
    input wand id_14
    , id_22
);
  assign id_20 = ~id_22;
  always @(posedge id_21) id_17 <= id_2 ? id_16 : id_5;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_11,
      id_2,
      id_9,
      id_2,
      id_4,
      id_3,
      id_2,
      id_13,
      id_9,
      id_7,
      id_10,
      id_5,
      id_11,
      id_10,
      id_2,
      id_10,
      id_1
  );
  assign modCall_1.id_15 = 0;
  assign id_21 = id_18[1 :-1];
endmodule
