;; Function switch_core_media_negotiate_sdp (switch_core_media_negotiate_sdp)

try_optimize_cfg iteration 1

Forwarding edge 68->69 to 479 failed.
Cross jumping from bb 120 to bb 121; 1 common insns
changing bb of uid 7369
  unscanned insn
changing bb of uid 35
  from 120 to 502
changing bb of uid 5826
  from 120 to 502
scanning new insn with uid = 7370.
deleting insn with uid = 7369.
deleting insn with uid = 35.
deleting insn with uid = 5826.
deleting insn with uid = 5827.
deleting block 502
Cross jumping from bb 115 to bb 121; 1 common insns
changing bb of uid 7372
  unscanned insn
changing bb of uid 30
  from 115 to 503
changing bb of uid 5816
  from 115 to 503
scanning new insn with uid = 7373.
deleting insn with uid = 7372.
deleting insn with uid = 30.
deleting insn with uid = 5816.
deleting insn with uid = 5817.
deleting block 503
Cross jumping from bb 119 to bb 121; 1 common insns
changing bb of uid 7375
  unscanned insn
changing bb of uid 34
  from 119 to 504
changing bb of uid 5824
  from 119 to 504
scanning new insn with uid = 7376.
deleting insn with uid = 7375.
deleting insn with uid = 34.
deleting insn with uid = 5824.
deleting insn with uid = 5825.
deleting block 504
Cross jumping from bb 118 to bb 121; 1 common insns
changing bb of uid 7378
  unscanned insn
changing bb of uid 33
  from 118 to 505
changing bb of uid 5822
  from 118 to 505
scanning new insn with uid = 7379.
deleting insn with uid = 7378.
deleting insn with uid = 33.
deleting insn with uid = 5822.
deleting insn with uid = 5823.
deleting block 505
Cross jumping from bb 117 to bb 121; 1 common insns
changing bb of uid 7381
  unscanned insn
changing bb of uid 32
  from 117 to 506
changing bb of uid 5820
  from 117 to 506
scanning new insn with uid = 7382.
deleting insn with uid = 7381.
deleting insn with uid = 32.
deleting insn with uid = 5820.
deleting insn with uid = 5821.
deleting block 506
Cross jumping from bb 116 to bb 121; 1 common insns
changing bb of uid 7384
  unscanned insn
changing bb of uid 31
  from 116 to 507
changing bb of uid 5818
  from 116 to 507
scanning new insn with uid = 7385.
deleting insn with uid = 7384.
deleting insn with uid = 31.
deleting insn with uid = 5818.
deleting insn with uid = 5819.
deleting block 507
Forwarding edge 160->161 to 165 failed.
Conditionals in bb 160 and 162 match.
Conditionals in bb 160 and 162 match.
Forwarding edge 209->210 to 482 failed.
Cross jumping from bb 221 to bb 485; 1 common insns
changing bb of uid 7387
  unscanned insn
changing bb of uid 2342
  from 221 to 508
changing bb of uid 5868
  from 221 to 508
scanning new insn with uid = 7389.
deleting insn with uid = 7387.
deleting insn with uid = 2342.
deleting insn with uid = 5868.
deleting insn with uid = 5869.
deleting block 508
Forwarding edge 224->225 to 227 failed.
Cross jumping from bb 283 to bb 285; 2 common insns
changing bb of uid 7391
  unscanned insn
changing bb of uid 88
  from 283 to 509
changing bb of uid 89
  from 283 to 509
changing bb of uid 5899
  from 283 to 509
scanning new insn with uid = 7392.
deleting insn with uid = 7391.
deleting insn with uid = 88.
deleting insn with uid = 89.
deleting insn with uid = 5899.
deleting insn with uid = 5900.
deleting block 509
Cross jumping from bb 284 to bb 285; 2 common insns
changing bb of uid 7394
  unscanned insn
changing bb of uid 84
  from 284 to 510
changing bb of uid 85
  from 284 to 510
changing bb of uid 5901
  from 284 to 510
scanning new insn with uid = 7395.
deleting insn with uid = 7394.
deleting insn with uid = 84.
deleting insn with uid = 85.
deleting insn with uid = 5901.
deleting insn with uid = 5902.
deleting block 510
Cross jumping from bb 304 to bb 306; 1 common insns
changing bb of uid 7397
  unscanned insn
changing bb of uid 6345
  from 304 to 511
changing bb of uid 5910
  from 304 to 511
scanning new insn with uid = 7398.
deleting insn with uid = 7397.
deleting insn with uid = 6345.
deleting insn with uid = 5910.
deleting insn with uid = 5911.
deleting block 511
Forwarding edge 340->341 to 490 failed.
changing bb of uid 3878
  from 364 to 363
changing bb of uid 3879
  from 364 to 363
changing bb of uid 5584
  from 364 to 363
changing bb of uid 3899
  from 364 to 363
changing bb of uid 6622
  from 364 to 363
changing bb of uid 3881
  from 364 to 363
deleting insn with uid = 3939.
deleting insn with uid = 3940.
deleting insn with uid = 3961.
deleting insn with uid = 6624.
deleting insn with uid = 3942.
Forwarding edge 402->403 to 493 failed.
Forwarding edge 415->416 to 495 failed.
Cross jumping from bb 427 to bb 498; 1 common insns
changing bb of uid 7400
  unscanned insn
changing bb of uid 4510
  from 427 to 512
changing bb of uid 5964
  from 427 to 512
scanning new insn with uid = 7402.
deleting insn with uid = 7400.
deleting insn with uid = 4510.
deleting insn with uid = 5964.
deleting insn with uid = 5965.
deleting block 512
Forwarding edge 469->470 to 475 failed.
Cross jumping from bb 481 to bb 474; 2 common insns
changing bb of uid 7404
  unscanned insn
changing bb of uid 137
  from 481 to 513
changing bb of uid 6683
  from 481 to 513
changing bb of uid 5996
  from 481 to 513
scanning new insn with uid = 7405.
deleting insn with uid = 7404.
deleting insn with uid = 137.
deleting insn with uid = 6683.
deleting insn with uid = 5996.
deleting insn with uid = 5997.
deleting block 513
Forwarding edge 479->480 to 70 failed.
Forwarding edge 482->483 to 223 failed.
Forwarding edge 488->489 to 273 failed.
Forwarding edge 490->491 to 343 failed.
Forwarding edge 493->494 to 405 failed.
Forwarding edge 495->496 to 429 failed.
Forwarding edge 499->500 to 442 failed.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 502 n_edges 813 count 584 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 502 n_edges 813 count 558 (  1.1)


try_optimize_cfg iteration 2

Forwarding edge 68->69 to 479 failed.
verify found no changes in insn with uid = 1163.
Edge 106->115 redirected to 121
verify found no changes in insn with uid = 1172.
Edge 107->116 redirected to 121
verify found no changes in insn with uid = 1181.
Edge 108->117 redirected to 121
verify found no changes in insn with uid = 1190.
Edge 109->118 redirected to 121
verify found no changes in insn with uid = 1199.
Edge 110->119 redirected to 121
verify found no changes in insn with uid = 1208.
Edge 111->120 redirected to 121
deleting insn with uid = 5426.
deleting insn with uid = 5425.
deleting insn with uid = 7373.
deleting insn with uid = 7374.
deleting block 115
deleting insn with uid = 5430.
deleting insn with uid = 5429.
deleting insn with uid = 7385.
deleting insn with uid = 7386.
deleting block 116
deleting insn with uid = 5434.
deleting insn with uid = 5433.
deleting insn with uid = 7382.
deleting insn with uid = 7383.
deleting block 117
deleting insn with uid = 5438.
deleting insn with uid = 5437.
deleting insn with uid = 7379.
deleting insn with uid = 7380.
deleting block 118
deleting insn with uid = 5442.
deleting insn with uid = 5441.
deleting insn with uid = 7376.
deleting insn with uid = 7377.
deleting block 119
deleting insn with uid = 5446.
deleting insn with uid = 5445.
deleting insn with uid = 7370.
deleting insn with uid = 7371.
deleting block 120
Forwarding edge 160->161 to 165 failed.
verify found no changes in insn with uid = 1603.
Edge 163->481 redirected to 474
verify found no changes in insn with uid = 1612.
Edge 165->481 redirected to 474
verify found no changes in insn with uid = 1620.
Edge 166->481 redirected to 474
verify found no changes in insn with uid = 1628.
Edge 167->481 redirected to 474
verify found no changes in insn with uid = 1636.
Edge 168->481 redirected to 474
Forwarding edge 209->210 to 482 failed.
verify found no changes in insn with uid = 2270.
Edge 212->221 redirected to 485
verify found no changes in insn with uid = 2279.
Edge 213->221 redirected to 485
verify found no changes in insn with uid = 2288.
Edge 214->221 redirected to 485
verify found no changes in insn with uid = 2297.
Edge 215->221 redirected to 485
verify found no changes in insn with uid = 2306.
Edge 216->221 redirected to 485
verify found no changes in insn with uid = 2315.
Edge 217->221 redirected to 485
verify found no changes in insn with uid = 2324.
Edge 218->221 redirected to 485
Forwarding edge 220->221 to 485 failed.
deleting insn with uid = 2340.
Deleted label in block 221.
Forwarding edge 224->225 to 227 failed.
verify found no changes in insn with uid = 2927.
Edge 280->284 redirected to 285
Forwarding edge 282->283 to 285 failed.
deleting insn with uid = 5527.
deleting insn with uid = 5526.
deleting insn with uid = 7395.
deleting insn with uid = 7396.
deleting block 284
Removing jump 7392.
deleting insn with uid = 7392.
deleting insn with uid = 7393.
Deleting fallthru block 283.
deleting insn with uid = 5523.
deleting block 283
Forwarding edge 303->304 to 306 failed.
Forwarding edge 340->341 to 490 failed.
Forwarding edge 402->403 to 493 failed.
Forwarding edge 415->416 to 495 failed.
verify found no changes in insn with uid = 4438.
Edge 418->427 redirected to 498
verify found no changes in insn with uid = 4447.
Edge 419->427 redirected to 498
verify found no changes in insn with uid = 4456.
Edge 420->427 redirected to 498
verify found no changes in insn with uid = 4465.
Edge 421->427 redirected to 498
verify found no changes in insn with uid = 4474.
Edge 422->427 redirected to 498
verify found no changes in insn with uid = 4483.
Edge 423->427 redirected to 498
verify found no changes in insn with uid = 4492.
Edge 424->427 redirected to 498
Forwarding edge 426->427 to 498 failed.
deleting insn with uid = 4508.
Deleted label in block 427.
Forwarding edge 469->470 to 475 failed.
Forwarding edge 479->480 to 70 failed.
deleting insn with uid = 5174.
deleting insn with uid = 5175.
deleting insn with uid = 5176.
deleting insn with uid = 7405.
deleting insn with uid = 7406.
deleting block 481
Forwarding edge 482->483 to 223 failed.
Forwarding edge 488->489 to 273 failed.
Forwarding edge 490->491 to 343 failed.
Forwarding edge 493->494 to 405 failed.
Forwarding edge 495->496 to 429 failed.
Forwarding edge 499->500 to 442 failed.


try_optimize_cfg iteration 3

Forwarding edge 68->69 to 479 failed.
Forwarding edge 160->161 to 165 failed.
Forwarding edge 209->210 to 482 failed.
Forwarding edge 220->221 to 485 failed.
Forwarding edge 224->225 to 227 failed.
Forwarding edge 303->304 to 306 failed.
Forwarding edge 340->341 to 490 failed.
Forwarding edge 402->403 to 493 failed.
Forwarding edge 415->416 to 495 failed.
Forwarding edge 426->427 to 498 failed.
Forwarding edge 469->470 to 475 failed.
Forwarding edge 479->480 to 70 failed.
Forwarding edge 482->483 to 223 failed.
Forwarding edge 488->489 to 273 failed.
Forwarding edge 490->491 to 343 failed.
Forwarding edge 493->494 to 405 failed.
Forwarding edge 495->496 to 429 failed.
Forwarding edge 499->500 to 442 failed.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 493 n_edges 804 count 576 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 493 n_edges 804 count 547 (  1.1)
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


switch_core_media_negotiate_sdp

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 10[sl] 11[fp] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={602d,573u} r1={731d,447u,1e} r2={594d,311u,2e} r3={669d,449u,14e} r4={112d,289u,15e} r5={41d,129u,14e} r6={22d,127u,6e} r7={42d,109u,2e} r8={75d,109u,1e} r9={20d,60u,2e} r10={13d,114u,56e} r11={17d,42u} r12={509d,241u,4e} r13={4d,1545u,58e} r14={331d,34u,2e} r15={298d} r16={298d} r17={298d} r18={298d} r19={298d} r20={298d} r21={298d} r22={298d} r23={298d} r24={645d,347u,1e} r25={13e} r27={298d} r28={298d} r29={298d} r30={298d} r31={298d} r32={298d} r33={298d} r34={298d} r35={298d} r36={298d} r37={298d} r38={298d} r39={298d} r40={298d} r41={298d} r42={298d} r43={298d} r44={298d} r45={298d} r46={298d} r47={298d} r48={298d} r49={298d} r50={298d} r51={298d} r52={298d} r53={298d} r54={298d} r55={298d} r56={298d} r57={298d} r58={298d} r59={298d} r60={298d} r61={298d} r62={298d} r63={299d} r64={299d} r65={299d} r66={299d} r67={299d} r68={299d} r69={299d} r70={299d} r71={299d} r72={299d} r73={299d} r74={299d} r75={299d} r76={299d} r77={299d} r78={299d} r95={298d} r96={298d} r97={298d} r98={298d} r99={298d} r100={298d} r101={298d} r102={298d} r103={298d} r104={298d} r105={298d} r106={298d} r107={298d} r108={298d} r109={298d} r110={298d} r111={298d} r112={298d} r113={298d} r114={298d} r115={298d} r116={298d} r117={298d} r118={298d} r119={298d} r120={298d} r121={298d} r122={298d} r123={298d} r124={298d} r125={298d} r126={298d} r127={298d} 
;;    total ref usage 37572{32455d,4926u,191e} in 3815{3517 regular + 298 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(9){ }d-1(10){ }d-1(11){ }d-1(13){ }d-1(14){ }d-1(63){ }d-1(64){ }d-1(65){ }d-1(66){ }d-1(67){ }d-1(68){ }d-1(69){ }d-1(70){ }d-1(71){ }d-1(72){ }d-1(73){ }d-1(74){ }d-1(75){ }d-1(76){ }d-1(77){ }d-1(78){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 2 )->[4]->( 476 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 10 [sl] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 10 [sl] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 4 )->[5]->( 477 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 6 )->[7]->( 478 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 8 [r8]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 6 )->[8]->( 9 20 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 8 )->[9]->( 10 20 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 9 )->[10]->( 19 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 10 )->[11]->( 19 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 11 )->[12]->( 19 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 12 )->[13]->( 19 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 13 )->[14]->( 19 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 14 )->[15]->( 19 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 15 )->[16]->( 19 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 16 )->[17]->( 18 20 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 17 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 10 11 12 13 14 15 16 18 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 8 9 18 19 17 )->[20]->( 21 25 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 20 )->[21]->( 22 25 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 21 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 22 24 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 23 )->[24]->( 23 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 21 23 20 24 )->[25]->( 26 30 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 25 )->[26]->( 27 30 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 26 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 27 29 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 28 )->[29]->( 28 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 26 28 25 29 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 30 31 )->[32]->( 33 40 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 32 )->[33]->( 37 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 33 )->[34]->( 38 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 34 )->[35]->( 39 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 35 )->[36]->( 40 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 33 )->[37]->( 40 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 34 )->[38]->( 40 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 8 [r8]
;; live  in  	 0 [r0] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 8 [r8]
;; live  kill	
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 35 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip]
;; live  kill	
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 32 37 36 39 38 )->[40]->( 41 47 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 7 [r7] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 7 [r7] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 40 )->[41]->( 42 44 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 41 )->[42]->( 43 44 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 42 )->[43]->( 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 41 42 43 )->[44]->( 45 47 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 44 )->[45]->( 46 47 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 45 )->[46]->( 47 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 40 44 45 46 )->[47]->( 48 58 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 47 )->[48]->( 57 49 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 48 )->[49]->( 57 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 49 )->[50]->( 57 51 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 50 )->[51]->( 57 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 51 )->[52]->( 57 53 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 52 )->[53]->( 57 54 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 53 )->[54]->( 57 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 54 )->[55]->( 56 58 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 55 )->[56]->( 57 58 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 48 49 50 51 52 53 54 56 )->[57]->( 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 47 56 57 55 )->[58]->( 59 65 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 7 [r7] 8 [r8] 24 [cc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7] 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 58 )->[59]->( 63 60 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 59 )->[60]->( 61 65 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 7 [r7] 24 [cc]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 60 )->[61]->( 62 64 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 61 )->[62]->( 65 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 7 [r7] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 59 )->[63]->( 65 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 7 [r7]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7]
;; live  kill	
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 61 )->[64]->( 65 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 7 [r7]
;; live  in  	 0 [r0] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7]
;; live  kill	
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 64 60 63 62 58 )->[65]->( 66 86 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5] 12 [ip] 24 [cc]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 65 )->[66]->( 67 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 8 [r8] 11 [fp] 12 [ip]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 13 [sp]
;; live  gen 	 4 [r4] 8 [r8] 11 [fp] 12 [ip]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 66 84 )->[67]->( 84 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 9 [r9] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 9 [r9] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 67 )->[68]->( 84 69 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 68 )->[69]->( 479 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 480 )->[70]->( 84 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 479 )->[71]->( 72 73 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 71 )->[72]->( 84 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 71 )->[73]->( 74 77 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 73 )->[74]->( 75 76 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 8 [r8] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 74 )->[75]->( 84 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 74 )->[76]->( 84 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 73 )->[77]->( 78 79 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 77 )->[78]->( 83 79 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 77 78 )->[79]->( 80 81 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 79 )->[80]->( 84 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 79 )->[81]->( 82 84 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 81 )->[82]->( 84 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 78 )->[83]->( 84 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 7 [r7]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 68 80 70 75 83 76 81 67 72 82 )->[84]->( 67 85 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 84 )->[85]->( 87 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 8 [r8]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 8 [r8]
;; live  kill	
;; lr  out 	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 65 )->[86]->( 87 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 86 85 )->[87]->( 88 89 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 7 [r7] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 87 )->[88]->( 89 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 87 88 )->[89]->( 90 105 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 89 )->[90]->( 100 91 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 90 )->[91]->( 105 92 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 91 )->[92]->( 105 93 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 92 )->[93]->( 105 94 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 93 )->[94]->( 105 95 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 94 )->[95]->( 105 96 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 95 )->[96]->( 105 97 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 96 )->[97]->( 105 98 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 97 )->[98]->( 99 100 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 98 )->[99]->( 105 100 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 90 99 98 )->[100]->( 101 105 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 100 )->[101]->( 102 105 )
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 5 [r5] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 101 )->[102]->( 103 104 )
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 102 )->[103]->( 104 )
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 102 103 )->[104]->( 105 123 )
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 104 101 89 91 92 93 94 95 96 97 99 100 )->[105]->( 106 123 )
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 105 )->[106]->( 121 107 )
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 106 )->[107]->( 121 108 )
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 107 )->[108]->( 121 109 )
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 108 )->[109]->( 121 110 )
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 109 )->[110]->( 121 111 )
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 110 )->[111]->( 121 112 )
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 111 )->[112]->( 121 113 )
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 112 )->[113]->( 114 122 )
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 113 )->[114]->( 123 )
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 112 106 111 107 108 109 110 )->[121]->( 123 )
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 113 )->[122]->( 123 )
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 104 105 122 121 114 )->[123]->( 124 125 )
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 123 )->[124]->( 126 )
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 123 )->[125]->( 126 128 )
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 125 124 )->[126]->( 127 129 )
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 126 )->[127]->( 129 )
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 10 [sl] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 125 )->[128]->( 129 )
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 128 126 127 )->[129]->( 132 130 )
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 129 )->[130]->( 132 131 )
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 130 )->[131]->( 132 133 )
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 129 130 131 )->[132]->( 133 )
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 131 132 )->[133]->( 134 471 )
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 133 )->[134]->( 135 )
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 134 469 )->[135]->( 136 137 )
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 135 )->[136]->( 137 )
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 135 136 )->[137]->( 138 140 )
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 137 )->[138]->( 139 140 )
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 138 )->[139]->( 140 )
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 137 138 139 )->[140]->( 141 143 )
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 140 )->[141]->( 142 149 )
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 141 )->[142]->( 149 )
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 140 )->[143]->( 144 146 )
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 143 )->[144]->( 145 149 )
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 144 )->[145]->( 149 )
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 143 )->[146]->( 148 147 )
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 146 )->[147]->( 149 )
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 8 [r8]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 8 [r8]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 146 )->[148]->( 150 )
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 8 [r8] 12 [ip]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 8 [r8] 12 [ip]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 141 144 145 142 147 )->[149]->( 150 183 )
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 149 148 )->[150]->( 151 183 )
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 150 )->[151]->( 152 469 )
;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 151 )->[152]->( 472 153 )
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 9 [r9] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 9 [r9] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 152 )->[153]->( 154 155 )
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 153 )->[154]->( 475 )
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 153 )->[155]->( 156 158 )
;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 8 [r8] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 155 )->[156]->( 157 158 )
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]

( 156 )->[157]->( 158 )
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 7 [r7] 12 [ip] 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 155 156 157 )->[158]->( 159 162 )
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 158 )->[159]->( 160 162 )
;; bb 159 artificial_defs: { }
;; bb 159 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 8 [r8] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 159 )->[160]->( 163 161 )
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 160 )->[161]->( 165 )
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 158 159 )->[162]->( 163 165 )
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 162 160 )->[163]->( 474 164 )
;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 163 )->[164]->( 165 )
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 8 [r8]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 8 [r8]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 162 164 161 )->[165]->( 474 166 )
;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 165 )->[166]->( 474 167 )
;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 166 )->[167]->( 474 168 )
;; bb 167 artificial_defs: { }
;; bb 167 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 167 )->[168]->( 474 169 )
;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 168 )->[169]->( 170 473 )
;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 169 )->[170]->( 171 474 )
;; bb 170 artificial_defs: { }
;; bb 170 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 11 [fp] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 11 [fp] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 170 )->[171]->( 172 173 )
;; bb 171 artificial_defs: { }
;; bb 171 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 7 [r7] 8 [r8] 11 [fp] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 7 [r7] 8 [r8] 11 [fp] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 171 )->[172]->( 475 )
;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 171 )->[173]->( 174 176 )
;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]

( 173 )->[174]->( 175 176 )
;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]

( 174 )->[175]->( 176 )
;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]

( 173 174 175 )->[176]->( 177 180 )
;; bb 176 artificial_defs: { }
;; bb 176 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 11 [fp] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 11 [fp] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 176 )->[177]->( 178 180 )
;; bb 177 artificial_defs: { }
;; bb 177 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 177 )->[178]->( 179 180 )
;; bb 178 artificial_defs: { }
;; bb 178 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 11 [fp] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 178 )->[179]->( 182 )
;; bb 179 artificial_defs: { }
;; bb 179 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 176 177 178 )->[180]->( 181 182 )
;; bb 180 artificial_defs: { }
;; bb 180 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 11 [fp] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 11 [fp] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 180 )->[181]->( 182 )
;; bb 181 artificial_defs: { }
;; bb 181 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 181 180 179 )->[182]->( 475 )
;; bb 182 artificial_defs: { }
;; bb 182 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 9 [r9] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 149 150 )->[183]->( 184 379 )
;; bb 183 artificial_defs: { }
;; bb 183 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 183 )->[184]->( 185 469 )
;; bb 184 artificial_defs: { }
;; bb 184 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 184 )->[185]->( 186 194 )
;; bb 185 artificial_defs: { }
;; bb 185 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 185 )->[186]->( 187 194 )
;; bb 186 artificial_defs: { }
;; bb 186 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 186 )->[187]->( 188 226 )
;; bb 187 artificial_defs: { }
;; bb 187 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 187 )->[188]->( 189 )
;; bb 188 artificial_defs: { }
;; bb 188 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 10 [sl] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 5 [r5] 7 [r7] 8 [r8]
;; live  in  	 4 [r4] 6 [r6] 10 [sl] 13 [sp]
;; live  gen 	 5 [r5] 7 [r7] 8 [r8]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]

( 188 192 )->[189]->( 190 192 )
;; bb 189 artificial_defs: { }
;; bb 189 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  use 	 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]

( 189 )->[190]->( 192 191 )
;; bb 190 artificial_defs: { }
;; bb 190 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]

( 190 )->[191]->( 192 )
;; bb 191 artificial_defs: { }
;; bb 191 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  use 	 3 [r3] 8 [r8] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  gen 	 3 [r3] 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]

( 189 190 191 )->[192]->( 189 193 )
;; bb 192 artificial_defs: { }
;; bb 192 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]

( 192 )->[193]->( 501 )
;; bb 193 artificial_defs: { }
;; bb 193 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 10 [sl] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 10 [sl] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 6 [r6] 10 [sl] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 10 [sl] 13 [sp]

( 185 186 )->[194]->( 501 195 )
;; bb 194 artificial_defs: { }
;; bb 194 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 194 )->[195]->( 227 )
;; bb 195 artificial_defs: { }
;; bb 195 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 8 [r8]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 8 [r8]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 224 501 )->[196]->( 197 200 )
;; bb 196 artificial_defs: { }
;; bb 196 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 5 [r5] 8 [r8] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 196 )->[197]->( 198 200 )
;; bb 197 artificial_defs: { }
;; bb 197 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 197 )->[198]->( 199 224 )
;; bb 198 artificial_defs: { }
;; bb 198 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 198 )->[199]->( 224 )
;; bb 199 artificial_defs: { }
;; bb 199 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 196 197 )->[200]->( 201 203 )
;; bb 200 artificial_defs: { }
;; bb 200 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 200 )->[201]->( 202 203 )
;; bb 201 artificial_defs: { }
;; bb 201 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 201 )->[202]->( 224 )
;; bb 202 artificial_defs: { }
;; bb 202 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 200 201 )->[203]->( 204 206 )
;; bb 203 artificial_defs: { }
;; bb 203 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 203 )->[204]->( 205 206 )
;; bb 204 artificial_defs: { }
;; bb 204 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 204 )->[205]->( 224 )
;; bb 205 artificial_defs: { }
;; bb 205 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 203 204 )->[206]->( 207 224 )
;; bb 206 artificial_defs: { }
;; bb 206 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 206 )->[207]->( 208 224 )
;; bb 207 artificial_defs: { }
;; bb 207 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 207 )->[208]->( 224 209 )
;; bb 208 artificial_defs: { }
;; bb 208 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 208 )->[209]->( 224 210 )
;; bb 209 artificial_defs: { }
;; bb 209 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 209 )->[210]->( 482 )
;; bb 210 artificial_defs: { }
;; bb 210 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 482 )->[211]->( 212 484 )
;; bb 211 artificial_defs: { }
;; bb 211 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 211 )->[212]->( 485 213 )
;; bb 212 artificial_defs: { }
;; bb 212 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 212 )->[213]->( 485 214 )
;; bb 213 artificial_defs: { }
;; bb 213 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 213 )->[214]->( 485 215 )
;; bb 214 artificial_defs: { }
;; bb 214 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 214 )->[215]->( 485 216 )
;; bb 215 artificial_defs: { }
;; bb 215 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 215 )->[216]->( 485 217 )
;; bb 216 artificial_defs: { }
;; bb 216 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 216 )->[217]->( 485 218 )
;; bb 217 artificial_defs: { }
;; bb 217 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 217 )->[218]->( 485 219 )
;; bb 218 artificial_defs: { }
;; bb 218 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 218 )->[219]->( 220 484 )
;; bb 219 artificial_defs: { }
;; bb 219 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 219 )->[220]->( 221 484 )
;; bb 220 artificial_defs: { }
;; bb 220 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 220 )->[221]->( 485 )
;; bb 221 artificial_defs: { }
;; bb 221 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 484 )->[222]->( 475 )
;; bb 222 artificial_defs: { }
;; bb 222 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 483 485 )->[223]->( 224 )
;; bb 223 artificial_defs: { }
;; bb 223 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 208 199 202 206 207 209 223 198 205 )->[224]->( 196 225 )
;; bb 224 artificial_defs: { }
;; bb 224 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 224 )->[225]->( 227 )
;; bb 225 artificial_defs: { }
;; bb 225 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 187 )->[226]->( 227 )
;; bb 226 artificial_defs: { }
;; bb 226 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 12 [ip]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 195 226 225 )->[227]->( 228 230 )
;; bb 227 artificial_defs: { }
;; bb 227 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 8 [r8] 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 227 )->[228]->( 229 230 )
;; bb 228 artificial_defs: { }
;; bb 228 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 8 [r8] 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]

( 228 )->[229]->( 475 )
;; bb 229 artificial_defs: { }
;; bb 229 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 6 [r6] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 14 [lr]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 227 228 )->[230]->( 234 231 )
;; bb 230 artificial_defs: { }
;; bb 230 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 8 [r8] 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]

( 230 )->[231]->( 232 233 )
;; bb 231 artificial_defs: { }
;; bb 231 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]

( 231 )->[232]->( 475 )
;; bb 232 artificial_defs: { }
;; bb 232 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 6 [r6] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 14 [lr]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 231 )->[233]->( 234 )
;; bb 233 artificial_defs: { }
;; bb 233 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	
;; live  in  	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 233 230 )->[234]->( 235 307 )
;; bb 234 artificial_defs: { }
;; bb 234 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 7 [r7] 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 234 )->[235]->( 236 )
;; bb 235 artificial_defs: { }
;; bb 235 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4]
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 235 303 )->[236]->( 237 238 )
;; bb 236 artificial_defs: { }
;; bb 236 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 3 [r3] 6 [r6] 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 6 [r6] 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 236 )->[237]->( 238 )
;; bb 237 artificial_defs: { }
;; bb 237 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 6 [r6]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 237 236 )->[238]->( 239 242 )
;; bb 238 artificial_defs: { }
;; bb 238 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 238 )->[239]->( 241 240 )
;; bb 239 artificial_defs: { }
;; bb 239 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 239 )->[240]->( 241 303 )
;; bb 240 artificial_defs: { }
;; bb 240 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 10 [sl] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 239 240 )->[241]->( 303 )
;; bb 241 artificial_defs: { }
;; bb 241 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 238 )->[242]->( 243 247 )
;; bb 242 artificial_defs: { }
;; bb 242 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 242 )->[243]->( 244 247 )
;; bb 243 artificial_defs: { }
;; bb 243 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 243 )->[244]->( 245 247 )
;; bb 244 artificial_defs: { }
;; bb 244 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 244 )->[245]->( 246 303 )
;; bb 245 artificial_defs: { }
;; bb 245 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 10 [sl] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 245 )->[246]->( 303 )
;; bb 246 artificial_defs: { }
;; bb 246 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 242 243 244 )->[247]->( 303 248 )
;; bb 247 artificial_defs: { }
;; bb 247 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 247 )->[248]->( 249 250 )
;; bb 248 artificial_defs: { }
;; bb 248 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]

( 248 )->[249]->( 253 )
;; bb 249 artificial_defs: { }
;; bb 249 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 8 [r8] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 8 [r8] 24 [cc]
;; live  kill	 24 [cc]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]

( 248 )->[250]->( 251 252 )
;; bb 250 artificial_defs: { }
;; bb 250 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]

( 250 )->[251]->( 253 )
;; bb 251 artificial_defs: { }
;; bb 251 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]

( 250 )->[252]->( 253 )
;; bb 252 artificial_defs: { }
;; bb 252 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]

( 249 252 251 )->[253]->( 255 254 )
;; bb 253 artificial_defs: { }
;; bb 253 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]

( 253 )->[254]->( 256 )
;; bb 254 artificial_defs: { }
;; bb 254 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]

( 253 )->[255]->( 256 )
;; bb 255 artificial_defs: { }
;; bb 255 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 8 [r8]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 8 [r8]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]

( 255 254 )->[256]->( 257 258 )
;; bb 256 artificial_defs: { }
;; bb 256 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]

( 256 )->[257]->( 258 )
;; bb 257 artificial_defs: { }
;; bb 257 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]

( 256 257 )->[258]->( 260 259 )
;; bb 258 artificial_defs: { }
;; bb 258 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 1 [r1] 4 [r4] 8 [r8] 9 [r9] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 4 [r4] 8 [r8] 9 [r9] 24 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 258 )->[259]->( 260 486 )
;; bb 259 artificial_defs: { }
;; bb 259 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 258 259 )->[260]->( 265 261 )
;; bb 260 artificial_defs: { }
;; bb 260 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 260 )->[261]->( 266 )
;; bb 261 artificial_defs: { }
;; bb 261 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 486 )->[262]->( 263 264 )
;; bb 262 artificial_defs: { }
;; bb 262 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 262 )->[263]->( 264 )
;; bb 263 artificial_defs: { }
;; bb 263 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 8 [r8]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 8 [r8]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 262 263 )->[264]->( 266 )
;; bb 264 artificial_defs: { }
;; bb 264 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 260 )->[265]->( 266 )
;; bb 265 artificial_defs: { }
;; bb 265 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 8 [r8]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 8 [r8]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 265 261 264 487 )->[266]->( 267 302 )
;; bb 266 artificial_defs: { }
;; bb 266 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 266 )->[267]->( 268 )
;; bb 267 artificial_defs: { }
;; bb 267 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 8 [r8]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 8 [r8]
;; live  kill	
;; lr  out 	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 300 267 )->[268]->( 300 269 )
;; bb 268 artificial_defs: { }
;; bb 268 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 268 )->[269]->( 271 270 )
;; bb 269 artificial_defs: { }
;; bb 269 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	 3 [r3] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 269 )->[270]->( 271 488 )
;; bb 270 artificial_defs: { }
;; bb 270 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 270 488 269 )->[271]->( 272 273 )
;; bb 271 artificial_defs: { }
;; bb 271 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 271 )->[272]->( 279 )
;; bb 272 artificial_defs: { }
;; bb 272 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 7 [r7] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 271 489 )->[273]->( 274 277 )
;; bb 273 artificial_defs: { }
;; bb 273 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 273 )->[274]->( 275 276 )
;; bb 274 artificial_defs: { }
;; bb 274 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 9 [r9] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 274 )->[275]->( 278 )
;; bb 275 artificial_defs: { }
;; bb 275 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 274 )->[276]->( 278 )
;; bb 276 artificial_defs: { }
;; bb 276 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 7 [r7] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	 24 [cc]
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 273 )->[277]->( 278 )
;; bb 277 artificial_defs: { }
;; bb 277 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 275 277 276 )->[278]->( 279 )
;; bb 278 artificial_defs: { }
;; bb 278 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 9 [r9] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 278 272 )->[279]->( 280 286 )
;; bb 279 artificial_defs: { }
;; bb 279 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 279 )->[280]->( 281 285 )
;; bb 280 artificial_defs: { }
;; bb 280 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 280 )->[281]->( 282 285 )
;; bb 281 artificial_defs: { }
;; bb 281 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 281 )->[282]->( 300 285 )
;; bb 282 artificial_defs: { }
;; bb 282 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 281 282 280 )->[285]->( 286 )
;; bb 285 artificial_defs: { }
;; bb 285 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 279 285 )->[286]->( 287 291 )
;; bb 286 artificial_defs: { }
;; bb 286 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 9 [r9] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	 24 [cc]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 286 )->[287]->( 288 292 )
;; bb 287 artificial_defs: { }
;; bb 287 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 9 [r9] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 287 )->[288]->( 290 289 )
;; bb 288 artificial_defs: { }
;; bb 288 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 288 )->[289]->( 290 292 )
;; bb 289 artificial_defs: { }
;; bb 289 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 288 289 )->[290]->( 300 )
;; bb 290 artificial_defs: { }
;; bb 290 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 286 )->[291]->( 292 300 )
;; bb 291 artificial_defs: { }
;; bb 291 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 291 287 289 )->[292]->( 293 294 )
;; bb 292 artificial_defs: { }
;; bb 292 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 292 )->[293]->( 299 )
;; bb 293 artificial_defs: { }
;; bb 293 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 292 )->[294]->( 295 296 )
;; bb 294 artificial_defs: { }
;; bb 294 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 14 [lr] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 294 )->[295]->( 298 296 )
;; bb 295 artificial_defs: { }
;; bb 295 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 294 295 )->[296]->( 297 299 )
;; bb 296 artificial_defs: { }
;; bb 296 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 9 [r9] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 296 )->[297]->( 298 )
;; bb 297 artificial_defs: { }
;; bb 297 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 295 297 )->[298]->( 300 )
;; bb 298 artificial_defs: { }
;; bb 298 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 296 293 )->[299]->( 305 300 )
;; bb 299 artificial_defs: { }
;; bb 299 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 268 282 290 299 291 298 )->[300]->( 268 301 )
;; bb 300 artificial_defs: { }
;; bb 300 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  in  	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 300 )->[301]->( 302 )
;; bb 301 artificial_defs: { }
;; bb 301 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 7 [r7]
;; live  in  	 5 [r5] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7]
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 301 266 )->[302]->( 306 303 )
;; bb 302 artificial_defs: { }
;; bb 302 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 245 241 240 247 302 246 )->[303]->( 236 304 )
;; bb 303 artificial_defs: { }
;; bb 303 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 7 [r7] 24 [cc]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 303 )->[304]->( 306 )
;; bb 304 artificial_defs: { }
;; bb 304 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 299 )->[305]->( 307 )
;; bb 305 artificial_defs: { }
;; bb 305 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6] 12 [ip]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 6 [r6] 12 [ip]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 302 304 )->[306]->( 307 )
;; bb 306 artificial_defs: { }
;; bb 306 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 6 [r6]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 305 234 306 )->[307]->( 308 309 )
;; bb 307 artificial_defs: { }
;; bb 307 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 307 )->[308]->( 358 )
;; bb 308 artificial_defs: { }
;; bb 308 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 307 )->[309]->( 310 322 )
;; bb 309 artificial_defs: { }
;; bb 309 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 309 )->[310]->( 311 )
;; bb 310 artificial_defs: { }
;; bb 310 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 8 [r8] 10 [sl] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 12 [ip]
;; live  in  	 6 [r6] 8 [r8] 10 [sl] 13 [sp]
;; live  gen 	 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 12 [ip]
;; live  kill	
;; lr  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 320 310 )->[311]->( 312 313 )
;; bb 311 artificial_defs: { }
;; bb 311 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5] 7 [r7] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 5 [r5] 7 [r7] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]

( 311 )->[312]->( 313 )
;; bb 312 artificial_defs: { }
;; bb 312 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]

( 312 311 )->[313]->( 314 315 )
;; bb 313 artificial_defs: { }
;; bb 313 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 6 [r6] 9 [r9] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 313 )->[314]->( 315 )
;; bb 314 artificial_defs: { }
;; bb 314 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 313 314 )->[315]->( 316 317 )
;; bb 315 artificial_defs: { }
;; bb 315 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 315 )->[316]->( 319 )
;; bb 316 artificial_defs: { }
;; bb 316 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 6 [r6] 10 [sl] 14 [lr]
;; live  in  	 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 6 [r6] 10 [sl]
;; live  kill	 14 [lr]
;; lr  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]

( 315 )->[317]->( 318 320 )
;; bb 317 artificial_defs: { }
;; bb 317 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 10 [sl] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 0 [r0]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 317 )->[318]->( 319 )
;; bb 318 artificial_defs: { }
;; bb 318 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6] 10 [sl]
;; live  in  	 3 [r3] 5 [r5] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 6 [r6] 10 [sl]
;; live  kill	
;; lr  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]

( 318 316 )->[319]->( 324 )
;; bb 319 artificial_defs: { }
;; bb 319 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  use 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 10 [sl] 13 [sp]
;; live  out 	 6 [r6] 10 [sl] 13 [sp]

( 317 )->[320]->( 311 321 )
;; bb 320 artificial_defs: { }
;; bb 320 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 8 [r8] 13 [sp]
;; lr  def 	 4 [r4] 8 [r8] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 320 )->[321]->( 347 )
;; bb 321 artificial_defs: { }
;; bb 321 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6] 10 [sl]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 6 [r6] 10 [sl]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 309 )->[322]->( 323 347 )
;; bb 322 artificial_defs: { }
;; bb 322 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 322 )->[323]->( 324 )
;; bb 323 artificial_defs: { }
;; bb 323 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 10 [sl] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 8 [r8]
;; live  in  	 6 [r6] 10 [sl] 13 [sp]
;; live  gen 	 8 [r8]
;; live  kill	
;; lr  out 	 6 [r6] 10 [sl] 13 [sp]
;; live  out 	 6 [r6] 10 [sl] 13 [sp]

( 323 319 )->[324]->( 325 326 )
;; bb 324 artificial_defs: { }
;; bb 324 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 10 [sl] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 6 [r6] 10 [sl] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 6 [r6] 10 [sl] 13 [sp]
;; live  out 	 6 [r6] 10 [sl] 13 [sp]

( 324 )->[325]->( 326 )
;; bb 325 artificial_defs: { }
;; bb 325 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 10 [sl] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 10 [sl] 13 [sp]
;; live  out 	 6 [r6] 10 [sl] 13 [sp]

( 324 325 )->[326]->( 327 )
;; bb 326 artificial_defs: { }
;; bb 326 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 10 [sl] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 7 [r7] 8 [r8] 11 [fp] 12 [ip]
;; live  in  	 6 [r6] 10 [sl] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 7 [r7] 8 [r8] 11 [fp] 12 [ip]
;; live  kill	
;; lr  out 	 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 326 345 )->[327]->( 328 330 )
;; bb 327 artificial_defs: { }
;; bb 327 artificial_uses: { u-1(13){ }}
;; lr  in  	 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 8 [r8] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 9 [r9] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 9 [r9] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	 4 [r4] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 327 )->[328]->( 329 330 )
;; bb 328 artificial_defs: { }
;; bb 328 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 9 [r9] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 328 )->[329]->( 330 )
;; bb 329 artificial_defs: { }
;; bb 329 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 327 328 329 )->[330]->( 331 332 )
;; bb 330 artificial_defs: { }
;; bb 330 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 9 [r9] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 9 [r9] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 330 )->[331]->( 332 )
;; bb 331 artificial_defs: { }
;; bb 331 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 330 331 )->[332]->( 333 334 )
;; bb 332 artificial_defs: { }
;; bb 332 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 14 [lr] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 14 [lr] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 332 )->[333]->( 335 )
;; bb 333 artificial_defs: { }
;; bb 333 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 9 [r9] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 9 [r9]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 332 )->[334]->( 335 )
;; bb 334 artificial_defs: { }
;; bb 334 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 9 [r9]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 9 [r9]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 334 333 )->[335]->( 336 344 )
;; bb 335 artificial_defs: { }
;; bb 335 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 335 )->[336]->( 337 338 )
;; bb 336 artificial_defs: { }
;; bb 336 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 336 )->[337]->( 339 )
;; bb 337 artificial_defs: { }
;; bb 337 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 7 [r7] 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 336 )->[338]->( 339 )
;; bb 338 artificial_defs: { }
;; bb 338 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 338 337 )->[339]->( 343 340 )
;; bb 339 artificial_defs: { }
;; bb 339 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 339 )->[340]->( 343 341 )
;; bb 340 artificial_defs: { }
;; bb 340 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 340 )->[341]->( 490 )
;; bb 341 artificial_defs: { }
;; bb 341 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 490 )->[342]->( 345 )
;; bb 342 artificial_defs: { }
;; bb 342 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 340 339 491 )->[343]->( 345 )
;; bb 343 artificial_defs: { }
;; bb 343 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 335 )->[344]->( 345 )
;; bb 344 artificial_defs: { }
;; bb 344 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 9 [r9] 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 342 344 343 )->[345]->( 327 346 )
;; bb 345 artificial_defs: { }
;; bb 345 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 345 )->[346]->( 349 )
;; bb 346 artificial_defs: { }
;; bb 346 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 4 [r4] 6 [r6]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 6 [r6]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 322 321 )->[347]->( 348 356 )
;; bb 347 artificial_defs: { }
;; bb 347 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 347 )->[348]->( 349 )
;; bb 348 artificial_defs: { }
;; bb 348 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 12 [ip]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 348 346 )->[349]->( 350 354 )
;; bb 349 artificial_defs: { }
;; bb 349 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 349 )->[350]->( 351 354 )
;; bb 350 artificial_defs: { }
;; bb 350 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 350 )->[351]->( 352 354 )
;; bb 351 artificial_defs: { }
;; bb 351 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 351 )->[352]->( 353 354 )
;; bb 352 artificial_defs: { }
;; bb 352 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 352 )->[353]->( 354 )
;; bb 353 artificial_defs: { }
;; bb 353 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 352 353 349 350 351 )->[354]->( 355 357 )
;; bb 354 artificial_defs: { }
;; bb 354 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 354 )->[355]->( 358 )
;; bb 355 artificial_defs: { }
;; bb 355 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 8 [r8]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 347 )->[356]->( 358 )
;; bb 356 artificial_defs: { }
;; bb 356 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 354 )->[357]->( 358 )
;; bb 357 artificial_defs: { }
;; bb 357 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 308 355 357 356 )->[358]->( 359 363 )
;; bb 358 artificial_defs: { }
;; bb 358 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 8 [r8] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 358 )->[359]->( 361 360 )
;; bb 359 artificial_defs: { }
;; bb 359 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 359 )->[360]->( 361 368 )
;; bb 360 artificial_defs: { }
;; bb 360 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 359 360 )->[361]->( 362 368 )
;; bb 361 artificial_defs: { }
;; bb 361 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 361 )->[362]->( 363 )
;; bb 362 artificial_defs: { }
;; bb 362 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	
;; live  in  	 3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 362 358 )->[363]->( 364 366 )
;; bb 363 artificial_defs: { }
;; bb 363 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]

( 363 )->[364]->( 365 469 )
;; bb 364 artificial_defs: { }
;; bb 364 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 364 )->[365]->( 469 )
;; bb 365 artificial_defs: { }
;; bb 365 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 363 )->[366]->( 367 469 )
;; bb 366 artificial_defs: { }
;; bb 366 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 4 [r4] 6 [r6] 10 [sl] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 366 )->[367]->( 469 )
;; bb 367 artificial_defs: { }
;; bb 367 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 361 360 )->[368]->( 369 492 )
;; bb 368 artificial_defs: { }
;; bb 368 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 368 )->[369]->( 378 370 )
;; bb 369 artificial_defs: { }
;; bb 369 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 369 )->[370]->( 378 371 )
;; bb 370 artificial_defs: { }
;; bb 370 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 370 )->[371]->( 378 372 )
;; bb 371 artificial_defs: { }
;; bb 371 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 371 )->[372]->( 378 373 )
;; bb 372 artificial_defs: { }
;; bb 372 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 372 )->[373]->( 378 374 )
;; bb 373 artificial_defs: { }
;; bb 373 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 373 )->[374]->( 378 375 )
;; bb 374 artificial_defs: { }
;; bb 374 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 374 )->[375]->( 378 376 )
;; bb 375 artificial_defs: { }
;; bb 375 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 375 )->[376]->( 377 492 )
;; bb 376 artificial_defs: { }
;; bb 376 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 376 )->[377]->( 378 492 )
;; bb 377 artificial_defs: { }
;; bb 377 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 369 370 371 372 373 374 375 377 )->[378]->( 469 )
;; bb 378 artificial_defs: { }
;; bb 378 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 183 )->[379]->( 380 469 )
;; bb 379 artificial_defs: { }
;; bb 379 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 379 )->[380]->( 381 469 )
;; bb 380 artificial_defs: { }
;; bb 380 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 380 )->[381]->( 385 382 )
;; bb 381 artificial_defs: { }
;; bb 381 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]

( 381 )->[382]->( 383 384 )
;; bb 382 artificial_defs: { }
;; bb 382 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]

( 382 )->[383]->( 475 )
;; bb 383 artificial_defs: { }
;; bb 383 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 14 [lr]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 382 )->[384]->( 385 )
;; bb 384 artificial_defs: { }
;; bb 384 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]

( 384 381 )->[385]->( 386 449 )
;; bb 385 artificial_defs: { }
;; bb 385 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 9 [r9] 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 9 [r9] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 385 )->[386]->( 387 )
;; bb 386 artificial_defs: { }
;; bb 386 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 8 [r8]
;; live  in  	 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 8 [r8]
;; live  kill	
;; lr  out 	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]

( 386 447 )->[387]->( 388 396 )
;; bb 387 artificial_defs: { }
;; bb 387 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]

( 387 )->[388]->( 389 396 )
;; bb 388 artificial_defs: { }
;; bb 388 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]

( 388 )->[389]->( 390 431 )
;; bb 389 artificial_defs: { }
;; bb 389 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]

( 389 )->[390]->( 391 )
;; bb 390 artificial_defs: { }
;; bb 390 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 5 [r5] 6 [r6] 7 [r7]
;; live  in  	 4 [r4] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6] 7 [r7]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]

( 390 394 )->[391]->( 392 394 )
;; bb 391 artificial_defs: { }
;; bb 391 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]

( 391 )->[392]->( 394 393 )
;; bb 392 artificial_defs: { }
;; bb 392 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]

( 392 )->[393]->( 394 )
;; bb 393 artificial_defs: { }
;; bb 393 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 3 [r3] 7 [r7] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 3 [r3] 7 [r7] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]

( 391 392 393 )->[394]->( 391 395 )
;; bb 394 artificial_defs: { }
;; bb 394 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]

( 394 )->[395]->( 397 )
;; bb 395 artificial_defs: { }
;; bb 395 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 8 [r8] 9 [r9] 13 [sp]

( 387 388 )->[396]->( 397 431 )
;; bb 396 artificial_defs: { }
;; bb 396 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]

( 396 395 )->[397]->( 398 )
;; bb 397 artificial_defs: { }
;; bb 397 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5] 6 [r6] 10 [sl]
;; live  in  	 4 [r4] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6] 10 [sl]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]

( 397 430 )->[398]->( 399 400 )
;; bb 398 artificial_defs: { }
;; bb 398 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 11 [fp] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 398 )->[399]->( 430 400 )
;; bb 399 artificial_defs: { }
;; bb 399 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 398 399 )->[400]->( 401 406 )
;; bb 400 artificial_defs: { }
;; bb 400 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 400 )->[401]->( 430 402 )
;; bb 401 artificial_defs: { }
;; bb 401 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 401 )->[402]->( 430 403 )
;; bb 402 artificial_defs: { }
;; bb 402 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 402 )->[403]->( 493 )
;; bb 403 artificial_defs: { }
;; bb 403 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 493 )->[404]->( 405 )
;; bb 404 artificial_defs: { }
;; bb 404 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 12 [ip]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 12 [ip]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 404 494 )->[405]->( 430 )
;; bb 405 artificial_defs: { }
;; bb 405 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 12 [ip]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 12 [ip]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 400 )->[406]->( 407 412 )
;; bb 406 artificial_defs: { }
;; bb 406 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 406 )->[407]->( 408 412 )
;; bb 407 artificial_defs: { }
;; bb 407 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 407 )->[408]->( 409 412 )
;; bb 408 artificial_defs: { }
;; bb 408 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 408 )->[409]->( 410 412 )
;; bb 409 artificial_defs: { }
;; bb 409 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 7 [r7] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 409 )->[410]->( 411 430 )
;; bb 410 artificial_defs: { }
;; bb 410 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 410 )->[411]->( 430 )
;; bb 411 artificial_defs: { }
;; bb 411 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 406 407 409 408 )->[412]->( 413 430 )
;; bb 412 artificial_defs: { }
;; bb 412 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 412 )->[413]->( 414 430 )
;; bb 413 artificial_defs: { }
;; bb 413 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 413 )->[414]->( 430 415 )
;; bb 414 artificial_defs: { }
;; bb 414 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 7 [r7] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 414 )->[415]->( 430 416 )
;; bb 415 artificial_defs: { }
;; bb 415 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 415 )->[416]->( 495 )
;; bb 416 artificial_defs: { }
;; bb 416 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 495 )->[417]->( 418 497 )
;; bb 417 artificial_defs: { }
;; bb 417 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 417 )->[418]->( 498 419 )
;; bb 418 artificial_defs: { }
;; bb 418 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 418 )->[419]->( 498 420 )
;; bb 419 artificial_defs: { }
;; bb 419 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 419 )->[420]->( 498 421 )
;; bb 420 artificial_defs: { }
;; bb 420 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 420 )->[421]->( 498 422 )
;; bb 421 artificial_defs: { }
;; bb 421 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 421 )->[422]->( 498 423 )
;; bb 422 artificial_defs: { }
;; bb 422 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 422 )->[423]->( 498 424 )
;; bb 423 artificial_defs: { }
;; bb 423 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 423 )->[424]->( 498 425 )
;; bb 424 artificial_defs: { }
;; bb 424 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 424 )->[425]->( 426 497 )
;; bb 425 artificial_defs: { }
;; bb 425 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 425 )->[426]->( 427 497 )
;; bb 426 artificial_defs: { }
;; bb 426 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 426 )->[427]->( 498 )
;; bb 427 artificial_defs: { }
;; bb 427 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 497 )->[428]->( 475 )
;; bb 428 artificial_defs: { }
;; bb 428 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 10 [sl] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 10 [sl] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 496 498 )->[429]->( 430 )
;; bb 429 artificial_defs: { }
;; bb 429 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 399 414 405 412 413 415 429 402 410 401 411 )->[430]->( 398 431 )
;; bb 430 artificial_defs: { }
;; bb 430 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 430 389 396 )->[431]->( 432 433 )
;; bb 431 artificial_defs: { }
;; bb 431 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	 7 [r7] 24 [cc]
;; live  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]

( 431 )->[432]->( 433 )
;; bb 432 artificial_defs: { }
;; bb 432 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 7 [r7]
;; live  in  	 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7]
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]

( 432 431 )->[433]->( 434 447 )
;; bb 433 artificial_defs: { }
;; bb 433 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]

( 433 )->[434]->( 435 )
;; bb 434 artificial_defs: { }
;; bb 434 artificial_uses: { u-1(13){ }}
;; lr  in  	 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 6 [r6] 10 [sl]
;; live  in  	 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 6 [r6] 10 [sl]
;; live  kill	
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 446 434 )->[435]->( 446 436 )
;; bb 435 artificial_defs: { }
;; bb 435 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5] 6 [r6] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 5 [r5] 6 [r6] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 435 )->[436]->( 437 438 )
;; bb 436 artificial_defs: { }
;; bb 436 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 436 )->[437]->( 446 438 )
;; bb 437 artificial_defs: { }
;; bb 437 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 436 437 )->[438]->( 440 439 )
;; bb 438 artificial_defs: { }
;; bb 438 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 7 [r7] 9 [r9] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 438 )->[439]->( 440 499 )
;; bb 439 artificial_defs: { }
;; bb 439 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 439 499 438 )->[440]->( 441 442 )
;; bb 440 artificial_defs: { }
;; bb 440 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 440 )->[441]->( 443 )
;; bb 441 artificial_defs: { }
;; bb 441 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 440 500 )->[442]->( 443 )
;; bb 442 artificial_defs: { }
;; bb 442 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 442 441 )->[443]->( 444 446 )
;; bb 443 artificial_defs: { }
;; bb 443 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 443 )->[444]->( 445 446 )
;; bb 444 artificial_defs: { }
;; bb 444 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 9 [r9] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 444 )->[445]->( 446 )
;; bb 445 artificial_defs: { }
;; bb 445 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 9 [r9] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 435 437 444 443 445 )->[446]->( 435 447 )
;; bb 446 artificial_defs: { }
;; bb 446 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 8 [r8] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 446 433 )->[447]->( 387 448 )
;; bb 447 artificial_defs: { }
;; bb 447 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	 9 [r9] 24 [cc]
;; live  in  	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 9 [r9] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]

( 447 )->[448]->( 450 )
;; bb 448 artificial_defs: { }
;; bb 448 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 6 [r6] 10 [sl]
;; live  in  	 5 [r5] 7 [r7] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 6 [r6] 10 [sl]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 385 )->[449]->( 450 )
;; bb 449 artificial_defs: { }
;; bb 449 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 9 [r9] 13 [sp]
;; lr  def 	
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 449 448 )->[450]->( 451 452 )
;; bb 450 artificial_defs: { }
;; bb 450 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 450 )->[451]->( 469 )
;; bb 451 artificial_defs: { }
;; bb 451 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 450 )->[452]->( 453 467 )
;; bb 452 artificial_defs: { }
;; bb 452 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]

( 452 )->[453]->( 454 455 )
;; bb 453 artificial_defs: { }
;; bb 453 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 10 [sl] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 6 [r6] 10 [sl] 12 [ip] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 6 [r6] 10 [sl] 12 [ip] 13 [sp]
;; live  out 	 6 [r6] 10 [sl] 12 [ip] 13 [sp]

( 453 )->[454]->( 455 )
;; bb 454 artificial_defs: { }
;; bb 454 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 10 [sl] 12 [ip] 13 [sp]
;; lr  use 	 10 [sl] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 10 [sl] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 8 [r8]
;; live  kill	 14 [lr]
;; lr  out 	 6 [r6] 10 [sl] 13 [sp]
;; live  out 	 6 [r6] 10 [sl] 13 [sp]

( 453 454 )->[455]->( 456 )
;; bb 455 artificial_defs: { }
;; bb 455 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 10 [sl] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 12 [ip]
;; live  in  	 6 [r6] 10 [sl] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 12 [ip]
;; live  kill	
;; lr  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 459 455 )->[456]->( 457 459 )
;; bb 456 artificial_defs: { }
;; bb 456 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 7 [r7] 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	 4 [r4] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 456 )->[457]->( 458 459 )
;; bb 457 artificial_defs: { }
;; bb 457 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 457 )->[458]->( 459 )
;; bb 458 artificial_defs: { }
;; bb 458 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 456 457 458 )->[459]->( 456 460 )
;; bb 459 artificial_defs: { }
;; bb 459 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	 8 [r8] 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 459 )->[460]->( 461 465 )
;; bb 460 artificial_defs: { }
;; bb 460 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 10 [sl] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 8 [r8] 10 [sl] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 460 )->[461]->( 462 465 )
;; bb 461 artificial_defs: { }
;; bb 461 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 461 )->[462]->( 463 465 )
;; bb 462 artificial_defs: { }
;; bb 462 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 462 )->[463]->( 464 465 )
;; bb 463 artificial_defs: { }
;; bb 463 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 463 )->[464]->( 465 )
;; bb 464 artificial_defs: { }
;; bb 464 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 463 464 460 461 462 )->[465]->( 466 468 )
;; bb 465 artificial_defs: { }
;; bb 465 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 465 )->[466]->( 469 )
;; bb 466 artificial_defs: { }
;; bb 466 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 452 )->[467]->( 469 )
;; bb 467 artificial_defs: { }
;; bb 467 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 8 [r8]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 8 [r8]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 465 )->[468]->( 469 )
;; bb 468 artificial_defs: { }
;; bb 468 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip]
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 467 379 380 378 468 151 366 365 364 466 367 184 451 492 )->[469]->( 135 470 )
;; bb 469 artificial_defs: { }
;; bb 469 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 469 )->[470]->( 475 )
;; bb 470 artificial_defs: { }
;; bb 470 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 133 )->[471]->( 475 )
;; bb 471 artificial_defs: { }
;; bb 471 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 8 [r8]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 8 [r8]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 152 )->[472]->( 475 )
;; bb 472 artificial_defs: { }
;; bb 472 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 12 [ip]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 169 )->[473]->( 475 )
;; bb 473 artificial_defs: { }
;; bb 473 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 170 168 163 165 166 167 )->[474]->( 475 )
;; bb 474 artificial_defs: { }
;; bb 474 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 8 [r8]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 8 [r8]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 470 472 154 474 182 222 229 232 383 428 471 172 473 )->[475]->( 478 )
;; bb 475 artificial_defs: { }
;; bb 475 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 4 )->[476]->( 478 )
;; bb 476 artificial_defs: { }
;; bb 476 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 5 )->[477]->( 478 )
;; bb 477 artificial_defs: { }
;; bb 477 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 7 477 475 476 )->[478]->( 1 )
;; bb 478 artificial_defs: { }
;; bb 478 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 69 )->[479]->( 480 71 )
;; bb 479 artificial_defs: { }
;; bb 479 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 8 [r8] 9 [r9] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 479 )->[480]->( 70 )
;; bb 480 artificial_defs: { }
;; bb 480 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 210 )->[482]->( 211 483 )
;; bb 482 artificial_defs: { }
;; bb 482 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 482 )->[483]->( 223 )
;; bb 483 artificial_defs: { }
;; bb 483 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 220 211 219 )->[484]->( 222 485 )
;; bb 484 artificial_defs: { }
;; bb 484 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 484 221 212 213 214 215 216 217 218 )->[485]->( 223 )
;; bb 485 artificial_defs: { }
;; bb 485 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 5 [r5]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 259 )->[486]->( 262 487 )
;; bb 486 artificial_defs: { }
;; bb 486 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 486 )->[487]->( 266 )
;; bb 487 artificial_defs: { }
;; bb 487 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 270 )->[488]->( 271 489 )
;; bb 488 artificial_defs: { }
;; bb 488 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 488 )->[489]->( 273 )
;; bb 489 artificial_defs: { }
;; bb 489 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 341 )->[490]->( 342 491 )
;; bb 490 artificial_defs: { }
;; bb 490 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 490 )->[491]->( 343 )
;; bb 491 artificial_defs: { }
;; bb 491 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]

( 377 368 376 )->[492]->( 469 )
;; bb 492 artificial_defs: { }
;; bb 492 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 10 [sl] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 14 [lr]
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 403 )->[493]->( 404 494 )
;; bb 493 artificial_defs: { }
;; bb 493 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 493 )->[494]->( 405 )
;; bb 494 artificial_defs: { }
;; bb 494 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 416 )->[495]->( 417 496 )
;; bb 495 artificial_defs: { }
;; bb 495 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 495 )->[496]->( 429 )
;; bb 496 artificial_defs: { }
;; bb 496 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 426 417 425 )->[497]->( 428 498 )
;; bb 497 artificial_defs: { }
;; bb 497 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 497 427 418 419 420 421 422 423 424 )->[498]->( 429 )
;; bb 498 artificial_defs: { }
;; bb 498 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 7 [r7]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 439 )->[499]->( 440 500 )
;; bb 499 artificial_defs: { }
;; bb 499 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 12 [ip] 24 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 499 )->[500]->( 442 )
;; bb 500 artificial_defs: { }
;; bb 500 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 194 193 )->[501]->( 196 )
;; bb 501 artificial_defs: { }
;; bb 501 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 10 [sl] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip]
;; live  in  	 4 [r4] 6 [r6] 10 [sl] 13 [sp]
;; live  gen 	 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip]
;; live  kill	
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]

( 478 3 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(9){ }u-1(10){ }u-1(11){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 202 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 196 to worklist
  Adding insn 194 to worklist
  Adding insn 187 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 162 to worklist
  Adding insn 161 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 5 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 7362 to worklist
  Adding insn 217 to worklist
  Adding insn 225 to worklist
  Adding insn 223 to worklist
  Adding insn 250 to worklist
  Adding insn 6448 to worklist
  Adding insn 248 to worklist
  Adding insn 246 to worklist
  Adding insn 237 to worklist
  Adding insn 6447 to worklist
  Adding insn 233 to worklist
  Adding insn 6446 to worklist
  Adding insn 230 to worklist
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 227 to worklist
  Adding insn 257 to worklist
  Adding insn 6449 to worklist
  Adding insn 255 to worklist
  Adding insn 253 to worklist
  Adding insn 5780 to worklist
  Adding insn 142 to worklist
  Adding insn 260 to worklist
  Adding insn 269 to worklist
  Adding insn 266 to worklist
  Adding insn 283 to worklist
  Adding insn 281 to worklist
  Adding insn 279 to worklist
  Adding insn 293 to worklist
  Adding insn 285 to worklist
  Adding insn 302 to worklist
  Adding insn 311 to worklist
  Adding insn 320 to worklist
  Adding insn 329 to worklist
  Adding insn 338 to worklist
  Adding insn 347 to worklist
  Adding insn 353 to worklist
  Adding insn 350 to worklist
  Adding insn 362 to worklist
  Adding insn 359 to worklist
  Adding insn 355 to worklist
  Adding insn 374 to worklist
  Adding insn 369 to worklist
  Adding insn 384 to worklist
  Adding insn 382 to worklist
  Adding insn 379 to worklist
  Adding insn 378 to worklist
  Adding insn 388 to worklist
  Adding insn 401 to worklist
  Adding insn 399 to worklist
  Adding insn 396 to worklist
  Adding insn 393 to worklist
  Adding insn 406 to worklist
  Adding insn 418 to worklist
  Adding insn 416 to worklist
  Adding insn 6452 to worklist
  Adding insn 409 to worklist
  Adding insn 422 to worklist
  Adding insn 435 to worklist
  Adding insn 433 to worklist
  Adding insn 430 to worklist
  Adding insn 427 to worklist
  Adding insn 440 to worklist
  Adding insn 444 to worklist
  Adding insn 448 to worklist
  Adding insn 477 to worklist
  Adding insn 475 to worklist
  Adding insn 473 to worklist
  Adding insn 466 to worklist
  Adding insn 6455 to worklist
  Adding insn 461 to worklist
  Adding insn 458 to worklist
  Adding insn 6454 to worklist
  Adding insn 453 to worklist
  Adding insn 486 to worklist
  Adding insn 495 to worklist
  Adding insn 504 to worklist
  Adding insn 5782 to worklist
  Adding insn 524 to worklist
  Adding insn 519 to worklist
  Adding insn 518 to worklist
  Adding insn 515 to worklist
  Adding insn 513 to worklist
  Adding insn 5784 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 5786 to worklist
  Adding insn 6456 to worklist
  Adding insn 9 to worklist
  Adding insn 12 to worklist
  Adding insn 6457 to worklist
  Adding insn 548 to worklist
  Adding insn 546 to worklist
  Adding insn 543 to worklist
  Adding insn 538 to worklist
  Adding insn 528 to worklist
  Adding insn 527 to worklist
  Adding insn 555 to worklist
  Adding insn 564 to worklist
  Adding insn 586 to worklist
  Adding insn 581 to worklist
  Adding insn 578 to worklist
  Adding insn 576 to worklist
  Adding insn 568 to worklist
  Adding insn 594 to worklist
  Adding insn 605 to worklist
  Adding insn 627 to worklist
  Adding insn 622 to worklist
  Adding insn 619 to worklist
  Adding insn 617 to worklist
  Adding insn 609 to worklist
  Adding insn 641 to worklist
  Adding insn 639 to worklist
  Adding insn 637 to worklist
  Adding insn 651 to worklist
  Adding insn 643 to worklist
  Adding insn 660 to worklist
  Adding insn 669 to worklist
  Adding insn 678 to worklist
  Adding insn 687 to worklist
  Adding insn 696 to worklist
  Adding insn 705 to worklist
  Adding insn 711 to worklist
  Adding insn 708 to worklist
  Adding insn 720 to worklist
  Adding insn 717 to worklist
  Adding insn 713 to worklist
  Adding insn 727 to worklist
  Adding insn 733 to worklist
  Adding insn 731 to worklist
  Adding insn 749 to worklist
  Adding insn 753 to worklist
  Adding insn 757 to worklist
  Adding insn 5788 to worklist
  Adding insn 759 to worklist
  Adding insn 5792 to worklist
  Adding insn 781 to worklist
  Adding insn 779 to worklist
  Adding insn 778 to worklist
  Adding insn 777 to worklist
  Adding insn 776 to worklist
  Adding insn 775 to worklist
  Adding insn 772 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 6462 to worklist
  Adding insn 6461 to worklist
  Adding insn 786 to worklist
  Adding insn 784 to worklist
  Adding insn 790 to worklist
  Adding insn 5798 to worklist
  Adding insn 5800 to worklist
  Adding insn 805 to worklist
  Adding insn 795 to worklist
  Adding insn 816 to worklist
  Adding insn 5802 to worklist
  Adding insn 828 to worklist
  Adding insn 818 to worklist
  Adding insn 840 to worklist
  Adding insn 859 to worklist
  Adding insn 855 to worklist
  Adding insn 852 to worklist
  Adding insn 851 to worklist
  Adding insn 5804 to worklist
  Adding insn 868 to worklist
  Adding insn 866 to worklist
  Adding insn 6463 to worklist
  Adding insn 864 to worklist
  Adding insn 5806 to worklist
  Adding insn 6464 to worklist
  Adding insn 892 to worklist
  Adding insn 882 to worklist
  Adding insn 898 to worklist
  Adding insn 907 to worklist
  Adding insn 917 to worklist
  Adding insn 5808 to worklist
  Adding insn 926 to worklist
  Adding insn 925 to worklist
  Adding insn 924 to worklist
  Adding insn 919 to worklist
  Adding insn 938 to worklist
  Adding insn 5810 to worklist
  Adding insn 947 to worklist
  Adding insn 946 to worklist
  Adding insn 945 to worklist
  Adding insn 940 to worklist
  Adding insn 963 to worklist
  Adding insn 960 to worklist
  Adding insn 959 to worklist
  Adding insn 958 to worklist
  Adding insn 957 to worklist
  Adding insn 956 to worklist
  Adding insn 953 to worklist
  Adding insn 952 to worklist
  Adding insn 951 to worklist
  Adding insn 950 to worklist
  Adding insn 5812 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 978 to worklist
  Adding insn 987 to worklist
  Adding insn 995 to worklist
  Adding insn 992 to worklist
  Adding insn 1008 to worklist
  Adding insn 1006 to worklist
  Adding insn 1004 to worklist
  Adding insn 1018 to worklist
  Adding insn 1010 to worklist
  Adding insn 1027 to worklist
  Adding insn 1036 to worklist
  Adding insn 1045 to worklist
  Adding insn 1054 to worklist
  Adding insn 1063 to worklist
  Adding insn 1072 to worklist
  Adding insn 1078 to worklist
  Adding insn 1075 to worklist
  Adding insn 1087 to worklist
  Adding insn 1084 to worklist
  Adding insn 1080 to worklist
  Adding insn 1098 to worklist
  Adding insn 1107 to worklist
  Adding insn 1104 to worklist
  Adding insn 1101 to worklist
  Adding insn 1125 to worklist
  Adding insn 1123 to worklist
  Adding insn 1121 to worklist
  Adding insn 1113 to worklist
  Adding insn 1111 to worklist
  Adding insn 1130 to worklist
  Adding insn 1128 to worklist
  Adding insn 1135 to worklist
  Adding insn 1133 to worklist
  Adding insn 1153 to worklist
  Adding insn 1151 to worklist
  Adding insn 1149 to worklist
  Adding insn 1141 to worklist
  Adding insn 1139 to worklist
  Adding insn 1163 to worklist
  Adding insn 1155 to worklist
  Adding insn 1172 to worklist
  Adding insn 1181 to worklist
  Adding insn 1190 to worklist
  Adding insn 1199 to worklist
  Adding insn 1208 to worklist
  Adding insn 1217 to worklist
  Adding insn 1223 to worklist
  Adding insn 1220 to worklist
  Adding insn 5814 to worklist
  Adding insn 1229 to worklist
  Adding insn 1225 to worklist
  Adding insn 5828 to worklist
  Adding insn 1242 to worklist
  Adding insn 1239 to worklist
  Adding insn 5830 to worklist
  Adding insn 1263 to worklist
  Adding insn 1261 to worklist
  Adding insn 1256 to worklist
  Adding insn 1253 to worklist
  Adding insn 1251 to worklist
  Adding insn 1270 to worklist
  Adding insn 1268 to worklist
  Adding insn 1276 to worklist
  Adding insn 5832 to worklist
  Adding insn 40 to worklist
  Adding insn 1281 to worklist
  Adding insn 1280 to worklist
  Adding insn 6467 to worklist
  Adding insn 1297 to worklist
  Adding insn 6468 to worklist
  Adding insn 1293 to worklist
  Adding insn 1292 to worklist
  Adding insn 1289 to worklist
  Adding insn 1309 to worklist
  Adding insn 1306 to worklist
  Adding insn 1301 to worklist
  Adding insn 1300 to worklist
  Adding insn 1318 to worklist
  Adding insn 1315 to worklist
  Adding insn 1327 to worklist
  Adding insn 1324 to worklist
  Adding insn 1339 to worklist
  Adding insn 1376 to worklist
  Adding insn 1374 to worklist
  Adding insn 1373 to worklist
  Adding insn 1372 to worklist
  Adding insn 1371 to worklist
  Adding insn 1370 to worklist
  Adding insn 1369 to worklist
  Adding insn 1368 to worklist
  Adding insn 1367 to worklist
  Adding insn 1366 to worklist
  Adding insn 1365 to worklist
  Adding insn 1364 to worklist
  Adding insn 1363 to worklist
  Adding insn 1362 to worklist
  Adding insn 1361 to worklist
  Adding insn 1360 to worklist
  Adding insn 1359 to worklist
  Adding insn 6470 to worklist
  Adding insn 1356 to worklist
  Adding insn 1351 to worklist
  Adding insn 1346 to worklist
  Adding insn 1344 to worklist
  Adding insn 6473 to worklist
  Adding insn 6472 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 6471 to worklist
  Adding insn 1383 to worklist
  Adding insn 1379 to worklist
  Adding insn 1378 to worklist
  Adding insn 1388 to worklist
  Adding insn 1386 to worklist
  Adding insn 6476 to worklist
  Adding insn 1394 to worklist
  Adding insn 1391 to worklist
  Adding insn 1403 to worklist
  Adding insn 1409 to worklist
  Adding insn 1425 to worklist
  Adding insn 1429 to worklist
  Adding insn 5834 to worklist
  Adding insn 1432 to worklist
  Adding insn 6480 to worklist
  Adding insn 1438 to worklist
  Adding insn 1442 to worklist
  Adding insn 5836 to worklist
  Adding insn 1445 to worklist
  Adding insn 6483 to worklist
  Adding insn 1452 to worklist
  Adding insn 5838 to worklist
  Adding insn 5840 to worklist
  Adding insn 1465 to worklist
  Adding insn 1464 to worklist
  Adding insn 1463 to worklist
  Adding insn 1462 to worklist
  Adding insn 1461 to worklist
  Adding insn 6486 to worklist
  Adding insn 1477 to worklist
  Adding insn 1475 to worklist
  Adding insn 1474 to worklist
  Adding insn 1473 to worklist
  Adding insn 1472 to worklist
  Adding insn 1471 to worklist
  Adding insn 1481 to worklist
  Adding insn 1485 to worklist
  Adding insn 1502 to worklist
  Adding insn 1499 to worklist
  Adding insn 1492 to worklist
  Adding insn 1490 to worklist
  Adding insn 1516 to worklist
  Adding insn 1513 to worklist
  Adding insn 1510 to worklist
  Adding insn 5842 to worklist
  Adding insn 127 to worklist
  Adding insn 1525 to worklist
  Adding insn 1524 to worklist
  Adding insn 1555 to worklist
  Adding insn 1552 to worklist
  Adding insn 1545 to worklist
  Adding insn 1543 to worklist
  Adding insn 1538 to worklist
  Adding insn 1536 to worklist
  Adding insn 1558 to worklist
  Adding insn 1562 to worklist
  Adding insn 1566 to worklist
  Adding insn 1573 to worklist
  Adding insn 1571 to worklist
  Adding insn 1569 to worklist
  Adding insn 1582 to worklist
  Adding insn 5845 to worklist
  Adding insn 1593 to worklist
  Adding insn 1591 to worklist
  Adding insn 1603 to worklist
  Adding insn 1600 to worklist
  Adding insn 1612 to worklist
  Adding insn 1609 to worklist
  Adding insn 1620 to worklist
  Adding insn 1617 to worklist
  Adding insn 1628 to worklist
  Adding insn 1625 to worklist
  Adding insn 1636 to worklist
  Adding insn 1632 to worklist
  Adding insn 1640 to worklist
  Adding insn 1638 to worklist
  Adding insn 1658 to worklist
  Adding insn 1655 to worklist
  Adding insn 1650 to worklist
  Adding insn 6491 to worklist
  Adding insn 1705 to worklist
  Adding insn 1702 to worklist
  Adding insn 1698 to worklist
  Adding insn 1695 to worklist
  Adding insn 1692 to worklist
  Adding insn 1689 to worklist
  Adding insn 1686 to worklist
  Adding insn 1683 to worklist
  Adding insn 1680 to worklist
  Adding insn 1677 to worklist
  Adding insn 1675 to worklist
  Adding insn 1672 to worklist
  Adding insn 1669 to worklist
  Adding insn 1667 to worklist
  Adding insn 1664 to worklist
  Adding insn 1662 to worklist
  Adding insn 5847 to worklist
  Adding insn 1738 to worklist
  Adding insn 1737 to worklist
  Adding insn 1736 to worklist
  Adding insn 1733 to worklist
  Adding insn 1728 to worklist
  Adding insn 128 to worklist
  Adding insn 1727 to worklist
  Adding insn 1726 to worklist
  Adding insn 1723 to worklist
  Adding insn 1721 to worklist
  Adding insn 1712 to worklist
  Adding insn 1709 to worklist
  Adding insn 1756 to worklist
  Adding insn 1753 to worklist
  Adding insn 1750 to worklist
  Adding insn 1771 to worklist
  Adding insn 1768 to worklist
  Adding insn 1765 to worklist
  Adding insn 1781 to worklist
  Adding insn 1814 to worklist
  Adding insn 1800 to worklist
  Adding insn 1803 to worklist
  Adding insn 1798 to worklist
  Adding insn 1793 to worklist
  Adding insn 6492 to worklist
  Adding insn 1823 to worklist
  Adding insn 1826 to worklist
  Adding insn 5849 to worklist
  Adding insn 1850 to worklist
  Adding insn 1845 to worklist
  Adding insn 1844 to worklist
  Adding insn 1841 to worklist
  Adding insn 1839 to worklist
  Adding insn 1830 to worklist
  Adding insn 1931 to worklist
  Adding insn 1928 to worklist
  Adding insn 1923 to worklist
  Adding insn 1921 to worklist
  Adding insn 1915 to worklist
  Adding insn 1906 to worklist
  Adding insn 1896 to worklist
  Adding insn 1886 to worklist
  Adding insn 1881 to worklist
  Adding insn 1879 to worklist
  Adding insn 1875 to worklist
  Adding insn 1877 to worklist
  Adding insn 1876 to worklist
  Adding insn 1874 to worklist
  Adding insn 1871 to worklist
  Adding insn 1869 to worklist
  Adding insn 1859 to worklist
  Adding insn 1856 to worklist
  Adding insn 1966 to worklist
  Adding insn 1961 to worklist
  Adding insn 1952 to worklist
  Adding insn 1947 to worklist
  Adding insn 1945 to worklist
  Adding insn 1942 to worklist
  Adding insn 1940 to worklist
  Adding insn 5851 to worklist
  Adding insn 2047 to worklist
  Adding insn 2044 to worklist
  Adding insn 2040 to worklist
  Adding insn 2035 to worklist
  Adding insn 2034 to worklist
  Adding insn 2031 to worklist
  Adding insn 2029 to worklist
  Adding insn 2021 to worklist
  Adding insn 6494 to worklist
  Adding insn 2019 to worklist
  Adding insn 2014 to worklist
  Adding insn 2005 to worklist
  Adding insn 2002 to worklist
  Adding insn 2000 to worklist
  Adding insn 1998 to worklist
  Adding insn 1993 to worklist
  Adding insn 1984 to worklist
  Adding insn 1978 to worklist
  Adding insn 1972 to worklist
  Adding insn 2053 to worklist
  Adding insn 2066 to worklist
  Adding insn 2071 to worklist
  Adding insn 2068 to worklist
  Adding insn 2077 to worklist
  Adding insn 2074 to worklist
  Adding insn 2084 to worklist
  Adding insn 2082 to worklist
  Adding insn 2081 to worklist
  Adding insn 2095 to worklist
  Adding insn 2100 to worklist
  Adding insn 2098 to worklist
  Adding insn 2115 to worklist
  Adding insn 2112 to worklist
  Adding insn 2111 to worklist
  Adding insn 2108 to worklist
  Adding insn 5854 to worklist
  Adding insn 6317 to worklist
  Adding insn 2129 to worklist
  Adding insn 2127 to worklist
  Adding insn 2126 to worklist
  Adding insn 2125 to worklist
  Adding insn 2124 to worklist
  Adding insn 2121 to worklist
  Adding insn 5856 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 2142 to worklist
  Adding insn 2146 to worklist
  Adding insn 2169 to worklist
  Adding insn 2164 to worklist
  Adding insn 2161 to worklist
  Adding insn 2156 to worklist
  Adding insn 2155 to worklist
  Adding insn 5858 to worklist
  Adding insn 2173 to worklist
  Adding insn 2185 to worklist
  Adding insn 2189 to worklist
  Adding insn 5860 to worklist
  Adding insn 2197 to worklist
  Adding insn 2196 to worklist
  Adding insn 2195 to worklist
  Adding insn 2191 to worklist
  Adding insn 2209 to worklist
  Adding insn 2213 to worklist
  Adding insn 5862 to worklist
  Adding insn 2221 to worklist
  Adding insn 2220 to worklist
  Adding insn 2219 to worklist
  Adding insn 2215 to worklist
  Adding insn 2227 to worklist
  Adding insn 2236 to worklist
  Adding insn 2241 to worklist
  Adding insn 2239 to worklist
  Adding insn 2245 to worklist
  Adding insn 5866 to worklist
  Adding insn 2261 to worklist
  Adding insn 2259 to worklist
  Adding insn 2257 to worklist
  Adding insn 2270 to worklist
  Adding insn 2279 to worklist
  Adding insn 2288 to worklist
  Adding insn 2297 to worklist
  Adding insn 2306 to worklist
  Adding insn 2315 to worklist
  Adding insn 2324 to worklist
  Adding insn 2330 to worklist
  Adding insn 2327 to worklist
  Adding insn 2339 to worklist
  Adding insn 2336 to worklist
  Adding insn 2332 to worklist
  Adding insn 7389 to worklist
  Adding insn 5870 to worklist
  Adding insn 2364 to worklist
  Adding insn 2363 to worklist
  Adding insn 6503 to worklist
  Adding insn 2358 to worklist
  Adding insn 2355 to worklist
  Adding insn 2353 to worklist
  Adding insn 2387 to worklist
  Adding insn 2386 to worklist
  Adding insn 2385 to worklist
  Adding insn 2379 to worklist
  Adding insn 2380 to worklist
  Adding insn 2376 to worklist
  Adding insn 2374 to worklist
  Adding insn 2370 to worklist
  Adding insn 2369 to worklist
  Adding insn 2401 to worklist
  Adding insn 2398 to worklist
  Adding insn 2397 to worklist
  Adding insn 2396 to worklist
  Adding insn 2395 to worklist
  Adding insn 2392 to worklist
  Adding insn 2391 to worklist
  Adding insn 2390 to worklist
  Adding insn 5873 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 2414 to worklist
  Adding insn 2418 to worklist
  Adding insn 5875 to worklist
  Adding insn 2438 to worklist
  Adding insn 2437 to worklist
  Adding insn 131 to worklist
  Adding insn 2432 to worklist
  Adding insn 2429 to worklist
  Adding insn 2427 to worklist
  Adding insn 2447 to worklist
  Adding insn 2444 to worklist
  Adding insn 6512 to worklist
  Adding insn 2451 to worklist
  Adding insn 2449 to worklist
  Adding insn 5877 to worklist
  Adding insn 2471 to worklist
  Adding insn 2470 to worklist
  Adding insn 132 to worklist
  Adding insn 2465 to worklist
  Adding insn 2462 to worklist
  Adding insn 2460 to worklist
  Adding insn 63 to worklist
  Adding insn 2488 to worklist
  Adding insn 2486 to worklist
  Adding insn 2485 to worklist
  Adding insn 2484 to worklist
  Adding insn 2483 to worklist
  Adding insn 2482 to worklist
  Adding insn 2481 to worklist
  Adding insn 2480 to worklist
  Adding insn 2479 to worklist
  Adding insn 2476 to worklist
  Adding insn 6333 to worklist
  Adding insn 6518 to worklist
  Adding insn 6517 to worklist
  Adding insn 6516 to worklist
  Adding insn 2508 to worklist
  Adding insn 2506 to worklist
  Adding insn 2503 to worklist
  Adding insn 2500 to worklist
  Adding insn 2497 to worklist
  Adding insn 2494 to worklist
  Adding insn 2491 to worklist
  Adding insn 2520 to worklist
  Adding insn 2512 to worklist
  Adding insn 2523 to worklist
  Adding insn 2529 to worklist
  Adding insn 5879 to worklist
  Adding insn 2554 to worklist
  Adding insn 2549 to worklist
  Adding insn 2548 to worklist
  Adding insn 2545 to worklist
  Adding insn 2543 to worklist
  Adding insn 2535 to worklist
  Adding insn 6521 to worklist
  Adding insn 2564 to worklist
  Adding insn 2561 to worklist
  Adding insn 2567 to worklist
  Adding insn 2576 to worklist
  Adding insn 2584 to worklist
  Adding insn 2581 to worklist
  Adding insn 6525 to worklist
  Adding insn 5881 to worklist
  Adding insn 2611 to worklist
  Adding insn 2604 to worklist
  Adding insn 2599 to worklist
  Adding insn 2598 to worklist
  Adding insn 2595 to worklist
  Adding insn 2593 to worklist
  Adding insn 2618 to worklist
  Adding insn 2616 to worklist
  Adding insn 2622 to worklist
  Adding insn 2620 to worklist
  Adding insn 5883 to worklist
  Adding insn 6531 to worklist
  Adding insn 2642 to worklist
  Adding insn 2640 to worklist
  Adding insn 5885 to worklist
  Adding insn 2652 to worklist
  Adding insn 2650 to worklist
  Adding insn 2649 to worklist
  Adding insn 66 to worklist
  Adding insn 2661 to worklist
  Adding insn 2659 to worklist
  Adding insn 2655 to worklist
  Adding insn 5887 to worklist
  Adding insn 6534 to worklist
  Adding insn 6535 to worklist
  Adding insn 2674 to worklist
  Adding insn 2672 to worklist
  Adding insn 6538 to worklist
  Adding insn 2709 to worklist
  Adding insn 2707 to worklist
  Adding insn 2704 to worklist
  Adding insn 2701 to worklist
  Adding insn 2698 to worklist
  Adding insn 2695 to worklist
  Adding insn 2691 to worklist
  Adding insn 2690 to worklist
  Adding insn 2688 to worklist
  Adding insn 2713 to worklist
  Adding insn 2724 to worklist
  Adding insn 5889 to worklist
  Adding insn 6545 to worklist
  Adding insn 6543 to worklist
  Adding insn 6541 to worklist
  Adding insn 2749 to worklist
  Adding insn 2746 to worklist
  Adding insn 6547 to worklist
  Adding insn 2756 to worklist
  Adding insn 6548 to worklist
  Adding insn 5891 to worklist
  Adding insn 6549 to worklist
  Adding insn 2759 to worklist
  Adding insn 6551 to worklist
  Adding insn 75 to worklist
  Adding insn 6550 to worklist
  Adding insn 2785 to worklist
  Adding insn 2771 to worklist
  Adding insn 2770 to worklist
  Adding insn 2769 to worklist
  Adding insn 2768 to worklist
  Adding insn 2767 to worklist
  Adding insn 2765 to worklist
  Adding insn 2764 to worklist
  Adding insn 2763 to worklist
  Adding insn 6337 to worklist
  Adding insn 6335 to worklist
  Adding insn 6553 to worklist
  Adding insn 2800 to worklist
  Adding insn 2797 to worklist
  Adding insn 2795 to worklist
  Adding insn 2793 to worklist
  Adding insn 2845 to worklist
  Adding insn 2843 to worklist
  Adding insn 2841 to worklist
  Adding insn 2836 to worklist
  Adding insn 2835 to worklist
  Adding insn 2827 to worklist
  Adding insn 2828 to worklist
  Adding insn 2825 to worklist
  Adding insn 2820 to worklist
  Adding insn 2823 to worklist
  Adding insn 2822 to worklist
  Adding insn 2821 to worklist
  Adding insn 2816 to worklist
  Adding insn 2815 to worklist
  Adding insn 2812 to worklist
  Adding insn 2810 to worklist
  Adding insn 2849 to worklist
  Adding insn 2856 to worklist
  Adding insn 5893 to worklist
  Adding insn 2863 to worklist
  Adding insn 5751 to worklist
  Adding insn 2880 to worklist
  Adding insn 2883 to worklist
  Adding insn 5895 to worklist
  Adding insn 5897 to worklist
  Adding insn 2906 to worklist
  Adding insn 2915 to worklist
  Adding insn 2913 to worklist
  Adding insn 2912 to worklist
  Adding insn 2927 to worklist
  Adding insn 2936 to worklist
  Adding insn 2945 to worklist
  Adding insn 2956 to worklist
  Adding insn 2948 to worklist
  Adding insn 2968 to worklist
  Adding insn 2977 to worklist
  Adding insn 2986 to worklist
  Adding insn 5903 to worklist
  Adding insn 3008 to worklist
  Adding insn 3006 to worklist
  Adding insn 3001 to worklist
  Adding insn 2998 to worklist
  Adding insn 2996 to worklist
  Adding insn 3015 to worklist
  Adding insn 3013 to worklist
  Adding insn 3019 to worklist
  Adding insn 5905 to worklist
  Adding insn 3049 to worklist
  Adding insn 3044 to worklist
  Adding insn 3037 to worklist
  Adding insn 3035 to worklist
  Adding insn 3033 to worklist
  Adding insn 3030 to worklist
  Adding insn 3028 to worklist
  Adding insn 3064 to worklist
  Adding insn 3068 to worklist
  Adding insn 3072 to worklist
  Adding insn 5907 to worklist
  Adding insn 3127 to worklist
  Adding insn 3122 to worklist
  Adding insn 3117 to worklist
  Adding insn 3112 to worklist
  Adding insn 3129 to worklist
  Adding insn 6576 to worklist
  Adding insn 3107 to worklist
  Adding insn 3102 to worklist
  Adding insn 3101 to worklist
  Adding insn 3095 to worklist
  Adding insn 3094 to worklist
  Adding insn 3092 to worklist
  Adding insn 3090 to worklist
  Adding insn 3087 to worklist
  Adding insn 3085 to worklist
  Adding insn 3077 to worklist
  Adding insn 3188 to worklist
  Adding insn 3186 to worklist
  Adding insn 3181 to worklist
  Adding insn 3180 to worklist
  Adding insn 3155 to worklist
  Adding insn 6583 to worklist
  Adding insn 3172 to worklist
  Adding insn 3173 to worklist
  Adding insn 3153 to worklist
  Adding insn 3148 to worklist
  Adding insn 3143 to worklist
  Adding insn 3170 to worklist
  Adding insn 3138 to worklist
  Adding insn 3168 to worklist
  Adding insn 3165 to worklist
  Adding insn 3163 to worklist
  Adding insn 3216 to worklist
  Adding insn 3201 to worklist
  Adding insn 3200 to worklist
  Adding insn 3199 to worklist
  Adding insn 3198 to worklist
  Adding insn 3197 to worklist
  Adding insn 3194 to worklist
  Adding insn 3193 to worklist
  Adding insn 3192 to worklist
  Adding insn 3191 to worklist
  Adding insn 3222 to worklist
  Adding insn 3220 to worklist
  Adding insn 3219 to worklist
  Adding insn 3244 to worklist
  Adding insn 3241 to worklist
  Adding insn 3240 to worklist
  Adding insn 3239 to worklist
  Adding insn 3238 to worklist
  Adding insn 3237 to worklist
  Adding insn 3236 to worklist
  Adding insn 3235 to worklist
  Adding insn 3234 to worklist
  Adding insn 3231 to worklist
  Adding insn 3230 to worklist
  Adding insn 3229 to worklist
  Adding insn 3228 to worklist
  Adding insn 3227 to worklist
  Adding insn 3226 to worklist
  Adding insn 3225 to worklist
  Adding insn 7398 to worklist
  Adding insn 6438 to worklist
  Adding insn 6586 to worklist
  Adding insn 3263 to worklist
  Adding insn 3250 to worklist
  Adding insn 3249 to worklist
  Adding insn 3248 to worklist
  Adding insn 3247 to worklist
  Adding insn 5912 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 3291 to worklist
  Adding insn 3289 to worklist
  Adding insn 3286 to worklist
  Adding insn 3282 to worklist
  Adding insn 106 to worklist
  Adding insn 3277 to worklist
  Adding insn 3274 to worklist
  Adding insn 3272 to worklist
  Adding insn 6588 to worklist
  Adding insn 3309 to worklist
  Adding insn 3298 to worklist
  Adding insn 3297 to worklist
  Adding insn 3296 to worklist
  Adding insn 6352 to worklist
  Adding insn 6348 to worklist
  Adding insn 6592 to worklist
  Adding insn 3325 to worklist
  Adding insn 3322 to worklist
  Adding insn 6593 to worklist
  Adding insn 3320 to worklist
  Adding insn 3318 to worklist
  Adding insn 3314 to worklist
  Adding insn 3352 to worklist
  Adding insn 3350 to worklist
  Adding insn 3348 to worklist
  Adding insn 3341 to worklist
  Adding insn 3339 to worklist
  Adding insn 3334 to worklist
  Adding insn 3333 to worklist
  Adding insn 3355 to worklist
  Adding insn 3360 to worklist
  Adding insn 3358 to worklist
  Adding insn 5916 to worklist
  Adding insn 3379 to worklist
  Adding insn 5918 to worklist
  Adding insn 6597 to worklist
  Adding insn 3416 to worklist
  Adding insn 3415 to worklist
  Adding insn 3413 to worklist
  Adding insn 3410 to worklist
  Adding insn 3412 to worklist
  Adding insn 3411 to worklist
  Adding insn 3404 to worklist
  Adding insn 3403 to worklist
  Adding insn 3398 to worklist
  Adding insn 3396 to worklist
  Adding insn 3395 to worklist
  Adding insn 3393 to worklist
  Adding insn 3390 to worklist
  Adding insn 3388 to worklist
  Adding insn 3427 to worklist
  Adding insn 3423 to worklist
  Adding insn 5921 to worklist
  Adding insn 3436 to worklist
  Adding insn 3434 to worklist
  Adding insn 3433 to worklist
  Adding insn 6600 to worklist
  Adding insn 3440 to worklist
  Adding insn 3448 to worklist
  Adding insn 3443 to worklist
  Adding insn 3460 to worklist
  Adding insn 3458 to worklist
  Adding insn 3455 to worklist
  Adding insn 3663 to worklist
  Adding insn 6604 to worklist
  Adding insn 6603 to worklist
  Adding insn 3451 to worklist
  Adding insn 3498 to worklist
  Adding insn 3496 to worklist
  Adding insn 3494 to worklist
  Adding insn 3491 to worklist
  Adding insn 3489 to worklist
  Adding insn 3482 to worklist
  Adding insn 3484 to worklist
  Adding insn 3475 to worklist
  Adding insn 3473 to worklist
  Adding insn 3469 to worklist
  Adding insn 3506 to worklist
  Adding insn 3503 to worklist
  Adding insn 3500 to worklist
  Adding insn 3511 to worklist
  Adding insn 3561 to worklist
  Adding insn 3552 to worklist
  Adding insn 3551 to worklist
  Adding insn 3549 to worklist
  Adding insn 3545 to worklist
  Adding insn 3543 to worklist
  Adding insn 3538 to worklist
  Adding insn 3529 to worklist
  Adding insn 3527 to worklist
  Adding insn 3522 to worklist
  Adding insn 3564 to worklist
  Adding insn 3578 to worklist
  Adding insn 3573 to worklist
  Adding insn 3575 to worklist
  Adding insn 5923 to worklist
  Adding insn 3584 to worklist
  Adding insn 3580 to worklist
  Adding insn 3597 to worklist
  Adding insn 3588 to worklist
  Adding insn 3600 to worklist
  Adding insn 5925 to worklist
  Adding insn 3621 to worklist
  Adding insn 3619 to worklist
  Adding insn 3614 to worklist
  Adding insn 3611 to worklist
  Adding insn 3609 to worklist
  Adding insn 3627 to worklist
  Adding insn 3633 to worklist
  Adding insn 3631 to worklist
  Adding insn 3637 to worklist
  Adding insn 5929 to worklist
  Adding insn 5931 to worklist
  Adding insn 3643 to worklist
  Adding insn 5933 to worklist
  Adding insn 3649 to worklist
  Adding insn 3654 to worklist
  Adding insn 3717 to worklist
  Adding insn 3710 to worklist
  Adding insn 3703 to worklist
  Adding insn 3706 to worklist
  Adding insn 3694 to worklist
  Adding insn 3690 to worklist
  Adding insn 3713 to worklist
  Adding insn 3688 to worklist
  Adding insn 3683 to worklist
  Adding insn 3672 to worklist
  Adding insn 3674 to worklist
  Adding insn 3670 to worklist
  Adding insn 3665 to worklist
  Adding insn 5935 to worklist
  Adding insn 6614 to worklist
  Adding insn 3725 to worklist
  Adding insn 3723 to worklist
  Adding insn 6617 to worklist
  Adding insn 6616 to worklist
  Adding insn 3781 to worklist
  Adding insn 3777 to worklist
  Adding insn 3776 to worklist
  Adding insn 3775 to worklist
  Adding insn 3766 to worklist
  Adding insn 3756 to worklist
  Adding insn 3747 to worklist
  Adding insn 3737 to worklist
  Adding insn 3785 to worklist
  Adding insn 3789 to worklist
  Adding insn 3793 to worklist
  Adding insn 3798 to worklist
  Adding insn 3810 to worklist
  Adding insn 3807 to worklist
  Adding insn 5937 to worklist
  Adding insn 6618 to worklist
  Adding insn 3817 to worklist
  Adding insn 3812 to worklist
  Adding insn 5939 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 104 to worklist
  Adding insn 6620 to worklist
  Adding insn 3823 to worklist
  Adding insn 3821 to worklist
  Adding insn 3820 to worklist
  Adding insn 3830 to worklist
  Adding insn 3827 to worklist
  Adding insn 3838 to worklist
  Adding insn 3835 to worklist
  Adding insn 3869 to worklist
  Adding insn 3867 to worklist
  Adding insn 3862 to worklist
  Adding insn 3857 to worklist
  Adding insn 3853 to worklist
  Adding insn 3850 to worklist
  Adding insn 3848 to worklist
  Adding insn 109 to worklist
  Adding insn 3876 to worklist
  Adding insn 3881 to worklist
  Adding insn 5584 to worklist
  Adding insn 3873 to worklist
  Adding insn 3920 to worklist
  Adding insn 3917 to worklist
  Adding insn 3913 to worklist
  Adding insn 3903 to worklist
  Adding insn 3898 to worklist
  Adding insn 3897 to worklist
  Adding insn 3894 to worklist
  Adding insn 3892 to worklist
  Adding insn 3883 to worklist
  Adding insn 3882 to worklist
  Adding insn 5941 to worklist
  Adding insn 3934 to worklist
  Adding insn 3924 to worklist
  Adding insn 3982 to worklist
  Adding insn 3979 to worklist
  Adding insn 3975 to worklist
  Adding insn 3965 to worklist
  Adding insn 3960 to worklist
  Adding insn 3959 to worklist
  Adding insn 3956 to worklist
  Adding insn 3954 to worklist
  Adding insn 3945 to worklist
  Adding insn 3944 to worklist
  Adding insn 5943 to worklist
  Adding insn 4010 to worklist
  Adding insn 4000 to worklist
  Adding insn 3996 to worklist
  Adding insn 3986 to worklist
  Adding insn 4025 to worklist
  Adding insn 4023 to worklist
  Adding insn 4021 to worklist
  Adding insn 4034 to worklist
  Adding insn 4043 to worklist
  Adding insn 4052 to worklist
  Adding insn 4061 to worklist
  Adding insn 4070 to worklist
  Adding insn 4079 to worklist
  Adding insn 4088 to worklist
  Adding insn 4094 to worklist
  Adding insn 4091 to worklist
  Adding insn 4103 to worklist
  Adding insn 4100 to worklist
  Adding insn 4096 to worklist
  Adding insn 5945 to worklist
  Adding insn 4127 to worklist
  Adding insn 4126 to worklist
  Adding insn 4125 to worklist
  Adding insn 5585 to worklist
  Adding insn 4122 to worklist
  Adding insn 4119 to worklist
  Adding insn 4115 to worklist
  Adding insn 4133 to worklist
  Adding insn 4137 to worklist
  Adding insn 4173 to worklist
  Adding insn 4170 to worklist
  Adding insn 6628 to worklist
  Adding insn 4168 to worklist
  Adding insn 4157 to worklist
  Adding insn 4149 to worklist
  Adding insn 4142 to worklist
  Adding insn 4141 to worklist
  Adding insn 4140 to worklist
  Adding insn 4139 to worklist
  Adding insn 4177 to worklist
  Adding insn 4175 to worklist
  Adding insn 5947 to worklist
  Adding insn 4197 to worklist
  Adding insn 4196 to worklist
  Adding insn 133 to worklist
  Adding insn 4191 to worklist
  Adding insn 4188 to worklist
  Adding insn 4186 to worklist
  Adding insn 110 to worklist
  Adding insn 4208 to worklist
  Adding insn 4206 to worklist
  Adding insn 4205 to worklist
  Adding insn 4204 to worklist
  Adding insn 6381 to worklist
  Adding insn 6379 to worklist
  Adding insn 6634 to worklist
  Adding insn 6633 to worklist
  Adding insn 6632 to worklist
  Adding insn 4213 to worklist
  Adding insn 4210 to worklist
  Adding insn 4219 to worklist
  Adding insn 4216 to worklist
  Adding insn 4226 to worklist
  Adding insn 4224 to worklist
  Adding insn 4223 to worklist
  Adding insn 4237 to worklist
  Adding insn 4242 to worklist
  Adding insn 4240 to worklist
  Adding insn 4257 to worklist
  Adding insn 4254 to worklist
  Adding insn 4253 to worklist
  Adding insn 4250 to worklist
  Adding insn 5950 to worklist
  Adding insn 6388 to worklist
  Adding insn 4269 to worklist
  Adding insn 4267 to worklist
  Adding insn 4266 to worklist
  Adding insn 4263 to worklist
  Adding insn 4282 to worklist
  Adding insn 4286 to worklist
  Adding insn 4296 to worklist
  Adding insn 4301 to worklist
  Adding insn 4299 to worklist
  Adding insn 4305 to worklist
  Adding insn 5954 to worklist
  Adding insn 4322 to worklist
  Adding insn 5956 to worklist
  Adding insn 4328 to worklist
  Adding insn 4340 to worklist
  Adding insn 4344 to worklist
  Adding insn 4352 to worklist
  Adding insn 4349 to worklist
  Adding insn 4348 to worklist
  Adding insn 4347 to worklist
  Adding insn 4346 to worklist
  Adding insn 4359 to worklist
  Adding insn 4356 to worklist
  Adding insn 4354 to worklist
  Adding insn 4385 to worklist
  Adding insn 4380 to worklist
  Adding insn 4374 to worklist
  Adding insn 4369 to worklist
  Adding insn 4368 to worklist
  Adding insn 5958 to worklist
  Adding insn 4389 to worklist
  Adding insn 4395 to worklist
  Adding insn 4404 to worklist
  Adding insn 4409 to worklist
  Adding insn 4407 to worklist
  Adding insn 4413 to worklist
  Adding insn 5962 to worklist
  Adding insn 4429 to worklist
  Adding insn 4427 to worklist
  Adding insn 4425 to worklist
  Adding insn 4438 to worklist
  Adding insn 4447 to worklist
  Adding insn 4456 to worklist
  Adding insn 4465 to worklist
  Adding insn 4474 to worklist
  Adding insn 4483 to worklist
  Adding insn 4492 to worklist
  Adding insn 4498 to worklist
  Adding insn 4495 to worklist
  Adding insn 4507 to worklist
  Adding insn 4504 to worklist
  Adding insn 4500 to worklist
  Adding insn 7402 to worklist
  Adding insn 5966 to worklist
  Adding insn 4532 to worklist
  Adding insn 4531 to worklist
  Adding insn 6643 to worklist
  Adding insn 4526 to worklist
  Adding insn 4523 to worklist
  Adding insn 4521 to worklist
  Adding insn 4555 to worklist
  Adding insn 4554 to worklist
  Adding insn 4553 to worklist
  Adding insn 4547 to worklist
  Adding insn 4548 to worklist
  Adding insn 4544 to worklist
  Adding insn 4542 to worklist
  Adding insn 4538 to worklist
  Adding insn 4537 to worklist
  Adding insn 4565 to worklist
  Adding insn 4562 to worklist
  Adding insn 4561 to worklist
  Adding insn 4558 to worklist
  Adding insn 4571 to worklist
  Adding insn 4569 to worklist
  Adding insn 4580 to worklist
  Adding insn 4578 to worklist
  Adding insn 4577 to worklist
  Adding insn 4575 to worklist
  Adding insn 4589 to worklist
  Adding insn 4586 to worklist
  Adding insn 4596 to worklist
  Adding insn 4593 to worklist
  Adding insn 4604 to worklist
  Adding insn 4601 to worklist
  Adding insn 4637 to worklist
  Adding insn 4635 to worklist
  Adding insn 4633 to worklist
  Adding insn 4628 to worklist
  Adding insn 4626 to worklist
  Adding insn 4624 to worklist
  Adding insn 4620 to worklist
  Adding insn 4619 to worklist
  Adding insn 4616 to worklist
  Adding insn 4614 to worklist
  Adding insn 4641 to worklist
  Adding insn 4648 to worklist
  Adding insn 5968 to worklist
  Adding insn 4654 to worklist
  Adding insn 4667 to worklist
  Adding insn 4672 to worklist
  Adding insn 4670 to worklist
  Adding insn 4677 to worklist
  Adding insn 4712 to worklist
  Adding insn 6648 to worklist
  Adding insn 4710 to worklist
  Adding insn 4705 to worklist
  Adding insn 4703 to worklist
  Adding insn 4688 to worklist
  Adding insn 4683 to worklist
  Adding insn 4701 to worklist
  Adding insn 4698 to worklist
  Adding insn 4696 to worklist
  Adding insn 4722 to worklist
  Adding insn 4719 to worklist
  Adding insn 4718 to worklist
  Adding insn 4715 to worklist
  Adding insn 4732 to worklist
  Adding insn 4729 to worklist
  Adding insn 4728 to worklist
  Adding insn 4727 to worklist
  Adding insn 5971 to worklist
  Adding insn 117 to worklist
  Adding insn 4747 to worklist
  Adding insn 5973 to worklist
  Adding insn 4769 to worklist
  Adding insn 4767 to worklist
  Adding insn 4766 to worklist
  Adding insn 122 to worklist
  Adding insn 4761 to worklist
  Adding insn 4758 to worklist
  Adding insn 4756 to worklist
  Adding insn 6650 to worklist
  Adding insn 4776 to worklist
  Adding insn 4774 to worklist
  Adding insn 4780 to worklist
  Adding insn 4778 to worklist
  Adding insn 4788 to worklist
  Adding insn 4783 to worklist
  Adding insn 6412 to worklist
  Adding insn 4800 to worklist
  Adding insn 4798 to worklist
  Adding insn 4791 to worklist
  Adding insn 4833 to worklist
  Adding insn 4831 to worklist
  Adding insn 4829 to worklist
  Adding insn 4822 to worklist
  Adding insn 4824 to worklist
  Adding insn 4815 to worklist
  Adding insn 4813 to worklist
  Adding insn 4809 to worklist
  Adding insn 4849 to worklist
  Adding insn 4842 to worklist
  Adding insn 4839 to worklist
  Adding insn 4854 to worklist
  Adding insn 4935 to worklist
  Adding insn 4928 to worklist
  Adding insn 4924 to worklist
  Adding insn 4931 to worklist
  Adding insn 4922 to worklist
  Adding insn 4917 to worklist
  Adding insn 4906 to worklist
  Adding insn 4908 to worklist
  Adding insn 4904 to worklist
  Adding insn 4899 to worklist
  Adding insn 4890 to worklist
  Adding insn 4883 to worklist
  Adding insn 4881 to worklist
  Adding insn 4877 to worklist
  Adding insn 4875 to worklist
  Adding insn 4870 to worklist
  Adding insn 4861 to worklist
  Adding insn 4859 to worklist
  Adding insn 5051 to worklist
  Adding insn 5043 to worklist
  Adding insn 5042 to worklist
  Adding insn 5041 to worklist
  Adding insn 6671 to worklist
  Adding insn 5035 to worklist
  Adding insn 5026 to worklist
  Adding insn 5012 to worklist
  Adding insn 5010 to worklist
  Adding insn 5001 to worklist
  Adding insn 4987 to worklist
  Adding insn 4973 to worklist
  Adding insn 4964 to worklist
  Adding insn 4950 to worklist
  Adding insn 6667 to worklist
  Adding insn 5059 to worklist
  Adding insn 5064 to worklist
  Adding insn 5072 to worklist
  Adding insn 5080 to worklist
  Adding insn 5088 to worklist
  Adding insn 5085 to worklist
  Adding insn 5975 to worklist
  Adding insn 124 to worklist
  Adding insn 5094 to worklist
  Adding insn 5977 to worklist
  Adding insn 125 to worklist
  Adding insn 6674 to worklist
  Adding insn 5126 to worklist
  Adding insn 5123 to worklist
  Adding insn 5122 to worklist
  Adding insn 5121 to worklist
  Adding insn 5120 to worklist
  Adding insn 5119 to worklist
  Adding insn 5118 to worklist
  Adding insn 5117 to worklist
  Adding insn 5116 to worklist
  Adding insn 5115 to worklist
  Adding insn 5114 to worklist
  Adding insn 5113 to worklist
  Adding insn 5112 to worklist
  Adding insn 5111 to worklist
  Adding insn 5110 to worklist
  Adding insn 5109 to worklist
  Adding insn 5108 to worklist
  Adding insn 6676 to worklist
  Adding insn 5105 to worklist
  Adding insn 5104 to worklist
  Adding insn 5103 to worklist
  Adding insn 5102 to worklist
  Adding insn 5101 to worklist
  Adding insn 5100 to worklist
  Adding insn 5099 to worklist
  Adding insn 5098 to worklist
  Adding insn 5097 to worklist
  Adding insn 5980 to worklist
  Adding insn 5982 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 5984 to worklist
  Adding insn 6678 to worklist
  Adding insn 5986 to worklist
  Adding insn 6679 to worklist
  Adding insn 6680 to worklist
  Adding insn 5988 to worklist
  Adding insn 5135 to worklist
  Adding insn 5131 to worklist
  Adding insn 5129 to worklist
  Adding insn 5990 to worklist
  Adding insn 140 to worklist
  Adding insn 141 to worklist
  Adding insn 7367 to worklist
  Adding insn 5372 to worklist
  Adding insn 5159 to worklist
  Adding insn 5994 to worklist
  Adding insn 5187 to worklist
  Adding insn 5999 to worklist
  Adding insn 5206 to worklist
  Adding insn 6001 to worklist
  Adding insn 5229 to worklist
  Adding insn 5225 to worklist
  Adding insn 6003 to worklist
  Adding insn 70 to worklist
  Adding insn 5240 to worklist
  Adding insn 6006 to worklist
  Adding insn 5254 to worklist
  Adding insn 5250 to worklist
  Adding insn 6009 to worklist
  Adding insn 6011 to worklist
  Adding insn 5299 to worklist
  Adding insn 5298 to worklist
  Adding insn 5297 to worklist
  Adding insn 5586 to worklist
  Adding insn 5294 to worklist
  Adding insn 5291 to worklist
  Adding insn 5287 to worklist
  Adding insn 5277 to worklist
  Adding insn 5272 to worklist
  Adding insn 5269 to worklist
  Adding insn 5267 to worklist
  Adding insn 5312 to worklist
  Adding insn 5308 to worklist
  Adding insn 6014 to worklist
  Adding insn 5325 to worklist
  Adding insn 6017 to worklist
  Adding insn 5344 to worklist
  Adding insn 6019 to worklist
  Adding insn 5356 to worklist
  Adding insn 6022 to worklist
  Adding insn 6024 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
Finished finding needed instructions:
processing block 3 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
  Adding insn 216 to worklist
  Adding insn 6282 to worklist
  Adding insn 7361 to worklist
  Adding insn 7360 to worklist
  Adding insn 215 to worklist
  Adding insn 7358 to worklist
  Adding insn 7357 to worklist
  Adding insn 7356 to worklist
  Adding insn 7355 to worklist
processing block 478 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
  Adding insn 5369 to worklist
processing block 476 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
processing block 477 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
  Adding insn 6682 to worklist
processing block 7 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
  Adding insn 6450 to worklist
  Adding insn 259 to worklist
processing block 475 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
  Adding insn 6681 to worklist
  Adding insn 5133 to worklist
  Adding insn 5132 to worklist
  Adding insn 5130 to worklist
processing block 472 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 126 to worklist
processing block 154 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1523 to worklist
  Adding insn 1522 to worklist
  Adding insn 1521 to worklist
processing block 474 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 129 to worklist
processing block 172 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1735 to worklist
  Adding insn 1729 to worklist
  Adding insn 7167 to worklist
  Adding insn 7166 to worklist
  Adding insn 6256 to worklist
  Adding insn 1732 to worklist
  Adding insn 1731 to worklist
  Adding insn 1730 to worklist
  Adding insn 1711 to worklist
  Adding insn 1710 to worklist
  Adding insn 1708 to worklist
processing block 182 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2046 to worklist
  Adding insn 2042 to worklist
  Adding insn 2043 to worklist
  Adding insn 6495 to worklist
  Adding insn 7131 to worklist
  Adding insn 7130 to worklist
  Adding insn 6237 to worklist
  Adding insn 2036 to worklist
  Adding insn 136 to worklist
  Adding insn 2037 to worklist
  Adding insn 2039 to worklist
  Adding insn 2038 to worklist
  Adding insn 6238 to worklist
  Adding insn 2015 to worklist
  Adding insn 2018 to worklist
  Adding insn 2017 to worklist
  Adding insn 2016 to worklist
  Adding insn 2001 to worklist
  Adding insn 1999 to worklist
  Adding insn 6239 to worklist
  Adding insn 1994 to worklist
  Adding insn 1997 to worklist
  Adding insn 1996 to worklist
  Adding insn 1995 to worklist
  Adding insn 1991 to worklist
  Adding insn 1990 to worklist
  Adding insn 7126 to worklist
  Adding insn 7125 to worklist
  Adding insn 7124 to worklist
  Adding insn 7123 to worklist
  Adding insn 1981 to worklist
  Adding insn 6241 to worklist
  Adding insn 1983 to worklist
  Adding insn 1982 to worklist
  Adding insn 1975 to worklist
  Adding insn 1977 to worklist
  Adding insn 1976 to worklist
  Adding insn 1973 to worklist
  Adding insn 1971 to worklist
  Adding insn 1970 to worklist
processing block 179 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1846 to worklist
  Adding insn 7153 to worklist
  Adding insn 7152 to worklist
  Adding insn 6251 to worklist
  Adding insn 1849 to worklist
  Adding insn 1848 to worklist
  Adding insn 1847 to worklist
  Adding insn 1829 to worklist
processing block 181 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6242 to worklist
  Adding insn 1965 to worklist
  Adding insn 1964 to worklist
  Adding insn 1963 to worklist
  Adding insn 1962 to worklist
  Adding insn 6243 to worklist
  Adding insn 7134 to worklist
  Adding insn 7133 to worklist
  Adding insn 1951 to worklist
  Adding insn 1950 to worklist
  Adding insn 1949 to worklist
  Adding insn 1948 to worklist
  Adding insn 1941 to worklist
processing block 180 lr out =  4 [r4] 5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1930 to worklist
  Adding insn 7150 to worklist
  Adding insn 7149 to worklist
  Adding insn 6246 to worklist
  Adding insn 1927 to worklist
  Adding insn 1918 to worklist
  Adding insn 1919 to worklist
  Adding insn 1917 to worklist
  Adding insn 1916 to worklist
  Adding insn 1911 to worklist
  Adding insn 1914 to worklist
  Adding insn 1913 to worklist
  Adding insn 7148 to worklist
  Adding insn 7147 to worklist
  Adding insn 1902 to worklist
  Adding insn 1904 to worklist
  Adding insn 1905 to worklist
  Adding insn 7146 to worklist
  Adding insn 7145 to worklist
  Adding insn 1900 to worklist
  Adding insn 1892 to worklist
  Adding insn 1895 to worklist
  Adding insn 7144 to worklist
  Adding insn 7143 to worklist
  Adding insn 1893 to worklist
  Adding insn 1890 to worklist
  Adding insn 1880 to worklist
  Adding insn 1882 to worklist
  Adding insn 1878 to worklist
  Adding insn 1885 to worklist
  Adding insn 1884 to worklist
  Adding insn 1883 to worklist
  Adding insn 1867 to worklist
  Adding insn 1866 to worklist
  Adding insn 7141 to worklist
  Adding insn 7140 to worklist
  Adding insn 7139 to worklist
  Adding insn 7138 to worklist
  Adding insn 7137 to worklist
  Adding insn 7136 to worklist
  Adding insn 6249 to worklist
  Adding insn 1861 to worklist
  Adding insn 1858 to worklist
  Adding insn 1855 to worklist
processing block 178 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1825 to worklist
processing block 177 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1822 to worklist
  Adding insn 1819 to worklist
  Adding insn 1818 to worklist
  Adding insn 1817 to worklist
processing block 176 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6493 to worklist
  Adding insn 1813 to worklist
  Adding insn 1802 to worklist
  Adding insn 1801 to worklist
  Adding insn 6252 to worklist
  Adding insn 1784 to worklist
  Adding insn 1797 to worklist
  Adding insn 1796 to worklist
  Adding insn 1794 to worklist
  Adding insn 1791 to worklist
  Adding insn 6253 to worklist
  Adding insn 7157 to worklist
  Adding insn 7156 to worklist
  Adding insn 7155 to worklist
  Adding insn 7154 to worklist
  Adding insn 1785 to worklist
processing block 175 lr out =  6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
  Adding insn 1780 to worklist
  Adding insn 7160 to worklist
  Adding insn 7159 to worklist
  Adding insn 1778 to worklist
  Adding insn 1777 to worklist
processing block 174 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
  Adding insn 1770 to worklist
  Adding insn 1761 to worklist
  Adding insn 1764 to worklist
  Adding insn 1763 to worklist
  Adding insn 7162 to worklist
  Adding insn 7161 to worklist
processing block 173 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
  Adding insn 1755 to worklist
  Adding insn 1746 to worklist
  Adding insn 1749 to worklist
  Adding insn 1747 to worklist
  Adding insn 1748 to worklist
  Adding insn 7164 to worklist
  Adding insn 7163 to worklist
processing block 171 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1704 to worklist
  Adding insn 1700 to worklist
  Adding insn 1701 to worklist
  Adding insn 1673 to worklist
  Adding insn 1671 to worklist
  Adding insn 1668 to worklist
  Adding insn 1666 to worklist
  Adding insn 1663 to worklist
  Adding insn 1661 to worklist
processing block 170 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1657 to worklist
  Adding insn 6257 to worklist
  Adding insn 1653 to worklist
  Adding insn 1652 to worklist
  Adding insn 1651 to worklist
  Adding insn 1648 to worklist
  Adding insn 1647 to worklist
  Adding insn 7171 to worklist
  Adding insn 7170 to worklist
  Adding insn 7169 to worklist
  Adding insn 7168 to worklist
processing block 473 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 135 to worklist
processing block 169 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1639 to worklist
processing block 168 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1635 to worklist
  Adding insn 1631 to worklist
processing block 167 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1627 to worklist
  Adding insn 1624 to worklist
  Adding insn 1623 to worklist
processing block 166 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1619 to worklist
  Adding insn 1616 to worklist
  Adding insn 1615 to worklist
processing block 165 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1611 to worklist
  Adding insn 1608 to worklist
  Adding insn 1607 to worklist
processing block 164 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 54 to worklist
processing block 163 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1602 to worklist
  Adding insn 1598 to worklist
  Adding insn 1599 to worklist
  Adding insn 1596 to worklist
processing block 161 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 160 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1581 to worklist
  Adding insn 1579 to worklist
  Adding insn 7174 to worklist
  Adding insn 7173 to worklist
  Adding insn 1577 to worklist
processing block 162 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1592 to worklist
processing block 159 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1572 to worklist
  Adding insn 1568 to worklist
processing block 158 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1565 to worklist
processing block 157 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 156 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
  Adding insn 1557 to worklist
  Adding insn 6490 to worklist
processing block 155 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1554 to worklist
  Adding insn 1551 to worklist
  Adding insn 1550 to worklist
  Adding insn 1549 to worklist
  Adding insn 1544 to worklist
  Adding insn 1541 to worklist
  Adding insn 1542 to worklist
  Adding insn 1539 to worklist
  Adding insn 1537 to worklist
  Adding insn 1532 to worklist
  Adding insn 7176 to worklist
  Adding insn 7175 to worklist
  Adding insn 1535 to worklist
  Adding insn 1534 to worklist
processing block 153 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1515 to worklist
  Adding insn 1506 to worklist
  Adding insn 1509 to worklist
  Adding insn 1508 to worklist
  Adding insn 7178 to worklist
  Adding insn 7177 to worklist
processing block 152 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1501 to worklist
  Adding insn 1498 to worklist
  Adding insn 1496 to worklist
  Adding insn 1497 to worklist
  Adding insn 1491 to worklist
  Adding insn 1487 to worklist
  Adding insn 1489 to worklist
  Adding insn 1488 to worklist
  Adding insn 7180 to worklist
  Adding insn 7179 to worklist
processing block 470 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 469 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5125 to worklist
  Adding insn 5106 to worklist
  Adding insn 6675 to worklist
processing block 151 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1484 to worklist
  Adding insn 1483 to worklist
  Adding insn 6489 to worklist
processing block 229 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7075 to worklist
  Adding insn 7074 to worklist
  Adding insn 6229 to worklist
  Adding insn 2436 to worklist
  Adding insn 2435 to worklist
  Adding insn 6230 to worklist
  Adding insn 7072 to worklist
  Adding insn 7071 to worklist
  Adding insn 7070 to worklist
  Adding insn 7069 to worklist
  Adding insn 2433 to worklist
processing block 365 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3933 to worklist
  Adding insn 6878 to worklist
  Adding insn 6877 to worklist
  Adding insn 6876 to worklist
  Adding insn 6875 to worklist
  Adding insn 3930 to worklist
  Adding insn 3923 to worklist
processing block 364 lr out =  0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6161 to worklist
  Adding insn 3919 to worklist
  Adding insn 3918 to worklist
  Adding insn 3915 to worklist
  Adding insn 3912 to worklist
  Adding insn 6890 to worklist
  Adding insn 6889 to worklist
  Adding insn 6888 to worklist
  Adding insn 6887 to worklist
  Adding insn 3909 to worklist
  Adding insn 6623 to worklist
  Adding insn 6886 to worklist
  Adding insn 6885 to worklist
  Adding insn 6163 to worklist
  Adding insn 3902 to worklist
  Adding insn 3901 to worklist
  Adding insn 6164 to worklist
  Adding insn 6883 to worklist
  Adding insn 6882 to worklist
  Adding insn 6881 to worklist
  Adding insn 6880 to worklist
processing block 367 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4009 to worklist
  Adding insn 4008 to worklist
  Adding insn 6862 to worklist
  Adding insn 6861 to worklist
  Adding insn 4006 to worklist
  Adding insn 3999 to worklist
  Adding insn 3998 to worklist
  Adding insn 6860 to worklist
  Adding insn 6859 to worklist
  Adding insn 3992 to worklist
  Adding insn 3995 to worklist
  Adding insn 3994 to worklist
  Adding insn 3985 to worklist
  Adding insn 6858 to worklist
  Adding insn 6857 to worklist
processing block 366 lr out =  0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6156 to worklist
  Adding insn 3981 to worklist
  Adding insn 3980 to worklist
  Adding insn 3977 to worklist
  Adding insn 3974 to worklist
  Adding insn 6874 to worklist
  Adding insn 6873 to worklist
  Adding insn 6872 to worklist
  Adding insn 6871 to worklist
  Adding insn 3971 to worklist
  Adding insn 6625 to worklist
  Adding insn 6870 to worklist
  Adding insn 6869 to worklist
  Adding insn 6158 to worklist
  Adding insn 3964 to worklist
  Adding insn 3963 to worklist
  Adding insn 6159 to worklist
  Adding insn 6867 to worklist
  Adding insn 6866 to worklist
  Adding insn 6865 to worklist
  Adding insn 6864 to worklist
processing block 363 lr out =  0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
  Adding insn 3875 to worklist
  Adding insn 6622 to worklist
  Adding insn 3899 to worklist
  Adding insn 3879 to worklist
  Adding insn 3878 to worklist
  Adding insn 3874 to worklist
  Adding insn 3872 to worklist
processing block 362 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 378 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6154 to worklist
  Adding insn 4117 to worklist
  Adding insn 6155 to worklist
  Adding insn 4120 to worklist
  Adding insn 4114 to worklist
  Adding insn 6839 to worklist
  Adding insn 6838 to worklist
  Adding insn 6837 to worklist
  Adding insn 6836 to worklist
  Adding insn 4111 to worklist
processing block 492 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6129 to worklist
  Adding insn 5289 to worklist
  Adding insn 6130 to worklist
  Adding insn 5292 to worklist
  Adding insn 5286 to worklist
  Adding insn 6718 to worklist
  Adding insn 6717 to worklist
  Adding insn 6716 to worklist
  Adding insn 6715 to worklist
  Adding insn 5283 to worklist
  Adding insn 6714 to worklist
  Adding insn 6713 to worklist
  Adding insn 6132 to worklist
  Adding insn 5276 to worklist
  Adding insn 5275 to worklist
  Adding insn 6133 to worklist
  Adding insn 6711 to worklist
  Adding insn 6710 to worklist
  Adding insn 6709 to worklist
  Adding insn 6708 to worklist
  Adding insn 5273 to worklist
processing block 377 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4102 to worklist
  Adding insn 4099 to worklist
  Adding insn 4098 to worklist
  Adding insn 4097 to worklist
processing block 376 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4093 to worklist
  Adding insn 4090 to worklist
processing block 375 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4087 to worklist
  Adding insn 4085 to worklist
  Adding insn 6842 to worklist
  Adding insn 6841 to worklist
  Adding insn 4083 to worklist
processing block 374 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4078 to worklist
  Adding insn 4076 to worklist
  Adding insn 6844 to worklist
  Adding insn 6843 to worklist
  Adding insn 4074 to worklist
processing block 373 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4069 to worklist
  Adding insn 4067 to worklist
  Adding insn 6846 to worklist
  Adding insn 6845 to worklist
  Adding insn 4065 to worklist
processing block 372 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4060 to worklist
  Adding insn 4058 to worklist
  Adding insn 6848 to worklist
  Adding insn 6847 to worklist
  Adding insn 4056 to worklist
processing block 371 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4051 to worklist
  Adding insn 4049 to worklist
  Adding insn 6850 to worklist
  Adding insn 6849 to worklist
  Adding insn 4047 to worklist
processing block 370 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4042 to worklist
  Adding insn 4040 to worklist
  Adding insn 6852 to worklist
  Adding insn 6851 to worklist
  Adding insn 4038 to worklist
processing block 369 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4033 to worklist
  Adding insn 4031 to worklist
  Adding insn 6854 to worklist
  Adding insn 6853 to worklist
processing block 368 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4024 to worklist
  Adding insn 4020 to worklist
  Adding insn 4019 to worklist
  Adding insn 6856 to worklist
  Adding insn 6855 to worklist
  Adding insn 4017 to worklist
processing block 361 lr out =  3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3868 to worklist
  Adding insn 3865 to worklist
  Adding insn 3864 to worklist
  Adding insn 3861 to worklist
  Adding insn 3860 to worklist
  Adding insn 6166 to worklist
  Adding insn 6897 to worklist
  Adding insn 6896 to worklist
  Adding insn 6895 to worklist
  Adding insn 6894 to worklist
  Adding insn 3856 to worklist
  Adding insn 3858 to worklist
  Adding insn 3855 to worklist
  Adding insn 6893 to worklist
  Adding insn 6892 to worklist
  Adding insn 6169 to worklist
  Adding insn 3854 to worklist
processing block 360 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3837 to worklist
  Adding insn 3834 to worklist
  Adding insn 3833 to worklist
processing block 359 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3829 to worklist
  Adding insn 3826 to worklist
  Adding insn 3825 to worklist
processing block 358 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3822 to worklist
  Adding insn 6621 to worklist
processing block 308 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6589 to worklist
  Adding insn 6959 to worklist
  Adding insn 6958 to worklist
  Adding insn 6189 to worklist
  Adding insn 3281 to worklist
  Adding insn 3280 to worklist
  Adding insn 6190 to worklist
  Adding insn 6956 to worklist
  Adding insn 6955 to worklist
  Adding insn 6954 to worklist
  Adding insn 6953 to worklist
  Adding insn 3278 to worklist
  Adding insn 105 to worklist
processing block 355 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 102 to worklist
  Adding insn 3816 to worklist
  Adding insn 3815 to worklist
  Adding insn 3813 to worklist
processing block 357 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 103 to worklist
processing block 354 lr out =  1 [r1] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3809 to worklist
  Adding insn 3806 to worklist
  Adding insn 3802 to worklist
  Adding insn 6170 to worklist
  Adding insn 3805 to worklist
  Adding insn 3804 to worklist
processing block 353 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6171 to worklist
  Adding insn 3796 to worklist
processing block 352 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3792 to worklist
  Adding insn 3791 to worklist
processing block 351 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3788 to worklist
  Adding insn 3787 to worklist
processing block 350 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3784 to worklist
  Adding insn 3783 to worklist
processing block 349 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3780 to worklist
  Adding insn 3778 to worklist
  Adding insn 3774 to worklist
  Adding insn 3773 to worklist
  Adding insn 6908 to worklist
  Adding insn 6907 to worklist
  Adding insn 3771 to worklist
  Adding insn 3762 to worklist
  Adding insn 3765 to worklist
  Adding insn 3764 to worklist
  Adding insn 3763 to worklist
  Adding insn 3760 to worklist
  Adding insn 3752 to worklist
  Adding insn 3755 to worklist
  Adding insn 3754 to worklist
  Adding insn 6906 to worklist
  Adding insn 6905 to worklist
  Adding insn 3743 to worklist
  Adding insn 3745 to worklist
  Adding insn 3746 to worklist
  Adding insn 6904 to worklist
  Adding insn 6903 to worklist
  Adding insn 3741 to worklist
  Adding insn 3733 to worklist
  Adding insn 3736 to worklist
  Adding insn 3735 to worklist
  Adding insn 3734 to worklist
  Adding insn 6902 to worklist
  Adding insn 6901 to worklist
  Adding insn 3731 to worklist
processing block 346 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 99 to worklist
  Adding insn 6373 to worklist
processing block 345 lr out =  5 [r5] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3708 to worklist
  Adding insn 3707 to worklist
  Adding insn 3701 to worklist
  Adding insn 3705 to worklist
  Adding insn 3697 to worklist
  Adding insn 3696 to worklist
  Adding insn 3692 to worklist
  Adding insn 3691 to worklist
  Adding insn 3716 to worklist
  Adding insn 6613 to worklist
  Adding insn 3695 to worklist
  Adding insn 6172 to worklist
  Adding insn 3684 to worklist
  Adding insn 3714 to worklist
  Adding insn 3711 to worklist
  Adding insn 3687 to worklist
  Adding insn 3686 to worklist
  Adding insn 3675 to worklist
  Adding insn 3673 to worklist
  Adding insn 6612 to worklist
  Adding insn 6173 to worklist
  Adding insn 3666 to worklist
  Adding insn 3669 to worklist
  Adding insn 3668 to worklist
  Adding insn 6910 to worklist
  Adding insn 6909 to worklist
  Adding insn 3657 to worklist
  Adding insn 6611 to worklist
processing block 343 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3648 to worklist
processing block 342 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3642 to worklist
processing block 491 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
processing block 490 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5253 to worklist
  Adding insn 6721 to worklist
  Adding insn 6720 to worklist
processing block 341 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
processing block 340 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3636 to worklist
  Adding insn 3635 to worklist
processing block 339 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3632 to worklist
  Adding insn 3630 to worklist
processing block 337 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6918 to worklist
  Adding insn 6917 to worklist
  Adding insn 6175 to worklist
  Adding insn 3618 to worklist
  Adding insn 3617 to worklist
  Adding insn 6915 to worklist
  Adding insn 6914 to worklist
  Adding insn 3615 to worklist
processing block 338 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3626 to worklist
processing block 336 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3599 to worklist
processing block 344 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
processing block 335 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3596 to worklist
  Adding insn 3594 to worklist
  Adding insn 6920 to worklist
  Adding insn 6919 to worklist
  Adding insn 3592 to worklist
processing block 333 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3585 to worklist
  Adding insn 3583 to worklist
  Adding insn 3582 to worklist
processing block 334 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 97 to worklist
processing block 332 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3577 to worklist
  Adding insn 3572 to worklist
  Adding insn 3571 to worklist
  Adding insn 3569 to worklist
  Adding insn 6610 to worklist
  Adding insn 3574 to worklist
  Adding insn 3576 to worklist
  Adding insn 3567 to worklist
processing block 331 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3563 to worklist
processing block 330 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3560 to worklist
  Adding insn 3558 to worklist
  Adding insn 3556 to worklist
  Adding insn 3550 to worklist
  Adding insn 3547 to worklist
  Adding insn 3546 to worklist
  Adding insn 6926 to worklist
  Adding insn 6925 to worklist
  Adding insn 6176 to worklist
  Adding insn 3539 to worklist
  Adding insn 3542 to worklist
  Adding insn 3541 to worklist
  Adding insn 3530 to worklist
  Adding insn 6177 to worklist
  Adding insn 3523 to worklist
  Adding insn 3526 to worklist
  Adding insn 3525 to worklist
  Adding insn 6923 to worklist
  Adding insn 6922 to worklist
  Adding insn 3514 to worklist
processing block 329 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3510 to worklist
processing block 328 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3505 to worklist
  Adding insn 3504 to worklist
processing block 327 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3495 to worklist
  Adding insn 3493 to worklist
  Adding insn 6609 to worklist
  Adding insn 3497 to worklist
  Adding insn 3490 to worklist
  Adding insn 3481 to worklist
  Adding insn 3480 to worklist
  Adding insn 3478 to worklist
  Adding insn 6608 to worklist
  Adding insn 3476 to worklist
  Adding insn 3474 to worklist
  Adding insn 3472 to worklist
  Adding insn 3486 to worklist
  Adding insn 3470 to worklist
  Adding insn 6607 to worklist
  Adding insn 3468 to worklist
  Adding insn 3467 to worklist
  Adding insn 3485 to worklist
  Adding insn 3483 to worklist
  Adding insn 3464 to worklist
  Adding insn 3466 to worklist
  Adding insn 3463 to worklist
  Adding insn 6606 to worklist
processing block 326 lr out =  7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6371 to worklist
  Adding insn 6178 to worklist
  Adding insn 6179 to worklist
  Adding insn 3453 to worklist
  Adding insn 6605 to worklist
  Adding insn 3607 to worklist
  Adding insn 96 to worklist
  Adding insn 3606 to worklist
  Adding insn 6931 to worklist
  Adding insn 6930 to worklist
  Adding insn 3520 to worklist
  Adding insn 6181 to worklist
  Adding insn 6929 to worklist
  Adding insn 6928 to worklist
  Adding insn 95 to worklist
  Adding insn 3457 to worklist
processing block 325 lr out =  6 [r6] 10 [sl] 13 [sp]
  Adding insn 6602 to worklist
  Adding insn 3447 to worklist
  Adding insn 3446 to worklist
  Adding insn 3445 to worklist
  Adding insn 3444 to worklist
processing block 324 lr out =  6 [r6] 10 [sl] 13 [sp]
  Adding insn 3439 to worklist
  Adding insn 6601 to worklist
processing block 319 lr out =  6 [r6] 10 [sl] 13 [sp]
  Adding insn 94 to worklist
  Adding insn 6596 to worklist
  Adding insn 3409 to worklist
  Adding insn 3407 to worklist
  Adding insn 6595 to worklist
  Adding insn 3402 to worklist
  Adding insn 3401 to worklist
  Adding insn 6183 to worklist
  Adding insn 6939 to worklist
  Adding insn 6938 to worklist
  Adding insn 6937 to worklist
  Adding insn 6936 to worklist
  Adding insn 3399 to worklist
  Adding insn 3397 to worklist
  Adding insn 3394 to worklist
  Adding insn 6935 to worklist
  Adding insn 6934 to worklist
  Adding insn 6186 to worklist
processing block 316 lr out =  3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
  Adding insn 3367 to worklist
  Adding insn 3364 to worklist
  Adding insn 6187 to worklist
  Adding insn 3366 to worklist
  Adding insn 3362 to worklist
  Adding insn 6359 to worklist
  Adding insn 6356 to worklist
processing block 318 lr out =  3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
  Adding insn 6365 to worklist
  Adding insn 6361 to worklist
processing block 348 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5619 to worklist
  Adding insn 98 to worklist
processing block 356 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6619 to worklist
processing block 347 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3724 to worklist
  Adding insn 6615 to worklist
processing block 321 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6367 to worklist
  Adding insn 6366 to worklist
processing block 320 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3424 to worklist
  Adding insn 3426 to worklist
  Adding insn 6598 to worklist
  Adding insn 3421 to worklist
processing block 317 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3378 to worklist
  Adding insn 3377 to worklist
  Adding insn 3376 to worklist
  Adding insn 3374 to worklist
  Adding insn 3372 to worklist
processing block 315 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3359 to worklist
processing block 314 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3354 to worklist
processing block 313 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3351 to worklist
  Adding insn 3347 to worklist
  Adding insn 6944 to worklist
  Adding insn 6943 to worklist
  Adding insn 6942 to worklist
  Adding insn 6941 to worklist
  Adding insn 3345 to worklist
  Adding insn 6594 to worklist
  Adding insn 3335 to worklist
  Adding insn 3337 to worklist
  Adding insn 5700 to worklist
processing block 312 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
  Adding insn 3327 to worklist
processing block 311 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
  Adding insn 3323 to worklist
  Adding insn 3321 to worklist
  Adding insn 3317 to worklist
  Adding insn 3324 to worklist
  Adding insn 3319 to worklist
  Adding insn 3316 to worklist
processing block 310 lr out =  4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6353 to worklist
  Adding insn 6349 to worklist
  Adding insn 5615 to worklist
  Adding insn 3312 to worklist
  Adding insn 3373 to worklist
  Adding insn 6946 to worklist
  Adding insn 6945 to worklist
processing block 323 lr out =  6 [r6] 10 [sl] 13 [sp]
  Adding insn 5618 to worklist
processing block 322 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3435 to worklist
  Adding insn 6599 to worklist
processing block 309 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3308 to worklist
  Adding insn 6950 to worklist
  Adding insn 6949 to worklist
  Adding insn 6952 to worklist
  Adding insn 6951 to worklist
  Adding insn 6591 to worklist
  Adding insn 6590 to worklist
processing block 307 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6962 to worklist
  Adding insn 6961 to worklist
  Adding insn 6587 to worklist
  Adding insn 3255 to worklist
  Adding insn 3254 to worklist
processing block 306 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6343 to worklist
processing block 304 lr out =  5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 303 lr out =  5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3243 to worklist
  Adding insn 3232 to worklist
processing block 241 lr out =  5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6523 to worklist
  Adding insn 7053 to worklist
  Adding insn 7052 to worklist
  Adding insn 6221 to worklist
  Adding insn 6522 to worklist
  Adding insn 2553 to worklist
  Adding insn 2552 to worklist
  Adding insn 6222 to worklist
  Adding insn 7050 to worklist
  Adding insn 7049 to worklist
  Adding insn 7048 to worklist
  Adding insn 7047 to worklist
  Adding insn 2550 to worklist
  Adding insn 2534 to worklist
  Adding insn 2532 to worklist
processing block 240 lr out =  5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2528 to worklist
  Adding insn 2527 to worklist
  Adding insn 2526 to worklist
  Adding insn 2525 to worklist
processing block 239 lr out =  5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2522 to worklist
  Adding insn 6520 to worklist
processing block 246 lr out =  5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2610 to worklist
  Adding insn 2607 to worklist
  Adding insn 6215 to worklist
  Adding insn 2609 to worklist
  Adding insn 6527 to worklist
  Adding insn 7043 to worklist
  Adding insn 7042 to worklist
  Adding insn 6217 to worklist
  Adding insn 6526 to worklist
  Adding insn 2603 to worklist
  Adding insn 2602 to worklist
  Adding insn 6218 to worklist
  Adding insn 7040 to worklist
  Adding insn 7039 to worklist
  Adding insn 7038 to worklist
  Adding insn 7037 to worklist
  Adding insn 2600 to worklist
processing block 245 lr out =  5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2580 to worklist
  Adding insn 2583 to worklist
  Adding insn 2582 to worklist
  Adding insn 2578 to worklist
processing block 302 lr out =  5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3221 to worklist
  Adding insn 6585 to worklist
processing block 301 lr out =  5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6341 to worklist
processing block 300 lr out =  5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3215 to worklist
  Adding insn 6584 to worklist
  Adding insn 3208 to worklist
  Adding insn 3207 to worklist
  Adding insn 6192 to worklist
  Adding insn 3195 to worklist
processing block 290 lr out =  5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6992 to worklist
  Adding insn 6991 to worklist
  Adding insn 6206 to worklist
  Adding insn 6567 to worklist
  Adding insn 3005 to worklist
  Adding insn 3004 to worklist
  Adding insn 6207 to worklist
  Adding insn 6989 to worklist
  Adding insn 6988 to worklist
  Adding insn 6987 to worklist
  Adding insn 6986 to worklist
  Adding insn 3002 to worklist
processing block 305 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 90 to worklist
  Adding insn 6347 to worklist
processing block 299 lr out =  5 [r5] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3187 to worklist
  Adding insn 3185 to worklist
  Adding insn 3184 to worklist
  Adding insn 3179 to worklist
  Adding insn 3178 to worklist
  Adding insn 6968 to worklist
  Adding insn 6967 to worklist
  Adding insn 3176 to worklist
  Adding insn 6193 to worklist
  Adding insn 3182 to worklist
  Adding insn 3154 to worklist
  Adding insn 6582 to worklist
  Adding insn 3174 to worklist
  Adding insn 3171 to worklist
  Adding insn 6581 to worklist
  Adding insn 3169 to worklist
  Adding insn 6965 to worklist
  Adding insn 6964 to worklist
  Adding insn 6195 to worklist
  Adding insn 6580 to worklist
  Adding insn 3136 to worklist
  Adding insn 6579 to worklist
  Adding insn 6578 to worklist
processing block 293 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3048 to worklist
  Adding insn 3047 to worklist
  Adding insn 6200 to worklist
  Adding insn 6984 to worklist
  Adding insn 6983 to worklist
  Adding insn 3043 to worklist
  Adding insn 3042 to worklist
  Adding insn 6982 to worklist
  Adding insn 6981 to worklist
  Adding insn 3040 to worklist
  Adding insn 6202 to worklist
  Adding insn 3045 to worklist
  Adding insn 3038 to worklist
  Adding insn 3036 to worklist
  Adding insn 3034 to worklist
  Adding insn 6979 to worklist
  Adding insn 6978 to worklist
  Adding insn 6204 to worklist
  Adding insn 6569 to worklist
processing block 298 lr out =  5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6577 to worklist
  Adding insn 3128 to worklist
  Adding insn 3110 to worklist
  Adding insn 6575 to worklist
  Adding insn 6574 to worklist
  Adding insn 3106 to worklist
  Adding insn 3105 to worklist
  Adding insn 6196 to worklist
  Adding insn 6976 to worklist
  Adding insn 6975 to worklist
  Adding insn 6974 to worklist
  Adding insn 6973 to worklist
  Adding insn 3103 to worklist
  Adding insn 3100 to worklist
  Adding insn 3099 to worklist
  Adding insn 3093 to worklist
  Adding insn 3091 to worklist
  Adding insn 6972 to worklist
  Adding insn 6971 to worklist
  Adding insn 6199 to worklist
  Adding insn 6573 to worklist
  Adding insn 3097 to worklist
  Adding insn 3096 to worklist
processing block 297 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3074 to worklist
processing block 296 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3071 to worklist
processing block 295 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3067 to worklist
  Adding insn 6572 to worklist
  Adding insn 3066 to worklist
processing block 294 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3063 to worklist
  Adding insn 6571 to worklist
  Adding insn 6570 to worklist
processing block 292 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3018 to worklist
  Adding insn 6568 to worklist
processing block 289 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2985 to worklist
  Adding insn 2983 to worklist
  Adding insn 6994 to worklist
  Adding insn 6993 to worklist
  Adding insn 2981 to worklist
processing block 288 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2976 to worklist
  Adding insn 2974 to worklist
  Adding insn 6996 to worklist
  Adding insn 6995 to worklist
  Adding insn 2972 to worklist
processing block 287 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2967 to worklist
processing block 291 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3014 to worklist
processing block 286 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2955 to worklist
  Adding insn 2954 to worklist
processing block 285 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 87 to worklist
  Adding insn 86 to worklist
processing block 282 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2944 to worklist
  Adding insn 2942 to worklist
  Adding insn 6998 to worklist
  Adding insn 6997 to worklist
  Adding insn 2940 to worklist
processing block 281 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2935 to worklist
  Adding insn 2933 to worklist
  Adding insn 7000 to worklist
  Adding insn 6999 to worklist
  Adding insn 2931 to worklist
processing block 280 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2926 to worklist
  Adding insn 6565 to worklist
processing block 279 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2914 to worklist
processing block 272 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2869 to worklist
  Adding insn 2864 to worklist
  Adding insn 7010 to worklist
  Adding insn 7009 to worklist
  Adding insn 7008 to worklist
  Adding insn 2858 to worklist
processing block 278 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7002 to worklist
  Adding insn 7001 to worklist
  Adding insn 6563 to worklist
processing block 275 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 82 to worklist
  Adding insn 7007 to worklist
  Adding insn 7006 to worklist
  Adding insn 81 to worklist
processing block 276 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2903 to worklist
  Adding insn 2898 to worklist
  Adding insn 7005 to worklist
  Adding insn 7004 to worklist
  Adding insn 7003 to worklist
  Adding insn 6562 to worklist
  Adding insn 2893 to worklist
processing block 274 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2882 to worklist
processing block 277 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
processing block 273 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2879 to worklist
  Adding insn 2877 to worklist
  Adding insn 2876 to worklist
  Adding insn 2875 to worklist
processing block 271 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2855 to worklist
  Adding insn 2854 to worklist
  Adding insn 2852 to worklist
  Adding insn 6561 to worklist
processing block 489 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 488 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5239 to worklist
  Adding insn 5237 to worklist
  Adding insn 5236 to worklist
  Adding insn 5235 to worklist
processing block 270 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2848 to worklist
  Adding insn 2847 to worklist
processing block 269 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2844 to worklist
  Adding insn 2842 to worklist
  Adding insn 6560 to worklist
  Adding insn 2834 to worklist
  Adding insn 2833 to worklist
  Adding insn 2840 to worklist
  Adding insn 2831 to worklist
  Adding insn 6209 to worklist
  Adding insn 2839 to worklist
  Adding insn 7014 to worklist
  Adding insn 7013 to worklist
  Adding insn 2829 to worklist
  Adding insn 2837 to worklist
  Adding insn 2826 to worklist
  Adding insn 2824 to worklist
  Adding insn 2819 to worklist
  Adding insn 6559 to worklist
  Adding insn 6558 to worklist
  Adding insn 2817 to worklist
  Adding insn 6557 to worklist
  Adding insn 6556 to worklist
  Adding insn 7012 to worklist
  Adding insn 7011 to worklist
  Adding insn 6211 to worklist
  Adding insn 6555 to worklist
processing block 268 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2796 to worklist
  Adding insn 2799 to worklist
  Adding insn 2794 to worklist
  Adding insn 2798 to worklist
  Adding insn 2791 to worklist
processing block 267 lr out =  5 [r5] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 77 to worklist
  Adding insn 2788 to worklist
  Adding insn 6554 to worklist
  Adding insn 6212 to worklist
  Adding insn 2789 to worklist
processing block 266 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2784 to worklist
  Adding insn 6552 to worklist
  Adding insn 2777 to worklist
  Adding insn 2776 to worklist
  Adding insn 2775 to worklist
processing block 265 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 76 to worklist
  Adding insn 74 to worklist
processing block 261 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5643 to worklist
  Adding insn 6544 to worklist
  Adding insn 5641 to worklist
  Adding insn 6542 to worklist
  Adding insn 6214 to worklist
  Adding insn 5638 to worklist
  Adding insn 5637 to worklist
  Adding insn 6540 to worklist
processing block 260 lr out =  0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2723 to worklist
  Adding insn 2721 to worklist
  Adding insn 2719 to worklist
  Adding insn 7026 to worklist
  Adding insn 7025 to worklist
  Adding insn 2716 to worklist
processing block 264 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2760 to worklist
processing block 263 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2755 to worklist
  Adding insn 2752 to worklist
  Adding insn 6213 to worklist
  Adding insn 2754 to worklist
processing block 262 lr out =  3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2748 to worklist
  Adding insn 7021 to worklist
  Adding insn 7020 to worklist
  Adding insn 6546 to worklist
  Adding insn 2747 to worklist
  Adding insn 2738 to worklist
processing block 487 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 486 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5228 to worklist
  Adding insn 5224 to worklist
  Adding insn 5223 to worklist
  Adding insn 5221 to worklist
processing block 259 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2712 to worklist
  Adding insn 2711 to worklist
processing block 258 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2708 to worklist
  Adding insn 2706 to worklist
  Adding insn 6539 to worklist
  Adding insn 2689 to worklist
  Adding insn 2694 to worklist
processing block 257 lr out =  5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7030 to worklist
  Adding insn 7029 to worklist
  Adding insn 6537 to worklist
  Adding insn 2681 to worklist
  Adding insn 7028 to worklist
  Adding insn 7027 to worklist
  Adding insn 2679 to worklist
processing block 256 lr out =  5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2673 to worklist
  Adding insn 6536 to worklist
processing block 255 lr out =  5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 67 to worklist
processing block 254 lr out =  5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2669 to worklist
  Adding insn 2667 to worklist
  Adding insn 7032 to worklist
  Adding insn 7031 to worklist
processing block 253 lr out =  3 [r3] 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2660 to worklist
  Adding insn 2658 to worklist
  Adding insn 2656 to worklist
processing block 249 lr out =  5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7036 to worklist
  Adding insn 7035 to worklist
  Adding insn 2632 to worklist
  Adding insn 7034 to worklist
  Adding insn 7033 to worklist
  Adding insn 6530 to worklist
processing block 251 lr out =  5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2648 to worklist
  Adding insn 2647 to worklist
  Adding insn 2644 to worklist
processing block 252 lr out =  5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6533 to worklist
processing block 250 lr out =  5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2641 to worklist
  Adding insn 6532 to worklist
processing block 248 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2621 to worklist
  Adding insn 6529 to worklist
processing block 247 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2617 to worklist
  Adding insn 6528 to worklist
processing block 244 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2575 to worklist
  Adding insn 2573 to worklist
  Adding insn 7046 to worklist
  Adding insn 7045 to worklist
  Adding insn 2571 to worklist
processing block 243 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2566 to worklist
  Adding insn 6524 to worklist
processing block 242 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2563 to worklist
  Adding insn 2560 to worklist
  Adding insn 2559 to worklist
processing block 238 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2519 to worklist
  Adding insn 2517 to worklist
  Adding insn 7055 to worklist
  Adding insn 7054 to worklist
  Adding insn 2515 to worklist
processing block 237 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7057 to worklist
  Adding insn 7056 to worklist
processing block 236 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2507 to worklist
  Adding insn 2505 to worklist
  Adding insn 6519 to worklist
  Adding insn 2493 to worklist
processing block 235 lr out =  5 [r5] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 3161 to worklist
  Adding insn 2808 to worklist
  Adding insn 5611 to worklist
  Adding insn 3160 to worklist
  Adding insn 7061 to worklist
  Adding insn 7060 to worklist
  Adding insn 2807 to worklist
  Adding insn 7059 to worklist
  Adding insn 7058 to worklist
processing block 234 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2487 to worklist
  Adding insn 2477 to worklist
  Adding insn 6515 to worklist
processing block 232 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7068 to worklist
  Adding insn 7067 to worklist
  Adding insn 2469 to worklist
  Adding insn 2468 to worklist
  Adding insn 6226 to worklist
  Adding insn 7065 to worklist
  Adding insn 7064 to worklist
  Adding insn 7063 to worklist
  Adding insn 7062 to worklist
  Adding insn 2466 to worklist
  Adding insn 2461 to worklist
processing block 233 lr out =  5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 231 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
  Adding insn 2450 to worklist
processing block 230 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
  Adding insn 2446 to worklist
  Adding insn 6514 to worklist
  Adding insn 2443 to worklist
  Adding insn 6513 to worklist
  Adding insn 2445 to worklist
  Adding insn 6511 to worklist
processing block 228 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
  Adding insn 2417 to worklist
  Adding insn 6510 to worklist
  Adding insn 6509 to worklist
processing block 227 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2413 to worklist
  Adding insn 7078 to worklist
  Adding insn 7077 to worklist
  Adding insn 7080 to worklist
  Adding insn 7079 to worklist
  Adding insn 6508 to worklist
  Adding insn 6507 to worklist
processing block 225 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 224 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2400 to worklist
  Adding insn 2393 to worklist
processing block 199 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7109 to worklist
  Adding insn 7108 to worklist
processing block 198 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6235 to worklist
  Adding insn 2168 to worklist
  Adding insn 2167 to worklist
  Adding insn 2166 to worklist
  Adding insn 2165 to worklist
  Adding insn 2160 to worklist
  Adding insn 2159 to worklist
  Adding insn 2158 to worklist
  Adding insn 2151 to worklist
  Adding insn 2154 to worklist
  Adding insn 7111 to worklist
  Adding insn 7110 to worklist
processing block 202 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2194 to worklist
processing block 205 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2218 to worklist
processing block 223 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2381 to worklist
  Adding insn 6504 to worklist
  Adding insn 2384 to worklist
  Adding insn 2383 to worklist
  Adding insn 7082 to worklist
  Adding insn 7081 to worklist
  Adding insn 2371 to worklist
  Adding insn 2373 to worklist
  Adding insn 2372 to worklist
processing block 485 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5208 to worklist
processing block 221 lr out =  4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 222 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 130 to worklist
  Adding insn 7089 to worklist
  Adding insn 7088 to worklist
  Adding insn 2362 to worklist
  Adding insn 2361 to worklist
  Adding insn 6233 to worklist
  Adding insn 7086 to worklist
  Adding insn 7085 to worklist
  Adding insn 7084 to worklist
  Adding insn 7083 to worklist
  Adding insn 2359 to worklist
  Adding insn 2354 to worklist
processing block 484 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5205 to worklist
  Adding insn 6726 to worklist
  Adding insn 6725 to worklist
  Adding insn 6728 to worklist
  Adding insn 6727 to worklist
  Adding insn 6685 to worklist
  Adding insn 5198 to worklist
  Adding insn 5197 to worklist
  Adding insn 6684 to worklist
processing block 220 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2338 to worklist
  Adding insn 2335 to worklist
  Adding insn 2334 to worklist
  Adding insn 2333 to worklist
processing block 219 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2329 to worklist
  Adding insn 2326 to worklist
processing block 218 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2323 to worklist
  Adding insn 2321 to worklist
  Adding insn 7091 to worklist
  Adding insn 7090 to worklist
  Adding insn 2319 to worklist
processing block 217 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2314 to worklist
  Adding insn 2312 to worklist
  Adding insn 7093 to worklist
  Adding insn 7092 to worklist
  Adding insn 2310 to worklist
processing block 216 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2305 to worklist
  Adding insn 2303 to worklist
  Adding insn 7095 to worklist
  Adding insn 7094 to worklist
  Adding insn 2301 to worklist
processing block 215 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2296 to worklist
  Adding insn 2294 to worklist
  Adding insn 7097 to worklist
  Adding insn 7096 to worklist
  Adding insn 2292 to worklist
processing block 214 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2287 to worklist
  Adding insn 2285 to worklist
  Adding insn 7099 to worklist
  Adding insn 7098 to worklist
  Adding insn 2283 to worklist
processing block 213 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2278 to worklist
  Adding insn 2276 to worklist
  Adding insn 7101 to worklist
  Adding insn 7100 to worklist
  Adding insn 2274 to worklist
processing block 212 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2269 to worklist
  Adding insn 2267 to worklist
  Adding insn 7103 to worklist
  Adding insn 7102 to worklist
processing block 211 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2260 to worklist
  Adding insn 2256 to worklist
  Adding insn 2255 to worklist
  Adding insn 7105 to worklist
  Adding insn 7104 to worklist
  Adding insn 2253 to worklist
processing block 483 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 482 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5186 to worklist
  Adding insn 5184 to worklist
  Adding insn 5183 to worklist
  Adding insn 5182 to worklist
processing block 210 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 209 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2244 to worklist
  Adding insn 2243 to worklist
processing block 208 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2240 to worklist
  Adding insn 2238 to worklist
processing block 207 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2235 to worklist
  Adding insn 2233 to worklist
  Adding insn 7107 to worklist
  Adding insn 7106 to worklist
  Adding insn 2231 to worklist
processing block 206 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2226 to worklist
  Adding insn 6502 to worklist
processing block 204 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2212 to worklist
  Adding insn 2211 to worklist
processing block 203 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2208 to worklist
  Adding insn 2206 to worklist
  Adding insn 2205 to worklist
  Adding insn 2204 to worklist
processing block 201 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2188 to worklist
  Adding insn 2187 to worklist
processing block 200 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2184 to worklist
  Adding insn 2182 to worklist
  Adding insn 2181 to worklist
  Adding insn 2180 to worklist
processing block 197 lr out =  2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2145 to worklist
  Adding insn 2144 to worklist
processing block 196 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2141 to worklist
  Adding insn 2139 to worklist
  Adding insn 2137 to worklist
  Adding insn 2138 to worklist
  Adding insn 2134 to worklist
processing block 501 lr out =  4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6697 to worklist
  Adding insn 6696 to worklist
  Adding insn 6695 to worklist
  Adding insn 6694 to worklist
  Adding insn 6693 to worklist
  Adding insn 6692 to worklist
  Adding insn 6691 to worklist
  Adding insn 6690 to worklist
processing block 193 lr out =  4 [r4] 6 [r6] 10 [sl] 13 [sp]
processing block 192 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
  Adding insn 2114 to worklist
  Adding insn 2109 to worklist
processing block 191 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
  Adding insn 7115 to worklist
  Adding insn 7114 to worklist
  Adding insn 2102 to worklist
processing block 190 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
  Adding insn 2099 to worklist
  Adding insn 2097 to worklist
processing block 189 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
  Adding insn 2094 to worklist
  Adding insn 2092 to worklist
  Adding insn 2091 to worklist
  Adding insn 2090 to worklist
processing block 188 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 13 [sp]
  Adding insn 6311 to worklist
  Adding insn 55 to worklist
  Adding insn 7117 to worklist
  Adding insn 7116 to worklist
processing block 226 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6506 to worklist
  Adding insn 6505 to worklist
processing block 187 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2083 to worklist
  Adding insn 2079 to worklist
  Adding insn 6498 to worklist
processing block 195 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6501 to worklist
  Adding insn 6500 to worklist
processing block 194 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2128 to worklist
  Adding insn 2122 to worklist
  Adding insn 6499 to worklist
processing block 186 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2076 to worklist
  Adding insn 2073 to worklist
processing block 185 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2070 to worklist
processing block 184 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2065 to worklist
  Adding insn 7120 to worklist
  Adding insn 7119 to worklist
  Adding insn 7122 to worklist
  Adding insn 7121 to worklist
  Adding insn 6497 to worklist
  Adding insn 2058 to worklist
  Adding insn 6496 to worklist
processing block 451 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6757 to worklist
  Adding insn 6756 to worklist
  Adding insn 6140 to worklist
  Adding insn 121 to worklist
  Adding insn 4765 to worklist
  Adding insn 4764 to worklist
  Adding insn 6754 to worklist
  Adding insn 6753 to worklist
  Adding insn 4762 to worklist
processing block 466 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5093 to worklist
  Adding insn 5092 to worklist
  Adding insn 5091 to worklist
  Adding insn 5090 to worklist
processing block 468 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 123 to worklist
processing block 465 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5087 to worklist
  Adding insn 5084 to worklist
  Adding insn 5083 to worklist
processing block 464 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5078 to worklist
  Adding insn 6035 to worklist
processing block 463 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5071 to worklist
  Adding insn 5070 to worklist
processing block 462 lr out =  3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5063 to worklist
  Adding insn 5062 to worklist
  Adding insn 6135 to worklist
processing block 461 lr out =  3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5058 to worklist
  Adding insn 5057 to worklist
processing block 460 lr out =  3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5050 to worklist
  Adding insn 6039 to worklist
  Adding insn 5048 to worklist
  Adding insn 6745 to worklist
  Adding insn 6744 to worklist
  Adding insn 6672 to worklist
  Adding insn 6670 to worklist
  Adding insn 6038 to worklist
  Adding insn 5034 to worklist
  Adding insn 5033 to worklist
  Adding insn 6743 to worklist
  Adding insn 6742 to worklist
  Adding insn 5031 to worklist
  Adding insn 5022 to worklist
  Adding insn 5025 to worklist
  Adding insn 5024 to worklist
  Adding insn 5023 to worklist
  Adding insn 5020 to worklist
  Adding insn 5011 to worklist
  Adding insn 5006 to worklist
  Adding insn 5009 to worklist
  Adding insn 5008 to worklist
  Adding insn 6741 to worklist
  Adding insn 6740 to worklist
  Adding insn 4997 to worklist
  Adding insn 5000 to worklist
  Adding insn 4999 to worklist
  Adding insn 4998 to worklist
  Adding insn 4995 to worklist
  Adding insn 4983 to worklist
  Adding insn 4985 to worklist
  Adding insn 4986 to worklist
  Adding insn 6739 to worklist
  Adding insn 6738 to worklist
  Adding insn 4981 to worklist
  Adding insn 6669 to worklist
  Adding insn 4969 to worklist
  Adding insn 4972 to worklist
  Adding insn 4971 to worklist
  Adding insn 6737 to worklist
  Adding insn 6736 to worklist
  Adding insn 4960 to worklist
  Adding insn 4962 to worklist
  Adding insn 4963 to worklist
  Adding insn 6735 to worklist
  Adding insn 6734 to worklist
  Adding insn 4958 to worklist
  Adding insn 6668 to worklist
  Adding insn 4946 to worklist
  Adding insn 4949 to worklist
  Adding insn 4948 to worklist
  Adding insn 4947 to worklist
  Adding insn 4937 to worklist
  Adding insn 6733 to worklist
  Adding insn 6732 to worklist
  Adding insn 4944 to worklist
  Adding insn 6666 to worklist
  Adding insn 6418 to worklist
processing block 459 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4926 to worklist
  Adding insn 4925 to worklist
  Adding insn 4934 to worklist
  Adding insn 6665 to worklist
  Adding insn 6136 to worklist
  Adding insn 4918 to worklist
  Adding insn 4921 to worklist
  Adding insn 4920 to worklist
  Adding insn 4909 to worklist
  Adding insn 4907 to worklist
  Adding insn 6664 to worklist
  Adding insn 6137 to worklist
  Adding insn 4901 to worklist
  Adding insn 4889 to worklist
  Adding insn 4888 to worklist
  Adding insn 6663 to worklist
  Adding insn 4886 to worklist
  Adding insn 6662 to worklist
  Adding insn 4891 to worklist
  Adding insn 6661 to worklist
  Adding insn 4884 to worklist
  Adding insn 4879 to worklist
  Adding insn 4900 to worklist
  Adding insn 4878 to worklist
  Adding insn 4932 to worklist
  Adding insn 4929 to worklist
  Adding insn 4903 to worklist
  Adding insn 4902 to worklist
  Adding insn 6138 to worklist
  Adding insn 4858 to worklist
  Adding insn 6660 to worklist
  Adding insn 4871 to worklist
  Adding insn 4874 to worklist
  Adding insn 4862 to worklist
  Adding insn 4873 to worklist
  Adding insn 4860 to worklist
processing block 458 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4853 to worklist
processing block 457 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4848 to worklist
  Adding insn 4847 to worklist
  Adding insn 6659 to worklist
processing block 456 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4832 to worklist
  Adding insn 4830 to worklist
  Adding insn 4821 to worklist
  Adding insn 4820 to worklist
  Adding insn 4818 to worklist
  Adding insn 6658 to worklist
  Adding insn 4816 to worklist
  Adding insn 4814 to worklist
  Adding insn 4812 to worklist
  Adding insn 4826 to worklist
  Adding insn 4810 to worklist
  Adding insn 6657 to worklist
  Adding insn 4808 to worklist
  Adding insn 4807 to worklist
  Adding insn 4825 to worklist
  Adding insn 4823 to worklist
  Adding insn 4804 to worklist
  Adding insn 4806 to worklist
  Adding insn 4803 to worklist
  Adding insn 6655 to worklist
processing block 455 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6417 to worklist
  Adding insn 4796 to worklist
  Adding insn 119 to worklist
  Adding insn 6752 to worklist
  Adding insn 6751 to worklist
  Adding insn 118 to worklist
  Adding insn 6043 to worklist
  Adding insn 6654 to worklist
processing block 454 lr out =  6 [r6] 10 [sl] 13 [sp]
  Adding insn 6653 to worklist
  Adding insn 4787 to worklist
  Adding insn 4786 to worklist
  Adding insn 4785 to worklist
  Adding insn 4784 to worklist
processing block 453 lr out =  6 [r6] 10 [sl] 12 [ip] 13 [sp]
  Adding insn 4779 to worklist
  Adding insn 6652 to worklist
processing block 467 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6673 to worklist
processing block 452 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
  Adding insn 4775 to worklist
  Adding insn 6651 to worklist
processing block 450 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4746 to worklist
  Adding insn 6649 to worklist
  Adding insn 4739 to worklist
  Adding insn 4738 to worklist
processing block 448 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6411 to worklist
  Adding insn 6410 to worklist
processing block 447 lr out =  5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
  Adding insn 4731 to worklist
  Adding insn 4725 to worklist
processing block 446 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4721 to worklist
  Adding insn 4716 to worklist
processing block 445 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4711 to worklist
  Adding insn 6647 to worklist
  Adding insn 4709 to worklist
  Adding insn 4708 to worklist
  Adding insn 6762 to worklist
  Adding insn 6761 to worklist
  Adding insn 4706 to worklist
  Adding insn 4704 to worklist
  Adding insn 4702 to worklist
  Adding insn 6760 to worklist
  Adding insn 6759 to worklist
  Adding insn 6142 to worklist
  Adding insn 4681 to worklist
  Adding insn 6646 to worklist
  Adding insn 6645 to worklist
processing block 444 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4676 to worklist
  Adding insn 4675 to worklist
  Adding insn 4674 to worklist
processing block 443 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4671 to worklist
processing block 441 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6768 to worklist
  Adding insn 6767 to worklist
  Adding insn 6766 to worklist
  Adding insn 4650 to worklist
processing block 442 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6765 to worklist
  Adding insn 6764 to worklist
  Adding insn 4662 to worklist
  Adding insn 4661 to worklist
  Adding insn 4660 to worklist
processing block 440 lr out =  0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4647 to worklist
  Adding insn 4646 to worklist
  Adding insn 4644 to worklist
processing block 500 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 499 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5355 to worklist
  Adding insn 5353 to worklist
  Adding insn 5352 to worklist
  Adding insn 6689 to worklist
  Adding insn 5351 to worklist
processing block 439 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4640 to worklist
  Adding insn 4639 to worklist
processing block 438 lr out =  0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4636 to worklist
  Adding insn 4634 to worklist
  Adding insn 4627 to worklist
  Adding insn 4632 to worklist
  Adding insn 4625 to worklist
  Adding insn 4623 to worklist
  Adding insn 4631 to worklist
  Adding insn 6772 to worklist
  Adding insn 6771 to worklist
  Adding insn 4629 to worklist
  Adding insn 4621 to worklist
  Adding insn 6770 to worklist
  Adding insn 6769 to worklist
  Adding insn 6144 to worklist
processing block 437 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4603 to worklist
  Adding insn 4600 to worklist
  Adding insn 4599 to worklist
processing block 436 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4595 to worklist
  Adding insn 4592 to worklist
processing block 435 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4588 to worklist
  Adding insn 4587 to worklist
  Adding insn 4584 to worklist
processing block 434 lr out =  4 [r4] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6407 to worklist
  Adding insn 116 to worklist
  Adding insn 4582 to worklist
processing block 433 lr out =  5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
  Adding insn 4579 to worklist
processing block 432 lr out =  5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
  Adding insn 6775 to worklist
  Adding insn 6774 to worklist
processing block 431 lr out =  5 [r5] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
  Adding insn 4570 to worklist
  Adding insn 4568 to worklist
processing block 430 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4564 to worklist
  Adding insn 4559 to worklist
processing block 405 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6810 to worklist
  Adding insn 6809 to worklist
  Adding insn 4325 to worklist
  Adding insn 6638 to worklist
  Adding insn 4324 to worklist
processing block 404 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4320 to worklist
  Adding insn 4318 to worklist
  Adding insn 6053 to worklist
  Adding insn 6637 to worklist
processing block 494 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 493 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5311 to worklist
  Adding insn 6707 to worklist
  Adding insn 6706 to worklist
processing block 403 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 402 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4304 to worklist
  Adding insn 4303 to worklist
processing block 401 lr out =  1 [r1] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4300 to worklist
  Adding insn 4298 to worklist
processing block 411 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6804 to worklist
  Adding insn 6803 to worklist
processing block 410 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4384 to worklist
  Adding insn 4383 to worklist
  Adding insn 4382 to worklist
  Adding insn 6148 to worklist
  Adding insn 4379 to worklist
  Adding insn 6640 to worklist
  Adding insn 4373 to worklist
  Adding insn 4372 to worklist
  Adding insn 4371 to worklist
  Adding insn 4364 to worklist
  Adding insn 6639 to worklist
  Adding insn 4367 to worklist
  Adding insn 6806 to worklist
  Adding insn 6805 to worklist
processing block 429 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4549 to worklist
  Adding insn 6644 to worklist
  Adding insn 4552 to worklist
  Adding insn 4551 to worklist
  Adding insn 6777 to worklist
  Adding insn 6776 to worklist
  Adding insn 4539 to worklist
  Adding insn 4541 to worklist
  Adding insn 4540 to worklist
processing block 498 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5346 to worklist
processing block 427 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 428 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 134 to worklist
  Adding insn 6784 to worklist
  Adding insn 6783 to worklist
  Adding insn 4530 to worklist
  Adding insn 4529 to worklist
  Adding insn 6146 to worklist
  Adding insn 6781 to worklist
  Adding insn 6780 to worklist
  Adding insn 6779 to worklist
  Adding insn 6778 to worklist
  Adding insn 4527 to worklist
  Adding insn 4522 to worklist
  Adding insn 6399 to worklist
  Adding insn 6398 to worklist
processing block 497 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5343 to worklist
  Adding insn 6702 to worklist
  Adding insn 6701 to worklist
  Adding insn 6704 to worklist
  Adding insn 6703 to worklist
  Adding insn 6688 to worklist
  Adding insn 5336 to worklist
  Adding insn 5335 to worklist
  Adding insn 6687 to worklist
processing block 426 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4506 to worklist
  Adding insn 4503 to worklist
  Adding insn 4502 to worklist
  Adding insn 4501 to worklist
processing block 425 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4497 to worklist
  Adding insn 4494 to worklist
processing block 424 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4491 to worklist
  Adding insn 4489 to worklist
  Adding insn 6786 to worklist
  Adding insn 6785 to worklist
  Adding insn 4487 to worklist
processing block 423 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4482 to worklist
  Adding insn 4480 to worklist
  Adding insn 6788 to worklist
  Adding insn 6787 to worklist
  Adding insn 4478 to worklist
processing block 422 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4473 to worklist
  Adding insn 4471 to worklist
  Adding insn 6790 to worklist
  Adding insn 6789 to worklist
  Adding insn 4469 to worklist
processing block 421 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4464 to worklist
  Adding insn 4462 to worklist
  Adding insn 6792 to worklist
  Adding insn 6791 to worklist
  Adding insn 4460 to worklist
processing block 420 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4455 to worklist
  Adding insn 4453 to worklist
  Adding insn 6794 to worklist
  Adding insn 6793 to worklist
  Adding insn 4451 to worklist
processing block 419 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4446 to worklist
  Adding insn 4444 to worklist
  Adding insn 6796 to worklist
  Adding insn 6795 to worklist
  Adding insn 4442 to worklist
processing block 418 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4437 to worklist
  Adding insn 4435 to worklist
  Adding insn 6798 to worklist
  Adding insn 6797 to worklist
processing block 417 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4428 to worklist
  Adding insn 4424 to worklist
  Adding insn 4423 to worklist
  Adding insn 6800 to worklist
  Adding insn 6799 to worklist
  Adding insn 4421 to worklist
  Adding insn 6642 to worklist
processing block 496 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 495 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5324 to worklist
  Adding insn 5322 to worklist
  Adding insn 5321 to worklist
  Adding insn 6686 to worklist
  Adding insn 5320 to worklist
processing block 416 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 415 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4412 to worklist
  Adding insn 4411 to worklist
processing block 414 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4408 to worklist
  Adding insn 4406 to worklist
processing block 413 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4403 to worklist
  Adding insn 4401 to worklist
  Adding insn 6802 to worklist
  Adding insn 6801 to worklist
  Adding insn 4399 to worklist
processing block 412 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4394 to worklist
  Adding insn 6641 to worklist
processing block 409 lr out =  2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4358 to worklist
  Adding insn 4357 to worklist
processing block 408 lr out =  2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4351 to worklist
  Adding insn 4350 to worklist
processing block 407 lr out =  2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4343 to worklist
  Adding insn 4342 to worklist
processing block 406 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4339 to worklist
  Adding insn 4337 to worklist
  Adding insn 4336 to worklist
  Adding insn 4335 to worklist
processing block 400 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4295 to worklist
  Adding insn 4293 to worklist
  Adding insn 4292 to worklist
  Adding insn 4291 to worklist
processing block 399 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4285 to worklist
  Adding insn 4284 to worklist
processing block 398 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4281 to worklist
  Adding insn 4279 to worklist
  Adding insn 4277 to worklist
  Adding insn 4278 to worklist
  Adding insn 4274 to worklist
processing block 397 lr out =  4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
  Adding insn 6816 to worklist
  Adding insn 6815 to worklist
  Adding insn 6814 to worklist
  Adding insn 6813 to worklist
  Adding insn 6812 to worklist
  Adding insn 6811 to worklist
processing block 395 lr out =  4 [r4] 8 [r8] 9 [r9] 13 [sp]
processing block 394 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
  Adding insn 4256 to worklist
  Adding insn 4251 to worklist
processing block 393 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
  Adding insn 6818 to worklist
  Adding insn 6817 to worklist
  Adding insn 4244 to worklist
processing block 392 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
  Adding insn 4241 to worklist
  Adding insn 4239 to worklist
processing block 391 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
  Adding insn 4236 to worklist
  Adding insn 4234 to worklist
  Adding insn 4233 to worklist
  Adding insn 4232 to worklist
processing block 390 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
  Adding insn 6382 to worklist
  Adding insn 112 to worklist
  Adding insn 6820 to worklist
  Adding insn 6819 to worklist
processing block 389 lr out =  4 [r4] 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
  Adding insn 4225 to worklist
  Adding insn 4221 to worklist
  Adding insn 6635 to worklist
processing block 396 lr out =  4 [r4] 5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
  Adding insn 4268 to worklist
  Adding insn 4264 to worklist
  Adding insn 6636 to worklist
processing block 388 lr out =  5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
  Adding insn 4218 to worklist
  Adding insn 4215 to worklist
processing block 387 lr out =  5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
  Adding insn 4212 to worklist
processing block 386 lr out =  5 [r5] 8 [r8] 9 [r9] 11 [fp] 13 [sp]
  Adding insn 6378 to worklist
  Adding insn 4694 to worklist
  Adding insn 4612 to worklist
  Adding insn 111 to worklist
  Adding insn 4693 to worklist
  Adding insn 6824 to worklist
  Adding insn 6823 to worklist
  Adding insn 4611 to worklist
  Adding insn 6822 to worklist
  Adding insn 6821 to worklist
processing block 449 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 385 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4207 to worklist
  Adding insn 4202 to worklist
  Adding insn 6631 to worklist
processing block 383 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6831 to worklist
  Adding insn 6830 to worklist
  Adding insn 4195 to worklist
  Adding insn 4194 to worklist
  Adding insn 6152 to worklist
  Adding insn 6828 to worklist
  Adding insn 6827 to worklist
  Adding insn 6826 to worklist
  Adding insn 6825 to worklist
  Adding insn 4192 to worklist
processing block 384 lr out =  5 [r5] 6 [r6] 7 [r7] 10 [sl] 11 [fp] 13 [sp]
processing block 382 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
  Adding insn 4176 to worklist
processing block 381 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
  Adding insn 4172 to worklist
  Adding insn 6630 to worklist
  Adding insn 4169 to worklist
  Adding insn 6629 to worklist
  Adding insn 4171 to worklist
  Adding insn 6627 to worklist
  Adding insn 4167 to worklist
  Adding insn 6835 to worklist
  Adding insn 6834 to worklist
  Adding insn 6833 to worklist
  Adding insn 6832 to worklist
  Adding insn 4164 to worklist
  Adding insn 4156 to worklist
  Adding insn 4155 to worklist
  Adding insn 4154 to worklist
  Adding insn 4146 to worklist
  Adding insn 4148 to worklist
  Adding insn 4147 to worklist
processing block 380 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4136 to worklist
  Adding insn 4135 to worklist
  Adding insn 6626 to worklist
processing block 379 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4132 to worklist
processing block 183 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 2052 to worklist
processing block 150 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1480 to worklist
processing block 149 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1476 to worklist
  Adding insn 6488 to worklist
processing block 142 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1431 to worklist
  Adding insn 6479 to worklist
processing block 141 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1428 to worklist
  Adding insn 1427 to worklist
processing block 145 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1444 to worklist
  Adding insn 6482 to worklist
processing block 144 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1441 to worklist
  Adding insn 1440 to worklist
  Adding insn 6481 to worklist
processing block 148 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1466 to worklist
  Adding insn 6487 to worklist
  Adding insn 1459 to worklist
  Adding insn 6485 to worklist
processing block 147 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1454 to worklist
  Adding insn 6484 to worklist
processing block 146 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1451 to worklist
  Adding insn 1450 to worklist
processing block 143 lr out =  3 [r3] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1437 to worklist
processing block 140 lr out =  3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1424 to worklist
  Adding insn 6259 to worklist
  Adding insn 1417 to worklist
  Adding insn 1412 to worklist
  Adding insn 6478 to worklist
processing block 139 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1408 to worklist
  Adding insn 1407 to worklist
  Adding insn 1406 to worklist
processing block 138 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1402 to worklist
  Adding insn 1400 to worklist
  Adding insn 7185 to worklist
  Adding insn 7184 to worklist
processing block 137 lr out =  0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1393 to worklist
  Adding insn 1392 to worklist
  Adding insn 6477 to worklist
processing block 136 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1385 to worklist
  Adding insn 6475 to worklist
  Adding insn 1387 to worklist
processing block 135 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1382 to worklist
  Adding insn 6260 to worklist
  Adding insn 1381 to worklist
  Adding insn 6474 to worklist
processing block 134 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 4754 to worklist
  Adding insn 4868 to worklist
  Adding insn 4753 to worklist
  Adding insn 7190 to worklist
  Adding insn 7189 to worklist
  Adding insn 4867 to worklist
  Adding insn 7188 to worklist
  Adding insn 7187 to worklist
  Adding insn 41 to worklist
processing block 471 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6677 to worklist
processing block 133 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1375 to worklist
  Adding insn 1357 to worklist
  Adding insn 6469 to worklist
  Adding insn 1355 to worklist
  Adding insn 1354 to worklist
  Adding insn 1353 to worklist
  Adding insn 1352 to worklist
  Adding insn 1349 to worklist
  Adding insn 1350 to worklist
  Adding insn 1348 to worklist
  Adding insn 1347 to worklist
  Adding insn 1345 to worklist
  Adding insn 1342 to worklist
  Adding insn 1343 to worklist
processing block 132 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1338 to worklist
  Adding insn 7194 to worklist
  Adding insn 7193 to worklist
  Adding insn 7192 to worklist
  Adding insn 7191 to worklist
  Adding insn 1335 to worklist
processing block 131 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1326 to worklist
  Adding insn 1323 to worklist
  Adding insn 7196 to worklist
  Adding insn 7195 to worklist
processing block 130 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1317 to worklist
  Adding insn 1314 to worklist
  Adding insn 7198 to worklist
  Adding insn 7197 to worklist
processing block 129 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1308 to worklist
  Adding insn 1305 to worklist
  Adding insn 7200 to worklist
  Adding insn 7199 to worklist
processing block 127 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1279 to worklist
  Adding insn 1278 to worklist
processing block 126 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1275 to worklist
  Adding insn 1274 to worklist
  Adding insn 1273 to worklist
processing block 124 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7209 to worklist
  Adding insn 7208 to worklist
  Adding insn 6264 to worklist
  Adding insn 1260 to worklist
  Adding insn 1259 to worklist
  Adding insn 6265 to worklist
  Adding insn 7206 to worklist
  Adding insn 7205 to worklist
  Adding insn 7204 to worklist
  Adding insn 7203 to worklist
  Adding insn 1257 to worklist
processing block 128 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1296 to worklist
  Adding insn 1295 to worklist
  Adding insn 1287 to worklist
  Adding insn 1291 to worklist
  Adding insn 1290 to worklist
  Adding insn 1286 to worklist
processing block 125 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1269 to worklist
processing block 123 lr out =  3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1241 to worklist
  Adding insn 1240 to worklist
processing block 121 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 36 to worklist
processing block 114 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7211 to worklist
  Adding insn 7210 to worklist
  Adding insn 1228 to worklist
  Adding insn 1227 to worklist
  Adding insn 1226 to worklist
processing block 122 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 38 to worklist
processing block 113 lr out =  0 [r0] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1222 to worklist
  Adding insn 1219 to worklist
processing block 112 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1216 to worklist
  Adding insn 1214 to worklist
  Adding insn 7213 to worklist
  Adding insn 7212 to worklist
  Adding insn 1212 to worklist
processing block 111 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1207 to worklist
  Adding insn 1205 to worklist
  Adding insn 7215 to worklist
  Adding insn 7214 to worklist
  Adding insn 1203 to worklist
processing block 110 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1198 to worklist
  Adding insn 1196 to worklist
  Adding insn 7217 to worklist
  Adding insn 7216 to worklist
  Adding insn 1194 to worklist
processing block 109 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1189 to worklist
  Adding insn 1187 to worklist
  Adding insn 7219 to worklist
  Adding insn 7218 to worklist
  Adding insn 1185 to worklist
processing block 108 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1180 to worklist
  Adding insn 1178 to worklist
  Adding insn 7221 to worklist
  Adding insn 7220 to worklist
  Adding insn 1176 to worklist
processing block 107 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1171 to worklist
  Adding insn 1169 to worklist
  Adding insn 7223 to worklist
  Adding insn 7222 to worklist
  Adding insn 1167 to worklist
processing block 106 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1162 to worklist
  Adding insn 1160 to worklist
  Adding insn 7225 to worklist
  Adding insn 7224 to worklist
processing block 105 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1152 to worklist
  Adding insn 1148 to worklist
  Adding insn 1147 to worklist
  Adding insn 1145 to worklist
  Adding insn 7227 to worklist
  Adding insn 7226 to worklist
  Adding insn 1140 to worklist
  Adding insn 1137 to worklist
  Adding insn 1138 to worklist
processing block 104 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1134 to worklist
processing block 103 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1129 to worklist
processing block 102 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1124 to worklist
  Adding insn 1120 to worklist
  Adding insn 1119 to worklist
  Adding insn 1117 to worklist
  Adding insn 7229 to worklist
  Adding insn 7228 to worklist
  Adding insn 1112 to worklist
  Adding insn 1109 to worklist
  Adding insn 1110 to worklist
processing block 101 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1106 to worklist
  Adding insn 1103 to worklist
  Adding insn 1102 to worklist
  Adding insn 1100 to worklist
processing block 100 lr out =  3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1097 to worklist
  Adding insn 1096 to worklist
  Adding insn 1095 to worklist
  Adding insn 1094 to worklist
processing block 99 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1086 to worklist
  Adding insn 1083 to worklist
  Adding insn 1082 to worklist
  Adding insn 1081 to worklist
processing block 98 lr out =  4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1077 to worklist
  Adding insn 1074 to worklist
processing block 97 lr out =  4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1071 to worklist
  Adding insn 1069 to worklist
  Adding insn 7232 to worklist
  Adding insn 7231 to worklist
  Adding insn 1067 to worklist
processing block 96 lr out =  4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1062 to worklist
  Adding insn 1060 to worklist
  Adding insn 7234 to worklist
  Adding insn 7233 to worklist
  Adding insn 1058 to worklist
processing block 95 lr out =  4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1053 to worklist
  Adding insn 1051 to worklist
  Adding insn 7236 to worklist
  Adding insn 7235 to worklist
  Adding insn 1049 to worklist
processing block 94 lr out =  4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1044 to worklist
  Adding insn 1042 to worklist
  Adding insn 7238 to worklist
  Adding insn 7237 to worklist
  Adding insn 1040 to worklist
processing block 93 lr out =  4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1035 to worklist
  Adding insn 1033 to worklist
  Adding insn 7240 to worklist
  Adding insn 7239 to worklist
  Adding insn 1031 to worklist
processing block 92 lr out =  4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1026 to worklist
  Adding insn 1024 to worklist
  Adding insn 7242 to worklist
  Adding insn 7241 to worklist
  Adding insn 1022 to worklist
processing block 91 lr out =  4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1017 to worklist
  Adding insn 1015 to worklist
  Adding insn 7244 to worklist
  Adding insn 7243 to worklist
processing block 90 lr out =  0 [r0] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 1007 to worklist
  Adding insn 1003 to worklist
  Adding insn 1002 to worklist
  Adding insn 7246 to worklist
  Adding insn 7245 to worklist
  Adding insn 1000 to worklist
processing block 89 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 994 to worklist
  Adding insn 991 to worklist
  Adding insn 990 to worklist
processing block 88 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 986 to worklist
  Adding insn 985 to worklist
  Adding insn 7248 to worklist
  Adding insn 7247 to worklist
  Adding insn 983 to worklist
processing block 87 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 977 to worklist
  Adding insn 976 to worklist
processing block 85 lr out =  3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 968 to worklist
  Adding insn 6465 to worklist
processing block 84 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 962 to worklist
  Adding insn 954 to worklist
processing block 70 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 22 to worklist
  Adding insn 804 to worklist
  Adding insn 7268 to worklist
  Adding insn 7267 to worklist
  Adding insn 7266 to worklist
  Adding insn 7265 to worklist
  Adding insn 801 to worklist
processing block 480 lr out =  5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 72 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 23 to worklist
  Adding insn 827 to worklist
  Adding insn 826 to worklist
  Adding insn 7264 to worklist
  Adding insn 7263 to worklist
  Adding insn 824 to worklist
processing block 75 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 26 to worklist
  Adding insn 863 to worklist
  Adding insn 862 to worklist
processing block 76 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 24 to worklist
  Adding insn 891 to worklist
  Adding insn 890 to worklist
  Adding insn 7260 to worklist
  Adding insn 7259 to worklist
  Adding insn 888 to worklist
  Adding insn 878 to worklist
  Adding insn 881 to worklist
  Adding insn 880 to worklist
  Adding insn 7258 to worklist
  Adding insn 7257 to worklist
  Adding insn 7256 to worklist
  Adding insn 7255 to worklist
processing block 74 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 858 to worklist
  Adding insn 854 to worklist
  Adding insn 847 to worklist
  Adding insn 850 to worklist
  Adding insn 849 to worklist
  Adding insn 7262 to worklist
  Adding insn 7261 to worklist
processing block 83 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 25 to worklist
processing block 80 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 923 to worklist
  Adding insn 921 to worklist
processing block 82 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 944 to worklist
  Adding insn 942 to worklist
processing block 81 lr out =  1 [r1] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 937 to worklist
  Adding insn 935 to worklist
  Adding insn 7250 to worklist
  Adding insn 7249 to worklist
  Adding insn 933 to worklist
processing block 79 lr out =  1 [r1] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 916 to worklist
  Adding insn 914 to worklist
  Adding insn 7252 to worklist
  Adding insn 7251 to worklist
  Adding insn 912 to worklist
processing block 78 lr out =  0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 906 to worklist
  Adding insn 904 to worklist
  Adding insn 7254 to worklist
  Adding insn 7253 to worklist
  Adding insn 902 to worklist
processing block 77 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 897 to worklist
processing block 73 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 839 to worklist
  Adding insn 837 to worklist
  Adding insn 836 to worklist
  Adding insn 835 to worklist
processing block 71 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 815 to worklist
  Adding insn 813 to worklist
  Adding insn 812 to worklist
  Adding insn 811 to worklist
processing block 479 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 5158 to worklist
  Adding insn 5155 to worklist
  Adding insn 5154 to worklist
  Adding insn 5153 to worklist
processing block 69 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 68 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 789 to worklist
  Adding insn 788 to worklist
processing block 67 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 785 to worklist
  Adding insn 783 to worklist
processing block 66 lr out =  5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7274 to worklist
  Adding insn 7273 to worklist
  Adding insn 7272 to worklist
  Adding insn 7271 to worklist
  Adding insn 7270 to worklist
  Adding insn 7269 to worklist
  Adding insn 19 to worklist
processing block 86 lr out =  3 [r3] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 27 to worklist
processing block 65 lr out =  5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 780 to worklist
  Adding insn 773 to worklist
  Adding insn 6460 to worklist
processing block 63 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 18 to worklist
processing block 62 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7279 to worklist
  Adding insn 7278 to worklist
  Adding insn 7277 to worklist
  Adding insn 764 to worklist
  Adding insn 7276 to worklist
  Adding insn 7275 to worklist
processing block 64 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 15 to worklist
processing block 61 lr out =  0 [r0] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 756 to worklist
  Adding insn 755 to worklist
processing block 60 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 752 to worklist
  Adding insn 751 to worklist
processing block 59 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 748 to worklist
  Adding insn 747 to worklist
  Adding insn 740 to worklist
  Adding insn 739 to worklist
  Adding insn 735 to worklist
processing block 58 lr out =  6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 732 to worklist
  Adding insn 730 to worklist
  Adding insn 6459 to worklist
processing block 57 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 726 to worklist
  Adding insn 725 to worklist
  Adding insn 724 to worklist
processing block 56 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 719 to worklist
  Adding insn 716 to worklist
  Adding insn 715 to worklist
  Adding insn 714 to worklist
processing block 55 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 710 to worklist
  Adding insn 707 to worklist
processing block 54 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 704 to worklist
  Adding insn 702 to worklist
  Adding insn 7281 to worklist
  Adding insn 7280 to worklist
  Adding insn 700 to worklist
processing block 53 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 695 to worklist
  Adding insn 693 to worklist
  Adding insn 7283 to worklist
  Adding insn 7282 to worklist
  Adding insn 691 to worklist
processing block 52 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 686 to worklist
  Adding insn 684 to worklist
  Adding insn 7285 to worklist
  Adding insn 7284 to worklist
  Adding insn 682 to worklist
processing block 51 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 677 to worklist
  Adding insn 675 to worklist
  Adding insn 7287 to worklist
  Adding insn 7286 to worklist
  Adding insn 673 to worklist
processing block 50 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 668 to worklist
  Adding insn 666 to worklist
  Adding insn 7289 to worklist
  Adding insn 7288 to worklist
  Adding insn 664 to worklist
processing block 49 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 659 to worklist
  Adding insn 657 to worklist
  Adding insn 7291 to worklist
  Adding insn 7290 to worklist
  Adding insn 655 to worklist
processing block 48 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 650 to worklist
  Adding insn 648 to worklist
  Adding insn 7293 to worklist
  Adding insn 7292 to worklist
processing block 47 lr out =  0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 640 to worklist
  Adding insn 636 to worklist
  Adding insn 635 to worklist
  Adding insn 7295 to worklist
  Adding insn 7294 to worklist
  Adding insn 633 to worklist
processing block 46 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7302 to worklist
  Adding insn 7301 to worklist
  Adding insn 6268 to worklist
  Adding insn 626 to worklist
  Adding insn 625 to worklist
  Adding insn 6269 to worklist
  Adding insn 7299 to worklist
  Adding insn 7298 to worklist
  Adding insn 7297 to worklist
  Adding insn 7296 to worklist
  Adding insn 623 to worklist
  Adding insn 608 to worklist
  Adding insn 607 to worklist
processing block 45 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 604 to worklist
  Adding insn 602 to worklist
  Adding insn 600 to worklist
  Adding insn 6271 to worklist
  Adding insn 7304 to worklist
  Adding insn 7303 to worklist
processing block 44 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 593 to worklist
processing block 43 lr out =  5 [r5] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 589 to worklist
  Adding insn 588 to worklist
  Adding insn 7308 to worklist
  Adding insn 7307 to worklist
  Adding insn 6273 to worklist
  Adding insn 585 to worklist
  Adding insn 584 to worklist
  Adding insn 583 to worklist
  Adding insn 582 to worklist
  Adding insn 567 to worklist
  Adding insn 566 to worklist
processing block 42 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 563 to worklist
  Adding insn 561 to worklist
  Adding insn 7310 to worklist
  Adding insn 7309 to worklist
processing block 41 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 554 to worklist
  Adding insn 552 to worklist
  Adding insn 551 to worklist
  Adding insn 550 to worklist
processing block 40 lr out =  0 [r0] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 6274 to worklist
  Adding insn 547 to worklist
  Adding insn 544 to worklist
  Adding insn 6275 to worklist
  Adding insn 542 to worklist
  Adding insn 541 to worklist
  Adding insn 539 to worklist
  Adding insn 536 to worklist
  Adding insn 535 to worklist
  Adding insn 7315 to worklist
  Adding insn 7314 to worklist
  Adding insn 530 to worklist
  Adding insn 7313 to worklist
  Adding insn 7312 to worklist
  Adding insn 529 to worklist
  Adding insn 6458 to worklist
processing block 37 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
processing block 38 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 10 to worklist
processing block 39 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 11 to worklist
processing block 36 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 7324 to worklist
  Adding insn 7323 to worklist
  Adding insn 6278 to worklist
  Adding insn 523 to worklist
  Adding insn 522 to worklist
  Adding insn 6279 to worklist
  Adding insn 7321 to worklist
  Adding insn 7320 to worklist
  Adding insn 7319 to worklist
  Adding insn 7318 to worklist
  Adding insn 520 to worklist
processing block 35 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 503 to worklist
  Adding insn 501 to worklist
  Adding insn 7326 to worklist
  Adding insn 7325 to worklist
  Adding insn 499 to worklist
processing block 34 lr out =  0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 494 to worklist
  Adding insn 492 to worklist
  Adding insn 7328 to worklist
  Adding insn 7327 to worklist
  Adding insn 490 to worklist
processing block 33 lr out =  0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 485 to worklist
  Adding insn 483 to worklist
  Adding insn 7330 to worklist
  Adding insn 7329 to worklist
processing block 32 lr out =  0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 476 to worklist
  Adding insn 469 to worklist
  Adding insn 7336 to worklist
  Adding insn 7335 to worklist
  Adding insn 472 to worklist
  Adding insn 471 to worklist
  Adding insn 7334 to worklist
  Adding insn 7333 to worklist
  Adding insn 459 to worklist
  Adding insn 7332 to worklist
  Adding insn 7331 to worklist
  Adding insn 460 to worklist
  Adding insn 451 to worklist
  Adding insn 452 to worklist
processing block 31 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 446 to worklist
processing block 30 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 443 to worklist
  Adding insn 6453 to worklist
processing block 29 lr out =  2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 439 to worklist
  Adding insn 438 to worklist
processing block 28 lr out =  2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 434 to worklist
  Adding insn 431 to worklist
processing block 27 lr out =  2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 425 to worklist
processing block 26 lr out =  3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 421 to worklist
  Adding insn 420 to worklist
processing block 25 lr out =  3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 417 to worklist
  Adding insn 414 to worklist
  Adding insn 6125 to worklist
  Adding insn 6124 to worklist
processing block 24 lr out =  2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 405 to worklist
  Adding insn 404 to worklist
processing block 23 lr out =  2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 400 to worklist
  Adding insn 397 to worklist
processing block 22 lr out =  2 [r2] 3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 391 to worklist
processing block 21 lr out =  3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 387 to worklist
  Adding insn 386 to worklist
processing block 20 lr out =  3 [r3] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 383 to worklist
  Adding insn 380 to worklist
  Adding insn 377 to worklist
processing block 19 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 372 to worklist
  Adding insn 373 to worklist
  Adding insn 370 to worklist
  Adding insn 367 to worklist
  Adding insn 368 to worklist
  Adding insn 365 to worklist
processing block 18 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 361 to worklist
  Adding insn 358 to worklist
  Adding insn 357 to worklist
  Adding insn 356 to worklist
processing block 17 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 352 to worklist
  Adding insn 349 to worklist
processing block 16 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 346 to worklist
  Adding insn 344 to worklist
  Adding insn 7338 to worklist
  Adding insn 7337 to worklist
  Adding insn 342 to worklist
processing block 15 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 337 to worklist
  Adding insn 335 to worklist
  Adding insn 7340 to worklist
  Adding insn 7339 to worklist
  Adding insn 333 to worklist
processing block 14 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 328 to worklist
  Adding insn 326 to worklist
  Adding insn 7342 to worklist
  Adding insn 7341 to worklist
  Adding insn 324 to worklist
processing block 13 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 319 to worklist
  Adding insn 317 to worklist
  Adding insn 7344 to worklist
  Adding insn 7343 to worklist
  Adding insn 315 to worklist
processing block 12 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 310 to worklist
  Adding insn 308 to worklist
  Adding insn 7346 to worklist
  Adding insn 7345 to worklist
  Adding insn 306 to worklist
processing block 11 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 301 to worklist
  Adding insn 299 to worklist
  Adding insn 7348 to worklist
  Adding insn 7347 to worklist
  Adding insn 297 to worklist
processing block 10 lr out =  4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 292 to worklist
  Adding insn 290 to worklist
  Adding insn 7350 to worklist
  Adding insn 7349 to worklist
processing block 9 lr out =  0 [r0] 4 [r4] 6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 282 to worklist
  Adding insn 278 to worklist
  Adding insn 275 to worklist
  Adding insn 277 to worklist
  Adding insn 7352 to worklist
  Adding insn 7351 to worklist
  Adding insn 271 to worklist
processing block 8 lr out =  6 [r6] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 268 to worklist
  Adding insn 265 to worklist
processing block 6 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
  Adding insn 256 to worklist
processing block 5 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
  Adding insn 249 to worklist
  Adding insn 245 to worklist
  Adding insn 243 to worklist
  Adding insn 242 to worklist
  Adding insn 240 to worklist
  Adding insn 239 to worklist
  Adding insn 236 to worklist
  Adding insn 232 to worklist
  Adding insn 235 to worklist
  Adding insn 6281 to worklist
  Adding insn 238 to worklist
  Adding insn 231 to worklist
processing block 4 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
  Adding insn 224 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
processing block 2 lr out =  4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
  Adding insn 201 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 184 to worklist
  Adding insn 186 to worklist
  Adding insn 185 to worklist
  Adding insn 2 to worklist
  Adding insn 7364 to worklist
  Adding insn 7363 to worklist
DCE: Deleting insn 6036
deleting insn with uid = 6036.
DCE: Deleting insn 6044
deleting insn with uid = 6044.
DCE: Deleting insn 6054
deleting insn with uid = 6054.
DCE: Deleting insn 2730
deleting insn with uid = 2730.
DCE: Deleting insn 7023
deleting insn with uid = 7023.
DCE: Deleting insn 7022
deleting insn with uid = 7022.
DCE: Deleting insn 2728
deleting insn with uid = 2728.


try_optimize_cfg iteration 1

Forwarding edge 68->69 to 479 failed.
Forwarding edge 160->161 to 165 failed.
Conditionals in bb 160 and 162 match.
Conditionals in bb 160 and 162 match.
Forwarding edge 209->210 to 482 failed.
Forwarding edge 220->221 to 485 failed.
Forwarding edge 224->225 to 227 failed.
Forwarding edge 303->304 to 306 failed.
Forwarding edge 340->341 to 490 failed.
Forwarding edge 402->403 to 493 failed.
Forwarding edge 415->416 to 495 failed.
Forwarding edge 426->427 to 498 failed.
Forwarding edge 469->470 to 475 failed.
Forwarding edge 479->480 to 70 failed.
Forwarding edge 482->483 to 223 failed.
Forwarding edge 488->489 to 273 failed.
Forwarding edge 490->491 to 343 failed.
Forwarding edge 493->494 to 405 failed.
Forwarding edge 495->496 to 429 failed.
Forwarding edge 499->500 to 442 failed.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 493 n_edges 804 count 576 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 493 n_edges 804 count 547 (  1.1)
(note 1 0 145 NOTE_INSN_DELETED)

(note 145 1 7362 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 7362 145 7363 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -36 [0xffffffffffffffdc]))) [36 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) src/switch_core_media.c:2891 -1
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 10 sl)
            (expr_list:REG_DEAD (reg:SI 6 r6)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -36 [0xffffffffffffffdc])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [36 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [36 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [36 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [36 S4 A32])
                                (reg:SI 7 r7))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 16 [0x10])) [36 S4 A32])
                                (reg:SI 8 r8))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 20 [0x14])) [36 S4 A32])
                                (reg:SI 9 r9))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 24 [0x18])) [36 S4 A32])
                                (reg:SI 10 sl))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 28 [0x1c])) [36 S4 A32])
                                (reg:SI 11 fp))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 32 [0x20])) [36 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(insn/f 7363 7362 7364 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -1280 [0xfffffffffffffb00]))) src/switch_core_media.c:2891 -1
     (nil))

(insn/f 7364 7363 7365 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -4 [0xfffffffffffffffc]))) src/switch_core_media.c:2891 -1
     (nil))

(note 7365 7364 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 7365 147 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 147 6 148 2 (var_location:QI match (const_int 0 [0])) src/switch_core_media.c:2892 -1
     (nil))

(debug_insn 148 147 149 2 (var_location:QI best_te (const_int 0 [0])) src/switch_core_media.c:2893 -1
     (nil))

(debug_insn 149 148 150 2 (var_location:QI te (const_int 0 [0])) src/switch_core_media.c:2893 -1
     (nil))

(debug_insn 150 149 151 2 (var_location:QI cng_pt (const_int 0 [0])) src/switch_core_media.c:2893 -1
     (nil))

(debug_insn 151 150 152 2 (var_location:SI ptime (const_int 0 [0])) src/switch_core_media.c:2896 -1
     (nil))

(debug_insn 152 151 153 2 (var_location:SI dptime (const_int 0 [0])) src/switch_core_media.c:2896 -1
     (nil))

(debug_insn 153 152 154 2 (var_location:SI maxptime (const_int 0 [0])) src/switch_core_media.c:2896 -1
     (nil))

(debug_insn 154 153 155 2 (var_location:SI dmaxptime (const_int 0 [0])) src/switch_core_media.c:2896 -1
     (nil))

(debug_insn 155 154 156 2 (var_location:SI sendonly (const_int 0 [0])) src/switch_core_media.c:2897 -1
     (nil))

(debug_insn 156 155 157 2 (var_location:SI recvonly (const_int 0 [0])) src/switch_core_media.c:2897 -1
     (nil))

(debug_insn 157 156 158 2 (var_location:SI greedy (const_int 0 [0])) src/switch_core_media.c:2898 -1
     (nil))

(debug_insn 158 157 159 2 (var_location:SI x (const_int 0 [0])) src/switch_core_media.c:2898 -1
     (nil))

(debug_insn 159 158 182 2 (var_location:SI skip (const_int 0 [0])) src/switch_core_media.c:2898 -1
     (nil))

(note 182 159 5 2 NOTE_INSN_DELETED)

(insn 5 182 2 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 92 [0x5c])) [35 %sfp+-1188 S4 A32])
        (reg:SI 3 r3 [ sdp_type ])) src/switch_core_media.c:2891 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ sdp_type ])
        (nil)))

(insn 2 5 3 2 (set (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (reg:SI 0 r0 [ session ])) src/switch_core_media.c:2891 625 {*arm_movsi_vfp}
     (nil))

(insn 3 2 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 176 [0xb0])) [35 %sfp+-1104 S4 A32])
        (reg:SI 1 r1 [ r_sdp ])) src/switch_core_media.c:2891 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ r_sdp ])
        (nil)))

(insn 4 3 189 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 200 [0xc8])) [35 %sfp+-1080 S4 A32])
        (reg:SI 2 r2 [ proceed ])) src/switch_core_media.c:2891 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ proceed ])
        (nil)))

(note 189 4 161 2 NOTE_INSN_DELETED)

(call_insn 161 189 162 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_session_get_channel") [flags 0x41]  <function_decl 0x406f3f80 switch_core_session_get_channel>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2899 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 162 161 163 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 184 [0xb8])) [35 %sfp+-1096 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:2899 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 163 162 164 2 (var_location:SI channel (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 184 [0xb8])) [35 %sfp+-1096 S4 A32])) src/switch_core_media.c:2899 -1
     (nil))

(debug_insn 164 163 165 2 (var_location:SI crypto (const_int 0 [0])) src/switch_core_media.c:2901 -1
     (nil))

(debug_insn 165 164 166 2 (var_location:SI got_crypto (const_int 0 [0])) src/switch_core_media.c:2902 -1
     (nil))

(debug_insn 166 165 167 2 (var_location:SI got_video_crypto (const_int 0 [0])) src/switch_core_media.c:2902 -1
     (nil))

(debug_insn 167 166 168 2 (var_location:SI got_audio (const_int 0 [0])) src/switch_core_media.c:2902 -1
     (nil))

(debug_insn 168 167 169 2 (var_location:SI got_avp (const_int 0 [0])) src/switch_core_media.c:2902 -1
     (nil))

(debug_insn 169 168 170 2 (var_location:SI got_video_avp (const_int 0 [0])) src/switch_core_media.c:2902 -1
     (nil))

(debug_insn 170 169 171 2 (var_location:SI got_video_savp (const_int 0 [0])) src/switch_core_media.c:2902 -1
     (nil))

(debug_insn 171 170 172 2 (var_location:SI got_savp (const_int 0 [0])) src/switch_core_media.c:2902 -1
     (nil))

(debug_insn 172 171 173 2 (var_location:SI got_udptl (const_int 0 [0])) src/switch_core_media.c:2902 -1
     (nil))

(debug_insn 173 172 174 2 (var_location:SI got_webrtc (const_int 0 [0])) src/switch_core_media.c:2902 -1
     (nil))

(debug_insn 174 173 175 2 (var_location:SI scrooge (const_int 0 [0])) src/switch_core_media.c:2903 -1
     (nil))

(debug_insn 175 174 176 2 (var_location:SI parser (const_int 0 [0])) src/switch_core_media.c:2904 -1
     (nil))

(debug_insn 176 175 177 2 (var_location:SI reneg (const_int 1 [0x1])) src/switch_core_media.c:2906 -1
     (nil))

(debug_insn 177 176 178 2 (var_location:SI near_rate (const_int 0 [0])) src/switch_core_media.c:2911 -1
     (nil))

(debug_insn 178 177 179 2 (var_location:SI mimp (const_int 0 [0])) src/switch_core_media.c:2912 -1
     (nil))

(debug_insn 179 178 180 2 (var_location:SI near_match (const_int 0 [0])) src/switch_core_media.c:2912 -1
     (nil))

(debug_insn 180 179 181 2 (var_location:SI mmap (const_int 0 [0])) src/switch_core_media.c:2913 -1
     (nil))

(debug_insn 181 180 185 2 (var_location:SI near_map (const_int 0 [0])) src/switch_core_media.c:2913 -1
     (nil))

(insn 185 181 186 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) src/switch_core_media.c:2914 625 {*arm_movsi_vfp}
     (nil))

(insn 186 185 184 2 (set (reg:SI 2 r2)
        (const_int 480 [0x1e0])) src/switch_core_media.c:2914 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 480 [0x1e0])
        (nil)))

(insn 184 186 187 2 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))) src/switch_core_media.c:2914 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))
        (nil)))

(call_insn 187 184 191 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0x41afec00 memset>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2914 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 191 187 192 2 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 704 [0x2c0]))) src/switch_core_media.c:2915 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 704 [0x2c0]))
        (nil)))

(insn 192 191 193 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) src/switch_core_media.c:2915 625 {*arm_movsi_vfp}
     (nil))

(insn 193 192 194 2 (set (reg:SI 2 r2)
        (const_int 480 [0x1e0])) src/switch_core_media.c:2915 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 480 [0x1e0])
        (nil)))

(call_insn 194 193 196 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0x41afec00 memset>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2915 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(debug_insn 196 194 197 2 (var_location:SI codec_ms (const_int 0 [0])) src/switch_core_media.c:2916 -1
     (nil))

(debug_insn 197 196 198 2 (var_location:SI remote_codec_rate (const_int 0 [0])) src/switch_core_media.c:2917 -1
     (nil))

(debug_insn 198 197 199 2 (var_location:SI fmtp_remote_codec_rate (const_int 0 [0])) src/switch_core_media.c:2917 -1
     (nil))

(debug_insn 199 198 200 2 (var_location:SI m_idx (const_int 0 [0])) src/switch_core_media.c:2919 -1
     (nil))

(debug_insn 200 199 201 2 (var_location:SI nm_idx (const_int 0 [0])) src/switch_core_media.c:2920 -1
     (nil))

(insn 201 200 202 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
            (const_int 0 [0]))) src/switch_core_media.c:2922 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 202 201 203 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 219)
            (pc))) src/switch_core_media.c:2922 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil)))
 -> 219)

(note 203 202 204 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 204 203 206 3 NOTE_INSN_DELETED)

(note 206 204 212 3 NOTE_INSN_DELETED)

(note 212 206 7355 3 NOTE_INSN_DELETED)

(insn 7355 212 7356 3 (set (reg:SI 0 r0)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC37") [flags 0x82]  <var_decl 0x41de8420 *.LC37>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 896 [0x380])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2922 171 {pic_load_addr_32bit}
     (nil))

(insn 7356 7355 7357 3 (set (reg:SI 0 r0)
        (unspec:SI [
                (reg:SI 0 r0)
                (const_int 8 [0x8])
                (const_int 896 [0x380])
            ] 4)) src/switch_core_media.c:2922 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC37") [flags 0x82]  <var_decl 0x41de8420 *.LC37>)
        (nil)))

(insn 7357 7356 7358 3 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 897 [0x381])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2922 171 {pic_load_addr_32bit}
     (nil))

(insn 7358 7357 215 3 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 897 [0x381])
            ] 4)) src/switch_core_media.c:2922 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 215 7358 7360 3 (set (reg:SI 2 r2)
        (const_int 2922 [0xb6a])) src/switch_core_media.c:2922 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2922 [0xb6a])
        (nil)))

(insn 7360 215 7361 3 (set (reg/f:SI 3 r3 [1043])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 898 [0x382])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2922 171 {pic_load_addr_32bit}
     (nil))

(insn 7361 7360 6282 3 (set (reg/f:SI 3 r3 [1043])
        (unspec:SI [
                (reg/f:SI 3 r3 [1043])
                (const_int 8 [0x8])
                (const_int 898 [0x382])
            ] 4)) src/switch_core_media.c:2922 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6282 7361 216 3 (set (reg/f:SI 3 r3 [1045])
        (plus:SI (reg/f:SI 3 r3 [1043])
            (const_int 1760 [0x6e0]))) src/switch_core_media.c:2922 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1760 [0x6e0])))
        (nil)))

(insn 216 6282 217 3 (set (reg:SI 3 r3)
        (plus:SI (reg/f:SI 3 r3 [1045])
            (const_int 8 [0x8]))) src/switch_core_media.c:2922 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1768 [0x6e8])))
        (nil)))

(call_insn 217 216 218 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("__assert_fail") [flags 0x41]  <function_decl 0x4040d180 __assert_fail>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2922 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_NORETURN (const_int 0 [0])
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 218 217 219)

(code_label 219 218 220 4 1330 "" [1 uses])

(note 220 219 221 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 4 (set (reg:SI 3 r3 [1046])
        (const_int 22220 [0x56cc])) src/switch_core_media.c:2924 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 22220 [0x56cc])
        (nil)))

(insn 222 221 223 4 (set (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (reg:SI 3 r3 [1046])) [2 session_161(D)->media_handle+0 S4 A32])) src/switch_core_media.c:2924 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1046])
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                    (const_int 22220 [0x56cc])) [2 session_161(D)->media_handle+0 S4 A32])
            (nil))))

(debug_insn 223 222 224 4 (var_location:SI smh (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:2924 -1
     (nil))

(insn 224 223 225 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 10 sl [orig:233 smh ] [233])
            (const_int 0 [0]))) src/switch_core_media.c:2924 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 225 224 226 4 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5377)
            (pc))) src/switch_core_media.c:2924 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2164 [0x874])
            (nil)))
 -> 5377)

(note 226 225 247 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 247 226 227 5 NOTE_INSN_DELETED)

(debug_insn 227 247 228 5 (var_location:SI D#15 (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (const_int 80 [0x50]))) src/switch_core_media.c:2928 -1
     (nil))

(debug_insn 228 227 229 5 (var_location:SI a_engine (debug_expr:SI D#15)) src/switch_core_media.c:2928 -1
     (nil))

(debug_insn 229 228 230 5 (var_location:SI D#14 (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (const_int 11496 [0x2ce8]))) src/switch_core_media.c:2929 -1
     (nil))

(debug_insn 230 229 231 5 (var_location:SI v_engine (debug_expr:SI D#14)) src/switch_core_media.c:2929 -1
     (nil))

(insn 231 230 238 5 (set (reg/f:SI 2 r2 [1047])
        (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
            (const_int 23040 [0x5a00]))) src/switch_core_media.c:2931 4 {*arm_addsi3}
     (nil))

(insn 238 231 6281 5 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 176 [0xb0])) [35 %sfp+-1104 S4 A32])) src/switch_core_media.c:2934 625 {*arm_movsi_vfp}
     (nil))

(insn 6281 238 235 5 (set (reg:SI 3 r3 [1049])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:2932 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 235 6281 232 5 (set (reg/f:SI 3 r3 [orig:1048 smh_186->mparams ] [1048])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [1049])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:2932 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 232 235 6446 5 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1047])
            (const_int 76 [0x4c]))) src/switch_core_media.c:2931 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
            (const_int 23116 [0x5a4c]))
        (nil)))

(insn 6446 232 233 5 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [35 %sfp+-1164 S4 A32])
        (reg:SI 2 r2)) src/switch_core_media.c:2931 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(debug_insn 233 6446 236 5 (var_location:SI codec_array (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 116 [0x74])) [35 %sfp+-1164 S4 A32])) src/switch_core_media.c:2931 -1
     (nil))

(insn 236 233 6447 5 (set (reg:SI 3 r3)
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:1048 smh_186->mparams ] [1048])
                (const_int 128 [0x80])) [4 D.44471_191->num_codecs+0 S4 A32])) src/switch_core_media.c:2932 625 {*arm_movsi_vfp}
     (nil))

(insn 6447 236 237 5 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [35 %sfp+-1192 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:2932 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(debug_insn 237 6447 239 5 (var_location:SI total_codecs (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 88 [0x58])) [35 %sfp+-1192 S4 A32])) src/switch_core_media.c:2932 -1
     (nil))

(call_insn/i 239 237 240 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41]  <function_decl 0x402f3a80 strlen>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2934 236 {*call_value_symbol}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 240 239 242 5 (set (reg:SI 2 r2 [1050])
        (reg:SI 0 r0)) src/switch_core_media.c:2934 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 242 240 243 5 (set (reg:SI 0 r0)
        (const_int 0 [0])) src/switch_core_media.c:2934 625 {*arm_movsi_vfp}
     (nil))

(insn 243 242 245 5 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 176 [0xb0])) [35 %sfp+-1104 S4 A32])) src/switch_core_media.c:2934 625 {*arm_movsi_vfp}
     (nil))

(insn 245 243 246 5 (set (reg:SI 3 r3)
        (reg:SI 0 r0)) src/switch_core_media.c:2934 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(call_insn 246 245 248 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sdp_parse") [flags 0x41]  <function_decl 0x4144de00 sdp_parse>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2934 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 248 246 249 5 (var_location:SI parser (reg:SI 0 r0)) src/switch_core_media.c:2934 -1
     (nil))

(insn 249 248 6448 5 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 4 r4)
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:2934 176 {*movsi_compare0}
     (nil))

(insn 6448 249 250 5 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 208 [0xd0])) [35 %sfp+-1072 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:2934 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 250 6448 251 5 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5381)
            (pc))) src/switch_core_media.c:2934 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2164 [0x874])
            (nil)))
 -> 5381)

(note 251 250 254 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 254 251 253 6 NOTE_INSN_DELETED)

(call_insn 253 254 255 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sdp_session") [flags 0x41]  <function_decl 0x4144df00 sdp_session>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2938 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(debug_insn 255 253 256 6 (var_location:SI sdp (reg:SI 0 r0)) src/switch_core_media.c:2938 -1
     (nil))

(insn 256 255 6449 6 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 0 r0)
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:2938 176 {*movsi_compare0}
     (nil))

(insn 6449 256 257 6 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:2938 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 257 6449 258 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 263)
            (pc))) src/switch_core_media.c:2938 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
            (nil)))
 -> 263)

(note 258 257 259 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 7 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 208 [0xd0])) [35 %sfp+-1072 S4 A32])) src/switch_core_media.c:2939 625 {*arm_movsi_vfp}
     (nil))

(call_insn 260 259 6450 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("sdp_parser_free") [flags 0x41]  <function_decl 0x4144df80 sdp_parser_free>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2939 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 6450 260 142 7 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:2940 625 {*arm_movsi_vfp}
     (nil))

(insn 142 6450 5780 7 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:2940 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(jump_insn 5780 142 5781 7 (set (pc)
        (label_ref 5136)) src/switch_core_media.c:2940 223 {*arm_jump}
     (nil)
 -> 5136)

(barrier 5781 5780 263)

(code_label 263 5781 264 8 1332 "" [1 uses])

(note 264 263 267 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 267 264 265 8 NOTE_INSN_DELETED)

(insn 265 267 266 8 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:2943 625 {*arm_movsi_vfp}
     (nil))

(call_insn 266 265 268 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("dtls_ok") [flags 0x3]  <function_decl 0x414f3900 dtls_ok>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2943 236 {*call_value_symbol}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 268 266 269 8 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:2943 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 269 268 270 8 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 375)
            (pc))) src/switch_core_media.c:2943 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 375)

(note 270 269 272 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 272 270 273 9 NOTE_INSN_DELETED)

(note 273 272 280 9 NOTE_INSN_DELETED)

(note 280 273 271 9 NOTE_INSN_DELETED)

(insn 271 280 7351 9 (set (reg/f:SI 3 r3 [orig:1051 smh_186->session ] [1051])
        (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])) src/switch_core_media.c:2943 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])
        (nil)))

(insn 7351 271 7352 9 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC295") [flags 0x82]  <var_decl 0x40406600 *.LC295>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 899 [0x383])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2943 171 {pic_load_addr_32bit}
     (nil))

(insn 7352 7351 277 9 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 899 [0x383])
            ] 4)) src/switch_core_media.c:2943 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC295") [flags 0x82]  <var_decl 0x40406600 *.LC295>)
        (nil)))

(insn 277 7352 275 9 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:2943 625 {*arm_movsi_vfp}
     (nil))

(insn 275 277 278 9 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:1051 smh_186->session ] [1051])
                (const_int 24 [0x18])) [2 D.44481_201->channel+0 S4 A32])) src/switch_core_media.c:2943 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1051 smh_186->session ] [1051])
        (nil)))

(insn 278 275 279 9 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:2943 625 {*arm_movsi_vfp}
     (nil))

(call_insn 279 278 281 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2943 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 281 279 282 9 (var_location:SI tmp (reg:SI 0 r0)) src/switch_core_media.c:2943 -1
     (nil))

(insn 282 281 283 9 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:2943 176 {*movsi_compare0}
     (nil))

(jump_insn 283 282 284 9 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 375)
            (pc))) src/switch_core_media.c:2943 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 375)

(note 284 283 286 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 286 284 291 10 NOTE_INSN_DELETED)

(note 291 286 285 10 NOTE_INSN_DELETED)

(debug_insn 285 291 7349 10 (var_location:SI expr (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])) -1
     (nil))

(insn 7349 285 7350 10 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC30") [flags 0x82]  <var_decl 0x41de80c0 *.LC30>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 900 [0x384])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:461 171 {pic_load_addr_32bit}
     (nil))

(insn 7350 7349 290 10 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 900 [0x384])
            ] 4)) ./src/include/switch_utils.h:461 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC30") [flags 0x82]  <var_decl 0x41de80c0 *.LC30>)
        (nil)))

(call_insn/i 290 7350 292 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:461 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 292 290 293 10 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:468 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 293 292 294 10 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 363)
            (pc))) ./src/include/switch_utils.h:468 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 363)

(note 294 293 295 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 295 294 300 11 NOTE_INSN_DELETED)

(note 300 295 297 11 NOTE_INSN_DELETED)

(insn 297 300 7347 11 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])) ./src/include/switch_utils.h:462 625 {*arm_movsi_vfp}
     (nil))

(insn 7347 297 7348 11 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC31") [flags 0x82]  <var_decl 0x41de8120 *.LC31>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 901 [0x385])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:462 171 {pic_load_addr_32bit}
     (nil))

(insn 7348 7347 299 11 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 901 [0x385])
            ] 4)) ./src/include/switch_utils.h:462 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82]  <var_decl 0x41de8120 *.LC31>)
        (nil)))

(call_insn/i 299 7348 301 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:462 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 301 299 302 11 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:461 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 302 301 303 11 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 363)
            (pc))) ./src/include/switch_utils.h:461 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 363)

(note 303 302 304 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 304 303 309 12 NOTE_INSN_DELETED)

(note 309 304 306 12 NOTE_INSN_DELETED)

(insn 306 309 7345 12 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])) ./src/include/switch_utils.h:463 625 {*arm_movsi_vfp}
     (nil))

(insn 7345 306 7346 12 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC32") [flags 0x82]  <var_decl 0x41de8180 *.LC32>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 902 [0x386])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:463 171 {pic_load_addr_32bit}
     (nil))

(insn 7346 7345 308 12 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 902 [0x386])
            ] 4)) ./src/include/switch_utils.h:463 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82]  <var_decl 0x41de8180 *.LC32>)
        (nil)))

(call_insn/i 308 7346 310 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:463 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 310 308 311 12 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:462 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 311 310 312 12 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 363)
            (pc))) ./src/include/switch_utils.h:462 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 363)

(note 312 311 313 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 313 312 318 13 NOTE_INSN_DELETED)

(note 318 313 315 13 NOTE_INSN_DELETED)

(insn 315 318 7343 13 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])) ./src/include/switch_utils.h:464 625 {*arm_movsi_vfp}
     (nil))

(insn 7343 315 7344 13 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC33") [flags 0x82]  <var_decl 0x41de81e0 *.LC33>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 903 [0x387])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:464 171 {pic_load_addr_32bit}
     (nil))

(insn 7344 7343 317 13 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 903 [0x387])
            ] 4)) ./src/include/switch_utils.h:464 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82]  <var_decl 0x41de81e0 *.LC33>)
        (nil)))

(call_insn/i 317 7344 319 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:464 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 319 317 320 13 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:463 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 320 319 321 13 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 363)
            (pc))) ./src/include/switch_utils.h:463 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 363)

(note 321 320 322 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 322 321 327 14 NOTE_INSN_DELETED)

(note 327 322 324 14 NOTE_INSN_DELETED)

(insn 324 327 7341 14 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])) ./src/include/switch_utils.h:465 625 {*arm_movsi_vfp}
     (nil))

(insn 7341 324 7342 14 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC34") [flags 0x82]  <var_decl 0x41de8240 *.LC34>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 904 [0x388])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:465 171 {pic_load_addr_32bit}
     (nil))

(insn 7342 7341 326 14 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 904 [0x388])
            ] 4)) ./src/include/switch_utils.h:465 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82]  <var_decl 0x41de8240 *.LC34>)
        (nil)))

(call_insn/i 326 7342 328 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:465 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 328 326 329 14 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:464 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 329 328 330 14 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 363)
            (pc))) ./src/include/switch_utils.h:464 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 363)

(note 330 329 331 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 331 330 336 15 NOTE_INSN_DELETED)

(note 336 331 333 15 NOTE_INSN_DELETED)

(insn 333 336 7339 15 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])) ./src/include/switch_utils.h:466 625 {*arm_movsi_vfp}
     (nil))

(insn 7339 333 7340 15 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC35") [flags 0x82]  <var_decl 0x41de82a0 *.LC35>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 905 [0x389])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:466 171 {pic_load_addr_32bit}
     (nil))

(insn 7340 7339 335 15 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 905 [0x389])
            ] 4)) ./src/include/switch_utils.h:466 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC35") [flags 0x82]  <var_decl 0x41de82a0 *.LC35>)
        (nil)))

(call_insn/i 335 7340 337 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:466 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 337 335 338 15 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:465 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 338 337 339 15 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 363)
            (pc))) ./src/include/switch_utils.h:465 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 363)

(note 339 338 340 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 340 339 345 16 NOTE_INSN_DELETED)

(note 345 340 342 16 NOTE_INSN_DELETED)

(insn 342 345 7337 16 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])) ./src/include/switch_utils.h:467 625 {*arm_movsi_vfp}
     (nil))

(insn 7337 342 7338 16 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC36") [flags 0x82]  <var_decl 0x41de8300 *.LC36>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 906 [0x38a])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:467 171 {pic_load_addr_32bit}
     (nil))

(insn 7338 7337 344 16 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 906 [0x38a])
            ] 4)) ./src/include/switch_utils.h:467 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC36") [flags 0x82]  <var_decl 0x41de8300 *.LC36>)
        (nil)))

(call_insn/i 344 7338 346 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:467 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 346 344 347 16 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:466 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 347 346 348 16 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 363)
            (pc))) ./src/include/switch_utils.h:466 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil)))
 -> 363)

(note 348 347 351 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 351 348 349 17 NOTE_INSN_DELETED)

(insn 349 351 350 17 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])) ./src/include/switch_utils.h:468 625 {*arm_movsi_vfp}
     (nil))

(call_insn 350 349 352 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_is_number") [flags 0x41]  <function_decl 0x407e7e80 switch_is_number>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:468 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 352 350 353 17 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:467 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 353 352 354 17 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 375)
            (pc))) ./src/include/switch_utils.h:467 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 375)

(note 354 353 360 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 360 354 355 18 NOTE_INSN_DELETED)

(debug_insn 355 360 356 18 (var_location:SI __nptr (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])) -1
     (nil))

(insn 356 355 357 18 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:242 tmp ] [242])
        (nil)))

(insn 357 356 358 18 (set (reg:SI 1 r1)
        (const_int 0 [0])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 358 357 359 18 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 359 358 361 18 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 361 359 362 18 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:468 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 362 361 363 18 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 375)
            (pc))) ./src/include/switch_utils.h:468 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil)))
 -> 375)

(code_label 363 362 364 19 1334 "" [7 uses])

(note 364 363 366 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 366 364 371 19 NOTE_INSN_DELETED)

(note 371 366 365 19 NOTE_INSN_DELETED)

(insn 365 371 368 19 (set (reg/f:SI 3 r3 [orig:1069 smh_186->session ] [1069])
        (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])) src/switch_core_media.c:2944 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])
        (nil)))

(insn 368 365 367 19 (set (reg:SI 1 r1)
        (const_int 111 [0x6f])) src/switch_core_media.c:2944 625 {*arm_movsi_vfp}
     (nil))

(insn 367 368 369 19 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:1069 smh_186->session ] [1069])
                (const_int 24 [0x18])) [2 D.44481_205->channel+0 S4 A32])) src/switch_core_media.c:2944 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1069 smh_186->session ] [1069])
        (nil)))

(call_insn 369 367 370 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_channel_clear_flag") [flags 0x41]  <function_decl 0x40846f80 switch_channel_clear_flag>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2944 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 370 369 373 19 (set (reg/f:SI 3 r3 [orig:1071 smh_186->session ] [1071])
        (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])) src/switch_core_media.c:2945 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])
        (nil)))

(insn 373 370 372 19 (set (reg:SI 1 r1)
        (const_int 109 [0x6d])) src/switch_core_media.c:2945 625 {*arm_movsi_vfp}
     (nil))

(insn 372 373 374 19 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:1071 smh_186->session ] [1071])
                (const_int 24 [0x18])) [2 D.44481_207->channel+0 S4 A32])) src/switch_core_media.c:2945 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1071 smh_186->session ] [1071])
        (nil)))

(call_insn 374 372 375 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_channel_clear_flag") [flags 0x41]  <function_decl 0x40846f80 switch_channel_clear_flag>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2945 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(code_label 375 374 376 20 1333 "" [4 uses])

(note 376 375 377 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 377 376 378 20 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:2948 625 {*arm_movsi_vfp}
     (nil))

(call_insn 378 377 379 20 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_core_session_parse_crypto_prefs") [flags 0x3]  <function_decl 0x41463c80 switch_core_session_parse_crypto_prefs>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2948 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(debug_insn 379 378 380 20 (var_location:SI engine (debug_expr:SI D#15)) src/switch_core_media.c:2948 -1
     (nil))

(insn 380 379 382 20 (set (reg/v/f:SI 3 r3 [orig:832 pmap ] [832])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1940 [0x794])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].payload_map+0 S4 A32])) src/switch_core_media.c:2883 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 382 380 383 20 (var_location:SI pmap (reg/v/f:SI 3 r3 [orig:832 pmap ] [832])) -1
     (nil))

(insn 383 382 384 20 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 3 r3 [orig:832 pmap ] [832])
            (const_int 0 [0]))) src/switch_core_media.c:2883 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 384 383 385 20 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 407)
            (pc))) src/switch_core_media.c:2883 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 407)

(note 385 384 386 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 386 385 387 21 (set (reg:SI 2 r2 [orig:1073 pmap_1457->allocated ] [1073])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 3 r3 [orig:832 pmap ] [832])
                    (const_int 16 [0x10])) [0 pmap_1457->allocated+0 S1 A32]))) src/switch_core_media.c:2883 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 387 386 388 21 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:1073 pmap_1457->allocated ] [1073])
            (const_int 0 [0]))) src/switch_core_media.c:2883 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:1073 pmap_1457->allocated ] [1073])
        (nil)))

(jump_insn 388 387 390 21 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 407)
            (pc))) src/switch_core_media.c:2883 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 407)

(note 390 388 391 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 5657 22 (set (reg:SI 2 r2 [2620])
        (const_int 0 [0])) src/switch_core_media.c:2884 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))

(code_label 5657 391 5656 23 1571 "" [1 uses])

(note 5656 5657 393 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 393 5656 396 23 (set (mem/s:QI (plus:SI (reg/v/f:SI 3 r3 [orig:832 pmap ] [832])
                (const_int 17 [0x11])) [0 pmap_1747->negotiated+0 S1 A8])
        (reg:QI 2 r2 [2620])) src/switch_core_media.c:2884 180 {*arm_movqi_insn}
     (nil))

(insn 396 393 397 23 (set (mem/s:QI (plus:SI (reg/v/f:SI 3 r3 [orig:832 pmap ] [832])
                (const_int 18 [0x12])) [0 pmap_1747->current+0 S1 A16])
        (reg:QI 2 r2 [2620])) src/switch_core_media.c:2885 180 {*arm_movqi_insn}
     (nil))

(insn 397 396 399 23 (set (reg/v/f:SI 3 r3 [orig:832 pmap ] [832])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 3 r3 [orig:832 pmap ] [832])
                (const_int 80 [0x50])) [2 pmap_1747->next+0 S4 A32])) src/switch_core_media.c:2883 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 399 397 400 23 (var_location:SI pmap (reg/v/f:SI 3 r3 [orig:832 pmap ] [832])) -1
     (nil))

(insn 400 399 401 23 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 3 r3 [orig:832 pmap ] [832])
            (const_int 0 [0]))) src/switch_core_media.c:2883 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 401 400 402 23 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 407)
            (pc))) src/switch_core_media.c:2883 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 407)

(note 402 401 404 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 404 402 405 24 (set (reg:SI 1 r1 [orig:1078 pmap_1459->allocated ] [1078])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 3 r3 [orig:832 pmap ] [832])
                    (const_int 16 [0x10])) [0 pmap_1459->allocated+0 S1 A32]))) src/switch_core_media.c:2883 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 405 404 406 24 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:1078 pmap_1459->allocated ] [1078])
            (const_int 0 [0]))) src/switch_core_media.c:2883 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:1078 pmap_1459->allocated ] [1078])
        (nil)))

(jump_insn 406 405 407 24 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5657)
            (pc))) src/switch_core_media.c:2883 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 5657)

(code_label 407 406 408 25 1336 "" [3 uses])

(note 408 407 409 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(debug_insn 409 408 6124 25 (var_location:SI engine (debug_expr:SI D#14)) -1
     (nil))

(insn 6124 409 6125 25 (set (reg:SI 12 ip)
        (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
            (const_int 11456 [0x2cc0]))) src/switch_core_media.c:2883 4 {*arm_addsi3}
     (nil))

(insn 6125 6124 6452 25 (set (reg:SI 12 ip)
        (plus:SI (reg:SI 12 ip)
            (const_int 40 [0x28]))) src/switch_core_media.c:2883 4 {*arm_addsi3}
     (nil))

(insn 6452 6125 414 25 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:2883 625 {*arm_movsi_vfp}
     (nil))

(insn 414 6452 416 25 (set (reg/v/f:SI 3 r3 [orig:835 pmap ] [835])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 1860 [0x744])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].payload_map+0 S4 A32])) src/switch_core_media.c:2883 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 416 414 417 25 (var_location:SI pmap (reg/v/f:SI 3 r3 [orig:835 pmap ] [835])) -1
     (nil))

(insn 417 416 418 25 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 3 r3 [orig:835 pmap ] [835])
            (const_int 0 [0]))) src/switch_core_media.c:2883 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 418 417 419 25 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 441)
            (pc))) src/switch_core_media.c:2883 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 441)

(note 419 418 420 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 420 419 421 26 (set (reg:SI 2 r2 [orig:1083 pmap_1461->allocated ] [1083])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 3 r3 [orig:835 pmap ] [835])
                    (const_int 16 [0x10])) [0 pmap_1461->allocated+0 S1 A32]))) src/switch_core_media.c:2883 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 421 420 422 26 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:1083 pmap_1461->allocated ] [1083])
            (const_int 0 [0]))) src/switch_core_media.c:2883 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:1083 pmap_1461->allocated ] [1083])
        (nil)))

(jump_insn 422 421 424 26 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 441)
            (pc))) src/switch_core_media.c:2883 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 441)

(note 424 422 425 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 425 424 5655 27 (set (reg:SI 2 r2 [2619])
        (const_int 0 [0])) src/switch_core_media.c:2884 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))

(code_label 5655 425 5654 28 1570 "" [1 uses])

(note 5654 5655 427 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 427 5654 430 28 (set (mem/s:QI (plus:SI (reg/v/f:SI 3 r3 [orig:835 pmap ] [835])
                (const_int 17 [0x11])) [0 pmap_1672->negotiated+0 S1 A8])
        (reg:QI 2 r2 [2619])) src/switch_core_media.c:2884 180 {*arm_movqi_insn}
     (nil))

(insn 430 427 431 28 (set (mem/s:QI (plus:SI (reg/v/f:SI 3 r3 [orig:835 pmap ] [835])
                (const_int 18 [0x12])) [0 pmap_1672->current+0 S1 A16])
        (reg:QI 2 r2 [2619])) src/switch_core_media.c:2885 180 {*arm_movqi_insn}
     (nil))

(insn 431 430 433 28 (set (reg/v/f:SI 3 r3 [orig:835 pmap ] [835])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 3 r3 [orig:835 pmap ] [835])
                (const_int 80 [0x50])) [2 pmap_1672->next+0 S4 A32])) src/switch_core_media.c:2883 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 433 431 434 28 (var_location:SI pmap (reg/v/f:SI 3 r3 [orig:835 pmap ] [835])) -1
     (nil))

(insn 434 433 435 28 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 3 r3 [orig:835 pmap ] [835])
            (const_int 0 [0]))) src/switch_core_media.c:2883 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 435 434 436 28 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 441)
            (pc))) src/switch_core_media.c:2883 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 441)

(note 436 435 438 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 438 436 439 29 (set (reg:SI 1 r1 [orig:1088 pmap_1463->allocated ] [1088])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 3 r3 [orig:835 pmap ] [835])
                    (const_int 16 [0x10])) [0 pmap_1463->allocated+0 S1 A32]))) src/switch_core_media.c:2883 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 439 438 440 29 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:1088 pmap_1463->allocated ] [1088])
            (const_int 0 [0]))) src/switch_core_media.c:2883 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:1088 pmap_1463->allocated ] [1088])
        (nil)))

(jump_insn 440 439 441 29 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5655)
            (pc))) src/switch_core_media.c:2883 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 5655)

(code_label 441 440 442 30 1338 "" [3 uses])

(note 442 441 6453 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 6453 442 443 30 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 200 [0xc8])) [35 %sfp+-1080 S4 A32])) src/switch_core_media.c:2953 625 {*arm_movsi_vfp}
     (nil))

(insn 443 6453 444 30 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4)
            (const_int 0 [0]))) src/switch_core_media.c:2953 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 444 443 445 30 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 449)
            (pc))) src/switch_core_media.c:2953 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 449)

(note 445 444 446 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 446 445 448 31 (set (reg:SI 3 r3 [1089])
        (const_int 1 [0x1])) src/switch_core_media.c:2953 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 448 446 449 31 (set (mem:QI (reg:SI 4 r4) [0 *proceed_209(D)+0 S1 A8])
        (reg:QI 3 r3 [1089])) src/switch_core_media.c:2953 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_DEAD (reg:QI 3 r3 [1089])
            (nil))))

(code_label 449 448 450 32 1340 "" [1 uses])

(note 450 449 454 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(note 454 450 455 32 NOTE_INSN_DELETED)

(note 455 454 462 32 NOTE_INSN_DELETED)

(note 462 455 463 32 NOTE_INSN_DELETED)

(note 463 462 467 32 NOTE_INSN_DELETED)

(note 467 463 474 32 NOTE_INSN_DELETED)

(note 474 467 452 32 NOTE_INSN_DELETED)

(insn 452 474 451 32 (set (reg:SI 1 r1)
        (const_int 3 [0x3])) src/switch_core_media.c:2955 625 {*arm_movsi_vfp}
     (nil))

(insn 451 452 453 32 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:2955 625 {*arm_movsi_vfp}
     (nil))

(call_insn 453 451 460 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_media_handle_test_media_flag") [flags 0x1]  <function_decl 0x40945200 switch_media_handle_test_media_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2955 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 460 453 7331 32 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) src/switch_core_media.c:2956 625 {*arm_movsi_vfp}
     (nil))

(insn 7331 460 7332 32 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 0 r0)
                (plus:SI (reg:SI 0 r0)
                    (const_int 0 [0])))
        ]) src/switch_core_media.c:2955 9 {*cmpsi2_addneg}
     (nil))

(insn 7332 7331 6454 32 (cond_exec (ne:CC (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 0 r0)
            (const_int 1 [0x1]))) src/switch_core_media.c:2955 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 6454 7332 458 32 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 196 [0xc4])) [35 %sfp+-1084 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:2955 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 458 6454 459 32 (var_location:SI greedy (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 196 [0xc4])) [35 %sfp+-1084 S4 A32])) src/switch_core_media.c:2955 -1
     (nil))

(insn 459 458 461 32 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:2956 625 {*arm_movsi_vfp}
     (nil))

(call_insn 461 459 7333 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_media_handle_test_media_flag") [flags 0x1]  <function_decl 0x40945200 switch_media_handle_test_media_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2956 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 7333 461 7334 32 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC296") [flags 0x82]  <var_decl 0x40406660 *.LC296>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 907 [0x38b])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2958 171 {pic_load_addr_32bit}
     (nil))

(insn 7334 7333 471 32 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 907 [0x38b])
            ] 4)) src/switch_core_media.c:2958 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC296") [flags 0x82]  <var_decl 0x40406660 *.LC296>)
        (nil)))

(insn 471 7334 472 32 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:2958 625 {*arm_movsi_vfp}
     (nil))

(insn 472 471 7335 32 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:2958 625 {*arm_movsi_vfp}
     (nil))

(insn 7335 472 7336 32 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 0 r0)
                (plus:SI (reg:SI 0 r0)
                    (const_int 0 [0])))
        ]) src/switch_core_media.c:2956 9 {*cmpsi2_addneg}
     (nil))

(insn 7336 7335 6455 32 (cond_exec (ne:CC (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 0 r0)
            (const_int 1 [0x1]))) src/switch_core_media.c:2956 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 6455 7336 466 32 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 152 [0x98])) [35 %sfp+-1128 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:2956 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 466 6455 469 32 (var_location:SI scrooge (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 152 [0x98])) [35 %sfp+-1128 S4 A32])) src/switch_core_media.c:2956 -1
     (nil))

(insn 469 466 473 32 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 184 [0xb8])) [35 %sfp+-1096 S4 A32])) src/switch_core_media.c:2958 625 {*arm_movsi_vfp}
     (nil))

(call_insn 473 469 475 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2958 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 475 473 476 32 (var_location:SI val (reg:SI 0 r0)) src/switch_core_media.c:2958 -1
     (nil))

(insn 476 475 477 32 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg/v/f:SI 4 r4 [orig:250 val ] [250])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:2958 176 {*movsi_compare0}
     (nil))

(jump_insn 477 476 478 32 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 525)
            (pc))) src/switch_core_media.c:2958 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 525)

(note 478 477 479 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(note 479 478 484 33 NOTE_INSN_DELETED)

(note 484 479 7329 33 NOTE_INSN_DELETED)

(insn 7329 484 7330 33 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC297") [flags 0x82]  <var_decl 0x404066c0 *.LC297>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 908 [0x38c])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2959 171 {pic_load_addr_32bit}
     (nil))

(insn 7330 7329 483 33 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 908 [0x38c])
            ] 4)) src/switch_core_media.c:2959 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC297") [flags 0x82]  <var_decl 0x404066c0 *.LC297>)
        (nil)))

(call_insn/i 483 7330 485 33 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2959 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 485 483 486 33 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 0 r0 [orig:251 D.44494 ] [251])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:2959 176 {*movsi_compare0}
     (nil))

(jump_insn 486 485 487 33 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5385)
            (pc))) src/switch_core_media.c:2959 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5385)

(note 487 486 488 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(note 488 487 493 34 NOTE_INSN_DELETED)

(note 493 488 490 34 NOTE_INSN_DELETED)

(insn 490 493 7327 34 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:250 val ] [250])) src/switch_core_media.c:2962 625 {*arm_movsi_vfp}
     (nil))

(insn 7327 490 7328 34 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC298") [flags 0x82]  <var_decl 0x40406720 *.LC298>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 909 [0x38d])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2962 171 {pic_load_addr_32bit}
     (nil))

(insn 7328 7327 492 34 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 909 [0x38d])
            ] 4)) src/switch_core_media.c:2962 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC298") [flags 0x82]  <var_decl 0x40406720 *.LC298>)
        (nil)))

(call_insn/i 492 7328 494 34 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2962 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 494 492 495 34 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 0 r0 [orig:252 D.44498 ] [252])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:2962 176 {*movsi_compare0}
     (nil))

(jump_insn 495 494 496 34 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5389)
            (pc))) src/switch_core_media.c:2962 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5389)

(note 496 495 497 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(note 497 496 502 35 NOTE_INSN_DELETED)

(note 502 497 499 35 NOTE_INSN_DELETED)

(insn 499 502 7325 35 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:250 val ] [250])) src/switch_core_media.c:2965 625 {*arm_movsi_vfp}
     (nil))

(insn 7325 499 7326 35 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC299") [flags 0x82]  <var_decl 0x40406780 *.LC299>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 910 [0x38e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2965 171 {pic_load_addr_32bit}
     (nil))

(insn 7326 7325 501 35 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 910 [0x38e])
            ] 4)) src/switch_core_media.c:2965 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC299") [flags 0x82]  <var_decl 0x40406780 *.LC299>)
        (nil)))

(call_insn/i 501 7326 503 35 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2965 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 503 501 504 35 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:2965 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 504 503 505 35 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5393)
            (pc))) src/switch_core_media.c:2965 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5393)

(note 505 504 506 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(note 506 505 511 36 NOTE_INSN_DELETED)

(note 511 506 520 36 NOTE_INSN_DELETED)

(insn 520 511 7318 36 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:2969 625 {*arm_movsi_vfp}
     (nil))

(insn 7318 520 7319 36 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 911 [0x38f])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2969 171 {pic_load_addr_32bit}
     (nil))

(insn 7319 7318 7320 36 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 911 [0x38f])
            ] 4)) src/switch_core_media.c:2969 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7320 7319 7321 36 (set (reg/f:SI 2 r2 [1104])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 912 [0x390])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2969 171 {pic_load_addr_32bit}
     (nil))

(insn 7321 7320 6279 36 (set (reg/f:SI 2 r2 [1104])
        (unspec:SI [
                (reg/f:SI 2 r2 [1104])
                (const_int 8 [0x8])
                (const_int 912 [0x390])
            ] 4)) src/switch_core_media.c:2969 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6279 7321 522 36 (set (reg/f:SI 2 r2 [1106])
        (plus:SI (reg/f:SI 2 r2 [1104])
            (const_int 1792 [0x700]))) src/switch_core_media.c:2969 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 522 6279 523 36 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1106])
            (const_int 8 [0x8]))) src/switch_core_media.c:2969 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 523 522 513 36 (set (reg:SI 3 r3)
        (const_int 2969 [0xb99])) src/switch_core_media.c:2969 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2969 [0xb99])
        (nil)))

(insn 513 523 6278 36 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:2969 625 {*arm_movsi_vfp}
     (nil))

(insn 6278 513 515 36 (set (reg:SI 12 ip [1108])
        (const_int 7 [0x7])) src/switch_core_media.c:2969 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 515 6278 7323 36 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1108])) src/switch_core_media.c:2969 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1108])
        (nil)))

(insn 7323 515 7324 36 (set (reg/f:SI 12 ip [1110])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC300") [flags 0x82]  <var_decl 0x404067e0 *.LC300>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 913 [0x391])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2969 171 {pic_load_addr_32bit}
     (nil))

(insn 7324 7323 518 36 (set (reg/f:SI 12 ip [1110])
        (unspec:SI [
                (reg/f:SI 12 ip [1110])
                (const_int 8 [0x8])
                (const_int 913 [0x391])
            ] 4)) src/switch_core_media.c:2969 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC300") [flags 0x82]  <var_decl 0x404067e0 *.LC300>)
        (nil)))

(insn 518 7324 519 36 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1110])) src/switch_core_media.c:2969 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1110])
        (nil)))

(insn 519 518 524 36 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg/v/f:SI 4 r4 [orig:250 val ] [250])) src/switch_core_media.c:2969 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:250 val ] [250])
        (nil)))

(call_insn 524 519 5782 36 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2969 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(jump_insn 5782 524 5783 36 (set (pc)
        (label_ref 525)) 223 {*arm_jump}
     (nil)
 -> 525)

(barrier 5783 5782 5385)

(code_label 5385 5783 5384 37 1520 "" [1 uses])

(note 5384 5385 7 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 7 5384 8 37 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 152 [0x98])) [35 %sfp+-1128 S4 A32])
        (reg:SI 0 r0 [orig:251 D.44494 ] [251])) src/switch_core_media.c:2961 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 8 7 5784 37 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 196 [0xc4])) [35 %sfp+-1084 S4 A32])
        (reg:SI 0 r0 [orig:251 D.44494 ] [251])) src/switch_core_media.c:2960 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:251 D.44494 ] [251])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(jump_insn 5784 8 5785 37 (set (pc)
        (label_ref 525)) 223 {*arm_jump}
     (nil)
 -> 525)

(barrier 5785 5784 5389)

(code_label 5389 5785 5388 38 1521 "" [1 uses])

(note 5388 5389 9 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 9 5388 10 38 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 152 [0x98])) [35 %sfp+-1128 S4 A32])
        (reg:SI 0 r0 [orig:252 D.44498 ] [252])) src/switch_core_media.c:2964 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:252 D.44498 ] [252])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(insn 10 9 6456 38 (set (reg:SI 8 r8)
        (const_int 1 [0x1])) src/switch_core_media.c:2963 625 {*arm_movsi_vfp}
     (nil))

(insn 6456 10 5786 38 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 196 [0xc4])) [35 %sfp+-1084 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:2963 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(jump_insn 5786 6456 5787 38 (set (pc)
        (label_ref 525)) 223 {*arm_jump}
     (nil)
 -> 525)

(barrier 5787 5786 5393)

(code_label 5393 5787 5392 39 1522 "" [1 uses])

(note 5392 5393 11 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 11 5392 6457 39 (set (reg:SI 12 ip)
        (const_int 1 [0x1])) src/switch_core_media.c:2966 625 {*arm_movsi_vfp}
     (nil))

(insn 6457 11 12 39 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 152 [0x98])) [35 %sfp+-1128 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:2966 625 {*arm_movsi_vfp}
     (nil))

(insn 12 6457 525 39 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 196 [0xc4])) [35 %sfp+-1084 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:2967 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(code_label 525 12 526 40 1341 "" [4 uses])

(note 526 525 527 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(debug_insn 527 526 528 40 (var_location:SI scrooge (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 152 [0x98])) [35 %sfp+-1128 S4 A32])) -1
     (nil))

(debug_insn 528 527 6458 40 (var_location:SI greedy (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 196 [0xc4])) [35 %sfp+-1084 S4 A32])) -1
     (nil))

(insn 6458 528 529 40 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:2973 625 {*arm_movsi_vfp}
     (nil))

(insn 529 6458 7312 40 (set (reg/f:SI 3 r3 [orig:1111 sdp_198->sdp_origin ] [1111])
        (mem/s/f:SI (plus:SI (reg:SI 4 r4)
                (const_int 12 [0xc])) [2 sdp_198->sdp_origin+0 S4 A32])) src/switch_core_media.c:2973 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])
                    (const_int 12 [0xc])) [2 sdp_198->sdp_origin+0 S4 A32])
            (nil))))

(insn 7312 529 7313 40 (set (reg/f:SI 8 r8 [1114])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 914 [0x392])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2973 171 {pic_load_addr_32bit}
     (nil))

(insn 7313 7312 530 40 (set (reg/f:SI 8 r8 [1114])
        (unspec:SI [
                (reg/f:SI 8 r8 [1114])
                (const_int 8 [0x8])
                (const_int 914 [0x392])
            ] 4)) src/switch_core_media.c:2973 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 530 7313 7314 40 (set (reg/f:SI 1 r1 [orig:1112 D.44506_224->o_username ] [1112])
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:1111 sdp_198->sdp_origin ] [1111])
                (const_int 4 [0x4])) [2 D.44506_224->o_username+0 S4 A32])) src/switch_core_media.c:2973 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1111 sdp_198->sdp_origin ] [1111])
        (nil)))

(insn 7314 530 7315 40 (set (reg/f:SI 7 r7 [1116])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 915 [0x393])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2973 171 {pic_load_addr_32bit}
     (nil))

(insn 7315 7314 535 40 (set (reg/f:SI 7 r7 [1116])
        (unspec:SI [
                (reg/f:SI 7 r7 [1116])
                (const_int 8 [0x8])
                (const_int 915 [0x393])
            ] 4)) src/switch_core_media.c:2973 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 535 7315 536 40 (set (reg/f:SI 7 r7 [1118])
        (plus:SI (reg/f:SI 7 r7 [1116])
            (const_int 1792 [0x700]))) src/switch_core_media.c:2973 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 536 535 539 40 (set (reg/f:SI 7 r7 [1117])
        (plus:SI (reg/f:SI 7 r7 [1118])
            (const_int 8 [0x8]))) src/switch_core_media.c:2973 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 539 536 541 40 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:2973 625 {*arm_movsi_vfp}
     (nil))

(insn 541 539 542 40 (set (reg:SI 2 r2)
        (reg/f:SI 8 r8 [1114])) src/switch_core_media.c:2973 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 542 541 6275 40 (set (reg:SI 3 r3)
        (reg/f:SI 7 r7 [1117])) src/switch_core_media.c:2973 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 6275 542 538 40 (set (reg:SI 12 ip [1119])
        (const_int 2973 [0xb9d])) src/switch_core_media.c:2973 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2973 [0xb9d])
        (nil)))

(insn 538 6275 543 40 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [1119])) src/switch_core_media.c:2973 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1119])
        (nil)))

(call_insn 543 538 544 40 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_perform_session_strdup") [flags 0x41]  <function_decl 0x406f3480 switch_core_perform_session_strdup>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2973 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 544 543 547 40 (set (reg/f:SI 3 r3 [orig:256 D.44508 ] [256])
        (reg:SI 0 r0)) src/switch_core_media.c:2973 625 {*arm_movsi_vfp}
     (nil))

(insn 547 544 6274 40 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:256 D.44508 ] [256])
            (const_int 0 [0]))) src/switch_core_media.c:2973 199 {*arm_cmpsi_insn}
     (nil))

(insn 6274 547 546 40 (set (reg:SI 2 r2 [1120])
        (const_int 23320 [0x5b18])) src/switch_core_media.c:2973 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23320 [0x5b18])
        (nil)))

(insn 546 6274 548 40 (set (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 2 r2 [1120])) [2 smh_186->origin+0 S4 A32])
        (reg/f:SI 3 r3 [orig:256 D.44508 ] [256])) src/switch_core_media.c:2973 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:256 D.44508 ] [256])
        (expr_list:REG_DEAD (reg:SI 2 r2 [1120])
            (nil))))

(jump_insn 548 546 549 40 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 628)
            (pc))) src/switch_core_media.c:2973 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 628)

(note 549 548 553 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(note 553 549 550 41 NOTE_INSN_DELETED)

(insn 550 553 551 41 (set (reg:SI 4 r4 [1122])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:2975 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 551 550 552 41 (set (reg/f:SI 3 r3 [orig:1121 smh_186->mparams ] [1121])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [1122])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:2975 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [1122])) [2 smh_186->mparams+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                    (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
            (nil))))

(insn 552 551 554 41 (set (reg:SI 5 r5 [orig:259 prephitmp.1053 ] [259])
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:1121 smh_186->mparams ] [1121])
                (const_int 20 [0x14])) [18 D.44471_228->auto_rtp_bugs+0 S4 A32])) src/switch_core_media.c:2975 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1121 smh_186->mparams ] [1121])
        (nil)))

(insn 554 552 555 41 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 5 r5 [orig:259 prephitmp.1053 ] [259])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) src/switch_core_media.c:2975 73 {*zeroextractsi_compare0_scratch}
     (nil))

(jump_insn 555 554 556 41 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref 590)
            (pc))) src/switch_core_media.c:2975 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 590)

(note 556 555 557 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(note 557 556 562 42 NOTE_INSN_DELETED)

(note 562 557 7309 42 NOTE_INSN_DELETED)

(insn 7309 562 7310 42 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC301") [flags 0x82]  <var_decl 0x40406840 *.LC301>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 916 [0x394])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2977 171 {pic_load_addr_32bit}
     (nil))

(insn 7310 7309 561 42 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 916 [0x394])
            ] 4)) src/switch_core_media.c:2977 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC301") [flags 0x82]  <var_decl 0x40406840 *.LC301>)
        (nil)))

(call_insn/i 561 7310 563 42 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strstr") [flags 0x41]  <function_decl 0x402f5200 strstr>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2977 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 563 561 564 42 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:2977 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 564 563 565 42 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 590)
            (pc))) src/switch_core_media.c:2977 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 590)

(note 565 564 566 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 566 565 567 43 (set (reg:SI 3 r3 [orig:1126 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs ] [1126])
        (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1900 [0x76c])) [18 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs+0 S4 A32])) src/switch_core_media.c:2978 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1900 [0x76c])) [18 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs+0 S4 A32])
        (nil)))

(insn 567 566 568 43 (set (reg:SI 3 r3 [1127])
        (ior:SI (reg:SI 3 r3 [orig:1126 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs ] [1126])
            (const_int 1 [0x1]))) src/switch_core_media.c:2978 91 {*iorsi3_insn}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1900 [0x76c])) [18 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs+0 S4 A32])
        (nil)))

(insn 568 567 582 43 (set (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1900 [0x76c])) [18 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs+0 S4 A32])
        (reg:SI 3 r3 [1127])) src/switch_core_media.c:2978 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1127])
        (nil)))

(insn 582 568 583 43 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:2979 625 {*arm_movsi_vfp}
     (nil))

(insn 583 582 584 43 (set (reg:SI 1 r1)
        (reg/f:SI 8 r8 [1114])) src/switch_core_media.c:2979 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 8 r8 [1114])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
            (nil))))

(insn 584 583 585 43 (set (reg:SI 2 r2)
        (reg/f:SI 7 r7 [1117])) src/switch_core_media.c:2979 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 7 r7 [1117])
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 1800 [0x708])))
            (nil))))

(insn 585 584 576 43 (set (reg:SI 3 r3)
        (const_int 2979 [0xba3])) src/switch_core_media.c:2979 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2979 [0xba3])
        (nil)))

(insn 576 585 6273 43 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:2979 625 {*arm_movsi_vfp}
     (nil))

(insn 6273 576 578 43 (set (reg:SI 12 ip [1135])
        (const_int 7 [0x7])) src/switch_core_media.c:2979 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 578 6273 7307 43 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1135])) src/switch_core_media.c:2979 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1135])
        (nil)))

(insn 7307 578 7308 43 (set (reg/f:SI 12 ip [1137])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC302") [flags 0x82]  <var_decl 0x40406960 *.LC302>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 919 [0x397])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2979 171 {pic_load_addr_32bit}
     (nil))

(insn 7308 7307 581 43 (set (reg/f:SI 12 ip [1137])
        (unspec:SI [
                (reg/f:SI 12 ip [1137])
                (const_int 8 [0x8])
                (const_int 919 [0x397])
            ] 4)) src/switch_core_media.c:2979 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC302") [flags 0x82]  <var_decl 0x40406960 *.LC302>)
        (nil)))

(insn 581 7308 586 43 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1137])) src/switch_core_media.c:2979 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1137])
        (nil)))

(call_insn 586 581 588 43 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2979 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 588 586 589 43 (set (reg/f:SI 3 r3 [orig:1138 smh_186->mparams ] [1138])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [1122])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:2979 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [1122])
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                    (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
            (nil))))

(insn 589 588 590 43 (set (reg:SI 5 r5 [orig:259 prephitmp.1053 ] [259])
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:1138 smh_186->mparams ] [1138])
                (const_int 20 [0x14])) [18 pretmp.1050_1809->auto_rtp_bugs+0 S4 A32])) src/switch_core_media.c:2979 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1138 smh_186->mparams ] [1138])
        (nil)))

(code_label 590 589 591 44 1343 "" [2 uses])

(note 591 590 592 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(note 592 591 593 44 NOTE_INSN_DELETED)

(insn 593 592 594 44 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 5 r5 [orig:259 prephitmp.1053 ] [259])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) src/switch_core_media.c:2983 73 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 5 r5 [orig:259 prephitmp.1053 ] [259])
        (nil)))

(jump_insn 594 593 595 44 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref 628)
            (pc))) src/switch_core_media.c:2983 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 628)

(note 595 594 597 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(note 597 595 598 45 NOTE_INSN_DELETED)

(note 598 597 603 45 NOTE_INSN_DELETED)

(note 603 598 7303 45 NOTE_INSN_DELETED)

(insn 7303 603 7304 45 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC303") [flags 0x82]  <var_decl 0x404069c0 *.LC303>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 920 [0x398])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2984 171 {pic_load_addr_32bit}
     (nil))

(insn 7304 7303 6271 45 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 920 [0x398])
            ] 4)) src/switch_core_media.c:2984 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC303") [flags 0x82]  <var_decl 0x404069c0 *.LC303>)
        (nil)))

(insn 6271 7304 600 45 (set (reg:SI 3 r3 [1141])
        (const_int 23320 [0x5b18])) src/switch_core_media.c:2984 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23320 [0x5b18])
        (nil)))

(insn 600 6271 602 45 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [1141])) [2 smh_186->origin+0 S4 A32])) src/switch_core_media.c:2984 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1141])
        (nil)))

(call_insn/i 602 600 604 45 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strstr") [flags 0x41]  <function_decl 0x402f5200 strstr>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2984 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 604 602 605 45 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:2984 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 605 604 606 45 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 628)
            (pc))) src/switch_core_media.c:2984 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 628)

(note 606 605 610 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(note 610 606 615 46 NOTE_INSN_DELETED)

(note 615 610 607 46 NOTE_INSN_DELETED)

(insn 607 615 608 46 (set (reg:SI 3 r3 [orig:1145 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs ] [1145])
        (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1900 [0x76c])) [18 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs+0 S4 A32])) src/switch_core_media.c:2985 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1900 [0x76c])) [18 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs+0 S4 A32])
        (nil)))

(insn 608 607 609 46 (set (reg:SI 3 r3 [1146])
        (ior:SI (reg:SI 3 r3 [orig:1145 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs ] [1145])
            (const_int 2 [0x2]))) src/switch_core_media.c:2985 91 {*iorsi3_insn}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1900 [0x76c])) [18 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs+0 S4 A32])
        (nil)))

(insn 609 608 623 46 (set (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1900 [0x76c])) [18 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_bugs+0 S4 A32])
        (reg:SI 3 r3 [1146])) src/switch_core_media.c:2985 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1146])
        (nil)))

(insn 623 609 7296 46 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:2986 625 {*arm_movsi_vfp}
     (nil))

(insn 7296 623 7297 46 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 921 [0x399])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2986 171 {pic_load_addr_32bit}
     (nil))

(insn 7297 7296 7298 46 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 921 [0x399])
            ] 4)) src/switch_core_media.c:2986 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7298 7297 7299 46 (set (reg/f:SI 2 r2 [1150])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 922 [0x39a])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2986 171 {pic_load_addr_32bit}
     (nil))

(insn 7299 7298 6269 46 (set (reg/f:SI 2 r2 [1150])
        (unspec:SI [
                (reg/f:SI 2 r2 [1150])
                (const_int 8 [0x8])
                (const_int 922 [0x39a])
            ] 4)) src/switch_core_media.c:2986 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6269 7299 625 46 (set (reg/f:SI 2 r2 [1152])
        (plus:SI (reg/f:SI 2 r2 [1150])
            (const_int 1792 [0x700]))) src/switch_core_media.c:2986 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 625 6269 626 46 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1152])
            (const_int 8 [0x8]))) src/switch_core_media.c:2986 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 626 625 617 46 (set (reg:SI 3 r3)
        (const_int 2986 [0xbaa])) src/switch_core_media.c:2986 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2986 [0xbaa])
        (nil)))

(insn 617 626 6268 46 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:2986 625 {*arm_movsi_vfp}
     (nil))

(insn 6268 617 619 46 (set (reg:SI 12 ip [1154])
        (const_int 4 [0x4])) src/switch_core_media.c:2986 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))

(insn 619 6268 7301 46 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1154])) src/switch_core_media.c:2986 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1154])
        (nil)))

(insn 7301 619 7302 46 (set (reg/f:SI 12 ip [1156])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC304") [flags 0x82]  <var_decl 0x40406a20 *.LC304>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 923 [0x39b])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2986 171 {pic_load_addr_32bit}
     (nil))

(insn 7302 7301 622 46 (set (reg/f:SI 12 ip [1156])
        (unspec:SI [
                (reg/f:SI 12 ip [1156])
                (const_int 8 [0x8])
                (const_int 923 [0x39b])
            ] 4)) src/switch_core_media.c:2986 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC304") [flags 0x82]  <var_decl 0x40406a20 *.LC304>)
        (nil)))

(insn 622 7302 627 46 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1156])) src/switch_core_media.c:2986 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1156])
        (nil)))

(call_insn 627 622 628 46 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2986 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(code_label 628 627 629 47 1342 "" [3 uses])

(note 629 628 630 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(note 630 629 631 47 NOTE_INSN_DELETED)

(note 631 630 638 47 NOTE_INSN_DELETED)

(note 638 631 633 47 NOTE_INSN_DELETED)

(insn 633 638 7294 47 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:2995 625 {*arm_movsi_vfp}
     (nil))

(insn 7294 633 7295 47 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC305") [flags 0x82]  <var_decl 0x40406a80 *.LC305>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 924 [0x39c])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:2995 171 {pic_load_addr_32bit}
     (nil))

(insn 7295 7294 635 47 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 924 [0x39c])
            ] 4)) src/switch_core_media.c:2995 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC305") [flags 0x82]  <var_decl 0x40406a80 *.LC305>)
        (nil)))

(insn 635 7295 636 47 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:2995 625 {*arm_movsi_vfp}
     (nil))

(insn 636 635 637 47 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:2995 625 {*arm_movsi_vfp}
     (nil))

(call_insn 637 636 639 47 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2995 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 639 637 640 47 (var_location:SI val (reg:SI 0 r0)) src/switch_core_media.c:2995 -1
     (nil))

(insn 640 639 641 47 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg/v/f:SI 4 r4 [orig:273 val ] [273])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:2995 176 {*movsi_compare0}
     (nil))

(jump_insn 641 640 642 47 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 728)
            (pc))) src/switch_core_media.c:2995 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 728)

(note 642 641 644 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(note 644 642 649 48 NOTE_INSN_DELETED)

(note 649 644 643 48 NOTE_INSN_DELETED)

(debug_insn 643 649 7292 48 (var_location:SI expr (reg/v/f:SI 4 r4 [orig:273 val ] [273])) -1
     (nil))

(insn 7292 643 7293 48 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC23") [flags 0x82]  <var_decl 0x41d93840 *.LC23>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 925 [0x39d])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:429 171 {pic_load_addr_32bit}
     (nil))

(insn 7293 7292 648 48 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 925 [0x39d])
            ] 4)) ./src/include/switch_utils.h:429 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC23") [flags 0x82]  <var_decl 0x41d93840 *.LC23>)
        (nil)))

(call_insn/i 648 7293 650 48 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:429 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 650 648 651 48 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:436 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 651 650 652 48 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 721)
            (pc))) ./src/include/switch_utils.h:436 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 721)

(note 652 651 653 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(note 653 652 658 49 NOTE_INSN_DELETED)

(note 658 653 655 49 NOTE_INSN_DELETED)

(insn 655 658 7290 49 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:273 val ] [273])) ./src/include/switch_utils.h:430 625 {*arm_movsi_vfp}
     (nil))

(insn 7290 655 7291 49 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC24") [flags 0x82]  <var_decl 0x41d938a0 *.LC24>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 926 [0x39e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:430 171 {pic_load_addr_32bit}
     (nil))

(insn 7291 7290 657 49 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 926 [0x39e])
            ] 4)) ./src/include/switch_utils.h:430 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82]  <var_decl 0x41d938a0 *.LC24>)
        (nil)))

(call_insn/i 657 7291 659 49 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:430 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 659 657 660 49 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:429 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 660 659 661 49 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 721)
            (pc))) ./src/include/switch_utils.h:429 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 721)

(note 661 660 662 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(note 662 661 667 50 NOTE_INSN_DELETED)

(note 667 662 664 50 NOTE_INSN_DELETED)

(insn 664 667 7288 50 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:273 val ] [273])) ./src/include/switch_utils.h:431 625 {*arm_movsi_vfp}
     (nil))

(insn 7288 664 7289 50 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 927 [0x39f])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:431 171 {pic_load_addr_32bit}
     (nil))

(insn 7289 7288 666 50 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 927 [0x39f])
            ] 4)) ./src/include/switch_utils.h:431 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
        (nil)))

(call_insn/i 666 7289 668 50 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:431 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 668 666 669 50 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:430 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 669 668 670 50 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 721)
            (pc))) ./src/include/switch_utils.h:430 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 721)

(note 670 669 671 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(note 671 670 676 51 NOTE_INSN_DELETED)

(note 676 671 673 51 NOTE_INSN_DELETED)

(insn 673 676 7286 51 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:273 val ] [273])) ./src/include/switch_utils.h:432 625 {*arm_movsi_vfp}
     (nil))

(insn 7286 673 7287 51 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC26") [flags 0x82]  <var_decl 0x41d93960 *.LC26>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 928 [0x3a0])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:432 171 {pic_load_addr_32bit}
     (nil))

(insn 7287 7286 675 51 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 928 [0x3a0])
            ] 4)) ./src/include/switch_utils.h:432 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82]  <var_decl 0x41d93960 *.LC26>)
        (nil)))

(call_insn/i 675 7287 677 51 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:432 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 677 675 678 51 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:431 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 678 677 679 51 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 721)
            (pc))) ./src/include/switch_utils.h:431 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 721)

(note 679 678 680 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(note 680 679 685 52 NOTE_INSN_DELETED)

(note 685 680 682 52 NOTE_INSN_DELETED)

(insn 682 685 7284 52 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:273 val ] [273])) ./src/include/switch_utils.h:433 625 {*arm_movsi_vfp}
     (nil))

(insn 7284 682 7285 52 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC27") [flags 0x82]  <var_decl 0x41d939c0 *.LC27>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 929 [0x3a1])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:433 171 {pic_load_addr_32bit}
     (nil))

(insn 7285 7284 684 52 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 929 [0x3a1])
            ] 4)) ./src/include/switch_utils.h:433 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC27") [flags 0x82]  <var_decl 0x41d939c0 *.LC27>)
        (nil)))

(call_insn/i 684 7285 686 52 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:433 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 686 684 687 52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:432 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 687 686 688 52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 721)
            (pc))) ./src/include/switch_utils.h:432 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 721)

(note 688 687 689 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(note 689 688 694 53 NOTE_INSN_DELETED)

(note 694 689 691 53 NOTE_INSN_DELETED)

(insn 691 694 7282 53 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:273 val ] [273])) ./src/include/switch_utils.h:434 625 {*arm_movsi_vfp}
     (nil))

(insn 7282 691 7283 53 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC28") [flags 0x82]  <var_decl 0x41d93a20 *.LC28>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 930 [0x3a2])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:434 171 {pic_load_addr_32bit}
     (nil))

(insn 7283 7282 693 53 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 930 [0x3a2])
            ] 4)) ./src/include/switch_utils.h:434 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC28") [flags 0x82]  <var_decl 0x41d93a20 *.LC28>)
        (nil)))

(call_insn/i 693 7283 695 53 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:434 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 695 693 696 53 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:433 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 696 695 697 53 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 721)
            (pc))) ./src/include/switch_utils.h:433 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 721)

(note 697 696 698 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(note 698 697 703 54 NOTE_INSN_DELETED)

(note 703 698 700 54 NOTE_INSN_DELETED)

(insn 700 703 7280 54 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:273 val ] [273])) ./src/include/switch_utils.h:435 625 {*arm_movsi_vfp}
     (nil))

(insn 7280 700 7281 54 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC29") [flags 0x82]  <var_decl 0x41d93a80 *.LC29>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 931 [0x3a3])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:435 171 {pic_load_addr_32bit}
     (nil))

(insn 7281 7280 702 54 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 931 [0x3a3])
            ] 4)) ./src/include/switch_utils.h:435 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC29") [flags 0x82]  <var_decl 0x41d93a80 *.LC29>)
        (nil)))

(call_insn/i 702 7281 704 54 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:435 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 704 702 705 54 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:434 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 705 704 706 54 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 721)
            (pc))) ./src/include/switch_utils.h:434 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil)))
 -> 721)

(note 706 705 709 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(note 709 706 707 55 NOTE_INSN_DELETED)

(insn 707 709 708 55 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:273 val ] [273])) ./src/include/switch_utils.h:436 625 {*arm_movsi_vfp}
     (nil))

(call_insn 708 707 710 55 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_is_number") [flags 0x41]  <function_decl 0x407e7e80 switch_is_number>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:436 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 710 708 711 55 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:435 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 711 710 712 55 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 728)
            (pc))) ./src/include/switch_utils.h:435 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 728)

(note 712 711 718 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(note 718 712 713 56 NOTE_INSN_DELETED)

(debug_insn 713 718 714 56 (var_location:SI __nptr (reg/v/f:SI 4 r4 [orig:273 val ] [273])) -1
     (nil))

(insn 714 713 715 56 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:273 val ] [273])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:273 val ] [273])
        (nil)))

(insn 715 714 716 56 (set (reg:SI 1 r1)
        (const_int 0 [0])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 716 715 717 56 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 717 716 719 56 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 719 717 720 56 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:436 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 720 719 721 56 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 728)
            (pc))) ./src/include/switch_utils.h:436 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil)))
 -> 728)

(code_label 721 720 722 57 1345 "" [7 uses])

(note 722 721 723 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(note 723 722 724 57 NOTE_INSN_DELETED)

(insn 724 723 725 57 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:2996 625 {*arm_movsi_vfp}
     (nil))

(insn 725 724 726 57 (set (reg:SI 1 r1)
        (const_int 93 [0x5d])) src/switch_core_media.c:2996 625 {*arm_movsi_vfp}
     (nil))

(insn 726 725 727 57 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:2996 625 {*arm_movsi_vfp}
     (nil))

(call_insn 727 726 728 57 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_channel_set_flag_value") [flags 0x41]  <function_decl 0x40846900 switch_channel_set_flag_value>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:2996 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(code_label 728 727 729 58 1344 "" [3 uses])

(note 729 728 6459 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 6459 729 730 58 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:2999 625 {*arm_movsi_vfp}
     (nil))

(insn 730 6459 731 58 (set (reg/v/f:SI 7 r7 [orig:276 m ] [276])
        (mem/s/f:SI (plus:SI (reg:SI 8 r8)
                (const_int 60 [0x3c])) [2 sdp_198->sdp_media+0 S4 A32])) src/switch_core_media.c:2999 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(debug_insn 731 730 732 58 (var_location:SI m (reg/v/f:SI 7 r7 [orig:276 m ] [276])) src/switch_core_media.c:2999 -1
     (nil))

(insn 732 731 733 58 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 7 r7 [orig:276 m ] [276])
            (const_int 0 [0]))) src/switch_core_media.c:2999 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 733 732 734 58 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 770)
            (pc))) src/switch_core_media.c:2999 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 770)

(note 734 733 737 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(note 737 734 738 59 NOTE_INSN_DELETED)

(note 738 737 742 59 NOTE_INSN_DELETED)

(note 742 738 743 59 NOTE_INSN_DELETED)

(note 743 742 745 59 NOTE_INSN_DELETED)

(note 745 743 746 59 NOTE_INSN_DELETED)

(note 746 745 735 59 NOTE_INSN_DELETED)

(insn 735 746 739 59 (set (reg:SI 2 r2 [orig:1176+68 ] [1176])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 7 r7 [orig:276 m ] [276])
                    (const_int 68 [0x44])) [0+68 S1 A32]))) src/switch_core_media.c:3000 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 739 735 740 59 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 2 r2 [orig:1176+68 ] [1176])
                        (const_int 6 [0x6]))
                    (const_int 0 [0])))
            (set (reg:SI 2 r2 [orig:278 D.44541 ] [278])
                (and:SI (reg:SI 2 r2 [orig:1176+68 ] [1176])
                    (const_int 6 [0x6])))
        ]) src/switch_core_media.c:3000 71 {*andsi3_compare0}
     (nil))

(insn 740 739 747 59 (set (reg:SI 3 r3 [1179])
        (eq:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))) src/switch_core_media.c:3000 213 {*mov_scc}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 747 740 748 59 (parallel [
            (set (reg:SI 3 r3 [1184])
                (ior:SI (eq:SI (reg:SI 2 r2 [orig:278 D.44541 ] [278])
                        (const_int 2 [0x2]))
                    (reg:SI 3 r3 [1179])))
            (clobber (reg:CC 24 cc))
        ]) src/switch_core_media.c:2999 262 {*cond_arith}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:278 D.44541 ] [278])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 748 747 749 59 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [1184])
            (const_int 0 [0]))) src/switch_core_media.c:2999 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1184])
        (nil)))

(jump_insn 749 748 750 59 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5401)
            (pc))) src/switch_core_media.c:2999 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5401)

(note 750 749 751 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 751 750 752 60 (set (reg/f:SI 7 r7 [orig:282 D.44546 ] [282])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 7 r7 [orig:276 m ] [276])
                (const_int 48 [0x30])) [2 m_248->m_connections+0 S4 A32])) src/switch_core_media.c:3001 625 {*arm_movsi_vfp}
     (nil))

(insn 752 751 753 60 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 7 r7 [orig:282 D.44546 ] [282])
            (const_int 0 [0]))) src/switch_core_media.c:3000 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 753 752 754 60 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 770)
            (pc))) src/switch_core_media.c:3000 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 770)

(note 754 753 755 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 755 754 756 61 (set (reg/f:SI 0 r0 [orig:284 D.44548 ] [284])
        (mem/s/f:SI (plus:SI (reg/f:SI 7 r7 [orig:282 D.44546 ] [282])
                (const_int 16 [0x10])) [2 D.44546_254->c_address+0 S4 A32])) src/switch_core_media.c:3001 625 {*arm_movsi_vfp}
     (nil))

(insn 756 755 757 61 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:284 D.44548 ] [284])
            (const_int 0 [0]))) src/switch_core_media.c:3001 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 757 756 758 61 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5409)
            (pc))) src/switch_core_media.c:3001 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 5409)

(note 758 757 760 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(note 760 758 765 62 NOTE_INSN_DELETED)

(note 765 760 5626 62 NOTE_INSN_DELETED)

(note 5626 765 759 62 NOTE_INSN_DELETED)

(debug_insn 759 5626 7275 62 (var_location:SI __s2_len (const_int 7 [0x7])) src/switch_core_media.c:3001 -1
     (nil))

(insn 7275 759 7276 62 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC306") [flags 0x82]  <var_decl 0x40406ae0 *.LC306>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 932 [0x3a4])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3001 171 {pic_load_addr_32bit}
     (nil))

(insn 7276 7275 764 62 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 932 [0x3a4])
            ] 4)) src/switch_core_media.c:3001 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC306") [flags 0x82]  <var_decl 0x40406ae0 *.LC306>)
        (nil)))

(call_insn/i 764 7276 7277 62 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41]  <function_decl 0x402f3600 __builtin_strcmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3001 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 7277 764 7278 62 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:2897 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 7278 7277 7279 62 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 7 r7 [orig:166 sendonly ] [166])
            (const_int 2 [0x2]))) src/switch_core_media.c:2897 3010 {*p *arm_movsi_vfp}
     (nil))

(insn 7279 7278 5788 62 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 7 r7 [orig:166 sendonly ] [166])
            (const_int 0 [0]))) src/switch_core_media.c:2897 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(jump_insn 5788 7279 5789 62 (set (pc)
        (label_ref 770)) 223 {*arm_jump}
     (nil)
 -> 770)

(barrier 5789 5788 5401)

(code_label 5401 5789 5400 63 1524 "" [1 uses])

(note 5400 5401 18 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 18 5400 5792 63 (set (reg/v:SI 7 r7 [orig:166 sendonly ] [166])
        (const_int 2 [0x2])) src/switch_core_media.c:3002 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 5792 18 5793 63 (set (pc)
        (label_ref 770)) 223 {*arm_jump}
     (nil)
 -> 770)

(barrier 5793 5792 5409)

(code_label 5409 5793 5408 64 1526 "" [1 uses])

(note 5408 5409 15 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 15 5408 770 64 (set (reg/v:SI 7 r7 [orig:166 sendonly ] [166])
        (reg/f:SI 0 r0 [orig:284 D.44548 ] [284])) src/switch_core_media.c:2897 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:284 D.44548 ] [284])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(code_label 770 15 771 65 1347 "" [4 uses])

(note 771 770 772 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(debug_insn 772 771 6460 65 (var_location:SI sendonly (reg/v:SI 7 r7 [orig:166 sendonly ] [166])) -1
     (nil))

(insn 6460 772 773 65 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:3005 625 {*arm_movsi_vfp}
     (nil))

(insn 773 6460 775 65 (set (reg/v/f:SI 5 r5 [orig:305 attr ] [305])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 52 [0x34])) [2 sdp_198->sdp_attributes+0 S4 A32])) src/switch_core_media.c:3005 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 775 773 776 65 (var_location:SI recvonly (const_int 0 [0])) -1
     (nil))

(debug_insn 776 775 777 65 (var_location:SI sendonly (reg/v:SI 7 r7 [orig:166 sendonly ] [166])) -1
     (nil))

(debug_insn 777 776 778 65 (var_location:SI dmaxptime (const_int 0 [0])) -1
     (nil))

(debug_insn 778 777 779 65 (var_location:SI dptime (const_int 0 [0])) -1
     (nil))

(debug_insn 779 778 780 65 (var_location:SI attr (reg/v/f:SI 5 r5 [orig:305 attr ] [305])) -1
     (nil))

(insn 780 779 781 65 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 5 r5 [orig:305 attr ] [305])
            (const_int 0 [0]))) src/switch_core_media.c:3005 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 781 780 5414 65 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5418)
            (pc))) src/switch_core_media.c:3005 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 5418)

(note 5414 781 19 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 19 5414 6461 66 (set (reg:SI 4 r4)
        (const_int 0 [0])) src/switch_core_media.c:3005 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 6461 19 7269 66 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3005 625 {*arm_movsi_vfp}
     (nil))

(insn 7269 6461 7270 66 (set (reg/f:SI 8 r8 [2616])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC309") [flags 0x82]  <var_decl 0x40406c00 *.LC309>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1172 [0x494])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3010 171 {pic_load_addr_32bit}
     (nil))

(insn 7270 7269 7271 66 (set (reg/f:SI 8 r8 [2616])
        (unspec:SI [
                (reg/f:SI 8 r8 [2616])
                (const_int 8 [0x8])
                (const_int 1172 [0x494])
            ] 4)) src/switch_core_media.c:3010 174 {pic_add_dot_plus_eight}
     (nil))

(insn 7271 7270 7272 66 (set (reg/f:SI 11 fp [2617])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC35") [flags 0x82]  <var_decl 0x41de82a0 *.LC35>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 935 [0x3a7])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3013 171 {pic_load_addr_32bit}
     (nil))

(insn 7272 7271 7273 66 (set (reg/f:SI 11 fp [2617])
        (unspec:SI [
                (reg/f:SI 11 fp [2617])
                (const_int 8 [0x8])
                (const_int 935 [0x3a7])
            ] 4)) src/switch_core_media.c:3013 174 {pic_add_dot_plus_eight}
     (nil))

(insn 7273 7272 7274 66 (set (reg:SI 12 ip)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC308") [flags 0x82]  <var_decl 0x40406ba0 *.LC308>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 938 [0x3aa])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3016 171 {pic_load_addr_32bit}
     (nil))

(insn 7274 7273 6462 66 (set (reg:SI 12 ip)
        (unspec:SI [
                (reg:SI 12 ip)
                (const_int 8 [0x8])
                (const_int 938 [0x3aa])
            ] 4)) src/switch_core_media.c:3016 174 {pic_add_dot_plus_eight}
     (nil))

(insn 6462 7274 20 66 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3016 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 20 6462 21 66 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 180 [0xb4])) [35 %sfp+-1100 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3005 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 21 20 961 66 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 188 [0xbc])) [35 %sfp+-1092 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3005 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(code_label 961 21 782 67 1356 "" [1 uses])

(note 782 961 783 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 783 782 784 67 (set (reg/f:SI 9 r9 [orig:287 D.44590 ] [287])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:305 attr ] [305])
                (const_int 8 [0x8])) [2 attr_1666->a_name+0 S4 A32])) src/switch_core_media.c:3006 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 784 783 785 67 (var_location:SI s (reg/f:SI 9 r9 [orig:287 D.44590 ] [287])) src/switch_core_media.c:3006 -1
     (nil))

(insn 785 784 786 67 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 9 r9 [orig:287 D.44590 ] [287])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 786 785 787 67 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 948)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 948)

(note 787 786 788 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 788 787 789 68 (set (reg:SI 3 r3 [orig:1188 *D.44590_304 ] [1188])
        (zero_extend:SI (mem:QI (reg/f:SI 9 r9 [orig:287 D.44590 ] [287]) [0 *D.44590_304+0 S1 A8]))) ./src/include/switch_utils.h:254 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 789 788 790 68 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:1188 *D.44590_304 ] [1188])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1188 *D.44590_304 ] [1188])
        (nil)))

(jump_insn 790 789 5796 68 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 948)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 948)

(note 5796 790 5798 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(jump_insn 5798 5796 5799 69 (set (pc)
        (label_ref 5797)) 223 {*arm_jump}
     (nil)
 -> 5797)

(barrier 5799 5798 5157)

(code_label 5157 5799 794 70 1507 "" [1 uses])

(note 794 5157 796 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(note 796 794 797 70 NOTE_INSN_DELETED)

(note 797 796 799 70 NOTE_INSN_DELETED)

(note 799 797 795 70 NOTE_INSN_DELETED)

(debug_insn 795 799 801 70 (var_location:SI sendonly (const_int 1 [0x1])) src/switch_core_media.c:3011 -1
     (nil))

(insn 801 795 7265 70 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3012 625 {*arm_movsi_vfp}
     (nil))

(insn 7265 801 7266 70 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC307") [flags 0x82]  <var_decl 0x40406b40 *.LC307>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 933 [0x3a5])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3012 171 {pic_load_addr_32bit}
     (nil))

(insn 7266 7265 7267 70 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 933 [0x3a5])
            ] 4)) src/switch_core_media.c:3012 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC307") [flags 0x82]  <var_decl 0x40406b40 *.LC307>)
        (nil)))

(insn 7267 7266 7268 70 (set (reg:SI 2 r2)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC308") [flags 0x82]  <var_decl 0x40406ba0 *.LC308>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 934 [0x3a6])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3012 171 {pic_load_addr_32bit}
     (nil))

(insn 7268 7267 804 70 (set (reg:SI 2 r2)
        (unspec:SI [
                (reg:SI 2 r2)
                (const_int 8 [0x8])
                (const_int 934 [0x3a6])
            ] 4)) src/switch_core_media.c:3012 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC308") [flags 0x82]  <var_decl 0x40406ba0 *.LC308>)
        (nil)))

(insn 804 7268 805 70 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3012 625 {*arm_movsi_vfp}
     (nil))

(call_insn 805 804 22 70 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3012 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 22 805 5800 70 (set (reg/v:SI 7 r7 [orig:166 sendonly ] [166])
        (const_int 1 [0x1])) src/switch_core_media.c:3011 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 5800 22 5801 70 (set (pc)
        (label_ref 948)) 223 {*arm_jump}
     (nil)
 -> 948)

(barrier 5801 5800 5992)

(code_label 5992 5801 808 71 1592 "" [1 uses])

(note 808 5992 814 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(note 814 808 811 71 NOTE_INSN_DELETED)

(insn 811 814 812 71 (set (reg:SI 0 r0)
        (reg/f:SI 9 r9 [orig:287 D.44590 ] [287])) src/switch_core_media.c:3013 625 {*arm_movsi_vfp}
     (nil))

(insn 812 811 813 71 (set (reg:SI 1 r1)
        (reg/f:SI 11 fp [2617])) src/switch_core_media.c:3013 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC35") [flags 0x82]  <var_decl 0x41de82a0 *.LC35>)
        (nil)))

(call_insn/i 813 812 815 71 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3013 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 815 813 816 71 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3013 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 816 815 817 71 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 831)
            (pc))) src/switch_core_media.c:3013 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 831)

(note 817 816 819 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(note 819 817 820 72 NOTE_INSN_DELETED)

(note 820 819 818 72 NOTE_INSN_DELETED)

(debug_insn 818 820 824 72 (var_location:SI sendonly (const_int 1 [0x1])) src/switch_core_media.c:3014 -1
     (nil))

(insn 824 818 7263 72 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3015 625 {*arm_movsi_vfp}
     (nil))

(insn 7263 824 7264 72 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC307") [flags 0x82]  <var_decl 0x40406b40 *.LC307>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 936 [0x3a8])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3015 171 {pic_load_addr_32bit}
     (nil))

(insn 7264 7263 826 72 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 936 [0x3a8])
            ] 4)) src/switch_core_media.c:3015 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC307") [flags 0x82]  <var_decl 0x40406b40 *.LC307>)
        (nil)))

(insn 826 7264 827 72 (set (reg:SI 2 r2)
        (reg/f:SI 11 fp [2617])) src/switch_core_media.c:3015 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC35") [flags 0x82]  <var_decl 0x41de82a0 *.LC35>)
        (nil)))

(insn 827 826 828 72 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3015 625 {*arm_movsi_vfp}
     (nil))

(call_insn 828 827 23 72 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3015 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 23 828 5802 72 (set (reg/v:SI 7 r7 [orig:166 sendonly ] [166])
        (const_int 1 [0x1])) src/switch_core_media.c:3014 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 5802 23 5803 72 (set (pc)
        (label_ref 948)) 223 {*arm_jump}
     (nil)
 -> 948)

(barrier 5803 5802 831)

(code_label 831 5803 832 73 1351 "" [1 uses])

(note 832 831 838 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(note 838 832 835 73 NOTE_INSN_DELETED)

(insn 835 838 836 73 (set (reg:SI 0 r0)
        (reg/f:SI 9 r9 [orig:287 D.44590 ] [287])) src/switch_core_media.c:3016 625 {*arm_movsi_vfp}
     (nil))

(insn 836 835 837 73 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) src/switch_core_media.c:3016 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC308") [flags 0x82]  <var_decl 0x40406ba0 *.LC308>)
        (nil)))

(call_insn/i 837 836 839 73 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3016 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 839 837 840 73 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 4 r4 [orig:292 D.44602 ] [292])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3016 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 840 839 841 73 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 895)
            (pc))) src/switch_core_media.c:3016 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 895)

(note 841 840 842 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(note 842 841 843 74 NOTE_INSN_DELETED)

(note 843 842 853 74 NOTE_INSN_DELETED)

(note 853 843 856 74 NOTE_INSN_DELETED)

(note 856 853 7261 74 NOTE_INSN_DELETED)

(insn 7261 856 7262 74 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC307") [flags 0x82]  <var_decl 0x40406b40 *.LC307>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 939 [0x3ab])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3017 171 {pic_load_addr_32bit}
     (nil))

(insn 7262 7261 849 74 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 939 [0x3ab])
            ] 4)) src/switch_core_media.c:3017 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC307") [flags 0x82]  <var_decl 0x40406b40 *.LC307>)
        (nil)))

(insn 849 7262 850 74 (set (reg:SI 2 r2)
        (reg/f:SI 8 r8 [2616])) src/switch_core_media.c:3017 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC309") [flags 0x82]  <var_decl 0x40406c00 *.LC309>)
        (nil)))

(insn 850 849 847 74 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3017 625 {*arm_movsi_vfp}
     (nil))

(insn 847 850 851 74 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3017 625 {*arm_movsi_vfp}
     (nil))

(call_insn 851 847 852 74 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3017 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 852 851 854 74 (var_location:SI recvonly (const_int 1 [0x1])) src/switch_core_media.c:3018 -1
     (nil))

(insn 854 852 855 74 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3020 625 {*arm_movsi_vfp}
     (nil))

(call_insn 855 854 858 74 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_rtp_ready") [flags 0x41]  <function_decl 0x408c6980 switch_rtp_ready>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3020 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 858 855 859 74 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3020 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 859 858 860 74 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 871)
            (pc))) src/switch_core_media.c:3020 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 871)

(note 860 859 861 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(note 861 860 862 75 NOTE_INSN_DELETED)

(insn 862 861 863 75 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3021 625 {*arm_movsi_vfp}
     (nil))

(insn 863 862 864 75 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [orig:292 D.44602 ] [292])) src/switch_core_media.c:3021 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(call_insn 864 863 26 75 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_rtp_set_max_missed_packets") [flags 0x41]  <function_decl 0x408c6680 switch_rtp_set_max_missed_packets>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3021 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 26 864 6463 75 (set (reg:SI 12 ip)
        (const_int 1 [0x1])) src/switch_core_media.c:3018 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 6463 26 866 75 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3018 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 866 6463 868 75 (set (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1884 [0x75c])) [4 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].max_missed_hold_packets+0 S4 A32])
        (reg:SI 4 r4 [orig:292 D.44602 ] [292])) src/switch_core_media.c:3022 625 {*arm_movsi_vfp}
     (nil))

(insn 868 866 5804 75 (set (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1880 [0x758])) [4 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].max_missed_packets+0 S4 A32])
        (reg:SI 4 r4 [orig:292 D.44602 ] [292])) src/switch_core_media.c:3023 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:292 D.44602 ] [292])
        (nil)))

(jump_insn 5804 868 5805 75 (set (pc)
        (label_ref 948)) 223 {*arm_jump}
     (nil)
 -> 948)

(barrier 5805 5804 871)

(code_label 871 5805 872 76 1353 "" [1 uses])

(note 872 871 873 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(note 873 872 874 76 NOTE_INSN_DELETED)

(note 874 873 883 76 NOTE_INSN_DELETED)

(note 883 874 884 76 NOTE_INSN_DELETED)

(note 884 883 7255 76 NOTE_INSN_DELETED)

(insn 7255 884 7256 76 (set (reg/f:SI 4 r4 [1217])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC40") [flags 0x82]  <var_decl 0x41de8540 *.LC40>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 942 [0x3ae])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3025 171 {pic_load_addr_32bit}
     (nil))

(insn 7256 7255 7257 76 (set (reg/f:SI 4 r4 [1217])
        (unspec:SI [
                (reg/f:SI 4 r4 [1217])
                (const_int 8 [0x8])
                (const_int 942 [0x3ae])
            ] 4)) src/switch_core_media.c:3025 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC40") [flags 0x82]  <var_decl 0x41de8540 *.LC40>)
        (nil)))

(insn 7257 7256 7258 76 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC214") [flags 0x82]  <var_decl 0x423a2ba0 *.LC214>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 941 [0x3ad])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3025 171 {pic_load_addr_32bit}
     (nil))

(insn 7258 7257 880 76 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 941 [0x3ad])
            ] 4)) src/switch_core_media.c:3025 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC214") [flags 0x82]  <var_decl 0x423a2ba0 *.LC214>)
        (nil)))

(insn 880 7258 881 76 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [1217])) src/switch_core_media.c:3025 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC40") [flags 0x82]  <var_decl 0x41de8540 *.LC40>)
        (nil)))

(insn 881 880 878 76 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3025 625 {*arm_movsi_vfp}
     (nil))

(insn 878 881 882 76 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3025 625 {*arm_movsi_vfp}
     (nil))

(call_insn 882 878 888 76 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3025 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 888 882 7259 76 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3026 625 {*arm_movsi_vfp}
     (nil))

(insn 7259 888 7260 76 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC215") [flags 0x82]  <var_decl 0x423a2c00 *.LC215>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 943 [0x3af])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3026 171 {pic_load_addr_32bit}
     (nil))

(insn 7260 7259 890 76 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 943 [0x3af])
            ] 4)) src/switch_core_media.c:3026 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC215") [flags 0x82]  <var_decl 0x423a2c00 *.LC215>)
        (nil)))

(insn 890 7260 891 76 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [1217])) src/switch_core_media.c:3026 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [1217])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC40") [flags 0x82]  <var_decl 0x41de8540 *.LC40>)
            (nil))))

(insn 891 890 892 76 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3026 625 {*arm_movsi_vfp}
     (nil))

(call_insn 892 891 24 76 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3026 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 24 892 6464 76 (set (reg:SI 4 r4)
        (const_int 1 [0x1])) src/switch_core_media.c:3018 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 6464 24 5806 76 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3018 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(jump_insn 5806 6464 5807 76 (set (pc)
        (label_ref 948)) 223 {*arm_jump}
     (nil)
 -> 948)

(barrier 5807 5806 895)

(code_label 895 5807 896 77 1352 "" [1 uses])

(note 896 895 897 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 897 896 898 77 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 7 r7 [orig:166 sendonly ] [166])
            (const_int 2 [0x2]))) src/switch_core_media.c:3028 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 898 897 899 77 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 908)
            (pc))) src/switch_core_media.c:3028 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 908)

(note 899 898 900 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(note 900 899 905 78 NOTE_INSN_DELETED)

(note 905 900 902 78 NOTE_INSN_DELETED)

(insn 902 905 7253 78 (set (reg:SI 0 r0)
        (reg/f:SI 9 r9 [orig:287 D.44590 ] [287])) src/switch_core_media.c:3028 625 {*arm_movsi_vfp}
     (nil))

(insn 7253 902 7254 78 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC310") [flags 0x82]  <var_decl 0x40406cc0 *.LC310>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 945 [0x3b1])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3028 171 {pic_load_addr_32bit}
     (nil))

(insn 7254 7253 904 78 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 945 [0x3b1])
            ] 4)) src/switch_core_media.c:3028 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC310") [flags 0x82]  <var_decl 0x40406cc0 *.LC310>)
        (nil)))

(call_insn/i 904 7254 906 78 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3028 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 906 904 907 78 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 0 r0 [orig:299 D.44614 ] [299])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3028 176 {*movsi_compare0}
     (nil))

(jump_insn 907 906 908 78 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5422)
            (pc))) src/switch_core_media.c:3028 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5422)

(code_label 908 907 909 79 1354 "" [1 uses])

(note 909 908 910 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(note 910 909 915 79 NOTE_INSN_DELETED)

(note 915 910 912 79 NOTE_INSN_DELETED)

(insn 912 915 7251 79 (set (reg:SI 0 r0)
        (reg/f:SI 9 r9 [orig:287 D.44590 ] [287])) src/switch_core_media.c:3030 625 {*arm_movsi_vfp}
     (nil))

(insn 7251 912 7252 79 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC103") [flags 0x82]  <var_decl 0x41ff2f00 *.LC103>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 946 [0x3b2])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3030 171 {pic_load_addr_32bit}
     (nil))

(insn 7252 7251 914 79 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 946 [0x3b2])
            ] 4)) src/switch_core_media.c:3030 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC103") [flags 0x82]  <var_decl 0x41ff2f00 *.LC103>)
        (nil)))

(call_insn/i 914 7252 916 79 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3030 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 916 914 917 79 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 1 r1 [orig:300 D.44616 ] [300])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3030 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 917 916 918 79 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 929)
            (pc))) src/switch_core_media.c:3030 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 929)

(note 918 917 920 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(note 920 918 919 80 NOTE_INSN_DELETED)

(debug_insn 919 920 921 80 (var_location:SI __nptr (mem/s/f/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:305 attr ] [305])
            (const_int 12 [0xc])) [0 attr_1666->a_value+0 S4 A32])) src/switch_core_media.c:3031 -1
     (nil))

(insn 921 919 923 80 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:305 attr ] [305])
                (const_int 12 [0xc])) [2 attr_1666->a_value+0 S4 A32])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 923 921 924 80 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 924 923 925 80 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 925 924 926 80 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 188 [0xbc])) [35 %sfp+-1092 S4 A32])
        (reg:SI 0 r0)) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 926 925 5808 80 (var_location:SI dptime (clobber (const_int 0 [0]))) src/switch_core_media.c:3031 -1
     (nil))

(jump_insn 5808 926 5809 80 (set (pc)
        (label_ref 948)) 223 {*arm_jump}
     (nil)
 -> 948)

(barrier 5809 5808 929)

(code_label 929 5809 930 81 1355 "" [1 uses])

(note 930 929 931 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(note 931 930 936 81 NOTE_INSN_DELETED)

(note 936 931 933 81 NOTE_INSN_DELETED)

(insn 933 936 7249 81 (set (reg:SI 0 r0)
        (reg/f:SI 9 r9 [orig:287 D.44590 ] [287])) src/switch_core_media.c:3032 625 {*arm_movsi_vfp}
     (nil))

(insn 7249 933 7250 81 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC311") [flags 0x82]  <var_decl 0x40410120 *.LC311>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 947 [0x3b3])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3032 171 {pic_load_addr_32bit}
     (nil))

(insn 7250 7249 935 81 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 947 [0x3b3])
            ] 4)) src/switch_core_media.c:3032 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC311") [flags 0x82]  <var_decl 0x40410120 *.LC311>)
        (nil)))

(call_insn/i 935 7250 937 81 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3032 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 937 935 938 81 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 1 r1 [orig:303 D.44621 ] [303])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3032 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 938 937 939 81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 948)
            (pc))) src/switch_core_media.c:3032 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 948)

(note 939 938 941 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(note 941 939 940 82 NOTE_INSN_DELETED)

(debug_insn 940 941 942 82 (var_location:SI __nptr (mem/s/f/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:305 attr ] [305])
            (const_int 12 [0xc])) [0 attr_1666->a_value+0 S4 A32])) src/switch_core_media.c:3033 -1
     (nil))

(insn 942 940 944 82 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:305 attr ] [305])
                (const_int 12 [0xc])) [2 attr_1666->a_value+0 S4 A32])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 944 942 945 82 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 945 944 946 82 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 946 945 947 82 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 180 [0xb4])) [35 %sfp+-1100 S4 A32])
        (reg:SI 0 r0)) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 947 946 5810 82 (var_location:SI dmaxptime (clobber (const_int 0 [0]))) src/switch_core_media.c:3033 -1
     (nil))

(jump_insn 5810 947 5811 82 (set (pc)
        (label_ref 948)) 223 {*arm_jump}
     (nil)
 -> 948)

(barrier 5811 5810 5422)

(code_label 5422 5811 5421 83 1529 "" [1 uses])

(note 5421 5422 25 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(insn 25 5421 948 83 (set (reg/v:SI 7 r7 [orig:166 sendonly ] [166])
        (reg:SI 0 r0 [orig:299 D.44614 ] [299])) src/switch_core_media.c:3029 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:299 D.44614 ] [299])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(code_label 948 25 949 84 1349 "" [9 uses])

(note 949 948 950 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(debug_insn 950 949 951 84 (var_location:SI recvonly (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) -1
     (nil))

(debug_insn 951 950 952 84 (var_location:SI sendonly (reg/v:SI 7 r7 [orig:166 sendonly ] [166])) -1
     (nil))

(debug_insn 952 951 953 84 (var_location:SI dmaxptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 180 [0xb4])) [35 %sfp+-1100 S4 A32])) -1
     (nil))

(debug_insn 953 952 954 84 (var_location:SI dptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 188 [0xbc])) [35 %sfp+-1092 S4 A32])) -1
     (nil))

(insn 954 953 956 84 (set (reg/v/f:SI 5 r5 [orig:305 attr ] [305])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:305 attr ] [305])
                (const_int 4 [0x4])) [2 attr_1666->a_next+0 S4 A32])) src/switch_core_media.c:3005 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 956 954 957 84 (var_location:SI recvonly (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) -1
     (nil))

(debug_insn 957 956 958 84 (var_location:SI sendonly (reg/v:SI 7 r7 [orig:166 sendonly ] [166])) -1
     (nil))

(debug_insn 958 957 959 84 (var_location:SI dmaxptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 180 [0xb4])) [35 %sfp+-1100 S4 A32])) -1
     (nil))

(debug_insn 959 958 960 84 (var_location:SI dptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 188 [0xbc])) [35 %sfp+-1092 S4 A32])) -1
     (nil))

(debug_insn 960 959 962 84 (var_location:SI attr (reg/v/f:SI 5 r5 [orig:305 attr ] [305])) -1
     (nil))

(insn 962 960 963 84 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 5 r5 [orig:305 attr ] [305])
            (const_int 0 [0]))) src/switch_core_media.c:3005 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 963 962 964 84 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 961)
            (pc))) src/switch_core_media.c:3005 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 961)

(note 964 963 965 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(note 965 964 966 85 NOTE_INSN_DELETED)

(note 966 965 967 85 NOTE_INSN_DELETED)

(note 967 966 6465 85 NOTE_INSN_DELETED)

(insn 6465 967 968 85 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3005 625 {*arm_movsi_vfp}
     (nil))

(insn 968 6465 5812 85 (set (reg:SI 3 r3 [orig:955 prephitmp.1026 ] [955])
        (xor:SI (reg:SI 8 r8)
            (const_int 1 [0x1]))) src/switch_core_media.c:3005 98 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(jump_insn 5812 968 5813 85 (set (pc)
        (label_ref 969)) 223 {*arm_jump}
     (nil)
 -> 969)

(barrier 5813 5812 5418)

(code_label 5418 5813 5417 86 1528 "" [1 uses])

(note 5417 5418 28 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(insn 28 5417 27 86 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 180 [0xb4])) [35 %sfp+-1100 S4 A32])
        (reg/v/f:SI 5 r5 [orig:305 attr ] [305])) src/switch_core_media.c:2896 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 27 28 29 86 (set (reg:SI 3 r3 [orig:955 prephitmp.1026 ] [955])
        (const_int 1 [0x1])) src/switch_core_media.c:3005 625 {*arm_movsi_vfp}
     (nil))

(insn 29 27 969 86 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 188 [0xbc])) [35 %sfp+-1092 S4 A32])
        (reg/v/f:SI 5 r5 [orig:305 attr ] [305])) src/switch_core_media.c:2896 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:305 attr ] [305])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(code_label 969 29 970 87 1348 "" [1 uses])

(note 970 969 971 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(note 971 970 972 87 NOTE_INSN_DELETED)

(note 972 971 974 87 NOTE_INSN_DELETED)

(note 974 972 975 87 NOTE_INSN_DELETED)

(note 975 974 976 87 NOTE_INSN_DELETED)

(insn 976 975 977 87 (parallel [
            (set (reg:SI 3 r3 [1237])
                (and:SI (ne:SI (reg/v:SI 7 r7 [orig:166 sendonly ] [166])
                        (const_int 1 [0x1]))
                    (reg:SI 3 r3 [orig:955 prephitmp.1026 ] [955])))
            (clobber (reg:CC 24 cc))
        ]) src/switch_core_media.c:3037 262 {*cond_arith}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 977 976 978 87 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [1237])
            (const_int 0 [0]))) src/switch_core_media.c:3037 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1237])
        (nil)))

(jump_insn 978 977 979 87 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 988)
            (pc))) src/switch_core_media.c:3037 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 988)

(note 979 978 980 88 [bb 88] NOTE_INSN_BASIC_BLOCK)

(note 980 979 981 88 NOTE_INSN_DELETED)

(note 981 980 983 88 NOTE_INSN_DELETED)

(insn 983 981 7247 88 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3038 625 {*arm_movsi_vfp}
     (nil))

(insn 7247 983 7248 88 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC307") [flags 0x82]  <var_decl 0x40406b40 *.LC307>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 948 [0x3b4])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3038 171 {pic_load_addr_32bit}
     (nil))

(insn 7248 7247 985 88 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 948 [0x3b4])
            ] 4)) src/switch_core_media.c:3038 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC307") [flags 0x82]  <var_decl 0x40406b40 *.LC307>)
        (nil)))

(insn 985 7248 986 88 (set (reg:SI 2 r2)
        (const_int 0 [0])) src/switch_core_media.c:3038 625 {*arm_movsi_vfp}
     (nil))

(insn 986 985 987 88 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3038 625 {*arm_movsi_vfp}
     (nil))

(call_insn 987 986 988 88 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3038 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(code_label 988 987 989 89 1357 "" [1 uses])

(note 989 988 993 89 [bb 89] NOTE_INSN_BASIC_BLOCK)

(note 993 989 990 89 NOTE_INSN_DELETED)

(insn 990 993 991 89 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3041 625 {*arm_movsi_vfp}
     (nil))

(insn 991 990 992 89 (set (reg:SI 1 r1)
        (const_int 5 [0x5])) src/switch_core_media.c:3041 625 {*arm_movsi_vfp}
     (nil))

(call_insn 992 991 994 89 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_media_handle_test_media_flag") [flags 0x1]  <function_decl 0x40945200 switch_media_handle_test_media_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3041 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 994 992 995 89 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3041 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 995 994 996 89 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5171)
            (pc))) src/switch_core_media.c:3041 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5171)

(note 996 995 997 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(note 997 996 998 90 NOTE_INSN_DELETED)

(note 998 997 1005 90 NOTE_INSN_DELETED)

(note 1005 998 1000 90 NOTE_INSN_DELETED)

(insn 1000 1005 7245 90 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3041 625 {*arm_movsi_vfp}
     (nil))

(insn 7245 1000 7246 90 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC312") [flags 0x82]  <var_decl 0x40410300 *.LC312>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 949 [0x3b5])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3041 171 {pic_load_addr_32bit}
     (nil))

(insn 7246 7245 1002 90 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 949 [0x3b5])
            ] 4)) src/switch_core_media.c:3041 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC312") [flags 0x82]  <var_decl 0x40410300 *.LC312>)
        (nil)))

(insn 1002 7246 1003 90 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3041 625 {*arm_movsi_vfp}
     (nil))

(insn 1003 1002 1004 90 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:3041 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1004 1003 1006 90 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3041 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 1006 1004 1007 90 (var_location:SI val (reg:SI 0 r0)) src/switch_core_media.c:3041 -1
     (nil))

(insn 1007 1006 1008 90 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg/v/f:SI 4 r4 [orig:311 val ] [311])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3041 176 {*movsi_compare0}
     (nil))

(jump_insn 1008 1007 1009 90 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1092)
            (pc))) src/switch_core_media.c:3041 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 1092)

(note 1009 1008 1011 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(note 1011 1009 1016 91 NOTE_INSN_DELETED)

(note 1016 1011 1010 91 NOTE_INSN_DELETED)

(debug_insn 1010 1016 7243 91 (var_location:SI expr (reg/v/f:SI 4 r4 [orig:311 val ] [311])) -1
     (nil))

(insn 7243 1010 7244 91 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC23") [flags 0x82]  <var_decl 0x41d93840 *.LC23>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 950 [0x3b6])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:429 171 {pic_load_addr_32bit}
     (nil))

(insn 7244 7243 1015 91 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 950 [0x3b6])
            ] 4)) ./src/include/switch_utils.h:429 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC23") [flags 0x82]  <var_decl 0x41d93840 *.LC23>)
        (nil)))

(call_insn/i 1015 7244 1017 91 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:429 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1017 1015 1018 91 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:436 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1018 1017 1019 91 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5171)
            (pc))) ./src/include/switch_utils.h:436 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5171)

(note 1019 1018 1020 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(note 1020 1019 1025 92 NOTE_INSN_DELETED)

(note 1025 1020 1022 92 NOTE_INSN_DELETED)

(insn 1022 1025 7241 92 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:311 val ] [311])) ./src/include/switch_utils.h:430 625 {*arm_movsi_vfp}
     (nil))

(insn 7241 1022 7242 92 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC24") [flags 0x82]  <var_decl 0x41d938a0 *.LC24>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 951 [0x3b7])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:430 171 {pic_load_addr_32bit}
     (nil))

(insn 7242 7241 1024 92 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 951 [0x3b7])
            ] 4)) ./src/include/switch_utils.h:430 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82]  <var_decl 0x41d938a0 *.LC24>)
        (nil)))

(call_insn/i 1024 7242 1026 92 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:430 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1026 1024 1027 92 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:429 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1027 1026 1028 92 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5171)
            (pc))) ./src/include/switch_utils.h:429 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5171)

(note 1028 1027 1029 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(note 1029 1028 1034 93 NOTE_INSN_DELETED)

(note 1034 1029 1031 93 NOTE_INSN_DELETED)

(insn 1031 1034 7239 93 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:311 val ] [311])) ./src/include/switch_utils.h:431 625 {*arm_movsi_vfp}
     (nil))

(insn 7239 1031 7240 93 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 952 [0x3b8])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:431 171 {pic_load_addr_32bit}
     (nil))

(insn 7240 7239 1033 93 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 952 [0x3b8])
            ] 4)) ./src/include/switch_utils.h:431 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
        (nil)))

(call_insn/i 1033 7240 1035 93 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:431 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1035 1033 1036 93 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:430 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1036 1035 1037 93 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5171)
            (pc))) ./src/include/switch_utils.h:430 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5171)

(note 1037 1036 1038 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(note 1038 1037 1043 94 NOTE_INSN_DELETED)

(note 1043 1038 1040 94 NOTE_INSN_DELETED)

(insn 1040 1043 7237 94 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:311 val ] [311])) ./src/include/switch_utils.h:432 625 {*arm_movsi_vfp}
     (nil))

(insn 7237 1040 7238 94 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC26") [flags 0x82]  <var_decl 0x41d93960 *.LC26>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 953 [0x3b9])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:432 171 {pic_load_addr_32bit}
     (nil))

(insn 7238 7237 1042 94 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 953 [0x3b9])
            ] 4)) ./src/include/switch_utils.h:432 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82]  <var_decl 0x41d93960 *.LC26>)
        (nil)))

(call_insn/i 1042 7238 1044 94 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:432 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1044 1042 1045 94 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:431 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1045 1044 1046 94 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5171)
            (pc))) ./src/include/switch_utils.h:431 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5171)

(note 1046 1045 1047 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(note 1047 1046 1052 95 NOTE_INSN_DELETED)

(note 1052 1047 1049 95 NOTE_INSN_DELETED)

(insn 1049 1052 7235 95 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:311 val ] [311])) ./src/include/switch_utils.h:433 625 {*arm_movsi_vfp}
     (nil))

(insn 7235 1049 7236 95 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC27") [flags 0x82]  <var_decl 0x41d939c0 *.LC27>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 954 [0x3ba])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:433 171 {pic_load_addr_32bit}
     (nil))

(insn 7236 7235 1051 95 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 954 [0x3ba])
            ] 4)) ./src/include/switch_utils.h:433 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC27") [flags 0x82]  <var_decl 0x41d939c0 *.LC27>)
        (nil)))

(call_insn/i 1051 7236 1053 95 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:433 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1053 1051 1054 95 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:432 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1054 1053 1055 95 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5171)
            (pc))) ./src/include/switch_utils.h:432 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5171)

(note 1055 1054 1056 96 [bb 96] NOTE_INSN_BASIC_BLOCK)

(note 1056 1055 1061 96 NOTE_INSN_DELETED)

(note 1061 1056 1058 96 NOTE_INSN_DELETED)

(insn 1058 1061 7233 96 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:311 val ] [311])) ./src/include/switch_utils.h:434 625 {*arm_movsi_vfp}
     (nil))

(insn 7233 1058 7234 96 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC28") [flags 0x82]  <var_decl 0x41d93a20 *.LC28>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 955 [0x3bb])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:434 171 {pic_load_addr_32bit}
     (nil))

(insn 7234 7233 1060 96 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 955 [0x3bb])
            ] 4)) ./src/include/switch_utils.h:434 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC28") [flags 0x82]  <var_decl 0x41d93a20 *.LC28>)
        (nil)))

(call_insn/i 1060 7234 1062 96 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:434 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1062 1060 1063 96 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:433 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1063 1062 1064 96 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5171)
            (pc))) ./src/include/switch_utils.h:433 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5171)

(note 1064 1063 1065 97 [bb 97] NOTE_INSN_BASIC_BLOCK)

(note 1065 1064 1070 97 NOTE_INSN_DELETED)

(note 1070 1065 1067 97 NOTE_INSN_DELETED)

(insn 1067 1070 7231 97 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:311 val ] [311])) ./src/include/switch_utils.h:435 625 {*arm_movsi_vfp}
     (nil))

(insn 7231 1067 7232 97 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC29") [flags 0x82]  <var_decl 0x41d93a80 *.LC29>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 956 [0x3bc])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:435 171 {pic_load_addr_32bit}
     (nil))

(insn 7232 7231 1069 97 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 956 [0x3bc])
            ] 4)) ./src/include/switch_utils.h:435 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC29") [flags 0x82]  <var_decl 0x41d93a80 *.LC29>)
        (nil)))

(call_insn/i 1069 7232 1071 97 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:435 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1071 1069 1072 97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:434 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1072 1071 1073 97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5171)
            (pc))) ./src/include/switch_utils.h:434 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil)))
 -> 5171)

(note 1073 1072 1076 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(note 1076 1073 1074 98 NOTE_INSN_DELETED)

(insn 1074 1076 1075 98 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:311 val ] [311])) ./src/include/switch_utils.h:436 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1075 1074 1077 98 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_is_number") [flags 0x41]  <function_decl 0x407e7e80 switch_is_number>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:436 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1077 1075 1078 98 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:435 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1078 1077 1079 98 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 1092)
            (pc))) ./src/include/switch_utils.h:435 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 1092)

(note 1079 1078 1085 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(note 1085 1079 1080 99 NOTE_INSN_DELETED)

(debug_insn 1080 1085 1081 99 (var_location:SI __nptr (reg/v/f:SI 4 r4 [orig:311 val ] [311])) -1
     (nil))

(insn 1081 1080 1082 99 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:311 val ] [311])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:311 val ] [311])
        (nil)))

(insn 1082 1081 1083 99 (set (reg:SI 1 r1)
        (const_int 0 [0])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 1083 1082 1084 99 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1084 1083 1086 99 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 1086 1084 1087 99 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:436 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1087 1086 1092 99 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5171)
            (pc))) ./src/include/switch_utils.h:436 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5171)

(code_label 1092 1087 1093 100 1359 "" [2 uses])

(note 1093 1092 1094 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(insn 1094 1093 1095 100 (set (reg:SI 3 r3 [1258])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3044 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 1095 1094 1096 100 (set (reg/f:SI 3 r3 [orig:313 D.44471 ] [313])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [1258])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3044 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 1096 1095 1097 100 (set (reg:SI 2 r2 [orig:1259 D.44471_343->hold_laps ] [1259])
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:313 D.44471 ] [313])
                (const_int 132 [0x84])) [4 D.44471_343->hold_laps+0 S4 A32])) src/switch_core_media.c:3044 625 {*arm_movsi_vfp}
     (nil))

(insn 1097 1096 1098 100 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:1259 D.44471_343->hold_laps ] [1259])
            (const_int 0 [0]))) src/switch_core_media.c:3044 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:1259 D.44471_343->hold_laps ] [1259])
        (nil)))

(jump_insn 1098 1097 1099 100 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5171)
            (pc))) src/switch_core_media.c:3044 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5171)

(note 1099 1098 1105 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(note 1105 1099 1100 101 NOTE_INSN_DELETED)

(insn 1100 1105 1101 101 (set (reg:SI 5 r5 [1260])
        (const_int 1 [0x1])) src/switch_core_media.c:3045 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 1101 1100 1102 101 (set (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:313 D.44471 ] [313])
                (const_int 132 [0x84])) [4 D.44471_343->hold_laps+0 S4 A32])
        (reg:SI 5 r5 [1260])) src/switch_core_media.c:3045 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:313 D.44471 ] [313])
        (nil)))

(insn 1102 1101 1103 101 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3046 625 {*arm_movsi_vfp}
     (nil))

(insn 1103 1102 1104 101 (set (reg:SI 1 r1)
        (reg/v:SI 7 r7 [orig:166 sendonly ] [166])) src/switch_core_media.c:3046 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1104 1103 1106 101 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_media_toggle_hold") [flags 0x1]  <function_decl 0x40945800 switch_core_media_toggle_hold>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3046 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1106 1104 1107 101 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3046 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1107 1106 1108 101 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5171)
            (pc))) src/switch_core_media.c:3046 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5171)

(note 1108 1107 1114 102 [bb 102] NOTE_INSN_BASIC_BLOCK)

(note 1114 1108 1115 102 NOTE_INSN_DELETED)

(note 1115 1114 1122 102 NOTE_INSN_DELETED)

(note 1122 1115 1110 102 NOTE_INSN_DELETED)

(insn 1110 1122 1109 102 (set (reg:SI 1 r1)
        (const_int 6 [0x6])) src/switch_core_media.c:3047 625 {*arm_movsi_vfp}
     (nil))

(insn 1109 1110 1111 102 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3047 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1111 1109 1112 102 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_media_handle_test_media_flag") [flags 0x1]  <function_decl 0x40945200 switch_media_handle_test_media_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3047 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1112 1111 1113 102 (set (reg/v:SI 4 r4 [orig:191 reneg ] [191])
        (reg:SI 0 r0)) src/switch_core_media.c:3047 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 1113 1112 7228 102 (var_location:SI reneg (reg/v:SI 4 r4 [orig:191 reneg ] [191])) src/switch_core_media.c:3047 -1
     (nil))

(insn 7228 1113 7229 102 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC313") [flags 0x82]  <var_decl 0x40410360 *.LC313>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 957 [0x3bd])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3048 171 {pic_load_addr_32bit}
     (nil))

(insn 7229 7228 1117 102 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 957 [0x3bd])
            ] 4)) src/switch_core_media.c:3048 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC313") [flags 0x82]  <var_decl 0x40410360 *.LC313>)
        (nil)))

(insn 1117 7229 1119 102 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3048 625 {*arm_movsi_vfp}
     (nil))

(insn 1119 1117 1120 102 (set (reg:SI 2 r2)
        (reg:SI 5 r5 [1260])) src/switch_core_media.c:3048 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 1120 1119 1121 102 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:3048 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1121 1120 1123 102 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3048 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 1123 1121 1124 102 (var_location:SI val (reg:SI 0 r0)) src/switch_core_media.c:3048 -1
     (nil))

(insn 1124 1123 1125 102 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3048 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1125 1124 1126 102 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1131)
            (pc))) src/switch_core_media.c:3048 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 1131)

(note 1126 1125 1128 103 [bb 103] NOTE_INSN_BASIC_BLOCK)

(call_insn 1128 1126 1129 103 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_true") [flags 0x3]  <function_decl 0x407e7f80 switch_true>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3049 236 {*call_value_symbol}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1129 1128 1130 103 (set (reg/v:SI 4 r4 [orig:191 reneg ] [191])
        (reg:SI 0 r0)) src/switch_core_media.c:3049 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 1130 1129 1131 103 (var_location:SI reneg (reg/v:SI 4 r4 [orig:191 reneg ] [191])) src/switch_core_media.c:3049 -1
     (nil))

(code_label 1131 1130 1132 104 1362 "" [1 uses])

(note 1132 1131 1133 104 [bb 104] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1133 1132 1134 104 (var_location:SI reneg (reg/v:SI 4 r4 [orig:191 reneg ] [191])) -1
     (nil))

(insn 1134 1133 1135 104 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:191 reneg ] [191])
            (const_int 0 [0]))) src/switch_core_media.c:3054 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1135 1134 5171 104 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1237)
            (pc))) src/switch_core_media.c:3054 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil)))
 -> 1237)

(code_label 5171 1135 1136 105 1509 "" [11 uses])

(note 1136 5171 1142 105 [bb 105] NOTE_INSN_BASIC_BLOCK)

(note 1142 1136 1143 105 NOTE_INSN_DELETED)

(note 1143 1142 1150 105 NOTE_INSN_DELETED)

(note 1150 1143 1138 105 NOTE_INSN_DELETED)

(insn 1138 1150 1137 105 (set (reg:SI 1 r1)
        (const_int 7 [0x7])) src/switch_core_media.c:3055 625 {*arm_movsi_vfp}
     (nil))

(insn 1137 1138 1139 105 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3055 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1139 1137 1140 105 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_media_handle_test_media_flag") [flags 0x1]  <function_decl 0x40945200 switch_media_handle_test_media_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3055 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1140 1139 1141 105 (set (reg/v:SI 4 r4 [orig:191 reneg ] [191])
        (reg:SI 0 r0)) src/switch_core_media.c:3055 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 1141 1140 7226 105 (var_location:SI reneg (reg/v:SI 4 r4 [orig:191 reneg ] [191])) src/switch_core_media.c:3055 -1
     (nil))

(insn 7226 1141 7227 105 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC314") [flags 0x82]  <var_decl 0x40410420 *.LC314>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 958 [0x3be])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3057 171 {pic_load_addr_32bit}
     (nil))

(insn 7227 7226 1145 105 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 958 [0x3be])
            ] 4)) src/switch_core_media.c:3057 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC314") [flags 0x82]  <var_decl 0x40410420 *.LC314>)
        (nil)))

(insn 1145 7227 1147 105 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3057 625 {*arm_movsi_vfp}
     (nil))

(insn 1147 1145 1148 105 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3057 625 {*arm_movsi_vfp}
     (nil))

(insn 1148 1147 1149 105 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:3057 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1149 1148 1151 105 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3057 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 1151 1149 1152 105 (var_location:SI val (reg:SI 0 r0)) src/switch_core_media.c:3057 -1
     (nil))

(insn 1152 1151 1153 105 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg/v/f:SI 5 r5 [orig:321 val ] [321])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3057 176 {*movsi_compare0}
     (nil))

(jump_insn 1153 1152 1154 105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1237)
            (pc))) src/switch_core_media.c:3057 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 1237)

(note 1154 1153 1156 106 [bb 106] NOTE_INSN_BASIC_BLOCK)

(note 1156 1154 1161 106 NOTE_INSN_DELETED)

(note 1161 1156 1155 106 NOTE_INSN_DELETED)

(debug_insn 1155 1161 7224 106 (var_location:SI expr (reg/v/f:SI 5 r5 [orig:321 val ] [321])) -1
     (nil))

(insn 7224 1155 7225 106 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC23") [flags 0x82]  <var_decl 0x41d93840 *.LC23>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 959 [0x3bf])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:429 171 {pic_load_addr_32bit}
     (nil))

(insn 7225 7224 1160 106 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 959 [0x3bf])
            ] 4)) ./src/include/switch_utils.h:429 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC23") [flags 0x82]  <var_decl 0x41d93840 *.LC23>)
        (nil)))

(call_insn/i 1160 7225 1162 106 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:429 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1162 1160 1163 106 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:436 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1163 1162 1164 106 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5450)
            (pc))) ./src/include/switch_utils.h:436 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5450)

(note 1164 1163 1165 107 [bb 107] NOTE_INSN_BASIC_BLOCK)

(note 1165 1164 1170 107 NOTE_INSN_DELETED)

(note 1170 1165 1167 107 NOTE_INSN_DELETED)

(insn 1167 1170 7222 107 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:321 val ] [321])) ./src/include/switch_utils.h:430 625 {*arm_movsi_vfp}
     (nil))

(insn 7222 1167 7223 107 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC24") [flags 0x82]  <var_decl 0x41d938a0 *.LC24>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 960 [0x3c0])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:430 171 {pic_load_addr_32bit}
     (nil))

(insn 7223 7222 1169 107 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 960 [0x3c0])
            ] 4)) ./src/include/switch_utils.h:430 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82]  <var_decl 0x41d938a0 *.LC24>)
        (nil)))

(call_insn/i 1169 7223 1171 107 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:430 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1171 1169 1172 107 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:429 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1172 1171 1173 107 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5450)
            (pc))) ./src/include/switch_utils.h:429 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5450)

(note 1173 1172 1174 108 [bb 108] NOTE_INSN_BASIC_BLOCK)

(note 1174 1173 1179 108 NOTE_INSN_DELETED)

(note 1179 1174 1176 108 NOTE_INSN_DELETED)

(insn 1176 1179 7220 108 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:321 val ] [321])) ./src/include/switch_utils.h:431 625 {*arm_movsi_vfp}
     (nil))

(insn 7220 1176 7221 108 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 961 [0x3c1])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:431 171 {pic_load_addr_32bit}
     (nil))

(insn 7221 7220 1178 108 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 961 [0x3c1])
            ] 4)) ./src/include/switch_utils.h:431 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
        (nil)))

(call_insn/i 1178 7221 1180 108 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:431 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1180 1178 1181 108 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:430 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1181 1180 1182 108 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5450)
            (pc))) ./src/include/switch_utils.h:430 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5450)

(note 1182 1181 1183 109 [bb 109] NOTE_INSN_BASIC_BLOCK)

(note 1183 1182 1188 109 NOTE_INSN_DELETED)

(note 1188 1183 1185 109 NOTE_INSN_DELETED)

(insn 1185 1188 7218 109 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:321 val ] [321])) ./src/include/switch_utils.h:432 625 {*arm_movsi_vfp}
     (nil))

(insn 7218 1185 7219 109 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC26") [flags 0x82]  <var_decl 0x41d93960 *.LC26>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 962 [0x3c2])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:432 171 {pic_load_addr_32bit}
     (nil))

(insn 7219 7218 1187 109 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 962 [0x3c2])
            ] 4)) ./src/include/switch_utils.h:432 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82]  <var_decl 0x41d93960 *.LC26>)
        (nil)))

(call_insn/i 1187 7219 1189 109 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:432 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1189 1187 1190 109 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:431 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1190 1189 1191 109 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5450)
            (pc))) ./src/include/switch_utils.h:431 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5450)

(note 1191 1190 1192 110 [bb 110] NOTE_INSN_BASIC_BLOCK)

(note 1192 1191 1197 110 NOTE_INSN_DELETED)

(note 1197 1192 1194 110 NOTE_INSN_DELETED)

(insn 1194 1197 7216 110 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:321 val ] [321])) ./src/include/switch_utils.h:433 625 {*arm_movsi_vfp}
     (nil))

(insn 7216 1194 7217 110 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC27") [flags 0x82]  <var_decl 0x41d939c0 *.LC27>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 963 [0x3c3])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:433 171 {pic_load_addr_32bit}
     (nil))

(insn 7217 7216 1196 110 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 963 [0x3c3])
            ] 4)) ./src/include/switch_utils.h:433 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC27") [flags 0x82]  <var_decl 0x41d939c0 *.LC27>)
        (nil)))

(call_insn/i 1196 7217 1198 110 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:433 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1198 1196 1199 110 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:432 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1199 1198 1200 110 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5450)
            (pc))) ./src/include/switch_utils.h:432 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5450)

(note 1200 1199 1201 111 [bb 111] NOTE_INSN_BASIC_BLOCK)

(note 1201 1200 1206 111 NOTE_INSN_DELETED)

(note 1206 1201 1203 111 NOTE_INSN_DELETED)

(insn 1203 1206 7214 111 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:321 val ] [321])) ./src/include/switch_utils.h:434 625 {*arm_movsi_vfp}
     (nil))

(insn 7214 1203 7215 111 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC28") [flags 0x82]  <var_decl 0x41d93a20 *.LC28>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 964 [0x3c4])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:434 171 {pic_load_addr_32bit}
     (nil))

(insn 7215 7214 1205 111 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 964 [0x3c4])
            ] 4)) ./src/include/switch_utils.h:434 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC28") [flags 0x82]  <var_decl 0x41d93a20 *.LC28>)
        (nil)))

(call_insn/i 1205 7215 1207 111 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:434 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1207 1205 1208 111 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:433 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1208 1207 1209 111 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5450)
            (pc))) ./src/include/switch_utils.h:433 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 5450)

(note 1209 1208 1210 112 [bb 112] NOTE_INSN_BASIC_BLOCK)

(note 1210 1209 1215 112 NOTE_INSN_DELETED)

(note 1215 1210 1212 112 NOTE_INSN_DELETED)

(insn 1212 1215 7212 112 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:321 val ] [321])) ./src/include/switch_utils.h:435 625 {*arm_movsi_vfp}
     (nil))

(insn 7212 1212 7213 112 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC29") [flags 0x82]  <var_decl 0x41d93a80 *.LC29>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 965 [0x3c5])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:435 171 {pic_load_addr_32bit}
     (nil))

(insn 7213 7212 1214 112 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 965 [0x3c5])
            ] 4)) ./src/include/switch_utils.h:435 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC29") [flags 0x82]  <var_decl 0x41d93a80 *.LC29>)
        (nil)))

(call_insn/i 1214 7213 1216 112 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:435 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1216 1214 1217 112 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:434 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1217 1216 1218 112 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5450)
            (pc))) ./src/include/switch_utils.h:434 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil)))
 -> 5450)

(note 1218 1217 1221 113 [bb 113] NOTE_INSN_BASIC_BLOCK)

(note 1221 1218 1219 113 NOTE_INSN_DELETED)

(insn 1219 1221 1220 113 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:321 val ] [321])) ./src/include/switch_utils.h:436 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1220 1219 1222 113 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_is_number") [flags 0x41]  <function_decl 0x407e7e80 switch_is_number>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:436 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1222 1220 1223 113 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 0 r0 [orig:906 D.49718 ] [906])
                (reg:SI 0 r0))
        ]) ./src/include/switch_utils.h:435 176 {*movsi_compare0}
     (nil))

(jump_insn 1223 1222 1224 113 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5454)
            (pc))) ./src/include/switch_utils.h:435 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5454)

(note 1224 1223 1230 114 [bb 114] NOTE_INSN_BASIC_BLOCK)

(note 1230 1224 5628 114 NOTE_INSN_DELETED)

(note 5628 1230 1225 114 NOTE_INSN_DELETED)

(debug_insn 1225 5628 1226 114 (var_location:SI __nptr (reg/v/f:SI 5 r5 [orig:321 val ] [321])) -1
     (nil))

(insn 1226 1225 1227 114 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:321 val ] [321])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 1227 1226 1228 114 (set (reg:SI 1 r1)
        (const_int 0 [0])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 1228 1227 1229 114 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1229 1228 7210 114 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 7210 1229 7211 114 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg/v:SI 4 r4 [orig:191 reneg ] [191])
                (plus:SI (reg:SI 0 r0)
                    (const_int 0 [0])))
        ]) ./src/include/switch_utils.h:429 9 {*cmpsi2_addneg}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 7211 7210 5814 114 (cond_exec (ne:CC (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 4 r4 [orig:191 reneg ] [191])
            (const_int 1 [0x1]))) ./src/include/switch_utils.h:429 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(jump_insn 5814 7211 5815 114 (set (pc)
        (label_ref 1237)) 223 {*arm_jump}
     (nil)
 -> 1237)

(barrier 5815 5814 5450)

(code_label 5450 5815 5449 121 1536 "" [7 uses])

(note 5449 5450 36 121 [bb 121] NOTE_INSN_BASIC_BLOCK)

(insn 36 5449 5828 121 (set (reg/v:SI 4 r4 [orig:191 reneg ] [191])
        (const_int 1 [0x1])) ./src/include/switch_utils.h:429 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 5828 36 5829 121 (set (pc)
        (label_ref 1237)) 223 {*arm_jump}
     (nil)
 -> 1237)

(barrier 5829 5828 5454)

(code_label 5454 5829 5453 122 1537 "" [1 uses])

(note 5453 5454 38 122 [bb 122] NOTE_INSN_BASIC_BLOCK)

(insn 38 5453 1237 122 (set (reg/v:SI 4 r4 [orig:191 reneg ] [191])
        (reg:SI 0 r0 [orig:906 D.49718 ] [906])) ./src/include/switch_utils.h:429 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:906 D.49718 ] [906])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(code_label 1237 38 1238 123 1363 "" [4 uses])

(note 1238 1237 1239 123 [bb 123] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1239 1238 1240 123 (var_location:SI reneg (reg/v:SI 4 r4 [orig:191 reneg ] [191])) -1
     (nil))

(insn 1240 1239 1241 123 (set (reg/f:SI 3 r3 [orig:1281 session_161(D)->bugs ] [1281])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 1348 [0x544])) [2 session_161(D)->bugs+0 S4 A32])) src/switch_core_media.c:3062 625 {*arm_movsi_vfp}
     (nil))

(insn 1241 1240 1242 123 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:1281 session_161(D)->bugs ] [1281])
            (const_int 0 [0]))) src/switch_core_media.c:3062 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1242 1241 1243 123 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1266)
            (pc))) src/switch_core_media.c:3062 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 1266)

(note 1243 1242 1244 124 [bb 124] NOTE_INSN_BASIC_BLOCK)

(note 1244 1243 1249 124 NOTE_INSN_DELETED)

(note 1249 1244 1257 124 NOTE_INSN_DELETED)

(insn 1257 1249 7203 124 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3063 625 {*arm_movsi_vfp}
     (nil))

(insn 7203 1257 7204 124 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 966 [0x3c6])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3063 171 {pic_load_addr_32bit}
     (nil))

(insn 7204 7203 7205 124 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 966 [0x3c6])
            ] 4)) src/switch_core_media.c:3063 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7205 7204 7206 124 (set (reg/f:SI 2 r2 [1285])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 967 [0x3c7])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3063 171 {pic_load_addr_32bit}
     (nil))

(insn 7206 7205 6265 124 (set (reg/f:SI 2 r2 [1285])
        (unspec:SI [
                (reg/f:SI 2 r2 [1285])
                (const_int 8 [0x8])
                (const_int 967 [0x3c7])
            ] 4)) src/switch_core_media.c:3063 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6265 7206 1259 124 (set (reg/f:SI 2 r2 [1287])
        (plus:SI (reg/f:SI 2 r2 [1285])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3063 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 1259 6265 1260 124 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1287])
            (const_int 8 [0x8]))) src/switch_core_media.c:3063 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 1260 1259 1251 124 (set (reg:SI 3 r3)
        (const_int 3063 [0xbf7])) src/switch_core_media.c:3063 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3063 [0xbf7])
        (nil)))

(insn 1251 1260 6264 124 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3063 625 {*arm_movsi_vfp}
     (nil))

(insn 6264 1251 1253 124 (set (reg:SI 12 ip [1289])
        (const_int 7 [0x7])) src/switch_core_media.c:3063 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 1253 6264 7208 124 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1289])) src/switch_core_media.c:3063 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1289])
        (nil)))

(insn 7208 1253 7209 124 (set (reg/f:SI 12 ip [1291])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC315") [flags 0x82]  <var_decl 0x404104e0 *.LC315>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 968 [0x3c8])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3063 171 {pic_load_addr_32bit}
     (nil))

(insn 7209 7208 1256 124 (set (reg/f:SI 12 ip [1291])
        (unspec:SI [
                (reg/f:SI 12 ip [1291])
                (const_int 8 [0x8])
                (const_int 968 [0x3c8])
            ] 4)) src/switch_core_media.c:3063 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC315") [flags 0x82]  <var_decl 0x404104e0 *.LC315>)
        (nil)))

(insn 1256 7209 1261 124 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1291])) src/switch_core_media.c:3063 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1291])
        (nil)))

(call_insn 1261 1256 1263 124 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3063 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 1263 1261 5830 124 (var_location:SI reneg (const_int 0 [0])) -1
     (nil))

(jump_insn 5830 1263 5831 124 (set (pc)
        (label_ref 1271)) 223 {*arm_jump}
     (nil)
 -> 1271)

(barrier 5831 5830 1266)

(code_label 1266 5831 1267 125 1365 "" [1 uses])

(note 1267 1266 1268 125 [bb 125] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1268 1267 1269 125 (var_location:SI reneg (reg/v:SI 4 r4 [orig:191 reneg ] [191])) -1
     (nil))

(insn 1269 1268 1270 125 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:191 reneg ] [191])
            (const_int 0 [0]))) src/switch_core_media.c:3069 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1270 1269 1271 125 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1284)
            (pc))) src/switch_core_media.c:3069 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil)))
 -> 1284)

(code_label 1271 1270 1272 126 1366 "" [1 uses])

(note 1272 1271 1273 126 [bb 126] NOTE_INSN_BASIC_BLOCK)

(insn 1273 1272 1274 126 (set (reg:SI 3 r3 [1292])
        (const_int 23532 [0x5bec])) src/switch_core_media.c:3069 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23532 [0x5bec])
        (nil)))

(insn 1274 1273 1275 126 (set (reg/v:SI 3 r3 [orig:324 total_codecs ] [324])
        (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [1292])) [4 smh_186->num_negotiated_codecs+0 S4 A32])) src/switch_core_media.c:3069 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23532 [0x5bec])) [4 smh_186->num_negotiated_codecs+0 S4 A32])
        (nil)))

(insn 1275 1274 1276 126 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:324 total_codecs ] [324])
            (const_int 0 [0]))) src/switch_core_media.c:3069 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1276 1275 1277 126 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1298)
            (pc))) src/switch_core_media.c:3069 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 1298)

(note 1277 1276 1278 127 [bb 127] NOTE_INSN_BASIC_BLOCK)

(insn 1278 1277 1279 127 (set (reg/f:SI 2 r2 [1293])
        (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
            (const_int 23296 [0x5b00]))) src/switch_core_media.c:3070 4 {*arm_addsi3}
     (nil))

(insn 1279 1278 6467 127 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1293])
            (const_int 36 [0x24]))) src/switch_core_media.c:3070 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
            (const_int 23332 [0x5b24]))
        (nil)))

(insn 6467 1279 1280 127 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [35 %sfp+-1164 S4 A32])
        (reg:SI 2 r2)) src/switch_core_media.c:3070 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(debug_insn 1280 6467 1281 127 (var_location:SI codec_array (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 116 [0x74])) [35 %sfp+-1164 S4 A32])) src/switch_core_media.c:3070 -1
     (nil))

(debug_insn 1281 1280 40 127 (var_location:SI total_codecs (reg/v:SI 3 r3 [orig:324 total_codecs ] [324])) src/switch_core_media.c:3071 -1
     (nil))

(insn 40 1281 5832 127 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [35 %sfp+-1192 S4 A32])
        (reg/v:SI 3 r3 [orig:324 total_codecs ] [324])) src/switch_core_media.c:3071 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:324 total_codecs ] [324])
        (nil)))

(jump_insn 5832 40 5833 127 (set (pc)
        (label_ref 1298)) src/switch_core_media.c:3071 223 {*arm_jump}
     (nil)
 -> 1298)

(barrier 5833 5832 1284)

(code_label 1284 5833 1285 128 1367 "" [1 uses])

(note 1285 1284 1286 128 [bb 128] NOTE_INSN_BASIC_BLOCK)

(insn 1286 1285 1290 128 (set (reg:SI 4 r4 [1295])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3073 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 1290 1286 1291 128 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3074 625 {*arm_movsi_vfp}
     (nil))

(insn 1291 1290 1287 128 (set (reg:SI 1 r1)
        (reg/f:SI 3 r3 [orig:1281 session_161(D)->bugs ] [1281])) src/switch_core_media.c:3074 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 1287 1291 1289 128 (set (reg/f:SI 2 r2 [orig:1294 smh_186->mparams ] [1294])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [1295])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3073 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [1295])) [2 smh_186->mparams+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                    (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
            (nil))))

(insn 1289 1287 1292 128 (set (mem/s:SI (plus:SI (reg/f:SI 2 r2 [orig:1294 smh_186->mparams ] [1294])
                (const_int 128 [0x80])) [4 D.44471_362->num_codecs+0 S4 A32])
        (reg/f:SI 3 r3 [orig:1281 session_161(D)->bugs ] [1281])) src/switch_core_media.c:3073 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1281 session_161(D)->bugs ] [1281])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:1294 smh_186->mparams ] [1294])
            (nil))))

(call_insn 1292 1289 1293 128 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_core_media_prepare_codecs") [flags 0x1]  <function_decl 0x40951380 switch_core_media_prepare_codecs>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3074 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(debug_insn 1293 1292 1295 128 (var_location:SI codec_array (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 116 [0x74])) [35 %sfp+-1164 S4 A32])) src/switch_core_media.c:3075 -1
     (nil))

(insn 1295 1293 1296 128 (set (reg/f:SI 3 r3 [orig:1297 smh_186->mparams ] [1297])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [1295])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3076 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 1296 1295 6468 128 (set (reg:SI 3 r3)
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:1297 smh_186->mparams ] [1297])
                (const_int 128 [0x80])) [4 D.44471_364->num_codecs+0 S4 A32])) src/switch_core_media.c:3076 625 {*arm_movsi_vfp}
     (nil))

(insn 6468 1296 1297 128 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [35 %sfp+-1192 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:3076 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(debug_insn 1297 6468 1298 128 (var_location:SI total_codecs (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 88 [0x58])) [35 %sfp+-1192 S4 A32])) src/switch_core_media.c:3076 -1
     (nil))

(code_label 1298 1297 1299 129 1368 "" [2 uses])

(note 1299 1298 1302 129 [bb 129] NOTE_INSN_BASIC_BLOCK)

(note 1302 1299 1307 129 NOTE_INSN_DELETED)

(note 1307 1302 1300 129 NOTE_INSN_DELETED)

(debug_insn 1300 1307 1301 129 (var_location:SI total_codecs (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 88 [0x58])) [35 %sfp+-1192 S4 A32])) -1
     (nil))

(debug_insn 1301 1300 7199 129 (var_location:SI codec_array (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 116 [0x74])) [35 %sfp+-1164 S4 A32])) -1
     (nil))

(insn 7199 1301 7200 129 (set (reg:SI 0 r0)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC316") [flags 0x82]  <var_decl 0x40410540 *.LC316>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 969 [0x3c9])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3079 171 {pic_load_addr_32bit}
     (nil))

(insn 7200 7199 1305 129 (set (reg:SI 0 r0)
        (unspec:SI [
                (reg:SI 0 r0)
                (const_int 8 [0x8])
                (const_int 969 [0x3c9])
            ] 4)) src/switch_core_media.c:3079 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC316") [flags 0x82]  <var_decl 0x40410540 *.LC316>)
        (nil)))

(insn 1305 7200 1306 129 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 176 [0xb0])) [35 %sfp+-1104 S4 A32])) src/switch_core_media.c:3079 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1306 1305 1308 129 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_stristr") [flags 0x41]  <function_decl 0x40815080 switch_stristr>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3079 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1308 1306 1309 129 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3079 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1309 1308 1310 129 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1328)
            (pc))) src/switch_core_media.c:3079 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8501 [0x2135])
            (nil)))
 -> 1328)

(note 1310 1309 1311 130 [bb 130] NOTE_INSN_BASIC_BLOCK)

(note 1311 1310 1316 130 NOTE_INSN_DELETED)

(note 1316 1311 7197 130 NOTE_INSN_DELETED)

(insn 7197 1316 7198 130 (set (reg:SI 0 r0)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC317") [flags 0x82]  <var_decl 0x404105a0 *.LC317>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 970 [0x3ca])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3079 171 {pic_load_addr_32bit}
     (nil))

(insn 7198 7197 1314 130 (set (reg:SI 0 r0)
        (unspec:SI [
                (reg:SI 0 r0)
                (const_int 8 [0x8])
                (const_int 970 [0x3ca])
            ] 4)) src/switch_core_media.c:3079 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC317") [flags 0x82]  <var_decl 0x404105a0 *.LC317>)
        (nil)))

(insn 1314 7198 1315 130 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 176 [0xb0])) [35 %sfp+-1104 S4 A32])) src/switch_core_media.c:3079 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1315 1314 1317 130 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_stristr") [flags 0x41]  <function_decl 0x40815080 switch_stristr>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3079 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1317 1315 1318 130 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3079 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1318 1317 1319 130 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1328)
            (pc))) src/switch_core_media.c:3079 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9328 [0x2470])
            (nil)))
 -> 1328)

(note 1319 1318 1320 131 [bb 131] NOTE_INSN_BASIC_BLOCK)

(note 1320 1319 1325 131 NOTE_INSN_DELETED)

(note 1325 1320 7195 131 NOTE_INSN_DELETED)

(insn 7195 1325 7196 131 (set (reg:SI 0 r0)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC318") [flags 0x82]  <var_decl 0x40410660 *.LC318>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 971 [0x3cb])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3080 171 {pic_load_addr_32bit}
     (nil))

(insn 7196 7195 1323 131 (set (reg:SI 0 r0)
        (unspec:SI [
                (reg:SI 0 r0)
                (const_int 8 [0x8])
                (const_int 971 [0x3cb])
            ] 4)) src/switch_core_media.c:3080 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC318") [flags 0x82]  <var_decl 0x40410660 *.LC318>)
        (nil)))

(insn 1323 7196 1324 131 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 176 [0xb0])) [35 %sfp+-1104 S4 A32])) src/switch_core_media.c:3080 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1324 1323 1326 131 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_stristr") [flags 0x41]  <function_decl 0x40815080 switch_stristr>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3080 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1326 1324 1327 131 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3079 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1327 1326 1328 131 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1340)
            (pc))) src/switch_core_media.c:3079 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 1340)

(code_label 1328 1327 1329 132 1369 "" [2 uses])

(note 1329 1328 1330 132 [bb 132] NOTE_INSN_BASIC_BLOCK)

(note 1330 1329 1331 132 NOTE_INSN_DELETED)

(note 1331 1330 1333 132 NOTE_INSN_DELETED)

(note 1333 1331 1335 132 NOTE_INSN_DELETED)

(insn 1335 1333 7191 132 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3081 625 {*arm_movsi_vfp}
     (nil))

(insn 7191 1335 7192 132 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC319") [flags 0x82]  <var_decl 0x404106c0 *.LC319>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 972 [0x3cc])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3081 171 {pic_load_addr_32bit}
     (nil))

(insn 7192 7191 7193 132 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 972 [0x3cc])
            ] 4)) src/switch_core_media.c:3081 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC319") [flags 0x82]  <var_decl 0x404106c0 *.LC319>)
        (nil)))

(insn 7193 7192 7194 132 (set (reg:SI 2 r2)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 973 [0x3cd])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3081 171 {pic_load_addr_32bit}
     (nil))

(insn 7194 7193 1338 132 (set (reg:SI 2 r2)
        (unspec:SI [
                (reg:SI 2 r2)
                (const_int 8 [0x8])
                (const_int 973 [0x3cd])
            ] 4)) src/switch_core_media.c:3081 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
        (nil)))

(insn 1338 7194 1339 132 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3081 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1339 1338 1340 132 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3081 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(code_label 1340 1339 1341 133 1370 "" [1 uses])

(note 1341 1340 1343 133 [bb 133] NOTE_INSN_BASIC_BLOCK)

(insn 1343 1341 1342 133 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:3084 625 {*arm_movsi_vfp}
     (nil))

(insn 1342 1343 1344 133 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3084 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1344 1342 1345 133 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_core_media_find_zrtp_hash") [flags 0x3]  <function_decl 0x41463000 switch_core_media_find_zrtp_hash>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3084 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1345 1344 1346 133 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3085 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1346 1345 1347 133 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_core_media_pass_zrtp_hash") [flags 0x1]  <function_decl 0x40945680 switch_core_media_pass_zrtp_hash>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3085 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1347 1346 1348 133 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3087 625 {*arm_movsi_vfp}
     (nil))

(insn 1348 1347 1350 133 (set (reg:SI 1 r1)
        (const_int 0 [0])) src/switch_core_media.c:3087 625 {*arm_movsi_vfp}
     (nil))

(insn 1350 1348 1349 133 (set (reg:SI 3 r3)
        (reg:SI 1 r1)) src/switch_core_media.c:3087 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 1349 1350 1351 133 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:3087 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1351 1349 1352 133 (parallel [
            (call (mem:SI (symbol_ref:SI ("check_ice") [flags 0x3]  <function_decl 0x414f3a00 check_ice>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3087 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 1352 1351 1353 133 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3088 625 {*arm_movsi_vfp}
     (nil))

(insn 1353 1352 1354 133 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) src/switch_core_media.c:3088 625 {*arm_movsi_vfp}
     (nil))

(insn 1354 1353 1355 133 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:3088 625 {*arm_movsi_vfp}
     (nil))

(insn 1355 1354 1356 133 (set (reg:SI 3 r3)
        (const_int 0 [0])) src/switch_core_media.c:3088 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1356 1355 6469 133 (parallel [
            (call (mem:SI (symbol_ref:SI ("check_ice") [flags 0x3]  <function_decl 0x414f3a00 check_ice>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3088 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6469 1356 1357 133 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (nil))

(insn 1357 6469 6470 133 (set (reg:SI 12 ip)
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 60 [0x3c])) [2 sdp_198->sdp_media+0 S4 A32])) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (nil))

(insn 6470 1357 1359 133 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 1359 6470 1360 133 (var_location:SI nm_idx (const_int 0 [0])) -1
     (nil))

(debug_insn 1360 1359 1361 133 (var_location:SI m_idx (const_int 0 [0])) -1
     (nil))

(debug_insn 1361 1360 1362 133 (var_location:SI codec_ms (const_int 0 [0])) -1
     (nil))

(debug_insn 1362 1361 1363 133 (var_location:SI got_webrtc (const_int 0 [0])) -1
     (nil))

(debug_insn 1363 1362 1364 133 (var_location:SI got_udptl (const_int 0 [0])) -1
     (nil))

(debug_insn 1364 1363 1365 133 (var_location:SI got_savp (const_int 0 [0])) -1
     (nil))

(debug_insn 1365 1364 1366 133 (var_location:SI got_video_savp (clobber (const_int 0 [0]))) -1
     (nil))

(debug_insn 1366 1365 1367 133 (var_location:SI got_video_avp (clobber (const_int 0 [0]))) -1
     (nil))

(debug_insn 1367 1366 1368 133 (var_location:SI got_avp (const_int 0 [0])) -1
     (nil))

(debug_insn 1368 1367 1369 133 (var_location:SI got_audio (const_int 0 [0])) -1
     (nil))

(debug_insn 1369 1368 1370 133 (var_location:SI got_video_crypto (const_int 0 [0])) -1
     (nil))

(debug_insn 1370 1369 1371 133 (var_location:SI got_crypto (const_int 0 [0])) -1
     (nil))

(debug_insn 1371 1370 1372 133 (var_location:SI m (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) -1
     (nil))

(debug_insn 1372 1371 1373 133 (var_location:QI cng_pt (const_int 0 [0])) -1
     (nil))

(debug_insn 1373 1372 1374 133 (var_location:QI best_te (const_int 0 [0])) -1
     (nil))

(debug_insn 1374 1373 1375 133 (var_location:QI match (const_int 0 [0])) -1
     (nil))

(insn 1375 1374 1376 133 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3091 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 1376 1375 5459 133 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5464)
            (pc))) src/switch_core_media.c:3091 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 200 [0xc8])
            (nil)))
 -> 5464)

(note 5459 1376 41 134 [bb 134] NOTE_INSN_BASIC_BLOCK)

(insn 41 5459 6471 134 (set (reg:SI 4 r4)
        (const_int 0 [0])) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 6471 41 7187 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (nil))

(insn 7187 6471 7188 134 (set (reg/f:SI 3 r3 [2610])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1159 [0x487])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3804 171 {pic_load_addr_32bit}
     (nil))

(insn 7188 7187 4867 134 (set (reg/f:SI 3 r3 [2610])
        (unspec:SI [
                (reg/f:SI 3 r3 [2610])
                (const_int 8 [0x8])
                (const_int 1159 [0x487])
            ] 4)) src/switch_core_media.c:3804 174 {pic_add_dot_plus_eight}
     (nil))

(insn 4867 7188 7189 134 (set (reg/f:SI 2 r2 [2611])
        (plus:SI (reg/f:SI 3 r3 [2610])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3804 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [2610])
        (nil)))

(insn 7189 4867 7190 134 (set (reg/f:SI 3 r3 [2613])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1156 [0x484])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3766 171 {pic_load_addr_32bit}
     (nil))

(insn 7190 7189 4753 134 (set (reg/f:SI 3 r3 [2613])
        (unspec:SI [
                (reg/f:SI 3 r3 [2613])
                (const_int 8 [0x8])
                (const_int 1156 [0x484])
            ] 4)) src/switch_core_media.c:3766 174 {pic_add_dot_plus_eight}
     (nil))

(insn 4753 7190 42 134 (set (reg/f:SI 3 r3 [2614])
        (plus:SI (reg/f:SI 3 r3 [2613])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3766 4 {*arm_addsi3}
     (nil))

(insn 42 4753 43 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 43 42 44 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 44 43 45 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 160 [0xa0])) [35 %sfp+-1120 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 45 44 46 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 136 [0x88])) [35 %sfp+-1144 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 46 45 47 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 168 [0xa8])) [35 %sfp+-1112 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 47 46 48 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 204 [0xcc])) [35 %sfp+-1076 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 48 47 49 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 49 48 50 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 50 49 51 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 51 50 52 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 52 51 53 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 53 52 4868 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(insn 4868 53 6472 134 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [2611])
            (const_int 8 [0x8]))) src/switch_core_media.c:3804 4 {*arm_addsi3}
     (nil))

(insn 6472 4868 4754 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 212 [0xd4])) [35 %sfp+-1068 S4 A32])
        (reg:SI 2 r2)) src/switch_core_media.c:3804 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn 4754 6472 6473 134 (set (reg:SI 3 r3)
        (plus:SI (reg/f:SI 3 r3 [2614])
            (const_int 8 [0x8]))) src/switch_core_media.c:3766 4 {*arm_addsi3}
     (nil))

(insn 6473 4754 5124 134 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 216 [0xd8])) [35 %sfp+-1064 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:3766 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(code_label 5124 6473 1377 135 1506 "" [1 uses])

(note 1377 5124 1378 135 [bb 135] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1378 1377 1379 135 (var_location:SI ptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 188 [0xbc])) [35 %sfp+-1092 S4 A32])) src/switch_core_media.c:3095 -1
     (nil))

(debug_insn 1379 1378 6474 135 (var_location:SI maxptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 180 [0xb4])) [35 %sfp+-1100 S4 A32])) src/switch_core_media.c:3096 -1
     (nil))

(insn 6474 1379 1381 135 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3098 625 {*arm_movsi_vfp}
     (nil))

(insn 1381 6474 6260 135 (set (reg:SI 2 r2 [orig:1311 m_1764->m_proto ] [1311])
        (mem/s:SI (plus:SI (reg:SI 8 r8)
                (const_int 28 [0x1c])) [44 m_1764->m_proto+0 S4 A32])) src/switch_core_media.c:3098 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
                    (const_int 28 [0x1c])) [44 m_1764->m_proto+0 S4 A32])
            (nil))))

(insn 6260 1381 1382 135 (set (reg:SI 3 r3 [1310])
        (const_int 261 [0x105])) src/switch_core_media.c:3098 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 261 [0x105])
        (nil)))

(insn 1382 6260 1383 135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:1311 m_1764->m_proto ] [1311])
            (reg:SI 3 r3 [1310]))) src/switch_core_media.c:3098 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1310])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:1311 m_1764->m_proto ] [1311])
            (nil))))

(jump_insn 1383 1382 1384 135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1389)
            (pc))) src/switch_core_media.c:3098 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil)))
 -> 1389)

(note 1384 1383 1387 136 [bb 136] NOTE_INSN_BASIC_BLOCK)

(insn 1387 1384 6475 136 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3100 625 {*arm_movsi_vfp}
     (nil))

(insn 6475 1387 1385 136 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 160 [0xa0])) [35 %sfp+-1120 S4 A32])) src/switch_core_media.c:3099 625 {*arm_movsi_vfp}
     (nil))

(insn 1385 6475 6476 136 (set (reg:SI 12 ip)
        (plus:SI (reg:SI 12 ip)
            (const_int 1 [0x1]))) src/switch_core_media.c:3099 4 {*arm_addsi3}
     (nil))

(insn 6476 1385 1386 136 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 160 [0xa0])) [35 %sfp+-1120 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3099 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 1386 6476 1388 136 (var_location:SI got_webrtc (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 160 [0xa0])) [35 %sfp+-1120 S4 A32])) src/switch_core_media.c:3099 -1
     (nil))

(call_insn 1388 1386 1389 136 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_core_session_set_ice") [flags 0x1]  <function_decl 0x40951e80 switch_core_session_set_ice>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3100 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(code_label 1389 1388 1390 137 1372 "" [1 uses])

(note 1390 1389 1391 137 [bb 137] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1391 1390 6477 137 (var_location:SI got_webrtc (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 160 [0xa0])) [35 %sfp+-1120 S4 A32])) -1
     (nil))

(insn 6477 1391 1392 137 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3103 625 {*arm_movsi_vfp}
     (nil))

(insn 1392 6477 1393 137 (set (reg/f:SI 0 r0 [orig:333 D.44669 ] [333])
        (mem/s/f:SI (plus:SI (reg:SI 4 r4)
                (const_int 32 [0x20])) [2 m_1764->m_proto_name+0 S4 A32])) src/switch_core_media.c:3103 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 1393 1392 1394 137 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:333 D.44669 ] [333])
            (const_int 0 [0]))) src/switch_core_media.c:3103 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1394 1393 1395 137 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1410)
            (pc))) src/switch_core_media.c:3103 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 1410)

(note 1395 1394 1396 138 [bb 138] NOTE_INSN_BASIC_BLOCK)

(note 1396 1395 1401 138 NOTE_INSN_DELETED)

(note 1401 1396 7184 138 NOTE_INSN_DELETED)

(insn 7184 1401 7185 138 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC66") [flags 0x82]  <var_decl 0x41e61c00 *.LC66>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 974 [0x3ce])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3103 171 {pic_load_addr_32bit}
     (nil))

(insn 7185 7184 1400 138 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 974 [0x3ce])
            ] 4)) src/switch_core_media.c:3103 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC66") [flags 0x82]  <var_decl 0x41e61c00 *.LC66>)
        (nil)))

(call_insn/i 1400 7185 1402 138 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3103 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1402 1400 1403 138 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3103 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1403 1402 1404 138 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1410)
            (pc))) src/switch_core_media.c:3103 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 1410)

(note 1404 1403 1405 139 [bb 139] NOTE_INSN_BASIC_BLOCK)

(note 1405 1404 1406 139 NOTE_INSN_DELETED)

(insn 1406 1405 1407 139 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3104 625 {*arm_movsi_vfp}
     (nil))

(insn 1407 1406 1408 139 (set (reg:SI 1 r1)
        (const_int 107 [0x6b])) src/switch_core_media.c:3104 625 {*arm_movsi_vfp}
     (nil))

(insn 1408 1407 1409 139 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3104 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1409 1408 1410 139 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_channel_set_flag_value") [flags 0x41]  <function_decl 0x40846900 switch_channel_set_flag_value>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3104 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(code_label 1410 1409 1411 140 1373 "" [2 uses])

(note 1411 1410 1414 140 [bb 140] NOTE_INSN_BASIC_BLOCK)

(note 1414 1411 1415 140 NOTE_INSN_DELETED)

(note 1415 1414 1418 140 NOTE_INSN_DELETED)

(note 1418 1415 1419 140 NOTE_INSN_DELETED)

(note 1419 1418 1421 140 NOTE_INSN_DELETED)

(note 1421 1419 1422 140 NOTE_INSN_DELETED)

(note 1422 1421 1423 140 NOTE_INSN_DELETED)

(note 1423 1422 6478 140 NOTE_INSN_DELETED)

(insn 6478 1423 1412 140 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3107 625 {*arm_movsi_vfp}
     (nil))

(insn 1412 6478 1417 140 (set (reg:SI 3 r3 [orig:336 D.44675 ] [336])
        (mem/s:SI (plus:SI (reg:SI 8 r8)
                (const_int 28 [0x1c])) [44 m_1764->m_proto+0 S4 A32])) src/switch_core_media.c:3107 625 {*arm_movsi_vfp}
     (nil))

(insn 1417 1412 6259 140 (set (reg:SI 2 r2 [1320])
        (const_int 257 [0x101])) src/switch_core_media.c:3107 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 257 [0x101])
        (nil)))

(insn 6259 1417 1424 140 (set (reg:SI 1 r1 [1317])
        (const_int 261 [0x105])) src/switch_core_media.c:3107 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 261 [0x105])
        (nil)))

(insn 1424 6259 1425 140 (set (reg:CC_DEQ 24 cc)
        (compare:CC_DEQ (ior:SI (eq:SI (reg:SI 3 r3 [orig:336 D.44675 ] [336])
                    (reg:SI 1 r1 [1317]))
                (eq:SI (reg:SI 3 r3 [orig:336 D.44675 ] [336])
                    (reg:SI 2 r2 [1320])))
            (const_int 0 [0]))) src/switch_core_media.c:3107 267 {*cmp_ior}
     (expr_list:REG_DEAD (reg:SI 2 r2 [1320])
        (expr_list:REG_DEAD (reg:SI 1 r1 [1317])
            (nil))))

(jump_insn 1425 1424 1426 140 (set (pc)
        (if_then_else (eq (reg:CC_DEQ 24 cc)
                (const_int 0 [0]))
            (label_ref 1435)
            (pc))) src/switch_core_media.c:3107 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_DEQ 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 1435)

(note 1426 1425 1427 141 [bb 141] NOTE_INSN_BASIC_BLOCK)

(insn 1427 1426 1428 141 (set (reg:SI 4 r4 [orig:979 prephitmp.1049 ] [979])
        (mem/s:SI (plus:SI (reg:SI 8 r8)
                (const_int 12 [0xc])) [43 m_1764->m_type+0 S4 A32])) src/switch_core_media.c:3108 625 {*arm_movsi_vfp}
     (nil))

(insn 1428 1427 1429 141 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:979 prephitmp.1049 ] [979])
            (const_int 2 [0x2]))) src/switch_core_media.c:3108 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1429 1428 1430 141 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1469)
            (pc))) src/switch_core_media.c:3108 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 1469)

(note 1430 1429 6479 142 [bb 142] NOTE_INSN_BASIC_BLOCK)

(insn 6479 1430 1431 142 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 168 [0xa8])) [35 %sfp+-1112 S4 A32])) src/switch_core_media.c:3109 625 {*arm_movsi_vfp}
     (nil))

(insn 1431 6479 6480 142 (set (reg:SI 12 ip)
        (plus:SI (reg:SI 12 ip)
            (const_int 1 [0x1]))) src/switch_core_media.c:3109 4 {*arm_addsi3}
     (nil))

(insn 6480 1431 1432 142 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 168 [0xa8])) [35 %sfp+-1112 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3109 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 1432 6480 5834 142 (var_location:SI got_savp (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 168 [0xa8])) [35 %sfp+-1112 S4 A32])) src/switch_core_media.c:3109 -1
     (nil))

(jump_insn 5834 1432 5835 142 (set (pc)
        (label_ref 1469)) 223 {*arm_jump}
     (nil)
 -> 1469)

(barrier 5835 5834 1435)

(code_label 1435 5835 1436 143 1374 "" [1 uses])

(note 1436 1435 1437 143 [bb 143] NOTE_INSN_BASIC_BLOCK)

(insn 1437 1436 1438 143 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:336 D.44675 ] [336])
            (const_int 256 [0x100]))) src/switch_core_media.c:3113 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1438 1437 1439 143 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1448)
            (pc))) src/switch_core_media.c:3113 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 1448)

(note 1439 1438 6481 144 [bb 144] NOTE_INSN_BASIC_BLOCK)

(insn 6481 1439 1440 144 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3114 625 {*arm_movsi_vfp}
     (nil))

(insn 1440 6481 1441 144 (set (reg:SI 4 r4 [orig:979 prephitmp.1049 ] [979])
        (mem/s:SI (plus:SI (reg:SI 8 r8)
                (const_int 12 [0xc])) [43 m_1764->m_type+0 S4 A32])) src/switch_core_media.c:3114 625 {*arm_movsi_vfp}
     (nil))

(insn 1441 1440 1442 144 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:979 prephitmp.1049 ] [979])
            (const_int 2 [0x2]))) src/switch_core_media.c:3114 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1442 1441 1443 144 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1469)
            (pc))) src/switch_core_media.c:3114 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 1469)

(note 1443 1442 6482 145 [bb 145] NOTE_INSN_BASIC_BLOCK)

(insn 6482 1443 1444 145 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 204 [0xcc])) [35 %sfp+-1076 S4 A32])) src/switch_core_media.c:3115 625 {*arm_movsi_vfp}
     (nil))

(insn 1444 6482 6483 145 (set (reg:SI 12 ip)
        (plus:SI (reg:SI 12 ip)
            (const_int 1 [0x1]))) src/switch_core_media.c:3115 4 {*arm_addsi3}
     (nil))

(insn 6483 1444 1445 145 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 204 [0xcc])) [35 %sfp+-1076 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3115 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 1445 6483 5836 145 (var_location:SI got_avp (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 204 [0xcc])) [35 %sfp+-1076 S4 A32])) src/switch_core_media.c:3115 -1
     (nil))

(jump_insn 5836 1445 5837 145 (set (pc)
        (label_ref 1469)) 223 {*arm_jump}
     (nil)
 -> 1469)

(barrier 5837 5836 1448)

(code_label 1448 5837 1449 146 1376 "" [1 uses])

(note 1449 1448 1450 146 [bb 146] NOTE_INSN_BASIC_BLOCK)

(insn 1450 1449 1451 146 (set (reg:SI 2 r2 [1324])
        (const_int 258 [0x102])) src/switch_core_media.c:3119 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 258 [0x102])
        (nil)))

(insn 1451 1450 1452 146 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:336 D.44675 ] [336])
            (reg:SI 2 r2 [1324]))) src/switch_core_media.c:3119 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:336 D.44675 ] [336])
        (expr_list:REG_DEAD (reg:SI 2 r2 [1324])
            (nil))))

(jump_insn 1452 1451 1453 146 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1457)
            (pc))) src/switch_core_media.c:3119 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil)))
 -> 1457)

(note 1453 1452 6484 147 [bb 147] NOTE_INSN_BASIC_BLOCK)

(insn 6484 1453 1454 147 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3119 625 {*arm_movsi_vfp}
     (nil))

(insn 1454 6484 5838 147 (set (reg:SI 4 r4 [orig:979 prephitmp.1049 ] [979])
        (mem/s:SI (plus:SI (reg:SI 8 r8)
                (const_int 12 [0xc])) [43 m_1764->m_type+0 S4 A32])) src/switch_core_media.c:3119 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 5838 1454 5839 147 (set (pc)
        (label_ref 1469)) 223 {*arm_jump}
     (nil)
 -> 1469)

(barrier 5839 5838 1457)

(code_label 1457 5839 1458 148 1377 "" [1 uses])

(note 1458 1457 6485 148 [bb 148] NOTE_INSN_BASIC_BLOCK)

(insn 6485 1458 1459 148 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 136 [0x88])) [35 %sfp+-1144 S4 A32])) src/switch_core_media.c:3120 625 {*arm_movsi_vfp}
     (nil))

(insn 1459 6485 6486 148 (set (reg:SI 12 ip)
        (plus:SI (reg:SI 12 ip)
            (const_int 1 [0x1]))) src/switch_core_media.c:3120 4 {*arm_addsi3}
     (nil))

(insn 6486 1459 1461 148 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 136 [0x88])) [35 %sfp+-1144 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3120 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 1461 6486 1462 148 (var_location:SI got_udptl (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 136 [0x88])) [35 %sfp+-1144 S4 A32])) -1
     (nil))

(debug_insn 1462 1461 1463 148 (var_location:SI got_savp (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 168 [0xa8])) [35 %sfp+-1112 S4 A32])) -1
     (nil))

(debug_insn 1463 1462 1464 148 (var_location:SI got_video_savp (clobber (const_int 0 [0]))) -1
     (nil))

(debug_insn 1464 1463 1465 148 (var_location:SI got_video_avp (clobber (const_int 0 [0]))) -1
     (nil))

(debug_insn 1465 1464 6487 148 (var_location:SI got_avp (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 204 [0xcc])) [35 %sfp+-1076 S4 A32])) -1
     (nil))

(insn 6487 1465 1466 148 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3120 625 {*arm_movsi_vfp}
     (nil))

(insn 1466 6487 5840 148 (set (reg:SI 4 r4 [orig:979 prephitmp.1049 ] [979])
        (mem/s:SI (plus:SI (reg:SI 8 r8)
                (const_int 12 [0xc])) [43 m_1764->m_type+0 S4 A32])) src/switch_core_media.c:3120 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 5840 1466 5841 148 (set (pc)
        (label_ref 1478)) 223 {*arm_jump}
     (nil)
 -> 1478)

(barrier 5841 5840 1469)

(code_label 1469 5841 1470 149 1375 "" [5 uses])

(note 1470 1469 1471 149 [bb 149] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1471 1470 1472 149 (var_location:SI got_udptl (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 136 [0x88])) [35 %sfp+-1144 S4 A32])) -1
     (nil))

(debug_insn 1472 1471 1473 149 (var_location:SI got_savp (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 168 [0xa8])) [35 %sfp+-1112 S4 A32])) -1
     (nil))

(debug_insn 1473 1472 1474 149 (var_location:SI got_video_savp (clobber (const_int 0 [0]))) -1
     (nil))

(debug_insn 1474 1473 1475 149 (var_location:SI got_video_avp (clobber (const_int 0 [0]))) -1
     (nil))

(debug_insn 1475 1474 6488 149 (var_location:SI got_avp (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 204 [0xcc])) [35 %sfp+-1076 S4 A32])) -1
     (nil))

(insn 6488 1475 1476 149 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 136 [0x88])) [35 %sfp+-1144 S4 A32])) src/switch_core_media.c:3123 625 {*arm_movsi_vfp}
     (nil))

(insn 1476 6488 1477 149 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3123 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 1477 1476 1478 149 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2050)
            (pc))) src/switch_core_media.c:3123 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5557 [0x15b5])
            (nil)))
 -> 2050)

(code_label 1478 1477 1479 150 1378 "" [1 uses])

(note 1479 1478 1480 150 [bb 150] NOTE_INSN_BASIC_BLOCK)

(insn 1480 1479 1481 150 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:979 prephitmp.1049 ] [979])
            (const_int 8 [0x8]))) src/switch_core_media.c:3123 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1481 1480 1482 150 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2050)
            (pc))) src/switch_core_media.c:3123 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 2050)

(note 1482 1481 6489 151 [bb 151] NOTE_INSN_BASIC_BLOCK)

(insn 6489 1482 1483 151 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3123 625 {*arm_movsi_vfp}
     (nil))

(insn 1483 6489 1484 151 (set (reg:SI 3 r3 [orig:1325 m_1764->m_port ] [1325])
        (mem/s:SI (plus:SI (reg:SI 4 r4)
                (const_int 20 [0x14])) [26 m_1764->m_port+0 S4 A32])) src/switch_core_media.c:3123 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
                    (const_int 20 [0x14])) [26 m_1764->m_port+0 S4 A32])
            (nil))))

(insn 1484 1483 1485 151 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:1325 m_1764->m_port ] [1325])
            (const_int 0 [0]))) src/switch_core_media.c:3123 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1325 m_1764->m_port ] [1325])
        (nil)))

(jump_insn 1485 1484 1486 151 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5095)
            (pc))) src/switch_core_media.c:3123 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9800 [0x2648])
            (nil)))
 -> 5095)

(note 1486 1485 1495 152 [bb 152] NOTE_INSN_BASIC_BLOCK)

(note 1495 1486 1500 152 NOTE_INSN_DELETED)

(note 1500 1495 7179 152 NOTE_INSN_DELETED)

(insn 7179 1500 7180 152 (set (reg/f:SI 4 r4 [1327])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC63") [flags 0x82]  <var_decl 0x41e616c0 *.LC63>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 975 [0x3cf])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3126 171 {pic_load_addr_32bit}
     (nil))

(insn 7180 7179 1488 152 (set (reg/f:SI 4 r4 [1327])
        (unspec:SI [
                (reg/f:SI 4 r4 [1327])
                (const_int 8 [0x8])
                (const_int 975 [0x3cf])
            ] 4)) src/switch_core_media.c:3126 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC63") [flags 0x82]  <var_decl 0x41e616c0 *.LC63>)
        (nil)))

(insn 1488 7180 1489 152 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:3124 625 {*arm_movsi_vfp}
     (nil))

(insn 1489 1488 1487 152 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3124 625 {*arm_movsi_vfp}
     (nil))

(insn 1487 1489 1490 152 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3124 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1490 1487 1491 152 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_media_process_udptl") [flags 0x3]  <function_decl 0x41455f80 switch_core_media_process_udptl>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3124 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 1491 1490 1492 152 (set (reg/v/f:SI 9 r9 [orig:342 t38_options ] [342])
        (reg:SI 0 r0)) src/switch_core_media.c:3124 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 1492 1491 1497 152 (var_location:SI t38_options (reg/v/f:SI 9 r9 [orig:342 t38_options ] [342])) src/switch_core_media.c:3124 -1
     (nil))

(insn 1497 1492 1496 152 (set (reg:SI 1 r1)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3126 625 {*arm_movsi_vfp}
     (nil))

(insn 1496 1497 1498 152 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [1327])) src/switch_core_media.c:3126 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC63") [flags 0x82]  <var_decl 0x41e616c0 *.LC63>)
        (nil)))

(insn 1498 1496 1499 152 (set (reg:SI 2 r2)
        (const_int 16 [0x10])) src/switch_core_media.c:3126 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1499 1498 1501 152 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_test_app_flag_key") [flags 0x41]  <function_decl 0x4085b400 switch_channel_test_app_flag_key>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3126 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 1501 1499 1502 152 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 5 r5 [orig:344 D.44699 ] [344])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3126 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1502 1501 1503 152 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5468)
            (pc))) src/switch_core_media.c:3126 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5468)

(note 1503 1502 1504 153 [bb 153] NOTE_INSN_BASIC_BLOCK)

(note 1504 1503 1514 153 NOTE_INSN_DELETED)

(note 1514 1504 7177 153 NOTE_INSN_DELETED)

(insn 7177 1514 7178 153 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC320") [flags 0x82]  <var_decl 0x40410720 *.LC320>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 976 [0x3d0])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3131 171 {pic_load_addr_32bit}
     (nil))

(insn 7178 7177 1508 153 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 976 [0x3d0])
            ] 4)) src/switch_core_media.c:3131 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC320") [flags 0x82]  <var_decl 0x40410720 *.LC320>)
        (nil)))

(insn 1508 7178 1509 153 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3131 625 {*arm_movsi_vfp}
     (nil))

(insn 1509 1508 1506 153 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:3131 625 {*arm_movsi_vfp}
     (nil))

(insn 1506 1509 1510 153 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 184 [0xb8])) [35 %sfp+-1096 S4 A32])) src/switch_core_media.c:3131 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1510 1506 1513 153 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3131 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(call_insn 1513 1510 1515 153 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_true") [flags 0x3]  <function_decl 0x407e7f80 switch_true>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3131 236 {*call_value_symbol}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1515 1513 1516 153 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 7 r7 [orig:346 D.44703 ] [346])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3131 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1516 1515 1517 153 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1528)
            (pc))) src/switch_core_media.c:3131 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 1528)

(note 1517 1516 1520 154 [bb 154] NOTE_INSN_BASIC_BLOCK)

(note 1520 1517 1521 154 NOTE_INSN_DELETED)

(insn 1521 1520 1522 154 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [1327])) src/switch_core_media.c:3132 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC63") [flags 0x82]  <var_decl 0x41e616c0 *.LC63>)
        (nil)))

(insn 1522 1521 1523 154 (set (reg:SI 1 r1)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3132 625 {*arm_movsi_vfp}
     (nil))

(insn 1523 1522 1524 154 (set (reg:SI 2 r2)
        (const_int 2 [0x2])) src/switch_core_media.c:3132 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1524 1523 1525 154 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_channel_clear_app_flag_key") [flags 0x41]  <function_decl 0x4085b380 switch_channel_clear_app_flag_key>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3132 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(debug_insn 1525 1524 127 154 (var_location:QI match (const_int 0 [0])) src/switch_core_media.c:3133 -1
     (nil))

(insn 127 1525 5842 154 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 5 r5 [orig:344 D.44699 ] [344])) src/switch_core_media.c:3133 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(jump_insn 5842 127 5843 154 (set (pc)
        (label_ref 5127)) src/switch_core_media.c:3134 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5843 5842 1528)

(code_label 1528 5843 1529 155 1381 "" [1 uses])

(note 1529 1528 1530 155 [bb 155] NOTE_INSN_BASIC_BLOCK)

(note 1530 1529 1540 155 NOTE_INSN_DELETED)

(note 1540 1530 1548 155 NOTE_INSN_DELETED)

(note 1548 1540 1553 155 NOTE_INSN_DELETED)

(note 1553 1548 1534 155 NOTE_INSN_DELETED)

(insn 1534 1553 1535 155 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3136 625 {*arm_movsi_vfp}
     (nil))

(insn 1535 1534 7175 155 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:3136 625 {*arm_movsi_vfp}
     (nil))

(insn 7175 1535 7176 155 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC321") [flags 0x82]  <var_decl 0x40410780 *.LC321>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 978 [0x3d2])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3136 171 {pic_load_addr_32bit}
     (nil))

(insn 7176 7175 1532 155 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 978 [0x3d2])
            ] 4)) src/switch_core_media.c:3136 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC321") [flags 0x82]  <var_decl 0x40410780 *.LC321>)
        (nil)))

(insn 1532 7176 1536 155 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 184 [0xb8])) [35 %sfp+-1096 S4 A32])) src/switch_core_media.c:3136 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1536 1532 1537 155 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3136 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 1537 1536 1538 155 (set (reg/v/f:SI 5 r5 [orig:348 var ] [348])
        (reg:SI 0 r0)) src/switch_core_media.c:3136 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 1538 1537 1539 155 (var_location:SI var (reg/v/f:SI 5 r5 [orig:348 var ] [348])) src/switch_core_media.c:3136 -1
     (nil))

(insn 1539 1538 1542 155 (set (reg/f:SI 3 r3 [orig:1336 smh_186->session ] [1336])
        (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])) src/switch_core_media.c:3137 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])
        (nil)))

(insn 1542 1539 1541 155 (set (reg:SI 1 r1)
        (const_int 101 [0x65])) src/switch_core_media.c:3137 625 {*arm_movsi_vfp}
     (nil))

(insn 1541 1542 1543 155 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:1336 smh_186->session ] [1336])
                (const_int 24 [0x18])) [2 D.44481_403->channel+0 S4 A32])) src/switch_core_media.c:3137 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1336 smh_186->session ] [1336])
        (nil)))

(call_insn 1543 1541 1544 155 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_test_flag") [flags 0x41]  <function_decl 0x40846880 switch_channel_test_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3137 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1544 1543 1545 155 (set (reg:SI 8 r8 [orig:351 D.44706 ] [351])
        (reg:SI 0 r0)) src/switch_core_media.c:3137 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 1545 1544 1549 155 (var_location:SI pass (reg:SI 8 r8 [orig:351 D.44706 ] [351])) src/switch_core_media.c:3137 -1
     (nil))

(insn 1549 1545 1550 155 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [1327])) src/switch_core_media.c:3140 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC63") [flags 0x82]  <var_decl 0x41e616c0 *.LC63>)
        (nil)))

(insn 1550 1549 1551 155 (set (reg:SI 1 r1)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3140 625 {*arm_movsi_vfp}
     (nil))

(insn 1551 1550 1552 155 (set (reg:SI 2 r2)
        (const_int 2 [0x2])) src/switch_core_media.c:3140 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1552 1551 1554 155 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_test_app_flag_key") [flags 0x41]  <function_decl 0x4085b400 switch_channel_test_app_flag_key>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3140 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 1554 1552 1555 155 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3140 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1555 1554 1556 155 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1563)
            (pc))) src/switch_core_media.c:3140 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 1563)

(note 1556 1555 6490 156 [bb 156] NOTE_INSN_BASIC_BLOCK)

(insn 6490 1556 1557 156 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 200 [0xc8])) [35 %sfp+-1080 S4 A32])) src/switch_core_media.c:3141 625 {*arm_movsi_vfp}
     (nil))

(insn 1557 6490 1558 156 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3141 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1558 1557 1559 156 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1563)
            (pc))) src/switch_core_media.c:3141 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 1563)

(note 1559 1558 1562 157 [bb 157] NOTE_INSN_BASIC_BLOCK)

(insn 1562 1559 1563 157 (set (mem:QI (reg:SI 12 ip) [0 *proceed_209(D)+0 S1 A8])
        (reg:QI 7 r7 [orig:346 D.44703 ] [346])) src/switch_core_media.c:3141 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(code_label 1563 1562 1564 158 1382 "" [2 uses])

(note 1564 1563 1565 158 [bb 158] NOTE_INSN_BASIC_BLOCK)

(insn 1565 1564 1566 158 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 5 r5 [orig:348 var ] [348])
            (const_int 0 [0]))) src/switch_core_media.c:3144 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1566 1565 1567 158 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 1589)
            (pc))) src/switch_core_media.c:3144 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 1589)

(note 1567 1566 1570 159 [bb 159] NOTE_INSN_BASIC_BLOCK)

(note 1570 1567 1568 159 NOTE_INSN_DELETED)

(insn 1568 1570 1569 159 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:348 var ] [348])) src/switch_core_media.c:3145 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1569 1568 1571 159 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_true") [flags 0x3]  <function_decl 0x407e7f80 switch_true>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3145 236 {*call_value_symbol}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(debug_insn 1571 1569 1572 159 (var_location:SI pass (reg:SI 0 r0)) src/switch_core_media.c:3145 -1
     (nil))

(insn 1572 1571 1573 159 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg/v:SI 8 r8 [orig:217 pass ] [217])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3145 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1573 1572 1574 159 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1589)
            (pc))) src/switch_core_media.c:3145 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 1589)

(note 1574 1573 1575 160 [bb 160] NOTE_INSN_BASIC_BLOCK)

(note 1575 1574 1580 160 NOTE_INSN_DELETED)

(note 1580 1575 1577 160 NOTE_INSN_DELETED)

(insn 1577 1580 7173 160 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:348 var ] [348])) src/switch_core_media.c:3146 625 {*arm_movsi_vfp}
     (nil))

(insn 7173 1577 7174 160 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC322") [flags 0x82]  <var_decl 0x404107e0 *.LC322>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 980 [0x3d4])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3146 171 {pic_load_addr_32bit}
     (nil))

(insn 7174 7173 1579 160 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 980 [0x3d4])
            ] 4)) src/switch_core_media.c:3146 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC322") [flags 0x82]  <var_decl 0x404107e0 *.LC322>)
        (nil)))

(call_insn/i 1579 7174 1581 160 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3146 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1581 1579 1582 160 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3146 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1582 1581 5844 160 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1594)
            (pc))) src/switch_core_media.c:3146 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 1594)

(note 5844 1582 5845 161 [bb 161] NOTE_INSN_BASIC_BLOCK)

(jump_insn 5845 5844 5846 161 (set (pc)
        (label_ref 1604)) 223 {*arm_jump}
     (nil)
 -> 1604)

(barrier 5846 5845 1589)

(code_label 1589 5846 1590 162 1384 "" [2 uses])

(note 1590 1589 1591 162 [bb 162] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1591 1590 1592 162 (var_location:SI pass (reg/v:SI 8 r8 [orig:217 pass ] [217])) -1
     (nil))

(insn 1592 1591 1593 162 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 8 r8 [orig:217 pass ] [217])
            (const_int 2 [0x2]))) src/switch_core_media.c:3152 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1593 1592 1594 162 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1604)
            (pc))) src/switch_core_media.c:3152 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 1604)

(code_label 1594 1593 1595 163 1385 "" [1 uses])

(note 1595 1594 1597 163 [bb 163] NOTE_INSN_BASIC_BLOCK)

(note 1597 1595 1601 163 NOTE_INSN_DELETED)

(note 1601 1597 1596 163 NOTE_INSN_DELETED)

(insn 1596 1601 1599 163 (set (reg/f:SI 3 r3 [orig:1345 smh_186->session ] [1345])
        (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])) src/switch_core_media.c:3152 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])
        (nil)))

(insn 1599 1596 1598 163 (set (reg:SI 1 r1)
        (const_int 101 [0x65])) src/switch_core_media.c:3152 625 {*arm_movsi_vfp}
     (nil))

(insn 1598 1599 1600 163 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:1345 smh_186->session ] [1345])
                (const_int 24 [0x18])) [2 D.44481_412->channel+0 S4 A32])) src/switch_core_media.c:3152 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1345 smh_186->session ] [1345])
        (nil)))

(call_insn 1600 1598 1602 163 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_test_flag") [flags 0x41]  <function_decl 0x40846880 switch_channel_test_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3152 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1602 1600 1603 163 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3152 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1603 1602 5469 163 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5477)
            (pc))) src/switch_core_media.c:3152 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5477)

(note 5469 1603 54 164 [bb 164] NOTE_INSN_BASIC_BLOCK)

(insn 54 5469 1604 164 (set (reg/v:SI 8 r8 [orig:217 pass ] [217])
        (const_int 2 [0x2])) src/switch_core_media.c:3152 625 {*arm_movsi_vfp}
     (nil))

(code_label 1604 54 1605 165 1386 "" [2 uses])

(note 1605 1604 1606 165 [bb 165] NOTE_INSN_BASIC_BLOCK)

(note 1606 1605 1610 165 NOTE_INSN_DELETED)

(note 1610 1606 1607 165 NOTE_INSN_DELETED)

(insn 1607 1610 1608 165 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3153 625 {*arm_movsi_vfp}
     (nil))

(insn 1608 1607 1609 165 (set (reg:SI 1 r1)
        (const_int 103 [0x67])) src/switch_core_media.c:3153 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1609 1608 1611 165 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_test_flag") [flags 0x41]  <function_decl 0x40846880 switch_channel_test_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3153 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1611 1609 1612 165 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3153 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1612 1611 1613 165 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5477)
            (pc))) src/switch_core_media.c:3153 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5477)

(note 1613 1612 1614 166 [bb 166] NOTE_INSN_BASIC_BLOCK)

(note 1614 1613 1618 166 NOTE_INSN_DELETED)

(note 1618 1614 1615 166 NOTE_INSN_DELETED)

(insn 1615 1618 1616 166 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3155 625 {*arm_movsi_vfp}
     (nil))

(insn 1616 1615 1617 166 (set (reg:SI 1 r1)
        (const_int 15 [0xf])) src/switch_core_media.c:3155 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1617 1616 1619 166 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_test_flag") [flags 0x41]  <function_decl 0x40846880 switch_channel_test_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3155 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1619 1617 1620 166 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3153 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1620 1619 1621 166 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5477)
            (pc))) src/switch_core_media.c:3153 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5477)

(note 1621 1620 1622 167 [bb 167] NOTE_INSN_BASIC_BLOCK)

(note 1622 1621 1626 167 NOTE_INSN_DELETED)

(note 1626 1622 1623 167 NOTE_INSN_DELETED)

(insn 1623 1626 1624 167 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3156 625 {*arm_movsi_vfp}
     (nil))

(insn 1624 1623 1625 167 (set (reg:SI 1 r1)
        (const_int 29 [0x1d])) src/switch_core_media.c:3156 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1625 1624 1627 167 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_test_flag") [flags 0x41]  <function_decl 0x40846880 switch_channel_test_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3156 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1627 1625 1628 167 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3155 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1628 1627 1629 167 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5477)
            (pc))) src/switch_core_media.c:3155 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5477)

(note 1629 1628 1630 168 [bb 168] NOTE_INSN_BASIC_BLOCK)

(note 1630 1629 1633 168 NOTE_INSN_DELETED)

(note 1633 1630 1631 168 NOTE_INSN_DELETED)

(insn 1631 1633 1632 168 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3157 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1632 1631 1635 168 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_rtp_ready") [flags 0x41]  <function_decl 0x408c6980 switch_rtp_ready>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3157 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1635 1632 1636 168 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3156 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1636 1635 1637 168 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5477)
            (pc))) src/switch_core_media.c:3156 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5477)

(note 1637 1636 1638 169 [bb 169] NOTE_INSN_BASIC_BLOCK)

(debug_insn 1638 1637 1639 169 (var_location:SI pass (reg/v:SI 8 r8 [orig:217 pass ] [217])) -1
     (nil))

(insn 1639 1638 1640 169 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 8 r8 [orig:217 pass ] [217])
            (const_int 0 [0]))) src/switch_core_media.c:3161 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1640 1639 1641 169 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5473)
            (pc))) src/switch_core_media.c:3161 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5473)

(note 1641 1640 1642 170 [bb 170] NOTE_INSN_BASIC_BLOCK)

(note 1642 1641 1656 170 NOTE_INSN_DELETED)

(note 1656 1642 7168 170 NOTE_INSN_DELETED)

(insn 7168 1656 7169 170 (set (reg/f:SI 5 r5 [1354])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 981 [0x3d5])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3161 171 {pic_load_addr_32bit}
     (nil))

(insn 7169 7168 7170 170 (set (reg/f:SI 5 r5 [1354])
        (unspec:SI [
                (reg/f:SI 5 r5 [1354])
                (const_int 8 [0x8])
                (const_int 981 [0x3d5])
            ] 4)) src/switch_core_media.c:3161 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7170 7169 7171 170 (set (reg/f:SI 3 r3 [1356])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 982 [0x3d6])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3161 171 {pic_load_addr_32bit}
     (nil))

(insn 7171 7170 1647 170 (set (reg/f:SI 3 r3 [1356])
        (unspec:SI [
                (reg/f:SI 3 r3 [1356])
                (const_int 8 [0x8])
                (const_int 982 [0x3d6])
            ] 4)) src/switch_core_media.c:3161 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 1647 7171 1648 170 (set (reg/f:SI 3 r3 [1358])
        (plus:SI (reg/f:SI 3 r3 [1356])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3161 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 1648 1647 6491 170 (set (reg:SI 3 r3)
        (plus:SI (reg/f:SI 3 r3 [1358])
            (const_int 8 [0x8]))) src/switch_core_media.c:3161 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 6491 1648 1651 170 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:3161 625 {*arm_movsi_vfp}
     (nil))

(insn 1651 6491 1652 170 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3161 625 {*arm_movsi_vfp}
     (nil))

(insn 1652 1651 1653 170 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1264 [0x4f0]))) src/switch_core_media.c:3161 4 {*arm_addsi3}
     (nil))

(insn 1653 1652 6257 170 (set (reg:SI 2 r2)
        (reg/f:SI 5 r5 [1354])) src/switch_core_media.c:3161 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 6257 1653 1650 170 (set (reg:SI 12 ip [1359])
        (const_int 3161 [0xc59])) src/switch_core_media.c:3161 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3161 [0xc59])
        (nil)))

(insn 1650 6257 1655 170 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [1359])) src/switch_core_media.c:3161 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1359])
        (nil)))

(call_insn 1655 1650 1657 170 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_session_perform_get_partner") [flags 0x41]  <function_decl 0x40704080 switch_core_session_perform_get_partner>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3161 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 1657 1655 1658 170 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 11 fp [orig:366 D.44733 ] [366])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3161 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1658 1657 1659 170 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5477)
            (pc))) src/switch_core_media.c:3161 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5477)

(note 1659 1658 1660 171 [bb 171] NOTE_INSN_BASIC_BLOCK)

(note 1660 1659 1665 171 NOTE_INSN_DELETED)

(note 1665 1660 1670 171 NOTE_INSN_DELETED)

(note 1670 1665 1703 171 NOTE_INSN_DELETED)

(note 1703 1670 1661 171 NOTE_INSN_DELETED)

(insn 1661 1703 1662 171 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1264 [0x4f0])) [2 other_session+0 S4 A64])) src/switch_core_media.c:3162 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1662 1661 1663 171 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_session_get_channel") [flags 0x41]  <function_decl 0x406f3f80 switch_core_session_get_channel>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3162 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1663 1662 1664 171 (set (reg/v/f:SI 4 r4 [orig:368 other_channel ] [368])
        (reg:SI 0 r0)) src/switch_core_media.c:3162 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 1664 1663 1666 171 (var_location:SI other_channel (reg/v/f:SI 4 r4 [orig:368 other_channel ] [368])) src/switch_core_media.c:3162 -1
     (nil))

(insn 1666 1664 1667 171 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3164 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1667 1666 1668 171 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_rtp_get_remote_host") [flags 0x41]  <function_decl 0x408c6500 switch_rtp_get_remote_host>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3164 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1668 1667 1669 171 (set (reg/v/f:SI 7 r7 [orig:370 remote_host ] [370])
        (reg:SI 0 r0)) src/switch_core_media.c:3164 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 1669 1668 1671 171 (var_location:SI remote_host (reg/v/f:SI 7 r7 [orig:370 remote_host ] [370])) src/switch_core_media.c:3164 -1
     (nil))

(insn 1671 1669 1672 171 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3165 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1672 1671 1673 171 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_rtp_get_remote_port") [flags 0x41]  <function_decl 0x408c6580 switch_rtp_get_remote_port>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3165 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1673 1672 1675 171 (set (reg/v:SI 8 r8 [orig:372 remote_port ] [372])
        (reg:SI 0 r0)) src/switch_core_media.c:3165 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 1675 1673 1701 171 (var_location:HI remote_port (subreg:HI (reg/v:SI 8 r8 [orig:372 remote_port ] [372]) 0)) src/switch_core_media.c:3165 -1
     (nil))

(insn 1701 1675 1700 171 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) src/switch_core_media.c:3169 625 {*arm_movsi_vfp}
     (nil))

(insn 1700 1701 1677 171 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:368 other_channel ] [368])) src/switch_core_media.c:3169 625 {*arm_movsi_vfp}
     (nil))

(insn 1677 1700 1680 171 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1184 [0x4a0])) [0 tmp+0 S4 A64])
        (reg:SI 11 fp [orig:366 D.44733 ] [366])) src/switch_core_media.c:3166 625 {*arm_movsi_vfp}
     (nil))

(insn 1680 1677 1683 171 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1188 [0x4a4])) [0 tmp+4 S4 A32])
        (reg:SI 11 fp [orig:366 D.44733 ] [366])) src/switch_core_media.c:3166 625 {*arm_movsi_vfp}
     (nil))

(insn 1683 1680 1686 171 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1192 [0x4a8])) [0 tmp+8 S4 A32])
        (reg:SI 11 fp [orig:366 D.44733 ] [366])) src/switch_core_media.c:3166 625 {*arm_movsi_vfp}
     (nil))

(insn 1686 1683 1689 171 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1196 [0x4ac])) [0 tmp+12 S4 A32])
        (reg:SI 11 fp [orig:366 D.44733 ] [366])) src/switch_core_media.c:3166 625 {*arm_movsi_vfp}
     (nil))

(insn 1689 1686 1692 171 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1200 [0x4b0])) [0 tmp+16 S4 A32])
        (reg:SI 11 fp [orig:366 D.44733 ] [366])) src/switch_core_media.c:3166 625 {*arm_movsi_vfp}
     (nil))

(insn 1692 1689 1695 171 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1204 [0x4b4])) [0 tmp+20 S4 A32])
        (reg:SI 11 fp [orig:366 D.44733 ] [366])) src/switch_core_media.c:3166 625 {*arm_movsi_vfp}
     (nil))

(insn 1695 1692 1698 171 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1208 [0x4b8])) [0 tmp+24 S4 A32])
        (reg:SI 11 fp [orig:366 D.44733 ] [366])) src/switch_core_media.c:3166 625 {*arm_movsi_vfp}
     (nil))

(insn 1698 1695 1702 171 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1212 [0x4bc])) [0 tmp+28 S4 A32])
        (reg:SI 11 fp [orig:366 D.44733 ] [366])) src/switch_core_media.c:3166 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 11 fp [orig:366 D.44733 ] [366])
        (nil)))

(call_insn 1702 1698 1704 171 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_test_flag") [flags 0x41]  <function_decl 0x40846880 switch_channel_test_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3169 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1704 1702 1705 171 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 11 fp [orig:373 D.44737 ] [373])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3169 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1705 1704 1706 171 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1741)
            (pc))) src/switch_core_media.c:3169 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 1741)

(note 1706 1705 1707 172 [bb 172] NOTE_INSN_BASIC_BLOCK)

(note 1707 1706 1713 172 NOTE_INSN_DELETED)

(note 1713 1707 1734 172 NOTE_INSN_DELETED)

(note 1734 1713 1708 172 NOTE_INSN_DELETED)

(insn 1708 1734 1709 172 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1709 1708 1710 172 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_name") [flags 0x41]  <function_decl 0x4084f780 switch_channel_get_name>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3170 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1710 1709 1711 172 (set (reg/f:SI 7 r7 [orig:375 D.44740 ] [375])
        (reg:SI 0 r0)) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 1711 1710 1712 172 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:368 other_channel ] [368])) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1712 1711 1730 172 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_name") [flags 0x41]  <function_decl 0x4084f780 switch_channel_get_name>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3170 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1730 1712 1731 172 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [1354])) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 1731 1730 1732 172 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 1732 1731 1721 172 (set (reg:SI 3 r3)
        (const_int 3170 [0xc62])) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3170 [0xc62])
        (nil)))

(insn 1721 1732 6256 172 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (nil))

(insn 6256 1721 1723 172 (set (reg:SI 12 ip [1381])
        (const_int 4 [0x4])) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))

(insn 1723 6256 7166 172 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1381])) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1381])
        (nil)))

(insn 7166 1723 7167 172 (set (reg/f:SI 12 ip [1383])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC323") [flags 0x82]  <var_decl 0x404108a0 *.LC323>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 985 [0x3d9])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3170 171 {pic_load_addr_32bit}
     (nil))

(insn 7167 7166 1726 172 (set (reg/f:SI 12 ip [1383])
        (unspec:SI [
                (reg/f:SI 12 ip [1383])
                (const_int 8 [0x8])
                (const_int 985 [0x3d9])
            ] 4)) src/switch_core_media.c:3170 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC323") [flags 0x82]  <var_decl 0x404108a0 *.LC323>)
        (nil)))

(insn 1726 7167 1727 172 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1383])) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1383])
        (nil)))

(insn 1727 1726 128 172 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg/f:SI 7 r7 [orig:375 D.44740 ] [375])) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (nil))

(insn 128 1727 1728 172 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 11 fp [orig:373 D.44737 ] [373])) src/switch_core_media.c:3176 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 1728 128 1729 172 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 1729 1728 1733 172 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3170 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1733 1729 1735 172 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 24 [0x18]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3170 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 1735 1733 1736 172 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1264 [0x4f0])) [2 other_session+0 S4 A64])) src/switch_core_media.c:3173 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1736 1735 1737 172 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_core_session_rwunlock") [flags 0x41]  <function_decl 0x406e6c00 switch_core_session_rwunlock>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3173 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(debug_insn 1737 1736 1738 172 (var_location:SI pass (const_int 0 [0])) src/switch_core_media.c:3175 -1
     (nil))

(debug_insn 1738 1737 5847 172 (var_location:QI match (const_int 0 [0])) src/switch_core_media.c:3176 -1
     (nil))

(jump_insn 5847 1738 5848 172 (set (pc)
        (label_ref 5127)) src/switch_core_media.c:3177 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5848 5847 1741)

(code_label 1741 5848 1742 173 1388 "" [1 uses])

(note 1742 1741 1743 173 [bb 173] NOTE_INSN_BASIC_BLOCK)

(note 1743 1742 1754 173 NOTE_INSN_DELETED)

(note 1754 1743 7163 173 NOTE_INSN_DELETED)

(insn 7163 1754 7164 173 (set (reg/f:SI 5 r5 [1387])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC319") [flags 0x82]  <var_decl 0x404106c0 *.LC319>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 986 [0x3da])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3181 171 {pic_load_addr_32bit}
     (nil))

(insn 7164 7163 1748 173 (set (reg/f:SI 5 r5 [1387])
        (unspec:SI [
                (reg/f:SI 5 r5 [1387])
                (const_int 8 [0x8])
                (const_int 986 [0x3da])
            ] 4)) src/switch_core_media.c:3181 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC319") [flags 0x82]  <var_decl 0x404106c0 *.LC319>)
        (nil)))

(insn 1748 7164 1747 173 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3181 625 {*arm_movsi_vfp}
     (nil))

(insn 1747 1748 1749 173 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [1387])) src/switch_core_media.c:3181 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC319") [flags 0x82]  <var_decl 0x404106c0 *.LC319>)
        (nil)))

(insn 1749 1747 1746 173 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:3181 625 {*arm_movsi_vfp}
     (nil))

(insn 1746 1749 1750 173 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3181 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1750 1746 1753 173 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3181 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(call_insn 1753 1750 1755 173 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_true") [flags 0x3]  <function_decl 0x407e7f80 switch_true>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3181 236 {*call_value_symbol}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1755 1753 1756 173 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3181 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1756 1755 1757 173 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1782)
            (pc))) src/switch_core_media.c:3181 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 1782)

(note 1757 1756 1758 174 [bb 174] NOTE_INSN_BASIC_BLOCK)

(note 1758 1757 1759 174 NOTE_INSN_DELETED)

(note 1759 1758 1769 174 NOTE_INSN_DELETED)

(note 1769 1759 7161 174 NOTE_INSN_DELETED)

(insn 7161 1769 7162 174 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC324") [flags 0x82]  <var_decl 0x40410900 *.LC324>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 987 [0x3db])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3182 171 {pic_load_addr_32bit}
     (nil))

(insn 7162 7161 1763 174 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 987 [0x3db])
            ] 4)) src/switch_core_media.c:3182 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC324") [flags 0x82]  <var_decl 0x40410900 *.LC324>)
        (nil)))

(insn 1763 7162 1764 174 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3182 625 {*arm_movsi_vfp}
     (nil))

(insn 1764 1763 1761 174 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:3182 625 {*arm_movsi_vfp}
     (nil))

(insn 1761 1764 1765 174 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3182 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1765 1761 1768 174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3182 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(call_insn 1768 1765 1770 174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_true") [flags 0x3]  <function_decl 0x407e7f80 switch_true>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3182 236 {*call_value_symbol}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1770 1768 1771 174 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3181 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1771 1770 1772 174 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1782)
            (pc))) src/switch_core_media.c:3181 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 1782)

(note 1772 1771 1775 175 [bb 175] NOTE_INSN_BASIC_BLOCK)

(note 1775 1772 1777 175 NOTE_INSN_DELETED)

(insn 1777 1775 1778 175 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:368 other_channel ] [368])) src/switch_core_media.c:3183 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:368 other_channel ] [368])
        (nil)))

(insn 1778 1777 7159 175 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [1387])) src/switch_core_media.c:3183 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 5 r5 [1387])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC319") [flags 0x82]  <var_decl 0x404106c0 *.LC319>)
            (nil))))

(insn 7159 1778 7160 175 (set (reg:SI 2 r2)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 989 [0x3dd])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3183 171 {pic_load_addr_32bit}
     (nil))

(insn 7160 7159 1780 175 (set (reg:SI 2 r2)
        (unspec:SI [
                (reg:SI 2 r2)
                (const_int 8 [0x8])
                (const_int 989 [0x3dd])
            ] 4)) src/switch_core_media.c:3183 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
        (nil)))

(insn 1780 7160 1781 175 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3183 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1781 1780 1782 175 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3183 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(code_label 1782 1781 1783 176 1389 "" [2 uses])

(note 1783 1782 1799 176 [bb 176] NOTE_INSN_BASIC_BLOCK)

(note 1799 1783 1804 176 NOTE_INSN_DELETED)

(note 1804 1799 1805 176 NOTE_INSN_DELETED)

(note 1805 1804 1807 176 NOTE_INSN_DELETED)

(note 1807 1805 1808 176 NOTE_INSN_DELETED)

(note 1808 1807 1810 176 NOTE_INSN_DELETED)

(note 1810 1808 1811 176 NOTE_INSN_DELETED)

(note 1811 1810 1812 176 NOTE_INSN_DELETED)

(note 1812 1811 1785 176 NOTE_INSN_DELETED)

(insn 1785 1812 7154 176 (set (reg/f:SI 1 r1 [orig:1395 t38_options_394->remote_ip ] [1395])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 9 r9 [orig:342 t38_options ] [342])
                (const_int 40 [0x28])) [2 t38_options_394->remote_ip+0 S4 A32])) src/switch_core_media.c:3186 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 9 r9 [orig:342 t38_options ] [342])
                (const_int 40 [0x28])) [2 t38_options_394->remote_ip+0 S4 A32])
        (nil)))

(insn 7154 1785 7155 176 (set (reg/f:SI 4 r4 [1397])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 990 [0x3de])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3186 171 {pic_load_addr_32bit}
     (nil))

(insn 7155 7154 7156 176 (set (reg/f:SI 4 r4 [1397])
        (unspec:SI [
                (reg/f:SI 4 r4 [1397])
                (const_int 8 [0x8])
                (const_int 990 [0x3de])
            ] 4)) src/switch_core_media.c:3186 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7156 7155 7157 176 (set (reg/f:SI 5 r5 [1399])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 991 [0x3df])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3186 171 {pic_load_addr_32bit}
     (nil))

(insn 7157 7156 6253 176 (set (reg/f:SI 5 r5 [1399])
        (unspec:SI [
                (reg/f:SI 5 r5 [1399])
                (const_int 8 [0x8])
                (const_int 991 [0x3df])
            ] 4)) src/switch_core_media.c:3186 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6253 7157 1791 176 (set (reg/f:SI 5 r5 [1401])
        (plus:SI (reg/f:SI 5 r5 [1399])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3186 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 1791 6253 1794 176 (set (reg/f:SI 5 r5 [1400])
        (plus:SI (reg/f:SI 5 r5 [1401])
            (const_int 8 [0x8]))) src/switch_core_media.c:3186 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 1794 1791 1796 176 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3186 625 {*arm_movsi_vfp}
     (nil))

(insn 1796 1794 1797 176 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [1397])) src/switch_core_media.c:3186 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 1797 1796 1784 176 (set (reg:SI 3 r3)
        (reg/f:SI 5 r5 [1400])) src/switch_core_media.c:3186 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 1784 1797 6492 176 (set (reg:SI 12 ip)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3186 625 {*arm_movsi_vfp}
     (nil))

(insn 6492 1784 6252 176 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3186 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6252 6492 1793 176 (set (reg:SI 12 ip [1402])
        (const_int 3186 [0xc72])) src/switch_core_media.c:3186 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3186 [0xc72])
        (nil)))

(insn 1793 6252 1798 176 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [1402])) src/switch_core_media.c:3186 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1402])
        (nil)))

(call_insn 1798 1793 1801 176 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_perform_session_strdup") [flags 0x41]  <function_decl 0x406f3480 switch_core_perform_session_strdup>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3186 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 1801 1798 1802 176 (set (reg/f:SI 3 r3 [orig:387 D.44750 ] [387])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3187 625 {*arm_movsi_vfp}
     (nil))

(insn 1802 1801 1813 176 (set (reg:SI 11 fp [orig:388 D.44753 ] [388])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 9 r9 [orig:342 t38_options ] [342])
                    (const_int 44 [0x2c])) [13 t38_options_394->remote_port+0 S2 A32]))) src/switch_core_media.c:3187 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 1813 1802 1803 176 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg/v:SI 8 r8 [orig:372 remote_port ] [372])
                    (const_int 0 [0]))
                (ne:SI (reg/v/f:SI 7 r7 [orig:370 remote_host ] [370])
                    (const_int 0 [0])))
            (const_int 0 [0]))) src/switch_core_media.c:3189 266 {*cmp_and}
     (nil))

(insn 1803 1813 6493 176 (set (mem/s:HI (plus:SI (reg/f:SI 3 r3 [orig:387 D.44750 ] [387])
                (const_int 68 [0x44])) [13 D.44750_447->remote_sdp_port+0 S2 A32])
        (reg:HI 11 fp [orig:388 D.44753 ] [388])) src/switch_core_media.c:3187 178 {*movhi_insn_arch4}
     (nil))

(insn 6493 1803 1800 176 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3186 625 {*arm_movsi_vfp}
     (nil))

(insn 1800 6493 1814 176 (set (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 64 [0x40])) [2 D.44750_444->remote_sdp_ip+0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3186 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil))))

(jump_insn 1814 1800 1815 176 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0]))
            (label_ref 1853)
            (pc))) src/switch_core_media.c:3189 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil)))
 -> 1853)

(note 1815 1814 1816 177 [bb 177] NOTE_INSN_BASIC_BLOCK)

(note 1816 1815 1820 177 NOTE_INSN_DELETED)

(note 1820 1816 1817 177 NOTE_INSN_DELETED)

(insn 1817 1820 1818 177 (set (reg:SI 0 r0)
        (reg/v/f:SI 7 r7 [orig:370 remote_host ] [370])) src/switch_core_media.c:3189 625 {*arm_movsi_vfp}
     (nil))

(insn 1818 1817 1819 177 (set (reg:SI 1 r1)
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:387 D.44750 ] [387])
                (const_int 64 [0x40])) [2 D.44750_447->remote_sdp_ip+0 S4 A32])) src/switch_core_media.c:3189 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:387 D.44750 ] [387])
        (nil)))

(call_insn/i 1819 1818 1822 177 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41]  <function_decl 0x402f3600 __builtin_strcmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3189 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1822 1819 1823 177 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3189 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1823 1822 1824 177 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1853)
            (pc))) src/switch_core_media.c:3189 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 1853)

(note 1824 1823 1825 178 [bb 178] NOTE_INSN_BASIC_BLOCK)

(insn 1825 1824 1826 178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 8 r8 [orig:372 remote_port ] [372])
            (reg:SI 11 fp [orig:388 D.44753 ] [388]))) src/switch_core_media.c:3189 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 1826 1825 1827 178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1853)
            (pc))) src/switch_core_media.c:3189 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil)))
 -> 1853)

(note 1827 1826 1828 179 [bb 179] NOTE_INSN_BASIC_BLOCK)

(note 1828 1827 1831 179 NOTE_INSN_DELETED)

(note 1831 1828 1829 179 NOTE_INSN_DELETED)

(insn 1829 1831 1830 179 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3190 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1830 1829 1847 179 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_name") [flags 0x41]  <function_decl 0x4084f780 switch_channel_get_name>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3190 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1847 1830 1848 179 (set (reg:SI 1 r1)
        (reg/f:SI 4 r4 [1397])) src/switch_core_media.c:3190 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [1397])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
            (nil))))

(insn 1848 1847 1849 179 (set (reg:SI 2 r2)
        (reg/f:SI 5 r5 [1400])) src/switch_core_media.c:3190 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 5 r5 [1400])
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 1800 [0x708])))
            (nil))))

(insn 1849 1848 1839 179 (set (reg:SI 3 r3)
        (const_int 3190 [0xc76])) src/switch_core_media.c:3190 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3190 [0xc76])
        (nil)))

(insn 1839 1849 6251 179 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3190 625 {*arm_movsi_vfp}
     (nil))

(insn 6251 1839 1841 179 (set (reg:SI 12 ip [1420])
        (const_int 7 [0x7])) src/switch_core_media.c:3190 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 1841 6251 7152 179 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1420])) src/switch_core_media.c:3190 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1420])
        (nil)))

(insn 7152 1841 7153 179 (set (reg/f:SI 12 ip [1422])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC183") [flags 0x82]  <var_decl 0x4229e360 *.LC183>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 994 [0x3e2])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3190 171 {pic_load_addr_32bit}
     (nil))

(insn 7153 7152 1844 179 (set (reg/f:SI 12 ip [1422])
        (unspec:SI [
                (reg/f:SI 12 ip [1422])
                (const_int 8 [0x8])
                (const_int 994 [0x3e2])
            ] 4)) src/switch_core_media.c:3190 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC183") [flags 0x82]  <var_decl 0x4229e360 *.LC183>)
        (nil)))

(insn 1844 7153 1845 179 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1422])) src/switch_core_media.c:3190 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1422])
        (nil)))

(insn 1845 1844 1846 179 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3190 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 1846 1845 1850 179 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3190 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1850 1846 5849 179 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3190 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(jump_insn 5849 1850 5850 179 (set (pc)
        (label_ref 1967)) src/switch_core_media.c:3190 223 {*arm_jump}
     (nil)
 -> 1967)

(barrier 5850 5849 1853)

(code_label 1853 5850 1854 180 1390 "" [3 uses])

(note 1854 1853 1857 180 [bb 180] NOTE_INSN_BASIC_BLOCK)

(note 1857 1854 1860 180 NOTE_INSN_DELETED)

(note 1860 1857 1888 180 NOTE_INSN_DELETED)

(note 1888 1860 1891 180 NOTE_INSN_DELETED)

(note 1891 1888 1897 180 NOTE_INSN_DELETED)

(note 1897 1891 1898 180 NOTE_INSN_DELETED)

(note 1898 1897 1901 180 NOTE_INSN_DELETED)

(note 1901 1898 1907 180 NOTE_INSN_DELETED)

(note 1907 1901 1908 180 NOTE_INSN_DELETED)

(note 1908 1907 1929 180 NOTE_INSN_DELETED)

(note 1929 1908 1855 180 NOTE_INSN_DELETED)

(insn 1855 1929 1858 180 (set (reg:SI 11 fp [1423])
        (const_int 0 [0])) src/switch_core_media.c:3193 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))

(insn 1858 1855 1856 180 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (nil))

(insn 1856 1858 1859 180 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1268 [0x4f4])) [2 err+0 S4 A32])
        (reg:SI 11 fp [1423])) src/switch_core_media.c:3193 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1859 1856 1861 180 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_name") [flags 0x41]  <function_decl 0x4084f780 switch_channel_get_name>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3195 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 1861 1859 1869 180 (set (reg/f:SI 12 ip [orig:401 D.44750 ] [401])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3197 625 {*arm_movsi_vfp}
     (nil))

(insn 1869 1861 6249 180 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (nil))

(insn 6249 1869 1871 180 (set (reg:SI 3 r3 [1432])
        (const_int 7 [0x7])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 1871 6249 7136 180 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 3 r3 [1432])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1432])
        (nil)))

(insn 7136 1871 7137 180 (set (reg/f:SI 3 r3 [1434])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC184") [flags 0x82]  <var_decl 0x4229e3c0 *.LC184>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 997 [0x3e5])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3195 171 {pic_load_addr_32bit}
     (nil))

(insn 7137 7136 1874 180 (set (reg/f:SI 3 r3 [1434])
        (unspec:SI [
                (reg/f:SI 3 r3 [1434])
                (const_int 8 [0x8])
                (const_int 997 [0x3e5])
            ] 4)) src/switch_core_media.c:3195 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC184") [flags 0x82]  <var_decl 0x4229e3c0 *.LC184>)
        (nil)))

(insn 1874 7137 1876 180 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 3 r3 [1434])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [1434])
        (nil)))

(insn 1876 1874 1877 180 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg/v/f:SI 7 r7 [orig:370 remote_host ] [370])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 7 r7 [orig:370 remote_host ] [370])
        (nil)))

(insn 1877 1876 7138 180 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg/v:SI 8 r8 [orig:372 remote_port ] [372])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 8 r8 [orig:372 remote_port ] [372])
        (nil)))

(insn 7138 1877 7139 180 (set (reg/f:SI 5 r5 [1426])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 995 [0x3e3])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3195 171 {pic_load_addr_32bit}
     (nil))

(insn 7139 7138 7140 180 (set (reg/f:SI 5 r5 [1426])
        (unspec:SI [
                (reg/f:SI 5 r5 [1426])
                (const_int 8 [0x8])
                (const_int 995 [0x3e3])
            ] 4)) src/switch_core_media.c:3195 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7140 7139 7141 180 (set (reg/f:SI 4 r4 [1428])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 996 [0x3e4])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3195 171 {pic_load_addr_32bit}
     (nil))

(insn 7141 7140 1866 180 (set (reg/f:SI 4 r4 [1428])
        (unspec:SI [
                (reg/f:SI 4 r4 [1428])
                (const_int 8 [0x8])
                (const_int 996 [0x3e4])
            ] 4)) src/switch_core_media.c:3195 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 1866 7141 1867 180 (set (reg/f:SI 4 r4 [1430])
        (plus:SI (reg/f:SI 4 r4 [1428])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3195 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 1867 1866 1883 180 (set (reg/f:SI 4 r4 [1429])
        (plus:SI (reg/f:SI 4 r4 [1430])
            (const_int 8 [0x8]))) src/switch_core_media.c:3195 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 1883 1867 1884 180 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [1426])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 1884 1883 1885 180 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [1429])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 1885 1884 1887 180 (set (reg:SI 3 r3)
        (const_int 3195 [0xc7b])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3195 [0xc7b])
        (nil)))

(note 1887 1885 1875 180 NOTE_INSN_DELETED)

(insn 1875 1887 1878 180 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 1878 1875 1882 180 (set (reg/f:SI 14 lr [orig:1435 D.44750_462->remote_sdp_ip ] [1435])
        (mem/s/f:SI (plus:SI (reg/f:SI 12 ip [orig:401 D.44750 ] [401])
                (const_int 64 [0x40])) [2 D.44750_462->remote_sdp_ip+0 S4 A32])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (nil))

(insn 1882 1878 1879 180 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (nil))

(insn 1879 1882 1880 180 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 S4 A32])
        (reg/f:SI 14 lr [orig:1435 D.44750_462->remote_sdp_ip ] [1435])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 14 lr [orig:1435 D.44750_462->remote_sdp_ip ] [1435])
        (nil)))

(insn 1880 1879 1881 180 (set (reg:SI 12 ip [orig:1436 D.44750_462->remote_sdp_port ] [1436])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 12 ip [orig:401 D.44750 ] [401])
                    (const_int 68 [0x44])) [13 D.44750_462->remote_sdp_port+0 S2 A32]))) src/switch_core_media.c:3195 148 {*arm_zero_extendhisi2_v6}
     (expr_list:REG_EQUIV (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 S4 A32])
        (nil)))

(insn 1881 1880 1886 180 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 S4 A32])
        (reg:SI 12 ip [orig:1436 D.44750_462->remote_sdp_port ] [1436])) src/switch_core_media.c:3195 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:1436 D.44750_462->remote_sdp_port ] [1436])
        (nil)))

(call_insn 1886 1881 1890 180 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 32 [0x20]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3195 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 1890 1886 1893 180 (set (reg/f:SI 3 r3 [orig:1440 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [1440])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3199 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])
        (nil)))

(insn 1893 1890 7143 180 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) src/switch_core_media.c:3199 625 {*arm_movsi_vfp}
     (nil))

(insn 7143 1893 7144 180 (set (reg:SI 2 r2)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 998 [0x3e6])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3199 171 {pic_load_addr_32bit}
     (nil))

(insn 7144 7143 1895 180 (set (reg:SI 2 r2)
        (unspec:SI [
                (reg:SI 2 r2)
                (const_int 8 [0x8])
                (const_int 998 [0x3e6])
            ] 4)) src/switch_core_media.c:3199 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
        (nil)))

(insn 1895 7144 1892 180 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 3 r3 [orig:1440 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [1440])
                    (const_int 68 [0x44])) [13 D.44750_467->remote_sdp_port+0 S2 A32]))) src/switch_core_media.c:3199 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 1892 1895 1896 180 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))) src/switch_core_media.c:3199 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))
        (nil)))

(call_insn 1896 1892 1900 180 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_snprintf") [flags 0x41]  <function_decl 0x40685000 switch_snprintf>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3199 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 1900 1896 7145 180 (set (reg/f:SI 2 r2 [orig:1445 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [1445])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3200 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])
        (nil)))

(insn 7145 1900 7146 180 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC185") [flags 0x82]  <var_decl 0x4229e420 *.LC185>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 999 [0x3e7])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3200 171 {pic_load_addr_32bit}
     (nil))

(insn 7146 7145 1905 180 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 999 [0x3e7])
            ] 4)) src/switch_core_media.c:3200 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC185") [flags 0x82]  <var_decl 0x4229e420 *.LC185>)
        (nil)))

(insn 1905 7146 1904 180 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3200 625 {*arm_movsi_vfp}
     (nil))

(insn 1904 1905 1902 180 (set (reg:SI 2 r2)
        (mem/s/f:SI (plus:SI (reg/f:SI 2 r2 [orig:1445 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [1445])
                (const_int 64 [0x40])) [2 D.44750_471->remote_sdp_ip+0 S4 A32])) src/switch_core_media.c:3200 625 {*arm_movsi_vfp}
     (nil))

(insn 1902 1904 1906 180 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3200 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1906 1902 7147 180 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3200 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 7147 1906 7148 180 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC186") [flags 0x82]  <var_decl 0x4229e480 *.LC186>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1000 [0x3e8])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3201 171 {pic_load_addr_32bit}
     (nil))

(insn 7148 7147 1913 180 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1000 [0x3e8])
            ] 4)) src/switch_core_media.c:3201 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC186") [flags 0x82]  <var_decl 0x4229e480 *.LC186>)
        (nil)))

(insn 1913 7148 1914 180 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))) src/switch_core_media.c:3201 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))
        (nil)))

(insn 1914 1913 1911 180 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3201 625 {*arm_movsi_vfp}
     (nil))

(insn 1911 1914 1915 180 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3201 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1915 1911 1916 180 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3201 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 1916 1915 1917 180 (set (reg/f:SI 3 r3 [orig:414 D.44750 ] [414])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3203 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])
        (nil)))

(insn 1917 1916 1919 180 (set (reg/f:SI 0 r0 [orig:1451 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session ] [1451])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3203 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])
        (nil)))

(insn 1919 1917 1918 180 (set (reg:SI 2 r2 [orig:1453 D.44750_475->remote_sdp_port ] [1453])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 3 r3 [orig:414 D.44750 ] [414])
                    (const_int 68 [0x44])) [13 D.44750_475->remote_sdp_port+0 S2 A32]))) src/switch_core_media.c:3203 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 1918 1919 1927 180 (set (reg/f:SI 1 r1 [orig:1452 D.44750_475->remote_sdp_ip ] [1452])
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:414 D.44750 ] [414])
                (const_int 64 [0x40])) [2 D.44750_475->remote_sdp_ip+0 S4 A32])) src/switch_core_media.c:3203 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:414 D.44750 ] [414])
        (nil)))

(insn 1927 1918 6246 180 (set (reg:SI 3 r3)
        (reg:SI 11 fp [1423])) src/switch_core_media.c:3203 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 6246 1927 1921 180 (set (reg:SI 12 ip [1454])
        (const_int 1 [0x1])) src/switch_core_media.c:3203 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 1921 6246 7149 180 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [1454])) src/switch_core_media.c:3203 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1454])
        (nil)))

(insn 7149 1921 7150 180 (set (reg/f:SI 12 ip [1455])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1264 [0x4f0]))) src/switch_core_media.c:3203 4 {*arm_addsi3}
     (nil))

(insn 7150 7149 1923 180 (set (reg/f:SI 12 ip [1455])
        (plus:SI (reg/f:SI 12 ip [1455])
            (const_int 4 [0x4]))) src/switch_core_media.c:3203 4 {*arm_addsi3}
     (nil))

(insn 1923 7150 1928 180 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 12 ip [1455])) src/switch_core_media.c:3203 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1455])
        (nil)))

(call_insn 1928 1923 1930 180 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_rtp_set_remote_address") [flags 0x41]  <function_decl 0x408c6480 switch_rtp_set_remote_address>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3203 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 1930 1928 1931 180 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (reg:SI 11 fp))) src/switch_core_media.c:3203 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 1931 1930 1932 180 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 1967)
            (pc))) src/switch_core_media.c:3203 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 1967)

(note 1932 1931 1941 181 [bb 181] NOTE_INSN_BASIC_BLOCK)

(insn 1941 1932 1948 181 (set (reg:SI 12 ip [1463])
        (const_int 3 [0x3])) src/switch_core_media.c:3205 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))

(insn 1948 1941 1949 181 (set (reg:SI 0 r0)
        (reg:SI 12 ip [1463])) src/switch_core_media.c:3205 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))

(insn 1949 1948 1950 181 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [1426])) src/switch_core_media.c:3205 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 1950 1949 1951 181 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [1429])) src/switch_core_media.c:3205 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 1951 1950 1940 181 (set (reg:SI 3 r3)
        (const_int 3205 [0xc85])) src/switch_core_media.c:3205 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3205 [0xc85])
        (nil)))

(insn 1940 1951 1942 181 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3205 625 {*arm_movsi_vfp}
     (nil))

(insn 1942 1940 7133 181 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1463])) src/switch_core_media.c:3205 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1463])
        (nil)))

(insn 7133 1942 7134 181 (set (reg/f:SI 12 ip [1465])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC187") [flags 0x82]  <var_decl 0x4229e4e0 *.LC187>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1003 [0x3eb])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3205 171 {pic_load_addr_32bit}
     (nil))

(insn 7134 7133 1945 181 (set (reg/f:SI 12 ip [1465])
        (unspec:SI [
                (reg/f:SI 12 ip [1465])
                (const_int 8 [0x8])
                (const_int 1003 [0x3eb])
            ] 4)) src/switch_core_media.c:3205 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC187") [flags 0x82]  <var_decl 0x4229e4e0 *.LC187>)
        (nil)))

(insn 1945 7134 6243 181 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1465])) src/switch_core_media.c:3205 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1465])
        (nil)))

(insn 6243 1945 1947 181 (set (reg/f:SI 12 ip [orig:1466 err ] [1466])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1268 [0x4f4])) [2 err+0 S4 A32])) src/switch_core_media.c:3205 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1268 [0x4f4])) [2 err+0 S4 A32])
        (nil)))

(insn 1947 6243 1952 181 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg/f:SI 12 ip [orig:1466 err ] [1466])) src/switch_core_media.c:3205 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [orig:1466 err ] [1466])
        (nil)))

(call_insn 1952 1947 1962 181 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3205 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 1962 1952 1963 181 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 184 [0xb8])) [35 %sfp+-1096 S4 A32])) src/switch_core_media.c:3206 625 {*arm_movsi_vfp}
     (nil))

(insn 1963 1962 1964 181 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [1426])) src/switch_core_media.c:3206 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 5 r5 [1426])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
            (nil))))

(insn 1964 1963 1965 181 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [1429])) src/switch_core_media.c:3206 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [1429])
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 1800 [0x708])))
            (nil))))

(insn 1965 1964 6242 181 (set (reg:SI 3 r3)
        (const_int 3206 [0xc86])) src/switch_core_media.c:3206 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3206 [0xc86])
        (nil)))

(insn 6242 1965 1961 181 (set (reg:SI 12 ip [1474])
        (const_int 88 [0x58])) src/switch_core_media.c:3206 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 88 [0x58])
        (nil)))

(insn 1961 6242 1966 181 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [1474])) src/switch_core_media.c:3206 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1474])
        (nil)))

(call_insn 1966 1961 1967 181 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_perform_hangup") [flags 0x41]  <function_decl 0x4084f800 switch_channel_perform_hangup>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3206 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(code_label 1967 1966 1968 182 1391 "" [2 uses])

(note 1968 1967 1969 182 [bb 182] NOTE_INSN_BASIC_BLOCK)

(note 1969 1968 1974 182 NOTE_INSN_DELETED)

(note 1974 1969 1980 182 NOTE_INSN_DELETED)

(note 1980 1974 2020 182 NOTE_INSN_DELETED)

(note 2020 1980 2041 182 NOTE_INSN_DELETED)

(note 2041 2020 2045 182 NOTE_INSN_DELETED)

(note 2045 2041 1970 182 NOTE_INSN_DELETED)

(insn 1970 2045 1971 182 (set (reg:SI 0 r0)
        (reg/v/f:SI 9 r9 [orig:342 t38_options ] [342])) src/switch_core_media.c:3213 625 {*arm_movsi_vfp}
     (nil))

(insn 1971 1970 1972 182 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1264 [0x4f0])) [2 other_session+0 S4 A64])) src/switch_core_media.c:3213 625 {*arm_movsi_vfp}
     (nil))

(call_insn 1972 1971 1973 182 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_core_media_copy_t38_options") [flags 0x1]  <function_decl 0x40945880 switch_core_media_copy_t38_options>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3213 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 1973 1972 1976 182 (set (reg/f:SI 3 r3 [orig:1476 smh_186->session ] [1476])
        (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])) src/switch_core_media.c:3215 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233]) [2 smh_186->session+0 S4 A32])
        (nil)))

(insn 1976 1973 1977 182 (set (reg:SI 1 r1)
        (const_int 101 [0x65])) src/switch_core_media.c:3215 625 {*arm_movsi_vfp}
     (nil))

(insn 1977 1976 1975 182 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3215 625 {*arm_movsi_vfp}
     (nil))

(insn 1975 1977 1978 182 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:1476 smh_186->session ] [1476])
                (const_int 24 [0x18])) [2 D.44481_482->channel+0 S4 A32])) src/switch_core_media.c:3215 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1476 smh_186->session ] [1476])
        (nil)))

(call_insn 1978 1975 1982 182 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_channel_set_flag_value") [flags 0x41]  <function_decl 0x40846900 switch_channel_set_flag_value>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3215 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 1982 1978 1983 182 (set (reg:SI 1 r1)
        (const_int 101 [0x65])) src/switch_core_media.c:3216 625 {*arm_movsi_vfp}
     (nil))

(insn 1983 1982 6241 182 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3216 625 {*arm_movsi_vfp}
     (nil))

(insn 6241 1983 1981 182 (set (reg/f:SI 3 r3 [orig:1478 other_session ] [1478])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1264 [0x4f0])) [2 other_session+0 S4 A64])) src/switch_core_media.c:3216 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1264 [0x4f0])) [2 other_session+0 S4 A64])
        (nil)))

(insn 1981 6241 1984 182 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:1478 other_session ] [1478])
                (const_int 24 [0x18])) [2 other_session.89_484->channel+0 S4 A32])) src/switch_core_media.c:3216 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1478 other_session ] [1478])
        (nil)))

(call_insn 1984 1981 7123 182 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_channel_set_flag_value") [flags 0x41]  <function_decl 0x40846900 switch_channel_set_flag_value>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3216 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 7123 1984 7124 182 (set (reg/f:SI 5 r5 [1482])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1006 [0x3ee])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3218 171 {pic_load_addr_32bit}
     (nil))

(insn 7124 7123 7125 182 (set (reg/f:SI 5 r5 [1482])
        (unspec:SI [
                (reg/f:SI 5 r5 [1482])
                (const_int 8 [0x8])
                (const_int 1006 [0x3ee])
            ] 4)) src/switch_core_media.c:3218 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7125 7124 7126 182 (set (reg/f:SI 7 r7 [1484])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1007 [0x3ef])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3218 171 {pic_load_addr_32bit}
     (nil))

(insn 7126 7125 1990 182 (set (reg/f:SI 7 r7 [1484])
        (unspec:SI [
                (reg/f:SI 7 r7 [1484])
                (const_int 8 [0x8])
                (const_int 1007 [0x3ef])
            ] 4)) src/switch_core_media.c:3218 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 1990 7126 1991 182 (set (reg/f:SI 7 r7 [1486])
        (plus:SI (reg/f:SI 7 r7 [1484])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3218 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 1991 1990 1995 182 (set (reg/f:SI 7 r7 [1485])
        (plus:SI (reg/f:SI 7 r7 [1486])
            (const_int 8 [0x8]))) src/switch_core_media.c:3218 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 1995 1991 1996 182 (set (reg:SI 1 r1)
        (const_int 108 [0x6c])) src/switch_core_media.c:3218 625 {*arm_movsi_vfp}
     (nil))

(insn 1996 1995 1997 182 (set (reg:SI 2 r2)
        (reg/f:SI 5 r5 [1482])) src/switch_core_media.c:3218 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 1997 1996 1994 182 (set (reg:SI 3 r3)
        (reg/f:SI 7 r7 [1485])) src/switch_core_media.c:3218 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 1994 1997 6239 182 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1264 [0x4f0])) [2 other_session+0 S4 A64])) src/switch_core_media.c:3218 625 {*arm_movsi_vfp}
     (nil))

(insn 6239 1994 1993 182 (set (reg:SI 12 ip [1487])
        (const_int 3218 [0xc92])) src/switch_core_media.c:3218 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3218 [0xc92])
        (nil)))

(insn 1993 6239 1998 182 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [1487])) src/switch_core_media.c:3218 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1487])
        (nil)))

(call_insn 1998 1993 1999 182 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_perform_session_alloc") [flags 0x41]  <function_decl 0x406f3380 switch_core_perform_session_alloc>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3218 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 1999 1998 2000 182 (set (reg/v/f:SI 4 r4 [orig:425 msg ] [425])
        (reg:SI 0 r0)) src/switch_core_media.c:3218 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 2000 1999 2001 182 (var_location:SI msg (reg/v/f:SI 4 r4 [orig:425 msg ] [425])) src/switch_core_media.c:3218 -1
     (nil))

(insn 2001 2000 2002 182 (set (reg:SI 3 r3 [1488])
        (const_int 21 [0x15])) src/switch_core_media.c:3219 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 21 [0x15])
        (nil)))

(insn 2002 2001 2005 182 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:425 msg ] [425])
                (const_int 4 [0x4])) [56 msg_487->message_id+0 S4 A32])
        (reg:SI 3 r3 [1488])) src/switch_core_media.c:3219 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1488])
        (nil)))

(insn 2005 2002 2016 182 (set (mem/s/f:SI (reg/v/f:SI 4 r4 [orig:425 msg ] [425]) [2 msg_487->from+0 S4 A32])
        (reg/f:SI 5 r5 [1482])) src/switch_core_media.c:3220 625 {*arm_movsi_vfp}
     (nil))

(insn 2016 2005 2017 182 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 176 [0xb0])) [35 %sfp+-1104 S4 A32])) src/switch_core_media.c:3221 625 {*arm_movsi_vfp}
     (nil))

(insn 2017 2016 2018 182 (set (reg:SI 2 r2)
        (reg/f:SI 5 r5 [1482])) src/switch_core_media.c:3221 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 2018 2017 2015 182 (set (reg:SI 3 r3)
        (reg/f:SI 7 r7 [1485])) src/switch_core_media.c:3221 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 2015 2018 6238 182 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1264 [0x4f0])) [2 other_session+0 S4 A64])) src/switch_core_media.c:3221 625 {*arm_movsi_vfp}
     (nil))

(insn 6238 2015 2014 182 (set (reg:SI 12 ip [1498])
        (const_int 3221 [0xc95])) src/switch_core_media.c:3221 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3221 [0xc95])
        (nil)))

(insn 2014 6238 2019 182 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [1498])) src/switch_core_media.c:3221 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1498])
        (nil)))

(call_insn 2019 2014 2038 182 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_perform_session_strdup") [flags 0x41]  <function_decl 0x406f3480 switch_core_perform_session_strdup>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3221 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 2038 2019 2039 182 (set (reg:SI 2 r2)
        (reg/f:SI 7 r7 [1485])) src/switch_core_media.c:3222 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 2039 2038 2037 182 (set (reg:SI 3 r3)
        (const_int 3222 [0xc96])) src/switch_core_media.c:3222 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3222 [0xc96])
        (nil)))

(insn 2037 2039 136 182 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [1482])) src/switch_core_media.c:3222 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 136 2037 6494 182 (set (reg:SI 8 r8)
        (const_int 1 [0x1])) src/switch_core_media.c:3230 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 6494 136 2021 182 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3230 625 {*arm_movsi_vfp}
     (nil))

(insn 2021 6494 2036 182 (set (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:425 msg ] [425])
                (const_int 12 [0xc])) [2 msg_487->string_arg+0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3221 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 2036 2021 2029 182 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3222 625 {*arm_movsi_vfp}
     (nil))

(insn 2029 2036 6237 182 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3222 625 {*arm_movsi_vfp}
     (nil))

(insn 6237 2029 2031 182 (set (reg:SI 12 ip [1506])
        (const_int 7 [0x7])) src/switch_core_media.c:3222 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 2031 6237 7130 182 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1506])) src/switch_core_media.c:3222 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1506])
        (nil)))

(insn 7130 2031 7131 182 (set (reg/f:SI 12 ip [1508])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC325") [flags 0x82]  <var_decl 0x40410cc0 *.LC325>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1013 [0x3f5])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3222 171 {pic_load_addr_32bit}
     (nil))

(insn 7131 7130 2034 182 (set (reg/f:SI 12 ip [1508])
        (unspec:SI [
                (reg/f:SI 12 ip [1508])
                (const_int 8 [0x8])
                (const_int 1013 [0x3f5])
            ] 4)) src/switch_core_media.c:3222 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC325") [flags 0x82]  <var_decl 0x40410cc0 *.LC325>)
        (nil)))

(insn 2034 7131 6495 182 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1508])) src/switch_core_media.c:3222 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1508])
        (nil)))

(insn 6495 2034 2035 182 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 176 [0xb0])) [35 %sfp+-1104 S4 A32])) src/switch_core_media.c:3222 625 {*arm_movsi_vfp}
     (nil))

(insn 2035 6495 2040 182 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3222 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(call_insn 2040 2035 2043 182 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3222 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 2043 2040 2042 182 (set (reg:SI 1 r1)
        (reg/v/f:SI 4 r4 [orig:425 msg ] [425])) src/switch_core_media.c:3223 625 {*arm_movsi_vfp}
     (nil))

(insn 2042 2043 2044 182 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1264 [0x4f0])) [2 other_session+0 S4 A64])) src/switch_core_media.c:3223 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2044 2042 2046 182 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_session_queue_message") [flags 0x41]  <function_decl 0x40704180 switch_core_session_queue_message>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3223 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2046 2044 2047 182 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1264 [0x4f0])) [2 other_session+0 S4 A64])) src/switch_core_media.c:3224 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2047 2046 5851 182 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_core_session_rwunlock") [flags 0x41]  <function_decl 0x406e6c00 switch_core_session_rwunlock>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3224 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(jump_insn 5851 2047 5852 182 (set (pc)
        (label_ref 5127)) 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5852 5851 2050)

(code_label 2050 5852 2051 183 1379 "" [2 uses])

(note 2051 2050 2052 183 [bb 183] NOTE_INSN_BASIC_BLOCK)

(insn 2052 2051 2053 183 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:979 prephitmp.1049 ] [979])
            (const_int 2 [0x2]))) src/switch_core_media.c:3232 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2053 2052 2054 183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4130)
            (pc))) src/switch_core_media.c:3232 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6748 [0x1a5c])
            (nil)))
 -> 4130)

(note 2054 2053 2055 184 [bb 184] NOTE_INSN_BASIC_BLOCK)

(note 2055 2054 2056 184 NOTE_INSN_DELETED)

(note 2056 2055 2059 184 NOTE_INSN_DELETED)

(note 2059 2056 2060 184 NOTE_INSN_DELETED)

(note 2060 2059 2062 184 NOTE_INSN_DELETED)

(note 2062 2060 2063 184 NOTE_INSN_DELETED)

(note 2063 2062 6496 184 NOTE_INSN_DELETED)

(insn 6496 2063 2058 184 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3232 625 {*arm_movsi_vfp}
     (nil))

(insn 2058 6496 6497 184 (set (reg:SI 2 r2 [orig:1514 m_1764->m_port ] [1514])
        (mem/s:SI (plus:SI (reg:SI 4 r4)
                (const_int 20 [0x14])) [26 m_1764->m_port+0 S4 A32])) src/switch_core_media.c:3232 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
                    (const_int 20 [0x14])) [26 m_1764->m_port+0 S4 A32])
            (nil))))

(insn 6497 2058 7121 184 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])) src/switch_core_media.c:3232 625 {*arm_movsi_vfp}
     (nil))

(insn 7121 6497 7122 184 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (const_int 1 [0x1])
                    (reg:SI 8 r8)))
            (set (reg:SI 3 r3 [1518])
                (minus:SI (const_int 1 [0x1])
                    (reg:SI 8 r8)))
        ]) src/switch_core_media.c:3232 31 {*subsi3_compare}
     (nil))

(insn 7122 7121 7119 184 (cond_exec (ltu:CC (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [1518])
            (const_int 0 [0]))) src/switch_core_media.c:3232 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 7119 7122 7120 184 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:1514 m_1764->m_port ] [1514])
            (const_int 0 [0]))) src/switch_core_media.c:3232 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:1514 m_1764->m_port ] [1514])
        (nil)))

(insn 7120 7119 2065 184 (set (reg:SI 3 r3 [1518])
        (if_then_else:SI (ne:SI (reg:CC 24 cc)
                (const_int 0 [0]))
            (reg:SI 3 r3 [1518])
            (const_int 0 [0]))) src/switch_core_media.c:3232 221 {*movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 2065 7120 2066 184 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [1518])
            (const_int 0 [0]))) src/switch_core_media.c:3232 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1518])
        (nil)))

(jump_insn 2066 2065 2067 184 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5095)
            (pc))) src/switch_core_media.c:3232 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5095)

(note 2067 2066 2069 185 [bb 185] NOTE_INSN_BASIC_BLOCK)

(note 2069 2067 2068 185 NOTE_INSN_DELETED)

(call_insn 2068 2069 2070 185 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_rtp_has_dtls") [flags 0x41]  <function_decl 0x408d7080 switch_rtp_has_dtls>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3235 236 {*call_value_symbol}
     (nil)
    (nil))

(insn 2070 2068 2071 185 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3235 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2071 2070 2072 185 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2119)
            (pc))) src/switch_core_media.c:3235 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 2119)

(note 2072 2071 2075 186 [bb 186] NOTE_INSN_BASIC_BLOCK)

(note 2075 2072 2073 186 NOTE_INSN_DELETED)

(insn 2073 2075 2074 186 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3235 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2074 2073 2076 186 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("dtls_ok") [flags 0x3]  <function_decl 0x414f3900 dtls_ok>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3235 236 {*call_value_symbol}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 2076 2074 2077 186 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3235 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2077 2076 2078 186 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2119)
            (pc))) src/switch_core_media.c:3235 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2119)

(note 2078 2077 6498 187 [bb 187] NOTE_INSN_BASIC_BLOCK)

(insn 6498 2078 2079 187 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3236 625 {*arm_movsi_vfp}
     (nil))

(insn 2079 6498 2081 187 (set (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
        (mem/s/f:SI (plus:SI (reg:SI 4 r4)
                (const_int 60 [0x3c])) [2 m_1764->m_attributes+0 S4 A32])) src/switch_core_media.c:3236 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 2081 2079 2082 187 (var_location:SI got_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) -1
     (nil))

(debug_insn 2082 2081 2083 187 (var_location:SI attr (reg/v/f:SI 4 r4 [orig:440 attr ] [440])) -1
     (nil))

(insn 2083 2082 2084 187 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
            (const_int 0 [0]))) src/switch_core_media.c:3236 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2084 2083 2085 187 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5482)
            (pc))) src/switch_core_media.c:3236 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 5482)

(note 2085 2084 7116 188 [bb 188] NOTE_INSN_BASIC_BLOCK)

(insn 7116 2085 7117 188 (set (reg/f:SI 7 r7 [2588])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC251") [flags 0x82]  <var_decl 0x403448a0 *.LC251>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1014 [0x3f6])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3238 171 {pic_load_addr_32bit}
     (nil))

(insn 7117 7116 55 188 (set (reg/f:SI 7 r7 [2588])
        (unspec:SI [
                (reg/f:SI 7 r7 [2588])
                (const_int 8 [0x8])
                (const_int 1014 [0x3f6])
            ] 4)) src/switch_core_media.c:3238 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC251") [flags 0x82]  <var_decl 0x403448a0 *.LC251>)
        (nil)))

(insn 55 7117 6311 188 (set (reg/v/f:SI 5 r5 [orig:439 attr ] [439])
        (reg/v/f:SI 4 r4 [orig:440 attr ] [440])) src/switch_core_media.c:3236 625 {*arm_movsi_vfp}
     (nil))

(insn 6311 55 2113 188 (set (reg/v:SI 8 r8 [orig:175 got_crypto ] [175])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) src/switch_core_media.c:3236 625 {*arm_movsi_vfp}
     (nil))

(code_label 2113 6311 2086 189 1396 "" [1 uses])

(note 2086 2113 2087 189 [bb 189] NOTE_INSN_BASIC_BLOCK)

(note 2087 2086 2093 189 NOTE_INSN_DELETED)

(note 2093 2087 2090 189 NOTE_INSN_DELETED)

(insn 2090 2093 2091 189 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:439 attr ] [439])
                (const_int 8 [0x8])) [2 attr_1559->a_name+0 S4 A32])) src/switch_core_media.c:3238 625 {*arm_movsi_vfp}
     (nil))

(insn 2091 2090 2092 189 (set (reg:SI 1 r1)
        (reg/f:SI 7 r7 [2588])) src/switch_core_media.c:3238 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC251") [flags 0x82]  <var_decl 0x403448a0 *.LC251>)
        (nil)))

(call_insn/i 2092 2091 2094 189 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3238 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2094 2092 2095 189 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3238 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2095 2094 2096 189 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2106)
            (pc))) src/switch_core_media.c:3238 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2106)

(note 2096 2095 2097 190 [bb 190] NOTE_INSN_BASIC_BLOCK)

(insn 2097 2096 2098 190 (set (reg/f:SI 3 r3 [orig:438 D.44619 ] [438])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:439 attr ] [439])
                (const_int 12 [0xc])) [2 attr_1559->a_value+0 S4 A32])) src/switch_core_media.c:3238 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 2098 2097 2099 190 (var_location:SI s (reg/f:SI 3 r3 [orig:438 D.44619 ] [438])) src/switch_core_media.c:3238 -1
     (nil))

(insn 2099 2098 2100 190 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:438 D.44619 ] [438])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2100 2099 2101 190 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2106)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 2106)

(note 2101 2100 5631 191 [bb 191] NOTE_INSN_BASIC_BLOCK)

(note 5631 2101 2102 191 NOTE_INSN_DELETED)

(insn 2102 5631 7114 191 (set (reg:SI 3 r3 [orig:1522 *D.44619_503 ] [1522])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [orig:438 D.44619 ] [438]) [0 *D.44619_503+0 S1 A8]))) ./src/include/switch_utils.h:254 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 7114 2102 7115 191 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:1522 *D.44619_503 ] [1522])
            (const_int 0 [0]))) src/switch_core_media.c:3239 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1522 *D.44619_503 ] [1522])
        (nil)))

(insn 7115 7114 2106 191 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 8 r8 [orig:175 got_crypto ] [175])
            (const_int 1 [0x1]))) src/switch_core_media.c:3239 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(code_label 2106 7115 2107 192 1395 "" [2 uses])

(note 2107 2106 2108 192 [bb 192] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2108 2107 2109 192 (var_location:SI got_crypto (reg/v:SI 8 r8 [orig:175 got_crypto ] [175])) -1
     (nil))

(insn 2109 2108 2111 192 (set (reg/v/f:SI 5 r5 [orig:439 attr ] [439])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:439 attr ] [439])
                (const_int 4 [0x4])) [2 attr_1559->a_next+0 S4 A32])) src/switch_core_media.c:3236 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 2111 2109 2112 192 (var_location:SI got_crypto (reg/v:SI 8 r8 [orig:175 got_crypto ] [175])) -1
     (nil))

(debug_insn 2112 2111 2114 192 (var_location:SI attr (reg/v/f:SI 5 r5 [orig:439 attr ] [439])) -1
     (nil))

(insn 2114 2112 2115 192 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 5 r5 [orig:439 attr ] [439])
            (const_int 0 [0]))) src/switch_core_media.c:3236 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2115 2114 5853 192 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 2113)
            (pc))) src/switch_core_media.c:3236 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 2113)

(note 5853 2115 6317 193 [bb 193] NOTE_INSN_BASIC_BLOCK)

(insn 6317 5853 5854 193 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])
        (reg/v:SI 8 r8 [orig:175 got_crypto ] [175])) 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 8 r8 [orig:175 got_crypto ] [175])
        (nil)))

(jump_insn 5854 6317 5855 193 (set (pc)
        (label_ref 5360)) 223 {*arm_jump}
     (nil)
 -> 5360)

(barrier 5855 5854 2119)

(code_label 2119 5855 2120 194 1393 "" [2 uses])

(note 2120 2119 2121 194 [bb 194] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2121 2120 6499 194 (var_location:SI got_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) -1
     (nil))

(insn 6499 2121 2122 194 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3244 625 {*arm_movsi_vfp}
     (nil))

(insn 2122 6499 2124 194 (set (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 60 [0x3c])) [2 m_1764->m_attributes+0 S4 A32])) src/switch_core_media.c:3244 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 2124 2122 2125 194 (var_location:SI got_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) -1
     (nil))

(debug_insn 2125 2124 2126 194 (var_location:SI maxptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 180 [0xb4])) [35 %sfp+-1100 S4 A32])) -1
     (nil))

(debug_insn 2126 2125 2127 194 (var_location:SI ptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 188 [0xbc])) [35 %sfp+-1092 S4 A32])) -1
     (nil))

(debug_insn 2127 2126 2128 194 (var_location:SI attr (reg/v/f:SI 4 r4 [orig:440 attr ] [440])) -1
     (nil))

(insn 2128 2127 2129 194 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
            (const_int 0 [0]))) src/switch_core_media.c:3244 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2129 2128 2132 194 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5360)
            (pc))) src/switch_core_media.c:3244 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9472 [0x2500])
            (nil)))
 -> 5360)

(note 2132 2129 6500 195 [bb 195] NOTE_INSN_BASIC_BLOCK)

(insn 6500 2132 59 195 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 180 [0xb4])) [35 %sfp+-1100 S4 A32])) src/switch_core_media.c:3244 625 {*arm_movsi_vfp}
     (nil))

(insn 59 6500 6501 195 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [35 %sfp+-1132 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3244 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 6501 59 60 195 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 188 [0xbc])) [35 %sfp+-1092 S4 A32])) src/switch_core_media.c:3244 625 {*arm_movsi_vfp}
     (nil))

(insn 60 6501 5856 195 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3244 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(jump_insn 5856 60 5857 195 (set (pc)
        (label_ref 2402)) 223 {*arm_jump}
     (nil)
 -> 2402)

(barrier 5857 5856 2399)

(code_label 2399 5857 2133 196 1406 "" [2 uses])

(note 2133 2399 2140 196 [bb 196] NOTE_INSN_BASIC_BLOCK)

(note 2140 2133 2134 196 NOTE_INSN_DELETED)

(insn 2134 2140 2138 196 (set (reg/f:SI 8 r8 [orig:441 D.44590 ] [441])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
                (const_int 8 [0x8])) [2 attr_1599->a_name+0 S4 A32])) src/switch_core_media.c:3246 625 {*arm_movsi_vfp}
     (nil))

(insn 2138 2134 2137 196 (set (reg:SI 1 r1)
        (reg/f:SI 7 r7 [2585])) src/switch_core_media.c:3246 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC326") [flags 0x82]  <var_decl 0x40410d20 *.LC326>)
        (nil)))

(insn 2137 2138 2139 196 (set (reg:SI 0 r0)
        (reg/f:SI 8 r8 [orig:441 D.44590 ] [441])) src/switch_core_media.c:3246 625 {*arm_movsi_vfp}
     (nil))

(call_insn/i 2139 2137 2141 196 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3246 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2141 2139 2142 196 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 5 r5 [orig:442 D.44795 ] [442])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3246 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2142 2141 2143 196 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2176)
            (pc))) src/switch_core_media.c:3246 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2176)

(note 2143 2142 2144 197 [bb 197] NOTE_INSN_BASIC_BLOCK)

(insn 2144 2143 2145 197 (set (reg/f:SI 2 r2 [orig:443 D.44619 ] [443])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
                (const_int 12 [0xc])) [2 attr_1599->a_value+0 S4 A32])) src/switch_core_media.c:3246 625 {*arm_movsi_vfp}
     (nil))

(insn 2145 2144 2146 197 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:443 D.44619 ] [443])
            (const_int 0 [0]))) src/switch_core_media.c:3246 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2146 2145 2147 197 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2176)
            (pc))) src/switch_core_media.c:3246 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 2176)

(note 2147 2146 2148 198 [bb 198] NOTE_INSN_BASIC_BLOCK)

(note 2148 2147 2149 198 NOTE_INSN_DELETED)

(note 2149 2148 2157 198 NOTE_INSN_DELETED)

(note 2157 2149 2162 198 NOTE_INSN_DELETED)

(note 2162 2157 7110 198 NOTE_INSN_DELETED)

(insn 7110 2162 7111 198 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC248") [flags 0x82]  <var_decl 0x40344540 *.LC248>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1016 [0x3f8])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3247 171 {pic_load_addr_32bit}
     (nil))

(insn 7111 7110 2154 198 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1016 [0x3f8])
            ] 4)) src/switch_core_media.c:3247 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC248") [flags 0x82]  <var_decl 0x40344540 *.LC248>)
        (nil)))

(insn 2154 7111 2151 198 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3247 625 {*arm_movsi_vfp}
     (nil))

(insn 2151 2154 2155 198 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3247 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2155 2151 2156 198 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3247 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 2156 2155 2158 198 (var_location:SI __nptr (mem/s/f/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
            (const_int 12 [0xc])) [0 attr_1599->a_value+0 S4 A32])) src/switch_core_media.c:3248 -1
     (nil))

(insn 2158 2156 2159 198 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
                (const_int 12 [0xc])) [2 attr_1599->a_value+0 S4 A32])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 2159 2158 2160 198 (set (reg:SI 1 r1)
        (reg:SI 5 r5 [orig:442 D.44795 ] [442])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 2160 2159 2161 198 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2161 2160 2165 198 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 2165 2161 2166 198 (set (reg:SI 3 r3 [1530])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3249 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 2166 2165 2167 198 (set (reg/f:SI 3 r3 [orig:448 D.44471 ] [448])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [1530])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3249 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 2167 2166 2168 198 (set (reg/f:SI 2 r2 [orig:1531 D.44471_516->rtcp_audio_interval_msec ] [1531])
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:448 D.44471 ] [448])
                (const_int 80 [0x50])) [2 D.44471_516->rtcp_audio_interval_msec+0 S4 A32])) src/switch_core_media.c:3249 625 {*arm_movsi_vfp}
     (nil))

(insn 2168 2167 6235 198 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:1531 D.44471_516->rtcp_audio_interval_msec ] [1531])
            (const_int 0 [0]))) src/switch_core_media.c:3249 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:1531 D.44471_516->rtcp_audio_interval_msec ] [1531])
        (nil)))

(insn 6235 2168 2164 198 (set (reg:SI 2 r2 [1529])
        (const_int 1896 [0x768])) src/switch_core_media.c:3248 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1896 [0x768])
        (nil)))

(insn 2164 6235 2169 198 (set (mem/s:HI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 2 r2 [1529])) [13 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].remote_rtcp_port+0 S2 A32])
        (reg:HI 0 r0)) src/switch_core_media.c:3248 178 {*movhi_insn_arch4}
     (expr_list:REG_DEAD (reg:SI 2 r2 [1529])
        (expr_list:REG_DEAD (reg:HI 0 r0)
            (nil))))

(jump_insn 2169 2164 2170 198 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2388)
            (pc))) src/switch_core_media.c:3249 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil)))
 -> 2388)

(note 2170 2169 7108 199 [bb 199] NOTE_INSN_BASIC_BLOCK)

(insn 7108 2170 7109 199 (set (reg/f:SI 2 r2 [1533])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC327") [flags 0x82]  <var_decl 0x40410d80 *.LC327>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1017 [0x3f9])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3250 171 {pic_load_addr_32bit}
     (nil))

(insn 7109 7108 2173 199 (set (reg/f:SI 2 r2 [1533])
        (unspec:SI [
                (reg/f:SI 2 r2 [1533])
                (const_int 8 [0x8])
                (const_int 1017 [0x3f9])
            ] 4)) src/switch_core_media.c:3250 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC327") [flags 0x82]  <var_decl 0x40410d80 *.LC327>)
        (nil)))

(insn 2173 7109 5858 199 (set (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:448 D.44471 ] [448])
                (const_int 80 [0x50])) [2 D.44471_516->rtcp_audio_interval_msec+0 S4 A32])
        (reg/f:SI 2 r2 [1533])) src/switch_core_media.c:3250 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:448 D.44471 ] [448])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [1533])
            (nil))))

(jump_insn 5858 2173 5859 199 (set (pc)
        (label_ref 2388)) 223 {*arm_jump}
     (nil)
 -> 2388)

(barrier 5859 5858 2176)

(code_label 2176 5859 2177 200 1398 "" [2 uses])

(note 2177 2176 2183 200 [bb 200] NOTE_INSN_BASIC_BLOCK)

(note 2183 2177 2180 200 NOTE_INSN_DELETED)

(insn 2180 2183 2181 200 (set (reg:SI 0 r0)
        (reg/f:SI 8 r8 [orig:441 D.44590 ] [441])) src/switch_core_media.c:3252 625 {*arm_movsi_vfp}
     (nil))

(insn 2181 2180 2182 200 (set (reg:SI 1 r1)
        (reg/f:SI 9 r9 [2586])) src/switch_core_media.c:3252 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC103") [flags 0x82]  <var_decl 0x41ff2f00 *.LC103>)
        (nil)))

(call_insn/i 2182 2181 2184 200 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3252 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2184 2182 2185 200 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 1 r1 [orig:451 D.44805 ] [451])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3252 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2185 2184 2186 200 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2200)
            (pc))) src/switch_core_media.c:3252 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2200)

(note 2186 2185 2187 201 [bb 201] NOTE_INSN_BASIC_BLOCK)

(insn 2187 2186 2188 201 (set (reg/f:SI 0 r0 [orig:452 D.44619 ] [452])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
                (const_int 12 [0xc])) [2 attr_1599->a_value+0 S4 A32])) src/switch_core_media.c:3252 625 {*arm_movsi_vfp}
     (nil))

(insn 2188 2187 2189 201 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:452 D.44619 ] [452])
            (const_int 0 [0]))) src/switch_core_media.c:3252 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2189 2188 2190 201 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2200)
            (pc))) src/switch_core_media.c:3252 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 2200)

(note 2190 2189 2191 202 [bb 202] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2191 2190 2194 202 (var_location:SI __nptr (reg/f:SI 0 r0 [orig:452 D.44619 ] [452])) src/switch_core_media.c:3253 -1
     (nil))

(insn 2194 2191 2195 202 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2195 2194 2196 202 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 2196 2195 2197 202 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])
        (reg:SI 0 r0)) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 2197 2196 5860 202 (var_location:SI ptime (clobber (const_int 0 [0]))) src/switch_core_media.c:3253 -1
     (nil))

(jump_insn 5860 2197 5861 202 (set (pc)
        (label_ref 2388)) src/switch_core_media.c:3253 223 {*arm_jump}
     (nil)
 -> 2388)

(barrier 5861 5860 2200)

(code_label 2200 5861 2201 203 1400 "" [2 uses])

(note 2201 2200 2207 203 [bb 203] NOTE_INSN_BASIC_BLOCK)

(note 2207 2201 2204 203 NOTE_INSN_DELETED)

(insn 2204 2207 2205 203 (set (reg:SI 0 r0)
        (reg/f:SI 8 r8 [orig:441 D.44590 ] [441])) src/switch_core_media.c:3254 625 {*arm_movsi_vfp}
     (nil))

(insn 2205 2204 2206 203 (set (reg:SI 1 r1)
        (reg/f:SI 11 fp [2587])) src/switch_core_media.c:3254 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC311") [flags 0x82]  <var_decl 0x40410120 *.LC311>)
        (nil)))

(call_insn/i 2206 2205 2208 203 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3254 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2208 2206 2209 203 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 1 r1 [orig:454 D.44810 ] [454])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3254 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2209 2208 2210 203 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2224)
            (pc))) src/switch_core_media.c:3254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2224)

(note 2210 2209 2211 204 [bb 204] NOTE_INSN_BASIC_BLOCK)

(insn 2211 2210 2212 204 (set (reg/f:SI 0 r0 [orig:455 D.44619 ] [455])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
                (const_int 12 [0xc])) [2 attr_1599->a_value+0 S4 A32])) src/switch_core_media.c:3254 625 {*arm_movsi_vfp}
     (nil))

(insn 2212 2211 2213 204 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:455 D.44619 ] [455])
            (const_int 0 [0]))) src/switch_core_media.c:3254 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2213 2212 2214 204 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2224)
            (pc))) src/switch_core_media.c:3254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 2224)

(note 2214 2213 2215 205 [bb 205] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2215 2214 2218 205 (var_location:SI __nptr (reg/f:SI 0 r0 [orig:455 D.44619 ] [455])) src/switch_core_media.c:3255 -1
     (nil))

(insn 2218 2215 2219 205 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2219 2218 2220 205 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 2220 2219 2221 205 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [35 %sfp+-1132 S4 A32])
        (reg:SI 0 r0)) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 2221 2220 5862 205 (var_location:SI maxptime (clobber (const_int 0 [0]))) src/switch_core_media.c:3255 -1
     (nil))

(jump_insn 5862 2221 5863 205 (set (pc)
        (label_ref 2388)) src/switch_core_media.c:3255 223 {*arm_jump}
     (nil)
 -> 2388)

(barrier 5863 5862 2224)

(code_label 2224 5863 2225 206 1401 "" [2 uses])

(note 2225 2224 6502 206 [bb 206] NOTE_INSN_BASIC_BLOCK)

(insn 6502 2225 2226 206 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) src/switch_core_media.c:3256 625 {*arm_movsi_vfp}
     (nil))

(insn 2226 6502 2227 206 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3256 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 2227 2226 2228 206 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2388)
            (pc))) src/switch_core_media.c:3256 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 2388)

(note 2228 2227 2229 207 [bb 207] NOTE_INSN_BASIC_BLOCK)

(note 2229 2228 2234 207 NOTE_INSN_DELETED)

(note 2234 2229 2231 207 NOTE_INSN_DELETED)

(insn 2231 2234 7106 207 (set (reg:SI 0 r0)
        (reg/f:SI 8 r8 [orig:441 D.44590 ] [441])) src/switch_core_media.c:3256 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 8 r8 [orig:441 D.44590 ] [441])
        (nil)))

(insn 7106 2231 7107 207 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC328") [flags 0x82]  <var_decl 0x40410de0 *.LC328>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1020 [0x3fc])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3256 171 {pic_load_addr_32bit}
     (nil))

(insn 7107 7106 2233 207 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1020 [0x3fc])
            ] 4)) src/switch_core_media.c:3256 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC328") [flags 0x82]  <var_decl 0x40410de0 *.LC328>)
        (nil)))

(call_insn/i 2233 7107 2235 207 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3256 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2235 2233 2236 207 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3256 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2236 2235 2237 207 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2388)
            (pc))) src/switch_core_media.c:3256 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2388)

(note 2237 2236 2238 208 [bb 208] NOTE_INSN_BASIC_BLOCK)

(insn 2238 2237 2239 208 (set (reg/f:SI 5 r5 [orig:457 prephitmp.1031 ] [457])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
                (const_int 12 [0xc])) [2 attr_1599->a_value+0 S4 A32])) src/switch_core_media.c:3256 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 2239 2238 2240 208 (var_location:SI s (reg/f:SI 5 r5 [orig:457 prephitmp.1031 ] [457])) src/switch_core_media.c:3256 -1
     (nil))

(insn 2240 2239 2241 208 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 5 r5 [orig:457 prephitmp.1031 ] [457])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2241 2240 2242 208 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2388)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 2388)

(note 2242 2241 2243 209 [bb 209] NOTE_INSN_BASIC_BLOCK)

(insn 2243 2242 2244 209 (set (reg:SI 3 r3 [orig:1540 *prephitmp.1031_531 ] [1540])
        (zero_extend:SI (mem:QI (reg/f:SI 5 r5 [orig:457 prephitmp.1031 ] [457]) [0 *prephitmp.1031_531+0 S1 A8]))) ./src/include/switch_utils.h:254 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 2244 2243 2245 209 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:1540 *prephitmp.1031_531 ] [1540])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1540 *prephitmp.1031_531 ] [1540])
        (nil)))

(jump_insn 2245 2244 5864 209 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2388)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2388)

(note 5864 2245 5866 210 [bb 210] NOTE_INSN_BASIC_BLOCK)

(jump_insn 5866 5864 5867 210 (set (pc)
        (label_ref 5865)) 223 {*arm_jump}
     (nil)
 -> 5865)

(barrier 5867 5866 5181)

(code_label 5181 5867 2249 211 1510 "" [1 uses])

(note 2249 5181 2250 211 [bb 211] NOTE_INSN_BASIC_BLOCK)

(note 2250 2249 2251 211 NOTE_INSN_DELETED)

(note 2251 2250 2258 211 NOTE_INSN_DELETED)

(note 2258 2251 2253 211 NOTE_INSN_DELETED)

(insn 2253 2258 7104 211 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3260 625 {*arm_movsi_vfp}
     (nil))

(insn 7104 2253 7105 211 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC329") [flags 0x82]  <var_decl 0x40410e40 *.LC329>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1021 [0x3fd])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3260 171 {pic_load_addr_32bit}
     (nil))

(insn 7105 7104 2255 211 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1021 [0x3fd])
            ] 4)) src/switch_core_media.c:3260 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC329") [flags 0x82]  <var_decl 0x40410e40 *.LC329>)
        (nil)))

(insn 2255 7105 2256 211 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3260 625 {*arm_movsi_vfp}
     (nil))

(insn 2256 2255 2257 211 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:3260 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2257 2256 2259 211 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3260 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 2259 2257 2260 211 (var_location:SI expr (reg:SI 0 r0)) src/switch_core_media.c:3260 -1
     (nil))

(insn 2260 2259 2261 211 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg/f:SI 5 r5 [orig:462 D.44825 ] [462])
                (reg:SI 0 r0))
        ]) ./src/include/switch_utils.h:429 176 {*movsi_compare0}
     (nil))

(jump_insn 2261 2260 2262 211 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5191)
            (pc))) ./src/include/switch_utils.h:429 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 5191)

(note 2262 2261 2263 212 [bb 212] NOTE_INSN_BASIC_BLOCK)

(note 2263 2262 2268 212 NOTE_INSN_DELETED)

(note 2268 2263 7102 212 NOTE_INSN_DELETED)

(insn 7102 2268 7103 212 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC23") [flags 0x82]  <var_decl 0x41d93840 *.LC23>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1022 [0x3fe])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:429 171 {pic_load_addr_32bit}
     (nil))

(insn 7103 7102 2267 212 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1022 [0x3fe])
            ] 4)) ./src/include/switch_utils.h:429 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC23") [flags 0x82]  <var_decl 0x41d93840 *.LC23>)
        (nil)))

(call_insn/i 2267 7103 2269 212 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:429 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2269 2267 2270 212 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:436 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2270 2269 2271 212 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7388)
            (pc))) ./src/include/switch_utils.h:436 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7388)

(note 2271 2270 2272 213 [bb 213] NOTE_INSN_BASIC_BLOCK)

(note 2272 2271 2277 213 NOTE_INSN_DELETED)

(note 2277 2272 2274 213 NOTE_INSN_DELETED)

(insn 2274 2277 7100 213 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [orig:462 D.44825 ] [462])) ./src/include/switch_utils.h:430 625 {*arm_movsi_vfp}
     (nil))

(insn 7100 2274 7101 213 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC24") [flags 0x82]  <var_decl 0x41d938a0 *.LC24>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1023 [0x3ff])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:430 171 {pic_load_addr_32bit}
     (nil))

(insn 7101 7100 2276 213 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1023 [0x3ff])
            ] 4)) ./src/include/switch_utils.h:430 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82]  <var_decl 0x41d938a0 *.LC24>)
        (nil)))

(call_insn/i 2276 7101 2278 213 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:430 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2278 2276 2279 213 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:429 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2279 2278 2280 213 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7388)
            (pc))) ./src/include/switch_utils.h:429 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7388)

(note 2280 2279 2281 214 [bb 214] NOTE_INSN_BASIC_BLOCK)

(note 2281 2280 2286 214 NOTE_INSN_DELETED)

(note 2286 2281 2283 214 NOTE_INSN_DELETED)

(insn 2283 2286 7098 214 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [orig:462 D.44825 ] [462])) ./src/include/switch_utils.h:431 625 {*arm_movsi_vfp}
     (nil))

(insn 7098 2283 7099 214 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1024 [0x400])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:431 171 {pic_load_addr_32bit}
     (nil))

(insn 7099 7098 2285 214 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1024 [0x400])
            ] 4)) ./src/include/switch_utils.h:431 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
        (nil)))

(call_insn/i 2285 7099 2287 214 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:431 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2287 2285 2288 214 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:430 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2288 2287 2289 214 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7388)
            (pc))) ./src/include/switch_utils.h:430 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7388)

(note 2289 2288 2290 215 [bb 215] NOTE_INSN_BASIC_BLOCK)

(note 2290 2289 2295 215 NOTE_INSN_DELETED)

(note 2295 2290 2292 215 NOTE_INSN_DELETED)

(insn 2292 2295 7096 215 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [orig:462 D.44825 ] [462])) ./src/include/switch_utils.h:432 625 {*arm_movsi_vfp}
     (nil))

(insn 7096 2292 7097 215 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC26") [flags 0x82]  <var_decl 0x41d93960 *.LC26>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1025 [0x401])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:432 171 {pic_load_addr_32bit}
     (nil))

(insn 7097 7096 2294 215 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1025 [0x401])
            ] 4)) ./src/include/switch_utils.h:432 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82]  <var_decl 0x41d93960 *.LC26>)
        (nil)))

(call_insn/i 2294 7097 2296 215 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:432 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2296 2294 2297 215 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:431 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2297 2296 2298 215 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7388)
            (pc))) ./src/include/switch_utils.h:431 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7388)

(note 2298 2297 2299 216 [bb 216] NOTE_INSN_BASIC_BLOCK)

(note 2299 2298 2304 216 NOTE_INSN_DELETED)

(note 2304 2299 2301 216 NOTE_INSN_DELETED)

(insn 2301 2304 7094 216 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [orig:462 D.44825 ] [462])) ./src/include/switch_utils.h:433 625 {*arm_movsi_vfp}
     (nil))

(insn 7094 2301 7095 216 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC27") [flags 0x82]  <var_decl 0x41d939c0 *.LC27>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1026 [0x402])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:433 171 {pic_load_addr_32bit}
     (nil))

(insn 7095 7094 2303 216 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1026 [0x402])
            ] 4)) ./src/include/switch_utils.h:433 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC27") [flags 0x82]  <var_decl 0x41d939c0 *.LC27>)
        (nil)))

(call_insn/i 2303 7095 2305 216 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:433 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2305 2303 2306 216 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:432 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2306 2305 2307 216 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7388)
            (pc))) ./src/include/switch_utils.h:432 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7388)

(note 2307 2306 2308 217 [bb 217] NOTE_INSN_BASIC_BLOCK)

(note 2308 2307 2313 217 NOTE_INSN_DELETED)

(note 2313 2308 2310 217 NOTE_INSN_DELETED)

(insn 2310 2313 7092 217 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [orig:462 D.44825 ] [462])) ./src/include/switch_utils.h:434 625 {*arm_movsi_vfp}
     (nil))

(insn 7092 2310 7093 217 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC28") [flags 0x82]  <var_decl 0x41d93a20 *.LC28>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1027 [0x403])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:434 171 {pic_load_addr_32bit}
     (nil))

(insn 7093 7092 2312 217 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1027 [0x403])
            ] 4)) ./src/include/switch_utils.h:434 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC28") [flags 0x82]  <var_decl 0x41d93a20 *.LC28>)
        (nil)))

(call_insn/i 2312 7093 2314 217 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:434 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2314 2312 2315 217 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:433 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2315 2314 2316 217 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7388)
            (pc))) ./src/include/switch_utils.h:433 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7388)

(note 2316 2315 2317 218 [bb 218] NOTE_INSN_BASIC_BLOCK)

(note 2317 2316 2322 218 NOTE_INSN_DELETED)

(note 2322 2317 2319 218 NOTE_INSN_DELETED)

(insn 2319 2322 7090 218 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [orig:462 D.44825 ] [462])) ./src/include/switch_utils.h:435 625 {*arm_movsi_vfp}
     (nil))

(insn 7090 2319 7091 218 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC29") [flags 0x82]  <var_decl 0x41d93a80 *.LC29>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1028 [0x404])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:435 171 {pic_load_addr_32bit}
     (nil))

(insn 7091 7090 2321 218 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1028 [0x404])
            ] 4)) ./src/include/switch_utils.h:435 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC29") [flags 0x82]  <var_decl 0x41d93a80 *.LC29>)
        (nil)))

(call_insn/i 2321 7091 2323 218 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:435 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2323 2321 2324 218 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:434 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2324 2323 2325 218 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7388)
            (pc))) ./src/include/switch_utils.h:434 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil)))
 -> 7388)

(note 2325 2324 2328 219 [bb 219] NOTE_INSN_BASIC_BLOCK)

(note 2328 2325 2326 219 NOTE_INSN_DELETED)

(insn 2326 2328 2327 219 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [orig:462 D.44825 ] [462])) ./src/include/switch_utils.h:436 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2327 2326 2329 219 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_is_number") [flags 0x41]  <function_decl 0x407e7e80 switch_is_number>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:436 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 2329 2327 2330 219 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:435 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2330 2329 2331 219 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5191)
            (pc))) ./src/include/switch_utils.h:435 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5191)

(note 2331 2330 2337 220 [bb 220] NOTE_INSN_BASIC_BLOCK)

(note 2337 2331 2332 220 NOTE_INSN_DELETED)

(debug_insn 2332 2337 2333 220 (var_location:SI __nptr (reg/f:SI 5 r5 [orig:462 D.44825 ] [462])) -1
     (nil))

(insn 2333 2332 2334 220 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [orig:462 D.44825 ] [462])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 2334 2333 2335 220 (set (reg:SI 1 r1)
        (const_int 0 [0])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 2335 2334 2336 220 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2336 2335 2338 220 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 2338 2336 2339 220 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:436 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2339 2338 2341 220 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5191)
            (pc))) ./src/include/switch_utils.h:436 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil)))
 -> 5191)

(note 2341 2339 7389 221 [bb 221] NOTE_INSN_BASIC_BLOCK)

(jump_insn 7389 2341 7390 221 (set (pc)
        (label_ref 7388)) -1
     (nil)
 -> 7388)

(barrier 7390 7389 5193)

(code_label 5193 7390 2345 222 1511 "" [1 uses])

(note 2345 5193 2346 222 [bb 222] NOTE_INSN_BASIC_BLOCK)

(note 2346 2345 2351 222 NOTE_INSN_DELETED)

(note 2351 2346 2354 222 NOTE_INSN_DELETED)

(insn 2354 2351 2359 222 (set (reg:SI 12 ip [1565])
        (const_int 3 [0x3])) src/switch_core_media.c:3262 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))

(insn 2359 2354 7083 222 (set (reg:SI 0 r0)
        (reg:SI 12 ip [1565])) src/switch_core_media.c:3262 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))

(insn 7083 2359 7084 222 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1029 [0x405])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3262 171 {pic_load_addr_32bit}
     (nil))

(insn 7084 7083 7085 222 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1029 [0x405])
            ] 4)) src/switch_core_media.c:3262 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7085 7084 7086 222 (set (reg/f:SI 2 r2 [1561])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1030 [0x406])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3262 171 {pic_load_addr_32bit}
     (nil))

(insn 7086 7085 6233 222 (set (reg/f:SI 2 r2 [1561])
        (unspec:SI [
                (reg/f:SI 2 r2 [1561])
                (const_int 8 [0x8])
                (const_int 1030 [0x406])
            ] 4)) src/switch_core_media.c:3262 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6233 7086 2361 222 (set (reg/f:SI 2 r2 [1563])
        (plus:SI (reg/f:SI 2 r2 [1561])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3262 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 2361 6233 2362 222 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1563])
            (const_int 8 [0x8]))) src/switch_core_media.c:3262 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 2362 2361 2353 222 (set (reg:SI 3 r3)
        (const_int 3262 [0xcbe])) src/switch_core_media.c:3262 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3262 [0xcbe])
        (nil)))

(insn 2353 2362 2355 222 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3262 625 {*arm_movsi_vfp}
     (nil))

(insn 2355 2353 7088 222 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1565])) src/switch_core_media.c:3262 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1565])
        (nil)))

(insn 7088 2355 7089 222 (set (reg/f:SI 12 ip [1567])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC330") [flags 0x82]  <var_decl 0x40410ea0 *.LC330>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1031 [0x407])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3262 171 {pic_load_addr_32bit}
     (nil))

(insn 7089 7088 2358 222 (set (reg/f:SI 12 ip [1567])
        (unspec:SI [
                (reg/f:SI 12 ip [1567])
                (const_int 8 [0x8])
                (const_int 1031 [0x407])
            ] 4)) src/switch_core_media.c:3262 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC330") [flags 0x82]  <var_decl 0x40410ea0 *.LC330>)
        (nil)))

(insn 2358 7089 130 222 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1567])) src/switch_core_media.c:3262 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1567])
        (nil)))

(insn 130 2358 6503 222 (set (reg:SI 4 r4)
        (const_int 0 [0])) src/switch_core_media.c:3263 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 6503 130 2363 222 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3263 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2363 6503 2364 222 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3262 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 2364 2363 5870 222 (var_location:QI match (const_int 0 [0])) src/switch_core_media.c:3263 -1
     (nil))

(jump_insn 5870 2364 5871 222 (set (pc)
        (label_ref 5127)) src/switch_core_media.c:3264 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5871 5870 2367)

(code_label 2367 5871 2368 223 1405 "" [2 uses])

(note 2368 2367 2375 223 [bb 223] NOTE_INSN_BASIC_BLOCK)

(note 2375 2368 2377 223 NOTE_INSN_DELETED)

(note 2377 2375 2369 223 NOTE_INSN_DELETED)

(debug_insn 2369 2377 2370 223 (var_location:SI crypto (reg/f:SI 5 r5 [orig:457 prephitmp.1031 ] [457])) src/switch_core_media.c:3268 -1
     (nil))

(debug_insn 2370 2369 2372 223 (var_location:SI __nptr (reg/f:SI 5 r5 [orig:457 prephitmp.1031 ] [457])) src/switch_core_media.c:3268 -1
     (nil))

(insn 2372 2370 2373 223 (set (reg:SI 1 r1)
        (const_int 0 [0])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 2373 2372 2371 223 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 2371 2373 2374 223 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [orig:457 prephitmp.1031 ] [457])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2374 2371 2376 223 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(debug_insn 2376 2374 7081 223 (var_location:SI crypto_tag (clobber (const_int 0 [0]))) src/switch_core_media.c:3269 -1
     (nil))

(insn 7081 2376 7082 223 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC331") [flags 0x82]  <var_decl 0x40410f00 *.LC331>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1032 [0x408])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3270 171 {pic_load_addr_32bit}
     (nil))

(insn 7082 7081 2383 223 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1032 [0x408])
            ] 4)) src/switch_core_media.c:3270 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC331") [flags 0x82]  <var_decl 0x40410f00 *.LC331>)
        (nil)))

(insn 2383 7082 2384 223 (set (reg:SI 2 r2)
        (const_int 0 [0])) src/switch_core_media.c:3270 625 {*arm_movsi_vfp}
     (nil))

(insn 2384 2383 6504 223 (set (reg:SI 3 r3)
        (reg/f:SI 5 r5 [orig:457 prephitmp.1031 ] [457])) src/switch_core_media.c:3270 625 {*arm_movsi_vfp}
     (nil))

(insn 6504 2384 2380 223 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 92 [0x5c])) [35 %sfp+-1188 S4 A32])) src/switch_core_media.c:3270 625 {*arm_movsi_vfp}
     (nil))

(insn 2380 6504 2379 223 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3270 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(insn 2379 2380 2381 223 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3270 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 2381 2379 2385 223 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3270 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2385 2381 2386 223 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_session_check_incoming_crypto") [flags 0x1]  <function_decl 0x40945400 switch_core_session_check_incoming_crypto>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3270 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 2386 2385 2387 223 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3270 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 2387 2386 2388 223 (var_location:SI got_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) src/switch_core_media.c:3270 -1
     (nil))

(code_label 2388 2387 2389 224 1399 "" [8 uses])

(note 2389 2388 2390 224 [bb 224] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2390 2389 2391 224 (var_location:SI got_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) -1
     (nil))

(debug_insn 2391 2390 2392 224 (var_location:SI maxptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 148 [0x94])) [35 %sfp+-1132 S4 A32])) -1
     (nil))

(debug_insn 2392 2391 2393 224 (var_location:SI ptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])) -1
     (nil))

(insn 2393 2392 2395 224 (set (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
                (const_int 4 [0x4])) [2 attr_1599->a_next+0 S4 A32])) src/switch_core_media.c:3244 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 2395 2393 2396 224 (var_location:SI got_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) -1
     (nil))

(debug_insn 2396 2395 2397 224 (var_location:SI maxptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 148 [0x94])) [35 %sfp+-1132 S4 A32])) -1
     (nil))

(debug_insn 2397 2396 2398 224 (var_location:SI ptime (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])) -1
     (nil))

(debug_insn 2398 2397 2400 224 (var_location:SI attr (reg/v/f:SI 4 r4 [orig:440 attr ] [440])) -1
     (nil))

(insn 2400 2398 2401 224 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
            (const_int 0 [0]))) src/switch_core_media.c:3244 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2401 2400 5872 224 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 2399)
            (pc))) src/switch_core_media.c:3244 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 2399)

(note 5872 2401 5873 225 [bb 225] NOTE_INSN_BASIC_BLOCK)

(jump_insn 5873 5872 5874 225 (set (pc)
        (label_ref 2402)) 223 {*arm_jump}
     (nil)
 -> 2402)

(barrier 5874 5873 5482)

(code_label 5482 5874 5481 226 1543 "" [1 uses])

(note 5481 5482 6505 226 [bb 226] NOTE_INSN_BASIC_BLOCK)

(insn 6505 5481 61 226 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 180 [0xb4])) [35 %sfp+-1100 S4 A32])) src/switch_core_media.c:3236 625 {*arm_movsi_vfp}
     (nil))

(insn 61 6505 6506 226 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [35 %sfp+-1132 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3236 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6506 61 62 226 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 188 [0xbc])) [35 %sfp+-1092 S4 A32])) src/switch_core_media.c:3236 625 {*arm_movsi_vfp}
     (nil))

(insn 62 6506 2402 226 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3236 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(code_label 2402 62 2403 227 1394 "" [2 uses])

(note 2403 2402 2404 227 [bb 227] NOTE_INSN_BASIC_BLOCK)

(note 2404 2403 2405 227 NOTE_INSN_DELETED)

(note 2405 2404 2407 227 NOTE_INSN_DELETED)

(note 2407 2405 2408 227 NOTE_INSN_DELETED)

(note 2408 2407 2410 227 NOTE_INSN_DELETED)

(note 2410 2408 2411 227 NOTE_INSN_DELETED)

(note 2411 2410 6507 227 NOTE_INSN_DELETED)

(insn 6507 2411 6508 227 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 168 [0xa8])) [35 %sfp+-1112 S4 A32])) src/switch_core_media.c:3276 625 {*arm_movsi_vfp}
     (nil))

(insn 6508 6507 7079 227 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) src/switch_core_media.c:3276 625 {*arm_movsi_vfp}
     (nil))

(insn 7079 6508 7080 227 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 8 r8)
                    (const_int 0 [0])))
            (set (reg:SI 3 r3 [1576])
                (plus:SI (reg:SI 8 r8)
                    (const_int 0 [0])))
        ]) src/switch_core_media.c:3276 9 {*cmpsi2_addneg}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(insn 7080 7079 7077 227 (cond_exec (ne:CC (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [1576])
            (const_int 1 [0x1]))) src/switch_core_media.c:3276 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 7077 7080 7078 227 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int -1 [0xffffffffffffffff]))) src/switch_core_media.c:3276 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 7078 7077 2413 227 (set (reg:SI 3 r3 [1576])
        (if_then_else:SI (eq:SI (reg:CC 24 cc)
                (const_int 0 [0]))
            (reg:SI 3 r3 [1576])
            (const_int 0 [0]))) src/switch_core_media.c:3276 221 {*movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 2413 7078 2414 227 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [1576])
            (const_int 0 [0]))) src/switch_core_media.c:3276 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1576])
        (nil)))

(jump_insn 2414 2413 2415 227 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2441)
            (pc))) src/switch_core_media.c:3276 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2441)

(note 2415 2414 2416 228 [bb 228] NOTE_INSN_BASIC_BLOCK)

(note 2416 2415 6509 228 NOTE_INSN_DELETED)

(insn 6509 2416 6510 228 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 204 [0xcc])) [35 %sfp+-1076 S4 A32])) src/switch_core_media.c:3276 625 {*arm_movsi_vfp}
     (nil))

(insn 6510 6509 2417 228 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 160 [0xa0])) [35 %sfp+-1120 S4 A32])) src/switch_core_media.c:3276 625 {*arm_movsi_vfp}
     (nil))

(insn 2417 6510 2418 228 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 4 r4)
                        (reg:SI 8 r8))
                    (const_int 0 [0])))
            (set (reg:SI 12 ip [1577])
                (ior:SI (reg:SI 4 r4)
                    (reg:SI 8 r8)))
        ]) src/switch_core_media.c:3276 93 {*iorsi3_compare0}
     (nil))

(jump_insn 2418 2417 2419 228 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref 2441)
            (pc))) src/switch_core_media.c:3276 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 9800 [0x2648])
            (nil)))
 -> 2441)

(note 2419 2418 2420 229 [bb 229] NOTE_INSN_BASIC_BLOCK)

(note 2420 2419 2425 229 NOTE_INSN_DELETED)

(note 2425 2420 2433 229 NOTE_INSN_DELETED)

(insn 2433 2425 7069 229 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3277 625 {*arm_movsi_vfp}
     (nil))

(insn 7069 2433 7070 229 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1033 [0x409])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3277 171 {pic_load_addr_32bit}
     (nil))

(insn 7070 7069 7071 229 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1033 [0x409])
            ] 4)) src/switch_core_media.c:3277 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7071 7070 7072 229 (set (reg/f:SI 2 r2 [1581])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1034 [0x40a])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3277 171 {pic_load_addr_32bit}
     (nil))

(insn 7072 7071 6230 229 (set (reg/f:SI 2 r2 [1581])
        (unspec:SI [
                (reg/f:SI 2 r2 [1581])
                (const_int 8 [0x8])
                (const_int 1034 [0x40a])
            ] 4)) src/switch_core_media.c:3277 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6230 7072 2435 229 (set (reg/f:SI 2 r2 [1583])
        (plus:SI (reg/f:SI 2 r2 [1581])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3277 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 2435 6230 2436 229 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1583])
            (const_int 8 [0x8]))) src/switch_core_media.c:3277 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 2436 2435 2427 229 (set (reg:SI 3 r3)
        (const_int 3277 [0xccd])) src/switch_core_media.c:3277 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3277 [0xccd])
        (nil)))

(insn 2427 2436 6229 229 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3277 625 {*arm_movsi_vfp}
     (nil))

(insn 6229 2427 2429 229 (set (reg:SI 14 lr [1585])
        (const_int 4 [0x4])) src/switch_core_media.c:3277 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))

(insn 2429 6229 7074 229 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 14 lr [1585])) src/switch_core_media.c:3277 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 14 lr [1585])
        (nil)))

(insn 7074 2429 7075 229 (set (reg/f:SI 14 lr [1587])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC332") [flags 0x82]  <var_decl 0x40410f60 *.LC332>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1035 [0x40b])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3277 171 {pic_load_addr_32bit}
     (nil))

(insn 7075 7074 2432 229 (set (reg/f:SI 14 lr [1587])
        (unspec:SI [
                (reg/f:SI 14 lr [1587])
                (const_int 8 [0x8])
                (const_int 1035 [0x40b])
            ] 4)) src/switch_core_media.c:3277 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC332") [flags 0x82]  <var_decl 0x40410f60 *.LC332>)
        (nil)))

(insn 2432 7075 131 229 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 14 lr [1587])) src/switch_core_media.c:3277 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 14 lr [1587])
        (nil)))

(insn 131 2432 2437 229 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 12 ip [1577])) src/switch_core_media.c:3278 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1577])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(call_insn 2437 131 2438 229 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3277 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 2438 2437 5875 229 (var_location:QI match (const_int 0 [0])) src/switch_core_media.c:3278 -1
     (nil))

(jump_insn 5875 2438 5876 229 (set (pc)
        (label_ref 5127)) src/switch_core_media.c:3279 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5876 5875 2441)

(code_label 2441 5876 2442 230 1407 "" [2 uses])

(note 2442 2441 6511 230 [bb 230] NOTE_INSN_BASIC_BLOCK)

(insn 6511 2442 2445 230 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3283 625 {*arm_movsi_vfp}
     (nil))

(insn 2445 6511 6512 230 (set (reg:SI 12 ip)
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 48 [0x30])) [2 m_1764->m_connections+0 S4 A32])) src/switch_core_media.c:3283 625 {*arm_movsi_vfp}
     (nil))

(insn 6512 2445 6513 230 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [35 %sfp+-1156 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3283 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6513 6512 2443 230 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:3282 625 {*arm_movsi_vfp}
     (nil))

(insn 2443 6513 2444 230 (set (reg/v/f:SI 12 ip [orig:471 connection ] [471])
        (mem/s/f:SI (plus:SI (reg:SI 4 r4)
                (const_int 36 [0x24])) [2 sdp_198->sdp_connection+0 S4 A32])) src/switch_core_media.c:3282 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 2444 2443 6514 230 (var_location:SI connection (reg/v/f:SI 12 ip [orig:471 connection ] [471])) src/switch_core_media.c:3282 -1
     (nil))

(insn 6514 2444 2446 230 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [35 %sfp+-1156 S4 A32])) src/switch_core_media.c:3283 625 {*arm_movsi_vfp}
     (nil))

(insn 2446 6514 2447 230 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 8 r8)
            (const_int 0 [0]))) src/switch_core_media.c:3283 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2447 2446 2448 230 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2474)
            (pc))) src/switch_core_media.c:3283 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil)))
 -> 2474)

(note 2448 2447 2449 231 [bb 231] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2449 2448 2450 231 (var_location:SI connection (reg/v/f:SI 12 ip [orig:471 connection ] [471])) -1
     (nil))

(insn 2450 2449 2451 231 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 12 ip [orig:471 connection ] [471])
            (const_int 0 [0]))) src/switch_core_media.c:3287 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2451 2450 2452 231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5488)
            (pc))) src/switch_core_media.c:3287 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8650 [0x21ca])
            (nil)))
 -> 5488)

(note 2452 2451 2453 232 [bb 232] NOTE_INSN_BASIC_BLOCK)

(note 2453 2452 2458 232 NOTE_INSN_DELETED)

(note 2458 2453 2461 232 NOTE_INSN_DELETED)

(insn 2461 2458 2466 232 (set (reg:SI 14 lr [1595])
        (const_int 3 [0x3])) src/switch_core_media.c:3288 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))

(insn 2466 2461 7062 232 (set (reg:SI 0 r0)
        (reg:SI 14 lr [1595])) src/switch_core_media.c:3288 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))

(insn 7062 2466 7063 232 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1036 [0x40c])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3288 171 {pic_load_addr_32bit}
     (nil))

(insn 7063 7062 7064 232 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1036 [0x40c])
            ] 4)) src/switch_core_media.c:3288 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7064 7063 7065 232 (set (reg/f:SI 2 r2 [1591])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1037 [0x40d])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3288 171 {pic_load_addr_32bit}
     (nil))

(insn 7065 7064 6226 232 (set (reg/f:SI 2 r2 [1591])
        (unspec:SI [
                (reg/f:SI 2 r2 [1591])
                (const_int 8 [0x8])
                (const_int 1037 [0x40d])
            ] 4)) src/switch_core_media.c:3288 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6226 7065 2468 232 (set (reg/f:SI 2 r2 [1593])
        (plus:SI (reg/f:SI 2 r2 [1591])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3288 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 2468 6226 2469 232 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1593])
            (const_int 8 [0x8]))) src/switch_core_media.c:3288 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 2469 2468 2460 232 (set (reg:SI 3 r3)
        (const_int 3288 [0xcd8])) src/switch_core_media.c:3288 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3288 [0xcd8])
        (nil)))

(insn 2460 2469 2462 232 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3288 625 {*arm_movsi_vfp}
     (nil))

(insn 2462 2460 7067 232 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 14 lr [1595])) src/switch_core_media.c:3288 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 14 lr [1595])
        (nil)))

(insn 7067 2462 7068 232 (set (reg/f:SI 14 lr [1597])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC99") [flags 0x82]  <var_decl 0x41ff2d80 *.LC99>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1038 [0x40e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3288 171 {pic_load_addr_32bit}
     (nil))

(insn 7068 7067 2465 232 (set (reg/f:SI 14 lr [1597])
        (unspec:SI [
                (reg/f:SI 14 lr [1597])
                (const_int 8 [0x8])
                (const_int 1038 [0x40e])
            ] 4)) src/switch_core_media.c:3288 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC99") [flags 0x82]  <var_decl 0x41ff2d80 *.LC99>)
        (nil)))

(insn 2465 7068 132 232 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 14 lr [1597])) src/switch_core_media.c:3288 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 14 lr [1597])
        (nil)))

(insn 132 2465 2470 232 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg/v/f:SI 12 ip [orig:471 connection ] [471])) src/switch_core_media.c:3289 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:471 connection ] [471])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(call_insn 2470 132 2471 232 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3288 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 2471 2470 5877 232 (var_location:QI match (const_int 0 [0])) src/switch_core_media.c:3289 -1
     (nil))

(jump_insn 5877 2471 5878 232 (set (pc)
        (label_ref 5127)) src/switch_core_media.c:3290 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5878 5877 5488)

(code_label 5488 5878 5487 233 1545 "" [1 uses])

(note 5487 5488 63 233 [bb 233] NOTE_INSN_BASIC_BLOCK)

(insn 63 5487 2474 233 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [35 %sfp+-1156 S4 A32])
        (reg/v/f:SI 12 ip [orig:471 connection ] [471])) src/switch_core_media.c:3287 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:471 connection ] [471])
        (nil)))

(code_label 2474 63 2475 234 1408 "" [1 uses])

(note 2475 2474 2476 234 [bb 234] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2476 2475 6515 234 (var_location:SI x (const_int 0 [0])) src/switch_core_media.c:3293 -1
     (nil))

(insn 6515 2476 2477 234 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3295 625 {*arm_movsi_vfp}
     (nil))

(insn 2477 6515 2479 234 (set (reg/v/f:SI 7 r7 [orig:283 map ] [283])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 40 [0x28])) [2 m_1764->m_rtpmaps+0 S4 A32])) src/switch_core_media.c:3295 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 2479 2477 2480 234 (var_location:SI map (reg/v/f:SI 7 r7 [orig:283 map ] [283])) -1
     (nil))

(debug_insn 2480 2479 2481 234 (var_location:SI nm_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) -1
     (nil))

(debug_insn 2481 2480 2482 234 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 2482 2481 2483 234 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) -1
     (nil))

(debug_insn 2483 2482 2484 234 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))

(debug_insn 2484 2483 2485 234 (var_location:QI cng_pt (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32]) 0)) -1
     (nil))

(debug_insn 2485 2484 2486 234 (var_location:QI best_te (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32]) 0)) -1
     (nil))

(debug_insn 2486 2485 2487 234 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(insn 2487 2486 2488 234 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 7 r7 [orig:283 map ] [283])
            (const_int 0 [0]))) src/switch_core_media.c:3295 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2488 2487 5624 234 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3245)
            (pc))) src/switch_core_media.c:3295 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 3245)

(note 5624 2488 7058 235 [bb 235] NOTE_INSN_BASIC_BLOCK)

(insn 7058 5624 7059 235 (set (reg/f:SI 3 r3 [2579])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1052 [0x41c])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3383 171 {pic_load_addr_32bit}
     (nil))

(insn 7059 7058 2807 235 (set (reg/f:SI 3 r3 [2579])
        (unspec:SI [
                (reg/f:SI 3 r3 [2579])
                (const_int 8 [0x8])
                (const_int 1052 [0x41c])
            ] 4)) src/switch_core_media.c:3383 174 {pic_add_dot_plus_eight}
     (nil))

(insn 2807 7059 7060 235 (set (reg/f:SI 2 r2 [2580])
        (plus:SI (reg/f:SI 3 r3 [2579])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3383 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [2579])
        (nil)))

(insn 7060 2807 7061 235 (set (reg/f:SI 3 r3 [2582])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1068 [0x42c])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3437 171 {pic_load_addr_32bit}
     (nil))

(insn 7061 7060 3160 235 (set (reg/f:SI 3 r3 [2582])
        (unspec:SI [
                (reg/f:SI 3 r3 [2582])
                (const_int 8 [0x8])
                (const_int 1068 [0x42c])
            ] 4)) src/switch_core_media.c:3437 174 {pic_add_dot_plus_eight}
     (nil))

(insn 3160 7061 5611 235 (set (reg/f:SI 3 r3 [2583])
        (plus:SI (reg/f:SI 3 r3 [2582])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3437 4 {*arm_addsi3}
     (nil))

(insn 5611 3160 6516 235 (set (reg:SI 4 r4)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))) 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))
        (nil)))

(insn 6516 5611 5612 235 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])
        (reg:SI 4 r4)) 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(note 5612 6516 5613 235 NOTE_INSN_DELETED)

(note 5613 5612 5614 235 NOTE_INSN_DELETED)

(note 5614 5613 2808 235 NOTE_INSN_DELETED)

(insn 2808 5614 6517 235 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [2580])
            (const_int 8 [0x8]))) src/switch_core_media.c:3383 4 {*arm_addsi3}
     (nil))

(insn 6517 2808 3161 235 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 140 [0x8c])) [35 %sfp+-1140 S4 A32])
        (reg:SI 2 r2)) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn 3161 6517 6518 235 (set (reg:SI 3 r3)
        (plus:SI (reg/f:SI 3 r3 [2583])
            (const_int 8 [0x8]))) src/switch_core_media.c:3437 4 {*arm_addsi3}
     (nil))

(insn 6518 3161 6333 235 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 192 [0xc0])) [35 %sfp+-1088 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 6333 6518 3242 235 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (nil)))

(code_label 3242 6333 2490 236 1442 "" [1 uses])

(note 2490 3242 2491 236 [bb 236] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2491 2490 2493 236 (var_location:SI map_bit_rate (const_int 0 [0])) src/switch_core_media.c:3298 -1
     (nil))

(insn 2493 2491 6519 236 (set (reg:SI 3 r3 [1599])
        (const_int 0 [0])) src/switch_core_media.c:3299 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))

(insn 6519 2493 2494 236 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3299 625 {*arm_movsi_vfp}
     (nil))

(insn 2494 6519 2497 236 (set (mem/s/c:SI (reg:SI 8 r8) [32 codec_fmtp+0 S4 A64])
        (reg:SI 3 r3 [1599])) src/switch_core_media.c:3299 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(insn 2497 2494 2500 236 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1188 [0x4a4])) [32 codec_fmtp+4 S4 A32])
        (reg:SI 3 r3 [1599])) src/switch_core_media.c:3299 625 {*arm_movsi_vfp}
     (nil))

(insn 2500 2497 2503 236 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1192 [0x4a8])) [32 codec_fmtp+8 S4 A64])
        (reg:SI 3 r3 [1599])) src/switch_core_media.c:3299 625 {*arm_movsi_vfp}
     (nil))

(insn 2503 2500 2505 236 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1196 [0x4ac])) [32 codec_fmtp+12 S4 A32])
        (reg:SI 3 r3 [1599])) src/switch_core_media.c:3299 625 {*arm_movsi_vfp}
     (nil))

(insn 2505 2503 2506 236 (set (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                (const_int 8 [0x8])) [2 map_1728->rm_encoding+0 S4 A32])) src/switch_core_media.c:3301 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 2506 2505 2507 236 (var_location:SI rm_encoding (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])) src/switch_core_media.c:3301 -1
     (nil))

(insn 2507 2506 2508 236 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])
            (reg:SI 3 r3))) src/switch_core_media.c:3301 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(jump_insn 2508 2507 5491 236 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 2510)
            (pc))) src/switch_core_media.c:3301 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil)))
 -> 2510)

(note 5491 2508 7056 237 [bb 237] NOTE_INSN_BASIC_BLOCK)

(insn 7056 5491 7057 237 (set (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC149") [flags 0x82]  <var_decl 0x421b9c00 *.LC149>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 894 [0x37e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3302 171 {pic_load_addr_32bit}
     (nil))

(insn 7057 7056 2510 237 (set (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])
        (unspec:SI [
                (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])
                (const_int 8 [0x8])
                (const_int 894 [0x37e])
            ] 4)) src/switch_core_media.c:3302 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC149") [flags 0x82]  <var_decl 0x421b9c00 *.LC149>)
        (nil)))

(code_label 2510 7057 2511 238 1410 "" [1 uses])

(note 2511 2510 2513 238 [bb 238] NOTE_INSN_BASIC_BLOCK)

(note 2513 2511 2518 238 NOTE_INSN_DELETED)

(note 2518 2513 2512 238 NOTE_INSN_DELETED)

(debug_insn 2512 2518 2515 238 (var_location:SI rm_encoding (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])) -1
     (nil))

(insn 2515 2512 7054 238 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])) src/switch_core_media.c:3306 625 {*arm_movsi_vfp}
     (nil))

(insn 7054 2515 7055 238 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC333") [flags 0x82]  <var_decl 0x40418000 *.LC333>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1039 [0x40f])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3306 171 {pic_load_addr_32bit}
     (nil))

(insn 7055 7054 2517 238 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1039 [0x40f])
            ] 4)) src/switch_core_media.c:3306 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC333") [flags 0x82]  <var_decl 0x40418000 *.LC333>)
        (nil)))

(call_insn/i 2517 7055 2519 238 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3306 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2519 2517 2520 238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3306 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2520 2519 2521 238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2557)
            (pc))) src/switch_core_media.c:3306 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil)))
 -> 2557)

(note 2521 2520 6520 239 [bb 239] NOTE_INSN_BASIC_BLOCK)

(insn 6520 2521 2522 239 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3307 625 {*arm_movsi_vfp}
     (nil))

(insn 2522 6520 2523 239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3307 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 2523 2522 2524 239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2530)
            (pc))) src/switch_core_media.c:3307 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil)))
 -> 2530)

(note 2524 2523 2525 240 [bb 240] NOTE_INSN_BASIC_BLOCK)

(insn 2525 2524 2526 240 (set (reg/f:SI 3 r3 [orig:1605 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [1605])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3307 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])
        (nil)))

(insn 2526 2525 2527 240 (set (reg:SI 2 r2 [orig:1606 map_1728->rm_rate ] [1606])
        (mem/s:SI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                (const_int 12 [0xc])) [26 map_1728->rm_rate+0 S4 A32])) src/switch_core_media.c:3307 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                (const_int 12 [0xc])) [26 map_1728->rm_rate+0 S4 A32])
        (nil)))

(insn 2527 2526 2528 240 (set (reg:SI 3 r3 [orig:1607 D.44750_565->rm_rate ] [1607])
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:1605 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [1605])
                (const_int 36 [0x24])) [26 D.44750_565->rm_rate+0 S4 A32])) src/switch_core_media.c:3307 625 {*arm_movsi_vfp}
     (nil))

(insn 2528 2527 2529 240 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:1606 map_1728->rm_rate ] [1606])
            (reg:SI 3 r3 [orig:1607 D.44750_565->rm_rate ] [1607]))) src/switch_core_media.c:3307 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1607 D.44750_565->rm_rate ] [1607])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:1606 map_1728->rm_rate ] [1606])
            (nil))))

(jump_insn 2529 2528 2530 240 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3223)
            (pc))) src/switch_core_media.c:3307 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 3223)

(code_label 2530 2529 2531 241 1412 "" [1 uses])

(note 2531 2530 2533 241 [bb 241] NOTE_INSN_BASIC_BLOCK)

(note 2533 2531 2536 241 NOTE_INSN_DELETED)

(note 2536 2533 2541 241 NOTE_INSN_DELETED)

(note 2541 2536 2532 241 NOTE_INSN_DELETED)

(insn 2532 2541 2534 241 (set (reg:SI 3 r3 [orig:1608+24 ] [1608])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3308 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 2534 2532 6521 241 (set (reg:SI 3 r3)
        (lshiftrt:SI (reg:SI 3 r3 [orig:1608+24 ] [1608])
            (const_int 1 [0x1]))) src/switch_core_media.c:3308 119 {*arm_shiftsi3}
     (nil))

(insn 6521 2534 2535 241 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:3308 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(debug_insn 2535 6521 2550 241 (var_location:QI best_te (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32]) 0)) src/switch_core_media.c:3308 -1
     (nil))

(insn 2550 2535 7047 241 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3309 625 {*arm_movsi_vfp}
     (nil))

(insn 7047 2550 7048 241 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1040 [0x410])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3309 171 {pic_load_addr_32bit}
     (nil))

(insn 7048 7047 7049 241 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1040 [0x410])
            ] 4)) src/switch_core_media.c:3309 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7049 7048 7050 241 (set (reg/f:SI 2 r2 [1613])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1041 [0x411])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3309 171 {pic_load_addr_32bit}
     (nil))

(insn 7050 7049 6222 241 (set (reg/f:SI 2 r2 [1613])
        (unspec:SI [
                (reg/f:SI 2 r2 [1613])
                (const_int 8 [0x8])
                (const_int 1041 [0x411])
            ] 4)) src/switch_core_media.c:3309 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6222 7050 2552 241 (set (reg/f:SI 2 r2 [1615])
        (plus:SI (reg/f:SI 2 r2 [1613])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3309 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 2552 6222 2553 241 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1615])
            (const_int 8 [0x8]))) src/switch_core_media.c:3309 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 2553 2552 6522 241 (set (reg:SI 3 r3)
        (const_int 3309 [0xced])) src/switch_core_media.c:3309 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3309 [0xced])
        (nil)))

(insn 6522 2553 2543 241 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3309 625 {*arm_movsi_vfp}
     (nil))

(insn 2543 6522 6221 241 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3309 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 6221 2543 2545 241 (set (reg:SI 12 ip [1617])
        (const_int 7 [0x7])) src/switch_core_media.c:3309 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 2545 6221 7052 241 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1617])) src/switch_core_media.c:3309 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1617])
        (nil)))

(insn 7052 2545 7053 241 (set (reg/f:SI 12 ip [1619])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC334") [flags 0x82]  <var_decl 0x40418060 *.LC334>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1042 [0x412])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3309 171 {pic_load_addr_32bit}
     (nil))

(insn 7053 7052 2548 241 (set (reg/f:SI 12 ip [1619])
        (unspec:SI [
                (reg/f:SI 12 ip [1619])
                (const_int 8 [0x8])
                (const_int 1042 [0x412])
            ] 4)) src/switch_core_media.c:3309 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC334") [flags 0x82]  <var_decl 0x40418060 *.LC334>)
        (nil)))

(insn 2548 7053 6523 241 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1619])) src/switch_core_media.c:3309 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1619])
        (nil)))

(insn 6523 2548 2549 241 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3309 625 {*arm_movsi_vfp}
     (nil))

(insn 2549 6523 2554 241 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3309 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(call_insn 2554 2549 5879 241 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3309 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(jump_insn 5879 2554 5880 241 (set (pc)
        (label_ref 3223)) 223 {*arm_jump}
     (nil)
 -> 3223)

(barrier 5880 5879 2557)

(code_label 2557 5880 2558 242 1411 "" [1 uses])

(note 2558 2557 2562 242 [bb 242] NOTE_INSN_BASIC_BLOCK)

(note 2562 2558 2559 242 NOTE_INSN_DELETED)

(insn 2559 2562 2560 242 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3314 625 {*arm_movsi_vfp}
     (nil))

(insn 2560 2559 2561 242 (set (reg:SI 1 r1)
        (const_int 9 [0x9])) src/switch_core_media.c:3314 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2561 2560 2563 242 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_media_handle_test_media_flag") [flags 0x1]  <function_decl 0x40945200 switch_media_handle_test_media_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3314 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2563 2561 2564 242 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3314 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2564 2563 2565 242 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2614)
            (pc))) src/switch_core_media.c:3314 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2614)

(note 2565 2564 6524 243 [bb 243] NOTE_INSN_BASIC_BLOCK)

(insn 6524 2565 2566 243 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32])) src/switch_core_media.c:3314 625 {*arm_movsi_vfp}
     (nil))

(insn 2566 6524 2567 243 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3314 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 2567 2566 2568 243 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2614)
            (pc))) src/switch_core_media.c:3314 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2614)

(note 2568 2567 2569 244 [bb 244] NOTE_INSN_BASIC_BLOCK)

(note 2569 2568 2574 244 NOTE_INSN_DELETED)

(note 2574 2569 2571 244 NOTE_INSN_DELETED)

(insn 2571 2574 7045 244 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])) src/switch_core_media.c:3314 625 {*arm_movsi_vfp}
     (nil))

(insn 7045 2571 7046 244 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC335") [flags 0x82]  <var_decl 0x404180c0 *.LC335>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1043 [0x413])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3314 171 {pic_load_addr_32bit}
     (nil))

(insn 7046 7045 2573 244 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1043 [0x413])
            ] 4)) src/switch_core_media.c:3314 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC335") [flags 0x82]  <var_decl 0x404180c0 *.LC335>)
        (nil)))

(call_insn/i 2573 7046 2575 244 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3314 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2575 2573 2576 244 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3314 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2576 2575 2577 244 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2614)
            (pc))) src/switch_core_media.c:3314 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2614)

(note 2577 2576 2579 245 [bb 245] NOTE_INSN_BASIC_BLOCK)

(note 2579 2577 2578 245 NOTE_INSN_DELETED)

(insn 2578 2579 2582 245 (set (reg:SI 3 r3 [orig:1622+24 ] [1622])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3315 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 2582 2578 2583 245 (set (reg/f:SI 2 r2 [orig:1624 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session ] [1624])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3316 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])
        (nil)))

(insn 2583 2582 2580 245 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:1624 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session ] [1624])
            (const_int 0 [0]))) src/switch_core_media.c:3316 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:1624 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session ] [1624])
        (nil)))

(insn 2580 2583 6525 245 (set (reg:SI 3 r3)
        (lshiftrt:SI (reg:SI 3 r3 [orig:1622+24 ] [1622])
            (const_int 1 [0x1]))) src/switch_core_media.c:3315 119 {*arm_shiftsi3}
     (nil))

(insn 6525 2580 2581 245 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:3315 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(debug_insn 2581 6525 2584 245 (var_location:QI cng_pt (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32]) 0)) src/switch_core_media.c:3315 -1
     (nil))

(jump_insn 2584 2581 2585 245 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3223)
            (pc))) src/switch_core_media.c:3316 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 3223)

(note 2585 2584 2586 246 [bb 246] NOTE_INSN_BASIC_BLOCK)

(note 2586 2585 2591 246 NOTE_INSN_DELETED)

(note 2591 2586 2605 246 NOTE_INSN_DELETED)

(note 2605 2591 2608 246 NOTE_INSN_DELETED)

(note 2608 2605 2600 246 NOTE_INSN_DELETED)

(insn 2600 2608 7037 246 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3317 625 {*arm_movsi_vfp}
     (nil))

(insn 7037 2600 7038 246 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1044 [0x414])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3317 171 {pic_load_addr_32bit}
     (nil))

(insn 7038 7037 7039 246 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1044 [0x414])
            ] 4)) src/switch_core_media.c:3317 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 7039 7038 7040 246 (set (reg/f:SI 2 r2 [1628])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1045 [0x415])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3317 171 {pic_load_addr_32bit}
     (nil))

(insn 7040 7039 6218 246 (set (reg/f:SI 2 r2 [1628])
        (unspec:SI [
                (reg/f:SI 2 r2 [1628])
                (const_int 8 [0x8])
                (const_int 1045 [0x415])
            ] 4)) src/switch_core_media.c:3317 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6218 7040 2602 246 (set (reg/f:SI 2 r2 [1630])
        (plus:SI (reg/f:SI 2 r2 [1628])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3317 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 2602 6218 2603 246 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1630])
            (const_int 8 [0x8]))) src/switch_core_media.c:3317 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 2603 2602 6526 246 (set (reg:SI 3 r3)
        (const_int 3317 [0xcf5])) src/switch_core_media.c:3317 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3317 [0xcf5])
        (nil)))

(insn 6526 2603 2593 246 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3317 625 {*arm_movsi_vfp}
     (nil))

(insn 2593 6526 6217 246 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3317 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 6217 2593 2595 246 (set (reg:SI 12 ip [1632])
        (const_int 7 [0x7])) src/switch_core_media.c:3317 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 2595 6217 7042 246 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1632])) src/switch_core_media.c:3317 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1632])
        (nil)))

(insn 7042 2595 7043 246 (set (reg/f:SI 12 ip [1634])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC336") [flags 0x82]  <var_decl 0x40418120 *.LC336>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1046 [0x416])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3317 171 {pic_load_addr_32bit}
     (nil))

(insn 7043 7042 2598 246 (set (reg/f:SI 12 ip [1634])
        (unspec:SI [
                (reg/f:SI 12 ip [1634])
                (const_int 8 [0x8])
                (const_int 1046 [0x416])
            ] 4)) src/switch_core_media.c:3317 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC336") [flags 0x82]  <var_decl 0x40418120 *.LC336>)
        (nil)))

(insn 2598 7043 6527 246 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1634])) src/switch_core_media.c:3317 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1634])
        (nil)))

(insn 6527 2598 2599 246 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32])) src/switch_core_media.c:3317 625 {*arm_movsi_vfp}
     (nil))

(insn 2599 6527 2604 246 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3317 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(call_insn 2604 2599 2609 246 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3317 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 2609 2604 6215 246 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3318 625 {*arm_movsi_vfp}
     (nil))

(insn 6215 2609 2607 246 (set (reg:SI 3 r3 [1637])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3318 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 2607 6215 2610 246 (set (reg/f:SI 3 r3 [orig:1636 smh_186->mparams ] [1636])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [1637])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3318 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 2610 2607 2611 246 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:1636 smh_186->mparams ] [1636])
                    (const_int 140 [0x8c])) [0 D.44471_577->cng_pt+0 S1 A32]))) src/switch_core_media.c:3318 153 {*arm_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1636 smh_186->mparams ] [1636])
        (nil)))

(call_insn 2611 2610 5881 246 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_rtp_set_cng_pt") [flags 0x41]  <function_decl 0x408cec00 switch_rtp_set_cng_pt>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3318 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 5881 2611 5882 246 (set (pc)
        (label_ref 3223)) 223 {*arm_jump}
     (nil)
 -> 3223)

(barrier 5882 5881 2614)

(code_label 2614 5882 2615 247 1414 "" [3 uses])

(note 2615 2614 2616 247 [bb 247] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2616 2615 6528 247 (var_location:SI x (clobber (const_int 0 [0]))) src/switch_core_media.c:3324 -1
     (nil))

(insn 6528 2616 2617 247 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])) src/switch_core_media.c:3328 625 {*arm_movsi_vfp}
     (nil))

(insn 2617 6528 2618 247 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3328 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 2618 2617 2619 247 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3223)
            (pc))) src/switch_core_media.c:3328 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3223)

(note 2619 2618 2620 248 [bb 248] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2620 2619 6529 248 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])) src/switch_core_media.c:3332 -1
     (nil))

(insn 6529 2620 2621 248 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [35 %sfp+-1132 S4 A32])) src/switch_core_media.c:3334 625 {*arm_movsi_vfp}
     (nil))

(insn 2621 6529 2622 248 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4)
            (const_int 0 [0]))) src/switch_core_media.c:3334 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2622 2621 2623 248 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2638)
            (pc))) src/switch_core_media.c:3334 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2638)

(note 2623 2622 2624 249 [bb 249] NOTE_INSN_BASIC_BLOCK)

(note 2624 2623 2625 249 NOTE_INSN_DELETED)

(note 2625 2624 2627 249 NOTE_INSN_DELETED)

(note 2627 2625 2630 249 NOTE_INSN_DELETED)

(note 2630 2627 2631 249 NOTE_INSN_DELETED)

(note 2631 2630 5633 249 NOTE_INSN_DELETED)

(note 5633 2631 6530 249 NOTE_INSN_DELETED)

(insn 6530 5633 7033 249 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])) src/switch_core_media.c:3334 625 {*arm_movsi_vfp}
     (nil))

(insn 7033 6530 7034 249 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (const_int 1 [0x1])
                    (reg:SI 8 r8)))
            (set (reg:SI 3 r3 [1642])
                (minus:SI (const_int 1 [0x1])
                    (reg:SI 8 r8)))
        ]) src/switch_core_media.c:3334 31 {*subsi3_compare}
     (nil))

(insn 7034 7033 2632 249 (cond_exec (ltu:CC (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [1642])
            (const_int 0 [0]))) src/switch_core_media.c:3334 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 2632 7034 7035 249 (parallel [
            (set (reg:SI 3 r3 [1645])
                (ior:SI (gt:SI (reg:SI 8 r8)
                        (reg:SI 4 r4))
                    (reg:SI 3 r3 [1642])))
            (clobber (reg:CC 24 cc))
        ]) src/switch_core_media.c:3334 262 {*cond_arith}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 7035 2632 7036 249 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [1645])
            (const_int 0 [0]))) src/switch_core_media.c:3334 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1645])
        (nil)))

(insn 7036 7035 6531 249 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 4 r4)
            (reg:SI 8 r8))) src/switch_core_media.c:3334 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 8 r8)
            (nil))))

(insn 6531 7036 5883 249 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3334 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(jump_insn 5883 6531 5884 249 (set (pc)
        (label_ref 2653)) 223 {*arm_jump}
     (nil)
 -> 2653)

(barrier 5884 5883 2638)

(code_label 2638 5884 2639 250 1415 "" [1 uses])

(note 2639 2638 2640 250 [bb 250] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2640 2639 6532 250 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])) -1
     (nil))

(insn 6532 2640 2641 250 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])) src/switch_core_media.c:3338 625 {*arm_movsi_vfp}
     (nil))

(insn 2641 6532 2642 250 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3338 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 2642 2641 2643 250 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5498)
            (pc))) src/switch_core_media.c:3338 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4200 [0x1068])
            (nil)))
 -> 5498)

(note 2643 2642 2645 251 [bb 251] NOTE_INSN_BASIC_BLOCK)

(note 2645 2643 2646 251 NOTE_INSN_DELETED)

(note 2646 2645 2644 251 NOTE_INSN_DELETED)

(insn 2644 2646 2647 251 (set (reg:SI 1 r1 [orig:1646+24 ] [1646])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3339 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 2647 2644 2648 251 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])) src/switch_core_media.c:3339 625 {*arm_movsi_vfp}
     (nil))

(insn 2648 2647 2649 251 (set (reg:SI 1 r1)
        (lshiftrt:SI (reg:SI 1 r1 [orig:1646+24 ] [1646])
            (const_int 1 [0x1]))) src/switch_core_media.c:3339 119 {*arm_shiftsi3}
     (nil))

(call_insn 2649 2648 2650 251 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_default_ptime") [flags 0x41]  <function_decl 0x40749700 switch_default_ptime>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3339 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2650 2649 2652 251 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3339 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 2652 2650 5885 251 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) src/switch_core_media.c:3339 -1
     (nil))

(jump_insn 5885 2652 5886 251 (set (pc)
        (label_ref 2653)) 223 {*arm_jump}
     (nil)
 -> 2653)

(barrier 5886 5885 5498)

(code_label 5498 5886 5497 252 1548 "" [1 uses])

(note 5497 5498 6533 252 [bb 252] NOTE_INSN_BASIC_BLOCK)

(insn 6533 5497 66 252 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])) src/switch_core_media.c:3338 625 {*arm_movsi_vfp}
     (nil))

(insn 66 6533 2653 252 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3338 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(code_label 2653 66 2654 253 1417 "" [2 uses])

(note 2654 2653 2657 253 [bb 253] NOTE_INSN_BASIC_BLOCK)

(note 2657 2654 2655 253 NOTE_INSN_DELETED)

(debug_insn 2655 2657 2656 253 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) -1
     (nil))

(insn 2656 2655 2658 253 (set (reg:SI 3 r3 [orig:1649+24 ] [1649])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3342 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 2658 2656 2659 253 (set (reg:SI 3 r3 [orig:494 csui.173 ] [494])
        (lshiftrt:SI (reg:SI 3 r3 [orig:1649+24 ] [1649])
            (const_int 1 [0x1]))) src/switch_core_media.c:3342 119 {*arm_shiftsi3}
     (nil))

(debug_insn 2659 2658 2660 253 (var_location:QI payload (subreg:QI (reg:SI 3 r3 [orig:494 csui.173 ] [494]) 0)) src/switch_core_media.c:3342 -1
     (nil))

(insn 2660 2659 2661 253 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:494 csui.173 ] [494])
            (const_int 18 [0x12]))) src/switch_core_media.c:3342 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2661 2660 2662 253 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5502)
            (pc))) src/switch_core_media.c:3342 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5502)

(note 2662 2661 2666 254 [bb 254] NOTE_INSN_BASIC_BLOCK)

(note 2666 2662 7031 254 NOTE_INSN_DELETED)

(insn 7031 2666 7032 254 (set (reg/f:SI 2 r2 [1652])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1047 [0x417])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3342 171 {pic_load_addr_32bit}
     (nil))

(insn 7032 7031 2667 254 (set (reg/f:SI 2 r2 [1652])
        (unspec:SI [
                (reg/f:SI 2 r2 [1652])
                (const_int 8 [0x8])
                (const_int 1047 [0x417])
            ] 4)) src/switch_core_media.c:3342 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 2667 7032 2669 254 (set (reg:SI 3 r3 [1655])
        (plus:SI (mult:SI (reg:SI 3 r3 [orig:494 csui.173 ] [494])
                (const_int 4 [0x4]))
            (reg/f:SI 2 r2 [1652]))) src/switch_core_media.c:3342 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [1652])
        (nil)))

(insn 2669 2667 6534 254 (set (reg:SI 3 r3)
        (mem/s/u:SI (plus:SI (reg:SI 3 r3 [1655])
                (const_int 184 [0xb8])) [4 CSWTCH.174 S4 A32])) src/switch_core_media.c:3342 625 {*arm_movsi_vfp}
     (nil))

(insn 6534 2669 5887 254 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:3342 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(jump_insn 5887 6534 5888 254 (set (pc)
        (label_ref 2670)) 223 {*arm_jump}
     (nil)
 -> 2670)

(barrier 5888 5887 5502)

(code_label 5502 5888 5501 255 1549 "" [1 uses])

(note 5501 5502 67 255 [bb 255] NOTE_INSN_BASIC_BLOCK)

(insn 67 5501 6535 255 (set (reg:SI 8 r8)
        (const_int 0 [0])) 625 {*arm_movsi_vfp}
     (nil))

(insn 6535 67 2670 255 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])
        (reg:SI 8 r8)) 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(code_label 2670 6535 2671 256 1418 "" [1 uses])

(note 2671 2670 2672 256 [bb 256] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2672 2671 6536 256 (var_location:SI map_bit_rate (clobber (const_int 0 [0]))) src/switch_core_media.c:3342 -1
     (nil))

(insn 6536 2672 2673 256 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])) src/switch_core_media.c:3344 625 {*arm_movsi_vfp}
     (nil))

(insn 2673 6536 2674 256 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3344 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 2674 2673 2675 256 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2686)
            (pc))) src/switch_core_media.c:3344 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2686)

(note 2675 2674 2676 257 [bb 257] NOTE_INSN_BASIC_BLOCK)

(note 2676 2675 2677 257 NOTE_INSN_DELETED)

(note 2677 2676 2682 257 NOTE_INSN_DELETED)

(note 2682 2677 5635 257 NOTE_INSN_DELETED)

(note 5635 2682 2679 257 NOTE_INSN_DELETED)

(insn 2679 5635 7027 257 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                (const_int 8 [0x8])) [2 map_1728->rm_encoding+0 S4 A32])) src/switch_core_media.c:3344 625 {*arm_movsi_vfp}
     (nil))

(insn 7027 2679 7028 257 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC70") [flags 0x82]  <var_decl 0x41ea4000 *.LC70>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1048 [0x418])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3344 171 {pic_load_addr_32bit}
     (nil))

(insn 7028 7027 2681 257 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1048 [0x418])
            ] 4)) src/switch_core_media.c:3344 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC70") [flags 0x82]  <var_decl 0x41ea4000 *.LC70>)
        (nil)))

(call_insn/i 2681 7028 6537 257 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3344 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 6537 2681 7029 257 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) src/switch_core_media.c:3345 625 {*arm_movsi_vfp}
     (nil))

(insn 7029 6537 7030 257 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3345 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 7030 7029 6538 257 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 4 r4)
            (const_int 33 [0x21]))) src/switch_core_media.c:3345 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 6538 7030 2686 257 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3345 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(code_label 2686 6538 2687 258 1419 "" [1 uses])

(note 2687 2686 2688 258 [bb 258] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2688 2687 2694 258 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) -1
     (nil))

(insn 2694 2688 2689 258 (set (reg:SI 4 r4 [1662])
        (const_int 0 [0])) src/switch_core_media.c:3350 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))

(insn 2689 2694 2690 258 (set (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])
        (mem/s:SI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                (const_int 12 [0xc])) [26 map_1728->rm_rate+0 S4 A32])) src/switch_core_media.c:3348 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 2690 2689 2691 258 (var_location:SI remote_codec_rate (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])) src/switch_core_media.c:3348 -1
     (nil))

(debug_insn 2691 2690 6539 258 (var_location:SI fmtp_remote_codec_rate (const_int 0 [0])) src/switch_core_media.c:3349 -1
     (nil))

(insn 6539 2691 2695 258 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3350 625 {*arm_movsi_vfp}
     (nil))

(insn 2695 6539 2698 258 (set (mem/s/c:SI (reg:SI 8 r8) [0 codec_fmtp+0 S4 A64])
        (reg:SI 4 r4 [1662])) src/switch_core_media.c:3350 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(insn 2698 2695 2701 258 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1188 [0x4a4])) [0 codec_fmtp+4 S4 A32])
        (reg:SI 4 r4 [1662])) src/switch_core_media.c:3350 625 {*arm_movsi_vfp}
     (nil))

(insn 2701 2698 2704 258 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1192 [0x4a8])) [0 codec_fmtp+8 S4 A64])
        (reg:SI 4 r4 [1662])) src/switch_core_media.c:3350 625 {*arm_movsi_vfp}
     (nil))

(insn 2704 2701 2706 258 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1196 [0x4ac])) [0 codec_fmtp+12 S4 A32])
        (reg:SI 4 r4 [1662])) src/switch_core_media.c:3350 625 {*arm_movsi_vfp}
     (nil))

(insn 2706 2704 2707 258 (set (reg/f:SI 1 r1 [orig:497 D.44893 ] [497])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                (const_int 20 [0x14])) [2 map_1728->rm_fmtp+0 S4 A32])) src/switch_core_media.c:3352 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 2707 2706 2708 258 (var_location:SI s (reg/f:SI 1 r1 [orig:497 D.44893 ] [497])) src/switch_core_media.c:3352 -1
     (nil))

(insn 2708 2707 2709 258 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 1 r1 [orig:497 D.44893 ] [497])
            (reg:SI 4 r4))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2709 2708 2710 258 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2714)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 2714)

(note 2710 2709 2711 259 [bb 259] NOTE_INSN_BASIC_BLOCK)

(insn 2711 2710 2712 259 (set (reg:SI 3 r3 [orig:1666 *D.44893_598 ] [1666])
        (zero_extend:SI (mem:QI (reg/f:SI 1 r1 [orig:497 D.44893 ] [497]) [0 *D.44893_598+0 S1 A8]))) ./src/include/switch_utils.h:254 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 2712 2711 2713 259 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:1666 *D.44893_598 ] [1666])
            (reg:SI 4 r4))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1666 *D.44893_598 ] [1666])
        (nil)))

(jump_insn 2713 2712 2714 259 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5216)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5216)

(code_label 2714 2713 2715 260 1420 "" [1 uses])

(note 2715 2714 2717 260 [bb 260] NOTE_INSN_BASIC_BLOCK)

(note 2717 2715 2722 260 NOTE_INSN_DELETED)

(note 2722 2717 2716 260 NOTE_INSN_DELETED)

(insn 2716 2722 7025 260 (set (reg/f:SI 4 r4 [orig:498 D.44889 ] [498])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                (const_int 8 [0x8])) [2 map_1728->rm_encoding+0 S4 A32])) src/switch_core_media.c:3353 625 {*arm_movsi_vfp}
     (nil))

(insn 7025 2716 7026 260 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC71") [flags 0x82]  <var_decl 0x41ea4060 *.LC71>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1049 [0x419])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3353 171 {pic_load_addr_32bit}
     (nil))

(insn 7026 7025 2719 260 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1049 [0x419])
            ] 4)) src/switch_core_media.c:3353 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC71") [flags 0x82]  <var_decl 0x41ea4060 *.LC71>)
        (nil)))

(insn 2719 7026 2721 260 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [orig:498 D.44889 ] [498])) src/switch_core_media.c:3353 625 {*arm_movsi_vfp}
     (nil))

(call_insn/i 2721 2719 2723 260 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3353 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2723 2721 2724 260 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 0 r0 [orig:499 D.44897 ] [499])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3353 176 {*movsi_compare0}
     (nil))

(jump_insn 2724 2723 2725 260 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5510)
            (pc))) src/switch_core_media.c:3353 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5510)

(note 2725 2724 2726 261 [bb 261] NOTE_INSN_BASIC_BLOCK)

(note 2726 2725 2731 261 NOTE_INSN_DELETED)

(note 2731 2726 6540 261 NOTE_INSN_DELETED)

(insn 6540 2731 5637 261 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 220 [0xdc])) [35 %sfp+-1060 S4 A32])) src/switch_core_media.c:3349 625 {*arm_movsi_vfp}
     (nil))

(insn 5637 6540 5638 261 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3349 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 5638 5637 6541 261 (set (reg:SI 4 r4)
        (const_int 0 [0])) src/switch_core_media.c:3349 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 6541 5638 6214 261 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [35 %sfp+-1160 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3349 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 6214 6541 6542 261 (set (reg:SI 3 r3 [2558])
        (const_int 32001 [0x7d01])) src/switch_core_media.c:3349 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 32001 [0x7d01])
        (nil)))

(insn 6542 6214 5641 261 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])) src/switch_core_media.c:3349 625 {*arm_movsi_vfp}
     (nil))

(insn 5641 6542 6543 261 (set (reg:SI 8 r8)
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (reg:SI 8 r8)
            (reg:SI 3 r3 [2558]))) src/switch_core_media.c:3349 221 {*movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [2558])
        (nil)))

(insn 6543 5641 6544 261 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3349 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(insn 6544 6543 5643 261 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) src/switch_core_media.c:3349 625 {*arm_movsi_vfp}
     (nil))

(insn 5643 6544 6545 261 (set (reg:SI 12 ip)
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (reg:SI 12 ip)
            (const_int 39 [0x27]))) src/switch_core_media.c:3349 221 {*movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 6545 5643 5889 261 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3349 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 5889 6545 5890 261 (set (pc)
        (label_ref 2761)) 223 {*arm_jump}
     (nil)
 -> 2761)

(barrier 5890 5889 5227)

(code_label 5227 5890 2737 262 1512 "" [1 uses])

(note 2737 5227 5644 262 [bb 262] NOTE_INSN_BASIC_BLOCK)

(note 5644 2737 2738 262 NOTE_INSN_DELETED)

(insn 2738 5644 2747 262 (set (reg:SI 2 r2 [orig:504 D.44908 ] [504])
        (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1188 [0x4a4])) [4 codec_fmtp.bits_per_second+0 S4 A32])) src/switch_core_media.c:3362 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1188 [0x4a4])) [4 codec_fmtp.bits_per_second+0 S4 A32])
        (nil)))

(insn 2747 2738 6546 262 (set (reg:SI 3 r3 [orig:505 D.44911 ] [505])
        (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1192 [0x4a8])) [4 codec_fmtp.microseconds_per_packet+0 S4 A64])) src/switch_core_media.c:3365 625 {*arm_movsi_vfp}
     (nil))

(insn 6546 2747 7020 262 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])) src/switch_core_media.c:3363 625 {*arm_movsi_vfp}
     (nil))

(insn 7020 6546 7021 262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:504 D.44908 ] [504])
            (const_int 0 [0]))) src/switch_core_media.c:3363 199 {*arm_cmpsi_insn}
     (nil))

(insn 7021 7020 6547 262 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 4 r4)
            (reg:SI 2 r2 [orig:504 D.44908 ] [504]))) src/switch_core_media.c:3363 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:504 D.44908 ] [504])
            (nil))))

(insn 6547 7021 2746 262 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3363 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(debug_insn 2746 6547 2748 262 (var_location:SI map_bit_rate (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])) -1
     (nil))

(insn 2748 2746 2749 262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:505 D.44911 ] [505])
            (const_int 0 [0]))) src/switch_core_media.c:3365 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2749 2748 2750 262 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2757)
            (pc))) src/switch_core_media.c:3365 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2757)

(note 2750 2749 2753 263 [bb 263] NOTE_INSN_BASIC_BLOCK)

(note 2753 2750 2754 263 NOTE_INSN_DELETED)

(insn 2754 2753 6213 263 (set (reg:SI 1 r1 [1674])
        (ashiftrt:SI (reg:SI 3 r3 [orig:505 D.44911 ] [505])
            (const_int 31 [0x1f]))) src/switch_core_media.c:3366 119 {*arm_shiftsi3}
     (nil))

(insn 6213 2754 2752 263 (set (reg:SI 2 r2 [1672])
        (const_int 274877907 [0x10624dd3])) src/switch_core_media.c:3366 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 274877907 [0x10624dd3])
        (nil)))

(insn 2752 6213 2755 263 (parallel [
            (set (reg:SI 3 r3 [1671])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 3 r3 [orig:505 D.44911 ] [505]))
                            (sign_extend:DI (reg:SI 2 r2 [1672])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 8 r8))
        ]) src/switch_core_media.c:3366 57 {*smulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 2 r2 [1672])
        (expr_list:REG_UNUSED (reg:SI 8 r8)
            (nil))))

(insn 2755 2752 6548 263 (set (reg:SI 1 r1)
        (minus:SI (ashiftrt:SI (reg:SI 3 r3 [1671])
                (const_int 6 [0x6]))
            (reg:SI 1 r1 [1674]))) src/switch_core_media.c:3366 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1671])
        (nil)))

(insn 6548 2755 2756 263 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])
        (reg:SI 1 r1)) src/switch_core_media.c:3366 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))

(debug_insn 2756 6548 2757 263 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) src/switch_core_media.c:3366 -1
     (nil))

(code_label 2757 2756 2758 264 1424 "" [1 uses])

(note 2758 2757 2759 264 [bb 264] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2759 2758 2760 264 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) -1
     (nil))

(insn 2760 2759 6549 264 (set (reg:SI 12 ip)
        (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1184 [0x4a0])) [4 codec_fmtp.actual_samples_per_second+0 S4 A64])) src/switch_core_media.c:3368 625 {*arm_movsi_vfp}
     (nil))

(insn 6549 2760 5891 264 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [35 %sfp+-1160 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3368 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 5891 6549 5892 264 (set (pc)
        (label_ref 2761)) 223 {*arm_jump}
     (nil)
 -> 2761)

(barrier 5892 5891 5510)

(code_label 5510 5892 5509 265 1551 "" [1 uses])

(note 5509 5510 74 265 [bb 265] NOTE_INSN_BASIC_BLOCK)

(insn 74 5509 6550 265 (set (reg:SI 4 r4)
        (const_int 13332 [0x3414])) src/switch_core_media.c:3355 625 {*arm_movsi_vfp}
     (nil))

(insn 6550 74 75 265 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3355 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 75 6550 76 265 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [35 %sfp+-1160 S4 A32])
        (reg:SI 0 r0 [orig:499 D.44897 ] [499])) src/switch_core_media.c:3349 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:499 D.44897 ] [499])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(insn 76 75 6551 265 (set (reg:SI 8 r8)
        (const_int 32 [0x20])) src/switch_core_media.c:3354 625 {*arm_movsi_vfp}
     (nil))

(insn 6551 76 2761 265 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3354 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(code_label 2761 6551 2762 266 1422 "" [3 uses])

(note 2762 2761 2772 266 [bb 266] NOTE_INSN_BASIC_BLOCK)

(note 2772 2762 2773 266 NOTE_INSN_DELETED)

(note 2773 2772 2778 266 NOTE_INSN_DELETED)

(note 2778 2773 2779 266 NOTE_INSN_DELETED)

(note 2779 2778 2781 266 NOTE_INSN_DELETED)

(note 2781 2779 2782 266 NOTE_INSN_DELETED)

(note 2782 2781 2783 266 NOTE_INSN_DELETED)

(note 2783 2782 2763 266 NOTE_INSN_DELETED)

(debug_insn 2763 2783 2764 266 (var_location:SI map_bit_rate (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])) -1
     (nil))

(debug_insn 2764 2763 2765 266 (var_location:SI fmtp_remote_codec_rate (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 120 [0x78])) [35 %sfp+-1160 S4 A32])) -1
     (nil))

(debug_insn 2765 2764 2767 266 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) -1
     (nil))

(debug_insn 2767 2765 2768 266 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(debug_insn 2768 2767 2769 266 (var_location:SI nm_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) -1
     (nil))

(debug_insn 2769 2768 2770 266 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 2770 2769 2771 266 (var_location:SI remote_codec_rate (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])) -1
     (nil))

(debug_insn 2771 2770 2775 266 (var_location:QI match (const_int 0 [0])) -1
     (nil))

(insn 2775 2771 2776 266 (set (reg:SI 3 r3 [1678])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3374 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 2776 2775 2777 266 (set (reg/f:SI 3 r3 [orig:1677 smh_186->mparams ] [1677])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [1678])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3374 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 2777 2776 6552 266 (set (reg:SI 3 r3 [orig:1680 D.44471_1501->num_codecs ] [1680])
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:1677 smh_186->mparams ] [1677])
                (const_int 128 [0x80])) [4 D.44471_1501->num_codecs+0 S4 A32])) src/switch_core_media.c:3374 625 {*arm_movsi_vfp}
     (nil))

(insn 6552 2777 2784 266 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [35 %sfp+-1192 S4 A32])) src/switch_core_media.c:3374 625 {*arm_movsi_vfp}
     (nil))

(insn 2784 6552 2785 266 (set (reg:CC_DGT 24 cc)
        (compare:CC_DGT (and:SI (gt:SI (reg:SI 12 ip)
                    (const_int 0 [0]))
                (gt:SI (reg:SI 3 r3 [orig:1680 D.44471_1501->num_codecs ] [1680])
                    (const_int 0 [0])))
            (const_int 0 [0]))) src/switch_core_media.c:3374 266 {*cmp_and}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1680 D.44471_1501->num_codecs ] [1680])
            (nil))))

(jump_insn 2785 2784 2786 266 (set (pc)
        (if_then_else (eq (reg:CC_DGT 24 cc)
                (const_int 0 [0]))
            (label_ref 3217)
            (pc))) src/switch_core_media.c:3374 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_DGT 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 3217)

(note 2786 2785 2789 267 [bb 267] NOTE_INSN_BASIC_BLOCK)

(insn 2789 2786 6212 267 (set (reg:SI 8 r8 [orig:340 ivtmp.1076 ] [340])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [35 %sfp+-1164 S4 A32])) src/switch_core_media.c:3414 625 {*arm_movsi_vfp}
     (nil))

(insn 6212 2789 6554 267 (set (reg:SI 3 r3 [1685])
        (const_int 1000 [0x3e8])) src/switch_core_media.c:3414 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1000 [0x3e8])
        (nil)))

(insn 6554 6212 2788 267 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) src/switch_core_media.c:3414 625 {*arm_movsi_vfp}
     (nil))

(insn 2788 6554 6553 267 (set (reg:SI 3 r3)
        (mult:SI (reg:SI 3 r3 [1685])
            (reg:SI 4 r4))) src/switch_core_media.c:3414 34 {*arm_mulsi3_v6}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_EQUAL (mult:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])
                (const_int 1000 [0x3e8]))
            (nil))))

(insn 6553 2788 77 267 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 172 [0xac])) [35 %sfp+-1108 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:3414 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 77 6553 6335 267 (set (reg/v:SI 5 r5 [orig:573 i ] [573])
        (const_int 0 [0])) src/switch_core_media.c:3374 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 6335 77 6337 267 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])
        (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])) src/switch_core_media.c:3374 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 6 r6 [orig:221 rm_encoding ] [221])
        (nil)))

(insn 6337 6335 3202 267 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])
        (reg/v/f:SI 7 r7 [orig:283 map ] [283])) src/switch_core_media.c:3374 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 7 r7 [orig:283 map ] [283])
        (nil)))

(code_label 3202 6337 2790 268 1441 "" [1 uses])

(note 2790 3202 2791 268 [bb 268] NOTE_INSN_BASIC_BLOCK)

(insn 2791 2790 2793 268 (set (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
        (mem/f:SI (post_inc:SI (reg:SI 8 r8 [orig:340 ivtmp.1076 ] [340])) [2 MEM[base: D.49971_95, offset: 0B]+0 S4 A32])) src/switch_core_media.c:3375 625 {*arm_movsi_vfp}
     (expr_list:REG_INC (reg:SI 8 r8 [orig:340 ivtmp.1076 ] [340])
        (nil)))

(debug_insn 2793 2791 2798 268 (var_location:SI imp (reg/v/f:SI 4 r4 [orig:515 imp ] [515])) src/switch_core_media.c:3375 -1
     (nil))

(insn 2798 2793 2794 268 (set (reg:SI 3 r3 [orig:1686 imp_629->codec_type ] [1686])
        (mem/s:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515]) [17 imp_629->codec_type+0 S4 A32])) src/switch_core_media.c:3379 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515]) [17 imp_629->codec_type+0 S4 A32])
        (nil)))

(insn 2794 2798 2795 268 (set (reg:SI 7 r7 [orig:516 D.44920 ] [516])
        (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 24 [0x18])) [4 imp_629->bits_per_second+0 S4 A32])) src/switch_core_media.c:3376 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 2795 2794 2799 268 (var_location:SI bit_rate (reg:SI 7 r7 [orig:516 D.44920 ] [516])) src/switch_core_media.c:3376 -1
     (nil))

(insn 2799 2795 2796 268 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:1686 imp_629->codec_type ] [1686])
            (const_int 0 [0]))) src/switch_core_media.c:3379 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1686 imp_629->codec_type ] [1686])
        (nil)))

(insn 2796 2799 2797 268 (set (reg/v:SI 6 r6 [orig:518 codec_rate ] [518])
        (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 16 [0x10])) [4 imp_629->samples_per_second+0 S4 A32])) src/switch_core_media.c:3377 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 2797 2796 2800 268 (var_location:SI codec_rate (reg/v:SI 6 r6 [orig:518 codec_rate ] [518])) src/switch_core_media.c:3377 -1
     (nil))

(jump_insn 2800 2797 2801 268 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3189)
            (pc))) src/switch_core_media.c:3379 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 3189)

(note 2801 2800 2803 269 [bb 269] NOTE_INSN_BASIC_BLOCK)

(note 2803 2801 2818 269 NOTE_INSN_DELETED)

(note 2818 2803 2832 269 NOTE_INSN_DELETED)

(note 2832 2818 6555 269 NOTE_INSN_DELETED)

(insn 6555 2832 2810 269 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (nil))

(insn 2810 6555 6211 269 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6211 2810 2812 269 (set (reg:SI 3 r3 [1694])
        (const_int 7 [0x7])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 2812 6211 7011 269 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 3 r3 [1694])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1694])
        (nil)))

(insn 7011 2812 7012 269 (set (reg/f:SI 3 r3 [1696])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC337") [flags 0x82]  <var_decl 0x40418180 *.LC337>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1053 [0x41d])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3383 171 {pic_load_addr_32bit}
     (nil))

(insn 7012 7011 2815 269 (set (reg/f:SI 3 r3 [1696])
        (unspec:SI [
                (reg/f:SI 3 r3 [1696])
                (const_int 8 [0x8])
                (const_int 1053 [0x41d])
            ] 4)) src/switch_core_media.c:3383 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC337") [flags 0x82]  <var_decl 0x40418180 *.LC337>)
        (nil)))

(insn 2815 7012 6556 269 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 3 r3 [1696])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [1696])
        (nil)))

(insn 6556 2815 2816 269 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (nil))

(insn 2816 6556 6557 269 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6557 2816 2817 269 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3384 625 {*arm_movsi_vfp}
     (nil))

(insn 2817 6557 2821 269 (set (reg:SI 3 r3 [orig:1697+24 ] [1697])
        (zero_extend:SI (mem/s:QI (plus:SI (reg:SI 12 ip)
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3384 153 {*arm_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 2821 2817 6558 269 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (nil))

(insn 6558 2821 2822 269 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (nil))

(insn 2822 6558 6559 269 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6559 2822 2823 269 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (nil))

(insn 2823 6559 2819 269 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 2819 2823 2820 269 (set (reg:SI 3 r3 [1699])
        (lshiftrt:SI (reg:SI 3 r3 [orig:1697+24 ] [1697])
            (const_int 1 [0x1]))) src/switch_core_media.c:3383 119 {*arm_shiftsi3}
     (expr_list:REG_EQUIV (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (nil)))

(insn 2820 2819 2824 269 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 3 r3 [1699])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1699])
        (nil)))

(insn 2824 2820 2825 269 (set (reg/f:SI 3 r3 [orig:1700 imp_629->iananame ] [1700])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 8 [0x8])) [2 imp_629->iananame+0 S4 A32])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 8 [0x8])) [2 imp_629->iananame+0 S4 A32])
        (nil)))

(insn 2825 2824 2826 269 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])) [0 S4 A32])
        (reg/f:SI 3 r3 [orig:1700 imp_629->iananame ] [1700])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1700 imp_629->iananame ] [1700])
        (nil)))

(insn 2826 2825 2828 269 (set (reg:SI 3 r3 [orig:1701 imp_629->ianacode ] [1701])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                    (const_int 4 [0x4])) [0 imp_629->ianacode+0 S1 A32]))) src/switch_core_media.c:3383 153 {*arm_zero_extendqisi2_v6}
     (expr_list:REG_EQUIV (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])) [0 S4 A32])
        (nil)))

(insn 2828 2826 2837 269 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 40 [0x28])) [0 S4 A32])
        (reg/v:SI 6 r6 [orig:518 codec_rate ] [518])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (nil))

(insn 2837 2828 2827 269 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (nil))

(insn 2827 2837 2829 269 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])) [0 S4 A32])
        (reg:SI 3 r3 [orig:1701 imp_629->ianacode ] [1701])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1701 imp_629->ianacode ] [1701])
        (nil)))

(insn 2829 2827 7013 269 (set (reg:SI 14 lr [orig:1703 imp_629->microseconds_per_packet ] [1703])
        (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 28 [0x1c])) [4 imp_629->microseconds_per_packet+0 S4 A32])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 28 [0x1c])) [4 imp_629->microseconds_per_packet+0 S4 A32])
        (nil)))

(insn 7013 2829 7014 269 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1051 [0x41b])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3383 171 {pic_load_addr_32bit}
     (nil))

(insn 7014 7013 2839 269 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1051 [0x41b])
            ] 4)) src/switch_core_media.c:3383 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 2839 7014 6209 269 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 140 [0x8c])) [35 %sfp+-1140 S4 A32])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 6209 2839 2831 269 (set (reg:SI 12 ip [1705])
        (const_int 274877907 [0x10624dd3])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 274877907 [0x10624dd3])
        (nil)))

(insn 2831 6209 2840 269 (parallel [
            (set (reg:SI 11 fp [1704])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 14 lr [orig:1703 imp_629->microseconds_per_packet ] [1703]))
                            (sign_extend:DI (reg:SI 12 ip [1705])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 3 r3))
        ]) src/switch_core_media.c:3383 57 {*smulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 12 ip [1705])
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (nil))))

(insn 2840 2831 2833 269 (set (reg:SI 3 r3)
        (const_int 3383 [0xd37])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3383 [0xd37])
        (nil)))

(insn 2833 2840 2834 269 (set (reg:SI 12 ip [1707])
        (ashiftrt:SI (reg:SI 14 lr [orig:1703 imp_629->microseconds_per_packet ] [1703])
            (const_int 31 [0x1f]))) src/switch_core_media.c:3383 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 14 lr [orig:1703 imp_629->microseconds_per_packet ] [1703])
        (nil)))

(insn 2834 2833 2835 269 (set (reg:SI 12 ip [1702])
        (minus:SI (ashiftrt:SI (reg:SI 11 fp [1704])
                (const_int 6 [0x6]))
            (reg:SI 12 ip [1707]))) src/switch_core_media.c:3383 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 11 fp [1704])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 44 [0x2c])) [0 S4 A32])
            (nil))))

(insn 2835 2834 2836 269 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 44 [0x2c])) [0 S4 A32])
        (reg:SI 12 ip [1702])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1702])
        (nil)))

(insn 2836 2835 2841 269 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 48 [0x30])) [0 S4 A32])
        (reg:SI 7 r7 [orig:516 D.44920 ] [516])) src/switch_core_media.c:3383 625 {*arm_movsi_vfp}
     (nil))

(call_insn 2841 2836 6560 269 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 56 [0x38]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3383 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6560 2841 2842 269 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3386 625 {*arm_movsi_vfp}
     (nil))

(insn 2842 6560 2843 269 (set (reg/f:SI 11 fp [orig:528 D.44889 ] [528])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 8 [0x8])) [2 map_1728->rm_encoding+0 S4 A32])) src/switch_core_media.c:3386 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 2843 2842 2844 269 (var_location:SI s (reg/f:SI 11 fp [orig:528 D.44889 ] [528])) src/switch_core_media.c:3386 -1
     (nil))

(insn 2844 2843 2845 269 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 11 fp [orig:528 D.44889 ] [528])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2845 2844 2846 269 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2850)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 2850)

(note 2846 2845 2847 270 [bb 270] NOTE_INSN_BASIC_BLOCK)

(insn 2847 2846 2848 270 (set (reg:SI 3 r3 [orig:1708 *D.44889_642 ] [1708])
        (zero_extend:SI (mem:QI (reg/f:SI 11 fp [orig:528 D.44889 ] [528]) [0 *D.44889_642+0 S1 A8]))) ./src/include/switch_utils.h:254 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 2848 2847 2849 270 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:1708 *D.44889_642 ] [1708])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1708 *D.44889_642 ] [1708])
        (nil)))

(jump_insn 2849 2848 2850 270 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5233)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5233)

(code_label 2850 2849 2851 271 1427 "" [2 uses])

(note 2851 2850 2853 271 [bb 271] NOTE_INSN_BASIC_BLOCK)

(note 2853 2851 6561 271 NOTE_INSN_DELETED)

(insn 6561 2853 2852 271 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3386 625 {*arm_movsi_vfp}
     (nil))

(insn 2852 6561 2854 271 (set (reg:SI 3 r3 [orig:1709+24 ] [1709])
        (zero_extend:SI (mem/s:QI (plus:SI (reg:SI 12 ip)
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3386 153 {*arm_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 2854 2852 2855 271 (set (reg:SI 3 r3 [orig:534 D.44924 ] [534])
        (lshiftrt:SI (reg:SI 3 r3 [orig:1709+24 ] [1709])
            (const_int 1 [0x1]))) src/switch_core_media.c:3386 119 {*arm_shiftsi3}
     (nil))

(insn 2855 2854 2856 271 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:534 D.44924 ] [534])
            (const_int 95 [0x5f]))) src/switch_core_media.c:3386 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2856 2855 2857 271 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2872)
            (pc))) src/switch_core_media.c:3386 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2872)

(note 2857 2856 2859 272 [bb 272] NOTE_INSN_BASIC_BLOCK)

(note 2859 2857 2860 272 NOTE_INSN_DELETED)

(note 2860 2859 2861 272 NOTE_INSN_DELETED)

(note 2861 2860 2865 272 NOTE_INSN_DELETED)

(note 2865 2861 2866 272 NOTE_INSN_DELETED)

(note 2866 2865 2868 272 NOTE_INSN_DELETED)

(note 2868 2866 2858 272 NOTE_INSN_DELETED)

(insn 2858 2868 5751 272 (set (reg:SI 2 r2 [orig:1711 imp_629->ianacode ] [1711])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                    (const_int 4 [0x4])) [0 imp_629->ianacode+0 S1 A32]))) src/switch_core_media.c:3387 153 {*arm_zero_extendqisi2_v6}
     (nil))

(debug_insn 5751 2858 7008 272 (var_location:QI D#83 (subreg:QI (eq:SI (reg:SI 3 r3 [orig:534 D.44924 ] [534])
            (reg:SI 2 r2 [orig:1711 imp_629->ianacode ] [1711])) 0)) -1
     (nil))

(insn 7008 5751 7009 272 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:534 D.44924 ] [534])
            (reg:SI 2 r2 [orig:1711 imp_629->ianacode ] [1711]))) src/switch_core_media.c:3387 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:1711 imp_629->ianacode ] [1711])
        (nil)))

(insn 7009 7008 7010 272 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 3 r3 [orig:134 match ] [134])
            (const_int 0 [0]))) src/switch_core_media.c:3387 3010 {*p *arm_movsi_vfp}
     (nil))

(insn 7010 7009 2863 272 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 3 r3 [orig:134 match ] [134])
            (const_int 1 [0x1]))) src/switch_core_media.c:3387 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(debug_insn 2863 7010 2864 272 (var_location:QI match (debug_expr:QI D#83)) src/switch_core_media.c:3387 -1
     (nil))

(insn 2864 2863 2869 272 (set (reg:SI 2 r2 [orig:594 prephitmp.1055 ] [594])
        (reg/v:SI 3 r3 [orig:134 match ] [134])) src/switch_core_media.c:3387 625 {*arm_movsi_vfp}
     (nil))

(insn 2869 2864 5893 272 (parallel [
            (set (reg:SI 1 r1 [orig:954 prephitmp.1047 ] [954])
                (and:SI (ne:SI (reg:SI 7 r7 [orig:516 D.44920 ] [516])
                        (const_int 0 [0]))
                    (reg/v:SI 3 r3 [orig:134 match ] [134])))
            (clobber (reg:CC 24 cc))
        ]) src/switch_core_media.c:3387 262 {*cond_arith}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(jump_insn 5893 2869 5894 272 (set (pc)
        (label_ref 2910)) src/switch_core_media.c:3387 223 {*arm_jump}
     (nil)
 -> 2910)

(barrier 5894 5893 2872)

(code_label 2872 5894 2873 273 1429 "" [2 uses])

(note 2873 2872 2874 273 [bb 273] NOTE_INSN_BASIC_BLOCK)

(note 2874 2873 2878 273 NOTE_INSN_DELETED)

(note 2878 2874 2875 273 NOTE_INSN_DELETED)

(insn 2875 2878 2876 273 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])) src/switch_core_media.c:3389 625 {*arm_movsi_vfp}
     (nil))

(insn 2876 2875 2877 273 (set (reg:SI 1 r1)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 8 [0x8])) [2 imp_629->iananame+0 S4 A32])) src/switch_core_media.c:3389 625 {*arm_movsi_vfp}
     (nil))

(call_insn/i 2877 2876 2879 273 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3389 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2879 2877 2880 273 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3389 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2880 2879 2881 273 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5518)
            (pc))) src/switch_core_media.c:3389 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5518)

(note 2881 2880 2882 274 [bb 274] NOTE_INSN_BASIC_BLOCK)

(insn 2882 2881 2883 274 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])
            (reg/v:SI 6 r6 [orig:518 codec_rate ] [518]))) src/switch_core_media.c:3390 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 2883 2882 2884 274 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2891)
            (pc))) src/switch_core_media.c:3390 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 2891)

(note 2884 2883 2885 275 [bb 275] NOTE_INSN_BASIC_BLOCK)

(note 2885 2884 2886 275 NOTE_INSN_DELETED)

(note 2886 2885 2887 275 NOTE_INSN_DELETED)

(note 2887 2886 81 275 NOTE_INSN_DELETED)

(insn 81 2887 7006 275 (set (reg:SI 2 r2 [orig:594 prephitmp.1055 ] [594])
        (const_int 1 [0x1])) src/switch_core_media.c:3390 625 {*arm_movsi_vfp}
     (nil))

(insn 7006 81 7007 275 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 7 r7 [orig:516 D.44920 ] [516])
                    (const_int 0 [0])))
            (set (reg:SI 1 r1 [orig:954 prephitmp.1047 ] [954])
                (plus:SI (reg:SI 7 r7 [orig:516 D.44920 ] [516])
                    (const_int 0 [0])))
        ]) src/switch_core_media.c:3390 9 {*cmpsi2_addneg}
     (nil))

(insn 7007 7006 82 275 (cond_exec (ne:CC (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 1 r1 [orig:954 prephitmp.1047 ] [954])
            (const_int 1 [0x1]))) src/switch_core_media.c:3390 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 82 7007 5895 275 (set (reg/v:SI 3 r3 [orig:134 match ] [134])
        (reg:SI 2 r2 [orig:594 prephitmp.1055 ] [594])) src/switch_core_media.c:3390 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(jump_insn 5895 82 5896 275 (set (pc)
        (label_ref 2904)) 223 {*arm_jump}
     (nil)
 -> 2904)

(barrier 5896 5895 2891)

(code_label 2891 5896 2892 276 1432 "" [1 uses])

(note 2892 2891 2894 276 [bb 276] NOTE_INSN_BASIC_BLOCK)

(note 2894 2892 2895 276 NOTE_INSN_DELETED)

(note 2895 2894 2896 276 NOTE_INSN_DELETED)

(note 2896 2895 2899 276 NOTE_INSN_DELETED)

(note 2899 2896 2900 276 NOTE_INSN_DELETED)

(note 2900 2899 2902 276 NOTE_INSN_DELETED)

(note 2902 2900 2893 276 NOTE_INSN_DELETED)

(insn 2893 2902 6562 276 (set (reg:SI 3 r3 [orig:1721 imp_629->actual_samples_per_second ] [1721])
        (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 20 [0x14])) [4 imp_629->actual_samples_per_second+0 S4 A32])) src/switch_core_media.c:3390 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 20 [0x14])) [4 imp_629->actual_samples_per_second+0 S4 A32])
        (nil)))

(insn 6562 2893 7003 276 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [35 %sfp+-1160 S4 A32])) src/switch_core_media.c:3390 625 {*arm_movsi_vfp}
     (nil))

(insn 7003 6562 7004 276 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (reg:SI 3 r3 [orig:1721 imp_629->actual_samples_per_second ] [1721]))) src/switch_core_media.c:3390 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 7004 7003 7005 276 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 3 r3 [orig:134 match ] [134])
            (const_int 0 [0]))) src/switch_core_media.c:3390 3010 {*p *arm_movsi_vfp}
     (nil))

(insn 7005 7004 2898 276 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 3 r3 [orig:134 match ] [134])
            (const_int 1 [0x1]))) src/switch_core_media.c:3390 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 2898 7005 2903 276 (set (reg:SI 2 r2 [orig:594 prephitmp.1055 ] [594])
        (reg/v:SI 3 r3 [orig:134 match ] [134])) src/switch_core_media.c:3390 625 {*arm_movsi_vfp}
     (nil))

(insn 2903 2898 5897 276 (parallel [
            (set (reg:SI 1 r1 [orig:954 prephitmp.1047 ] [954])
                (and:SI (ne:SI (reg:SI 7 r7 [orig:516 D.44920 ] [516])
                        (const_int 0 [0]))
                    (reg/v:SI 3 r3 [orig:134 match ] [134])))
            (clobber (reg:CC 24 cc))
        ]) src/switch_core_media.c:3390 262 {*cond_arith}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(jump_insn 5897 2903 5898 276 (set (pc)
        (label_ref 2904)) 223 {*arm_jump}
     (nil)
 -> 2904)

(barrier 5898 5897 5518)

(code_label 5518 5898 5517 277 1553 "" [1 uses])

(note 5517 5518 78 277 [bb 277] NOTE_INSN_BASIC_BLOCK)

(insn 78 5517 79 277 (set (reg/v:SI 3 r3 [orig:134 match ] [134])
        (const_int 0 [0])) src/switch_core_media.c:3389 625 {*arm_movsi_vfp}
     (nil))

(insn 79 78 80 277 (set (reg:SI 1 r1 [orig:954 prephitmp.1047 ] [954])
        (reg/v:SI 3 r3 [orig:134 match ] [134])) src/switch_core_media.c:3389 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 80 79 2904 277 (set (reg:SI 2 r2 [orig:594 prephitmp.1055 ] [594])
        (reg/v:SI 3 r3 [orig:134 match ] [134])) src/switch_core_media.c:3389 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(code_label 2904 80 2905 278 1431 "" [2 uses])

(note 2905 2904 5646 278 [bb 278] NOTE_INSN_BASIC_BLOCK)

(note 5646 2905 2906 278 NOTE_INSN_DELETED)

(debug_insn 2906 5646 6563 278 (var_location:QI match (subreg:QI (reg/v:SI 3 r3 [orig:134 match ] [134]) 0)) src/switch_core_media.c:3389 -1
     (nil))

(insn 6563 2906 7001 278 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [35 %sfp+-1160 S4 A32])) src/switch_core_media.c:3391 625 {*arm_movsi_vfp}
     (nil))

(insn 7001 6563 7002 278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3391 199 {*arm_cmpsi_insn}
     (nil))

(insn 7002 7001 2910 278 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])
            (reg:SI 12 ip))) src/switch_core_media.c:3391 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 12 ip)
            (nil))))

(code_label 2910 7002 2911 279 1430 "" [1 uses])

(note 2911 2910 2912 279 [bb 279] NOTE_INSN_BASIC_BLOCK)

(debug_insn 2912 2911 2913 279 (var_location:SI remote_codec_rate (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])) -1
     (nil))

(debug_insn 2913 2912 2914 279 (var_location:QI match (subreg:QI (reg/v:SI 3 r3 [orig:134 match ] [134]) 0)) -1
     (nil))

(insn 2914 2913 2915 279 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:954 prephitmp.1047 ] [954])
            (const_int 0 [0]))) src/switch_core_media.c:3396 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:954 prephitmp.1047 ] [954])
        (nil)))

(jump_insn 2915 2914 2916 279 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2946)
            (pc))) src/switch_core_media.c:3396 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2946)

(note 2916 2915 2917 280 [bb 280] NOTE_INSN_BASIC_BLOCK)

(note 2917 2916 2918 280 NOTE_INSN_DELETED)

(note 2918 2917 2920 280 NOTE_INSN_DELETED)

(note 2920 2918 2921 280 NOTE_INSN_DELETED)

(note 2921 2920 2923 280 NOTE_INSN_DELETED)

(note 2923 2921 2924 280 NOTE_INSN_DELETED)

(note 2924 2923 2925 280 NOTE_INSN_DELETED)

(note 2925 2924 6565 280 NOTE_INSN_DELETED)

(insn 6565 2925 2926 280 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])) src/switch_core_media.c:3396 625 {*arm_movsi_vfp}
     (nil))

(insn 2926 6565 2927 280 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 12 ip)
                    (reg:SI 7 r7 [orig:516 D.44920 ] [516]))
                (ne:SI (reg:SI 12 ip)
                    (const_int 0 [0])))
            (const_int 0 [0]))) src/switch_core_media.c:3396 266 {*cmp_and}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 2927 2926 2928 280 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5531)
            (pc))) src/switch_core_media.c:3396 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5531)

(note 2928 2927 2929 281 [bb 281] NOTE_INSN_BASIC_BLOCK)

(note 2929 2928 2934 281 NOTE_INSN_DELETED)

(note 2934 2929 2931 281 NOTE_INSN_DELETED)

(insn 2931 2934 6999 281 (set (reg:SI 0 r0)
        (reg/f:SI 11 fp [orig:528 D.44889 ] [528])) src/switch_core_media.c:3396 625 {*arm_movsi_vfp}
     (nil))

(insn 6999 2931 7000 281 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC71") [flags 0x82]  <var_decl 0x41ea4060 *.LC71>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1054 [0x41e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3396 171 {pic_load_addr_32bit}
     (nil))

(insn 7000 6999 2933 281 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1054 [0x41e])
            ] 4)) src/switch_core_media.c:3396 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC71") [flags 0x82]  <var_decl 0x41ea4060 *.LC71>)
        (nil)))

(call_insn/i 2933 7000 2935 281 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3396 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2935 2933 2936 281 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3396 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2936 2935 2937 281 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5531)
            (pc))) src/switch_core_media.c:3396 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5531)

(note 2937 2936 2938 282 [bb 282] NOTE_INSN_BASIC_BLOCK)

(note 2938 2937 2943 282 NOTE_INSN_DELETED)

(note 2943 2938 2940 282 NOTE_INSN_DELETED)

(insn 2940 2943 6997 282 (set (reg:SI 0 r0)
        (reg/f:SI 11 fp [orig:528 D.44889 ] [528])) src/switch_core_media.c:3397 625 {*arm_movsi_vfp}
     (nil))

(insn 6997 2940 6998 282 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC72") [flags 0x82]  <var_decl 0x41ea40c0 *.LC72>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1055 [0x41f])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3397 171 {pic_load_addr_32bit}
     (nil))

(insn 6998 6997 2942 282 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1055 [0x41f])
            ] 4)) src/switch_core_media.c:3397 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC72") [flags 0x82]  <var_decl 0x41ea40c0 *.LC72>)
        (nil)))

(call_insn/i 2942 6998 2944 282 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3397 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2944 2942 2945 282 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3396 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2945 2944 5531 282 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3189)
            (pc))) src/switch_core_media.c:3396 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3189)

(code_label 5531 2945 5530 285 1556 "" [2 uses])

(note 5530 5531 86 285 [bb 285] NOTE_INSN_BASIC_BLOCK)

(insn 86 5530 87 285 (set (reg:SI 2 r2 [orig:594 prephitmp.1055 ] [594])
        (const_int 1 [0x1])) src/switch_core_media.c:3396 625 {*arm_movsi_vfp}
     (nil))

(insn 87 86 2946 285 (set (reg/v:SI 3 r3 [orig:134 match ] [134])
        (reg:SI 2 r2 [orig:594 prephitmp.1055 ] [594])) src/switch_core_media.c:3396 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(code_label 2946 87 2947 286 1433 "" [1 uses])

(note 2947 2946 2949 286 [bb 286] NOTE_INSN_BASIC_BLOCK)

(note 2949 2947 2950 286 NOTE_INSN_DELETED)

(note 2950 2949 2952 286 NOTE_INSN_DELETED)

(note 2952 2950 2953 286 NOTE_INSN_DELETED)

(note 2953 2952 2948 286 NOTE_INSN_DELETED)

(debug_insn 2948 2953 2954 286 (var_location:QI match (subreg:QI (reg/v:SI 3 r3 [orig:134 match ] [134]) 0)) -1
     (nil))

(insn 2954 2948 2955 286 (parallel [
            (set (reg:SI 2 r2 [1741])
                (and:SI (ne:SI (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])
                        (const_int 0 [0]))
                    (reg:SI 2 r2 [orig:594 prephitmp.1055 ] [594])))
            (clobber (reg:CC 24 cc))
        ]) src/switch_core_media.c:3402 262 {*cond_arith}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 2955 2954 2956 286 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [1741])
            (const_int 0 [0]))) src/switch_core_media.c:3402 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [1741])
        (nil)))

(jump_insn 2956 2955 2957 286 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3011)
            (pc))) src/switch_core_media.c:3402 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4676 [0x1244])
            (nil)))
 -> 3011)

(note 2957 2956 2958 287 [bb 287] NOTE_INSN_BASIC_BLOCK)

(note 2958 2957 2959 287 NOTE_INSN_DELETED)

(note 2959 2958 2961 287 NOTE_INSN_DELETED)

(note 2961 2959 2962 287 NOTE_INSN_DELETED)

(note 2962 2961 2964 287 NOTE_INSN_DELETED)

(note 2964 2962 2965 287 NOTE_INSN_DELETED)

(note 2965 2964 2966 287 NOTE_INSN_DELETED)

(note 2966 2965 2967 287 NOTE_INSN_DELETED)

(insn 2967 2966 2968 287 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])
                    (reg/v:SI 6 r6 [orig:518 codec_rate ] [518]))
                (ne:SI (reg/v:SI 6 r6 [orig:518 codec_rate ] [518])
                    (const_int 0 [0])))
            (const_int 0 [0]))) src/switch_core_media.c:3402 266 {*cmp_and}
     (nil))

(jump_insn 2968 2967 2969 287 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0]))
            (label_ref 3016)
            (pc))) src/switch_core_media.c:3402 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3016)

(note 2969 2968 2970 288 [bb 288] NOTE_INSN_BASIC_BLOCK)

(note 2970 2969 2975 288 NOTE_INSN_DELETED)

(note 2975 2970 2972 288 NOTE_INSN_DELETED)

(insn 2972 2975 6995 288 (set (reg:SI 0 r0)
        (reg/f:SI 11 fp [orig:528 D.44889 ] [528])) src/switch_core_media.c:3402 625 {*arm_movsi_vfp}
     (nil))

(insn 6995 2972 6996 288 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC338") [flags 0x82]  <var_decl 0x404181e0 *.LC338>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1056 [0x420])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3402 171 {pic_load_addr_32bit}
     (nil))

(insn 6996 6995 2974 288 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1056 [0x420])
            ] 4)) src/switch_core_media.c:3402 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC338") [flags 0x82]  <var_decl 0x404181e0 *.LC338>)
        (nil)))

(call_insn/i 2974 6996 2976 288 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3402 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2976 2974 2977 288 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3402 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2977 2976 2978 288 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 2987)
            (pc))) src/switch_core_media.c:3402 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil)))
 -> 2987)

(note 2978 2977 2979 289 [bb 289] NOTE_INSN_BASIC_BLOCK)

(note 2979 2978 2984 289 NOTE_INSN_DELETED)

(note 2984 2979 2981 289 NOTE_INSN_DELETED)

(insn 2981 2984 6993 289 (set (reg:SI 0 r0)
        (reg/f:SI 11 fp [orig:528 D.44889 ] [528])) src/switch_core_media.c:3403 625 {*arm_movsi_vfp}
     (nil))

(insn 6993 2981 6994 289 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC339") [flags 0x82]  <var_decl 0x40418240 *.LC339>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1057 [0x421])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3403 171 {pic_load_addr_32bit}
     (nil))

(insn 6994 6993 2983 289 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1057 [0x421])
            ] 4)) src/switch_core_media.c:3403 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC339") [flags 0x82]  <var_decl 0x40418240 *.LC339>)
        (nil)))

(call_insn/i 2983 6994 2985 289 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3403 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 2985 2983 2986 289 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3402 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 2986 2985 2987 289 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3016)
            (pc))) src/switch_core_media.c:3402 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3016)

(code_label 2987 2986 2988 290 1436 "" [1 uses])

(note 2988 2987 2989 290 [bb 290] NOTE_INSN_BASIC_BLOCK)

(note 2989 2988 2994 290 NOTE_INSN_DELETED)

(note 2994 2989 3002 290 NOTE_INSN_DELETED)

(insn 3002 2994 6986 290 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3405 625 {*arm_movsi_vfp}
     (nil))

(insn 6986 3002 6987 290 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1058 [0x422])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3405 171 {pic_load_addr_32bit}
     (nil))

(insn 6987 6986 6988 290 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1058 [0x422])
            ] 4)) src/switch_core_media.c:3405 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 6988 6987 6989 290 (set (reg/f:SI 2 r2 [1756])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1059 [0x423])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3405 171 {pic_load_addr_32bit}
     (nil))

(insn 6989 6988 6207 290 (set (reg/f:SI 2 r2 [1756])
        (unspec:SI [
                (reg/f:SI 2 r2 [1756])
                (const_int 8 [0x8])
                (const_int 1059 [0x423])
            ] 4)) src/switch_core_media.c:3405 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6207 6989 3004 290 (set (reg/f:SI 2 r2 [1758])
        (plus:SI (reg/f:SI 2 r2 [1756])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3405 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 3004 6207 3005 290 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1758])
            (const_int 8 [0x8]))) src/switch_core_media.c:3405 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3005 3004 6567 290 (set (reg:SI 3 r3)
        (const_int 3405 [0xd4d])) src/switch_core_media.c:3405 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3405 [0xd4d])
        (nil)))

(insn 6567 3005 2996 290 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3405 625 {*arm_movsi_vfp}
     (nil))

(insn 2996 6567 6206 290 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3405 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 6206 2996 2998 290 (set (reg:SI 12 ip [1760])
        (const_int 7 [0x7])) src/switch_core_media.c:3405 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 2998 6206 6991 290 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1760])) src/switch_core_media.c:3405 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1760])
        (nil)))

(insn 6991 2998 6992 290 (set (reg/f:SI 12 ip [1762])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC340") [flags 0x82]  <var_decl 0x404182a0 *.LC340>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1060 [0x424])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3405 171 {pic_load_addr_32bit}
     (nil))

(insn 6992 6991 3001 290 (set (reg/f:SI 12 ip [1762])
        (unspec:SI [
                (reg/f:SI 12 ip [1762])
                (const_int 8 [0x8])
                (const_int 1060 [0x424])
            ] 4)) src/switch_core_media.c:3405 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC340") [flags 0x82]  <var_decl 0x404182a0 *.LC340>)
        (nil)))

(insn 3001 6992 3006 290 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1762])) src/switch_core_media.c:3405 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1762])
        (nil)))

(call_insn 3006 3001 3008 290 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3405 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 3008 3006 5903 290 (var_location:QI match (const_int 0 [0])) -1
     (nil))

(jump_insn 5903 3008 5904 290 (set (pc)
        (label_ref 3189)) 223 {*arm_jump}
     (nil)
 -> 3189)

(barrier 5904 5903 3011)

(code_label 3011 5904 3012 291 1434 "" [1 uses])

(note 3012 3011 3013 291 [bb 291] NOTE_INSN_BASIC_BLOCK)

(debug_insn 3013 3012 3014 291 (var_location:QI match (subreg:QI (reg/v:SI 3 r3 [orig:134 match ] [134]) 0)) -1
     (nil))

(insn 3014 3013 3015 291 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:134 match ] [134])
            (const_int 0 [0]))) src/switch_core_media.c:3409 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:134 match ] [134])
        (nil)))

(jump_insn 3015 3014 3016 291 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3189)
            (pc))) src/switch_core_media.c:3409 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6352 [0x18d0])
            (nil)))
 -> 3189)

(code_label 3016 3015 3017 292 1435 "" [2 uses])

(note 3017 3016 6568 292 [bb 292] NOTE_INSN_BASIC_BLOCK)

(insn 6568 3017 3018 292 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 152 [0x98])) [35 %sfp+-1128 S4 A32])) src/switch_core_media.c:3410 625 {*arm_movsi_vfp}
     (nil))

(insn 3018 6568 3019 292 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3410 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 3019 3018 3020 292 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3052)
            (pc))) src/switch_core_media.c:3410 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 3052)

(note 3020 3019 3021 293 [bb 293] NOTE_INSN_BASIC_BLOCK)

(note 3021 3020 3026 293 NOTE_INSN_DELETED)

(note 3026 3021 3041 293 NOTE_INSN_DELETED)

(note 3041 3026 6569 293 NOTE_INSN_DELETED)

(insn 6569 3041 3028 293 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (nil))

(insn 3028 6569 6204 293 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6204 3028 3030 293 (set (reg:SI 3 r3 [1770])
        (const_int 7 [0x7])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 3030 6204 6978 293 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 3 r3 [1770])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1770])
        (nil)))

(insn 6978 3030 6979 293 (set (reg/f:SI 3 r3 [1772])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC341") [flags 0x82]  <var_decl 0x40418360 *.LC341>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1063 [0x427])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3411 171 {pic_load_addr_32bit}
     (nil))

(insn 6979 6978 3033 293 (set (reg/f:SI 3 r3 [1772])
        (unspec:SI [
                (reg/f:SI 3 r3 [1772])
                (const_int 8 [0x8])
                (const_int 1063 [0x427])
            ] 4)) src/switch_core_media.c:3411 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC341") [flags 0x82]  <var_decl 0x40418360 *.LC341>)
        (nil)))

(insn 3033 6979 3034 293 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 3 r3 [1772])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [1772])
        (nil)))

(insn 3034 3033 3035 293 (set (reg/f:SI 3 r3 [orig:1773 imp_629->iananame ] [1773])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 8 [0x8])) [2 imp_629->iananame+0 S4 A32])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 8 [0x8])) [2 imp_629->iananame+0 S4 A32])
        (nil)))

(insn 3035 3034 3036 293 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg/f:SI 3 r3 [orig:1773 imp_629->iananame ] [1773])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:1773 imp_629->iananame ] [1773])
        (nil)))

(insn 3036 3035 3037 293 (set (reg:SI 3 r3 [orig:1774 imp_629->samples_per_second ] [1774])
        (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 16 [0x10])) [4 imp_629->samples_per_second+0 S4 A32])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 16 [0x10])) [4 imp_629->samples_per_second+0 S4 A32])
        (nil)))

(insn 3037 3036 3038 293 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 3 r3 [orig:1774 imp_629->samples_per_second ] [1774])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1774 imp_629->samples_per_second ] [1774])
        (nil)))

(insn 3038 3037 3045 293 (set (reg:SI 2 r2 [orig:1776 imp_629->microseconds_per_packet ] [1776])
        (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 28 [0x1c])) [4 imp_629->microseconds_per_packet+0 S4 A32])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 28 [0x1c])) [4 imp_629->microseconds_per_packet+0 S4 A32])
        (nil)))

(insn 3045 3038 6202 293 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (nil))

(insn 6202 3045 3040 293 (set (reg:SI 3 r3 [1778])
        (const_int 274877907 [0x10624dd3])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 274877907 [0x10624dd3])
        (nil)))

(insn 3040 6202 6981 293 (parallel [
            (set (reg:SI 12 ip [1777])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 2 r2 [orig:1776 imp_629->microseconds_per_packet ] [1776]))
                            (sign_extend:DI (reg:SI 3 r3 [1778])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3411 57 {*smulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1778])
        (expr_list:REG_UNUSED (reg:SI 14 lr)
            (nil))))

(insn 6981 3040 6982 293 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1061 [0x425])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3411 171 {pic_load_addr_32bit}
     (nil))

(insn 6982 6981 3042 293 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1061 [0x425])
            ] 4)) src/switch_core_media.c:3411 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 3042 6982 3043 293 (set (reg:SI 3 r3 [1780])
        (ashiftrt:SI (reg:SI 2 r2 [orig:1776 imp_629->microseconds_per_packet ] [1776])
            (const_int 31 [0x1f]))) src/switch_core_media.c:3411 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:1776 imp_629->microseconds_per_packet ] [1776])
        (nil)))

(insn 3043 3042 6983 293 (set (reg:SI 12 ip [1775])
        (minus:SI (ashiftrt:SI (reg:SI 12 ip [1777])
                (const_int 6 [0x6]))
            (reg:SI 3 r3 [1780]))) src/switch_core_media.c:3411 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1780])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 20 [0x14])) [0 S4 A32])
            (nil))))

(insn 6983 3043 6984 293 (set (reg/f:SI 2 r2 [1766])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1062 [0x426])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3411 171 {pic_load_addr_32bit}
     (nil))

(insn 6984 6983 6200 293 (set (reg/f:SI 2 r2 [1766])
        (unspec:SI [
                (reg/f:SI 2 r2 [1766])
                (const_int 8 [0x8])
                (const_int 1062 [0x426])
            ] 4)) src/switch_core_media.c:3411 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6200 6984 3047 293 (set (reg/f:SI 2 r2 [1768])
        (plus:SI (reg/f:SI 2 r2 [1766])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3411 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 3047 6200 3048 293 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1768])
            (const_int 8 [0x8]))) src/switch_core_media.c:3411 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3048 3047 3044 293 (set (reg:SI 3 r3)
        (const_int 3411 [0xd53])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3411 [0xd53])
        (nil)))

(insn 3044 3048 3049 293 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg:SI 12 ip [1775])) src/switch_core_media.c:3411 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1775])
        (nil)))

(call_insn 3049 3044 5905 293 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 24 [0x18]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3411 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(jump_insn 5905 3049 5906 293 (set (pc)
        (label_ref 3132)) 223 {*arm_jump}
     (nil)
 -> 3132)

(barrier 5906 5905 3052)

(code_label 3052 5906 3053 294 1437 "" [1 uses])

(note 3053 3052 3054 294 [bb 294] NOTE_INSN_BASIC_BLOCK)

(note 3054 3053 3055 294 NOTE_INSN_DELETED)

(note 3055 3054 3057 294 NOTE_INSN_DELETED)

(note 3057 3055 3058 294 NOTE_INSN_DELETED)

(note 3058 3057 3060 294 NOTE_INSN_DELETED)

(note 3060 3058 3061 294 NOTE_INSN_DELETED)

(note 3061 3060 3062 294 NOTE_INSN_DELETED)

(note 3062 3061 6570 294 NOTE_INSN_DELETED)

(insn 6570 3062 6571 294 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) src/switch_core_media.c:3414 625 {*arm_movsi_vfp}
     (nil))

(insn 6571 6570 3063 294 (set (reg:SI 14 lr)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])) src/switch_core_media.c:3414 625 {*arm_movsi_vfp}
     (nil))

(insn 3063 6571 3064 294 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 12 ip)
                    (const_int 0 [0]))
                (ne:SI (reg:SI 14 lr)
                    (const_int 0 [0])))
            (const_int 0 [0]))) src/switch_core_media.c:3414 266 {*cmp_and}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 12 ip)
            (nil))))

(jump_insn 3064 3063 3065 294 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0]))
            (label_ref 3069)
            (pc))) src/switch_core_media.c:3414 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3069)

(note 3065 3064 3066 295 [bb 295] NOTE_INSN_BASIC_BLOCK)

(insn 3066 3065 6572 295 (set (reg:SI 3 r3 [orig:561 prephitmp.1043 ] [561])
        (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 28 [0x1c])) [4 imp_629->microseconds_per_packet+0 S4 A32])) src/switch_core_media.c:3414 625 {*arm_movsi_vfp}
     (nil))

(insn 6572 3066 3067 295 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 172 [0xac])) [35 %sfp+-1108 S4 A32])) src/switch_core_media.c:3414 625 {*arm_movsi_vfp}
     (nil))

(insn 3067 6572 3068 295 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (reg:SI 3 r3 [orig:561 prephitmp.1043 ] [561]))) src/switch_core_media.c:3414 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 3068 3067 3069 295 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3075)
            (pc))) src/switch_core_media.c:3414 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 3075)

(code_label 3069 3068 3070 296 1439 "" [1 uses])

(note 3070 3069 3071 296 [bb 296] NOTE_INSN_BASIC_BLOCK)

(insn 3071 3070 3072 296 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])
            (reg/v:SI 6 r6 [orig:518 codec_rate ] [518]))) src/switch_core_media.c:3414 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 3072 3071 3073 296 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3132)
            (pc))) src/switch_core_media.c:3414 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil)))
 -> 3132)

(note 3073 3072 3074 297 [bb 297] NOTE_INSN_BASIC_BLOCK)

(insn 3074 3073 3075 297 (set (reg:SI 3 r3 [orig:561 prephitmp.1043 ] [561])
        (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 28 [0x1c])) [4 imp_629->microseconds_per_packet+0 S4 A32])) src/switch_core_media.c:3414 625 {*arm_movsi_vfp}
     (nil))

(code_label 3075 3074 3076 298 1440 "" [1 uses])

(note 3076 3075 3078 298 [bb 298] NOTE_INSN_BASIC_BLOCK)

(note 3078 3076 3083 298 NOTE_INSN_DELETED)

(note 3083 3078 3098 298 NOTE_INSN_DELETED)

(note 3098 3083 3109 298 NOTE_INSN_DELETED)

(note 3109 3098 3111 298 NOTE_INSN_DELETED)

(note 3111 3109 3121 298 NOTE_INSN_DELETED)

(note 3121 3111 3077 298 NOTE_INSN_DELETED)

(debug_insn 3077 3121 3096 298 (var_location:QI match (const_int 0 [0])) src/switch_core_media.c:3416 -1
     (nil))

(insn 3096 3077 3097 298 (set (reg:SI 2 r2 [1802])
        (const_int 274877907 [0x10624dd3])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 274877907 [0x10624dd3])
        (nil)))

(insn 3097 3096 6573 298 (parallel [
            (set (reg:SI 2 r2 [1801])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 3 r3 [orig:561 prephitmp.1043 ] [561]))
                            (sign_extend:DI (reg:SI 2 r2 [1802])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3418 57 {*smulsi3_highpart_v6}
     (expr_list:REG_UNUSED (reg:SI 14 lr)
        (nil)))

(insn 6573 3097 3085 298 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (nil))

(insn 3085 6573 6199 298 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6199 3085 3087 298 (set (reg:SI 1 r1 [1795])
        (const_int 7 [0x7])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 3087 6199 6971 298 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 1 r1 [1795])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [1795])
        (nil)))

(insn 6971 3087 6972 298 (set (reg/f:SI 1 r1 [1797])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC342") [flags 0x82]  <var_decl 0x404183c0 *.LC342>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1066 [0x42a])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3418 171 {pic_load_addr_32bit}
     (nil))

(insn 6972 6971 3090 298 (set (reg/f:SI 1 r1 [1797])
        (unspec:SI [
                (reg/f:SI 1 r1 [1797])
                (const_int 8 [0x8])
                (const_int 1066 [0x42a])
            ] 4)) src/switch_core_media.c:3418 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC342") [flags 0x82]  <var_decl 0x404183c0 *.LC342>)
        (nil)))

(insn 3090 6972 3091 298 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 1 r1 [1797])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 1 r1 [1797])
        (nil)))

(insn 3091 3090 3092 298 (set (reg/f:SI 1 r1 [orig:1798 imp_629->iananame ] [1798])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 8 [0x8])) [2 imp_629->iananame+0 S4 A32])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 8 [0x8])) [2 imp_629->iananame+0 S4 A32])
        (nil)))

(insn 3092 3091 3093 298 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg/f:SI 1 r1 [orig:1798 imp_629->iananame ] [1798])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 1 r1 [orig:1798 imp_629->iananame ] [1798])
        (nil)))

(insn 3093 3092 3099 298 (set (reg:SI 14 lr [orig:1799 imp_629->ianacode ] [1799])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                    (const_int 4 [0x4])) [0 imp_629->ianacode+0 S1 A32]))) src/switch_core_media.c:3418 153 {*arm_zero_extendqisi2_v6}
     (expr_list:REG_EQUIV (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (nil)))

(insn 3099 3093 3100 298 (set (reg:SI 3 r3 [1804])
        (ashiftrt:SI (reg:SI 3 r3 [orig:561 prephitmp.1043 ] [561])
            (const_int 31 [0x1f]))) src/switch_core_media.c:3418 119 {*arm_shiftsi3}
     (nil))

(insn 3100 3099 3103 298 (set (reg:SI 12 ip [1800])
        (minus:SI (ashiftrt:SI (reg:SI 2 r2 [1801])
                (const_int 6 [0x6]))
            (reg:SI 3 r3 [1804]))) src/switch_core_media.c:3418 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1804])
        (expr_list:REG_DEAD (reg:SI 2 r2 [1801])
            (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 24 [0x18])) [0 S4 A32])
                (nil)))))

(insn 3103 3100 6973 298 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (nil))

(insn 6973 3103 6974 298 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1064 [0x428])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3418 171 {pic_load_addr_32bit}
     (nil))

(insn 6974 6973 6975 298 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1064 [0x428])
            ] 4)) src/switch_core_media.c:3418 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 6975 6974 6976 298 (set (reg/f:SI 2 r2 [1791])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1065 [0x429])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3418 171 {pic_load_addr_32bit}
     (nil))

(insn 6976 6975 6196 298 (set (reg/f:SI 2 r2 [1791])
        (unspec:SI [
                (reg/f:SI 2 r2 [1791])
                (const_int 8 [0x8])
                (const_int 1065 [0x429])
            ] 4)) src/switch_core_media.c:3418 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6196 6976 3105 298 (set (reg/f:SI 2 r2 [1793])
        (plus:SI (reg/f:SI 2 r2 [1791])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3418 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 3105 6196 3106 298 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1793])
            (const_int 8 [0x8]))) src/switch_core_media.c:3418 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3106 3105 3094 298 (set (reg:SI 3 r3)
        (const_int 3418 [0xd5a])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3418 [0xd5a])
        (nil)))

(insn 3094 3106 3095 298 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 14 lr [orig:1799 imp_629->ianacode ] [1799])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 14 lr [orig:1799 imp_629->ianacode ] [1799])
        (nil)))

(insn 3095 3094 3101 298 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg/v:SI 6 r6 [orig:518 codec_rate ] [518])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 6 r6 [orig:518 codec_rate ] [518])
        (nil)))

(insn 3101 3095 3102 298 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 S4 A32])
        (reg:SI 12 ip [1800])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1800])
        (nil)))

(insn 3102 3101 3107 298 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 S4 A32])
        (reg:SI 7 r7 [orig:516 D.44920 ] [516])) src/switch_core_media.c:3418 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 7 r7 [orig:516 D.44920 ] [516])
        (nil)))

(call_insn 3107 3102 6574 298 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 32 [0x20]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3418 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6574 3107 6575 298 (set (reg:SI 14 lr)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1280 [0x500]))) src/switch_core_media.c:3422 4 {*arm_addsi3}
     (nil))

(insn 6575 6574 3110 298 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) src/switch_core_media.c:3422 625 {*arm_movsi_vfp}
     (nil))

(insn 3110 6575 3128 298 (set (reg:SI 3 r3 [1807])
        (plus:SI (mult:SI (reg:SI 12 ip)
                (const_int 16 [0x10]))
            (reg:SI 14 lr))) src/switch_core_media.c:3422 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(insn 3128 3110 6576 298 (set (reg:SI 12 ip)
        (plus:SI (reg:SI 12 ip)
            (const_int 1 [0x1]))) src/switch_core_media.c:3426 4 {*arm_addsi3}
     (nil))

(insn 6576 3128 3129 298 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3426 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 3129 6576 3112 298 (var_location:SI nm_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) src/switch_core_media.c:3426 -1
     (nil))

(insn 3112 3129 3117 298 (set (mem/s:SI (plus:SI (reg:SI 3 r3 [1807])
                (const_int -564 [0xfffffffffffffdcc])) [4 near_matches[nm_idx_1139].codec_idx+0 S4 A32])
        (reg/v:SI 5 r5 [orig:573 i ] [573])) src/switch_core_media.c:3422 625 {*arm_movsi_vfp}
     (nil))

(insn 3117 3112 3122 298 (set (mem/s:SI (plus:SI (reg:SI 3 r3 [1807])
                (const_int -568 [0xfffffffffffffdc8])) [4 near_matches[nm_idx_1139].rate+0 S4 A64])
        (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])) src/switch_core_media.c:3423 625 {*arm_movsi_vfp}
     (nil))

(insn 3122 3117 6577 298 (set (mem/s/f:SI (plus:SI (reg:SI 3 r3 [1807])
                (const_int -576 [0xfffffffffffffdc0])) [2 near_matches[nm_idx_1139].imp+0 S4 A64])
        (reg/v/f:SI 4 r4 [orig:515 imp ] [515])) src/switch_core_media.c:3424 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
        (nil)))

(insn 6577 3122 3127 298 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3425 625 {*arm_movsi_vfp}
     (nil))

(insn 3127 6577 5907 298 (set (mem/s/f:SI (plus:SI (reg:SI 3 r3 [1807])
                (const_int -572 [0xfffffffffffffdc4])) [2 near_matches[nm_idx_1139].map+0 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3425 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_DEAD (reg:SI 3 r3 [1807])
            (nil))))

(jump_insn 5907 3127 5908 298 (set (pc)
        (label_ref 3189)) src/switch_core_media.c:3428 223 {*arm_jump}
     (nil)
 -> 3189)

(barrier 5908 5907 3132)

(code_label 3132 5908 3133 299 1438 "" [2 uses])

(note 3133 3132 3135 299 [bb 299] NOTE_INSN_BASIC_BLOCK)

(note 3135 3133 3156 299 NOTE_INSN_DELETED)

(note 3156 3135 3177 299 NOTE_INSN_DELETED)

(note 3177 3156 6578 299 NOTE_INSN_DELETED)

(insn 6578 3177 6579 299 (set (reg:SI 14 lr)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1280 [0x500]))) src/switch_core_media.c:3431 4 {*arm_addsi3}
     (nil))

(insn 6579 6578 3136 299 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3431 625 {*arm_movsi_vfp}
     (nil))

(insn 3136 6579 6580 299 (set (reg:SI 3 r3 [1823])
        (plus:SI (mult:SI (reg:SI 12 ip)
                (const_int 16 [0x10]))
            (reg:SI 14 lr))) src/switch_core_media.c:3431 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 12 ip)
            (nil))))

(insn 6580 3136 3163 299 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (nil))

(insn 3163 6580 6195 299 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6195 3163 3165 299 (set (reg:SI 2 r2 [1844])
        (const_int 7 [0x7])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 3165 6195 6964 299 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 2 r2 [1844])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [1844])
        (nil)))

(insn 6964 3165 6965 299 (set (reg/f:SI 2 r2 [1846])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC343") [flags 0x82]  <var_decl 0x40418420 *.LC343>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1069 [0x42d])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3437 171 {pic_load_addr_32bit}
     (nil))

(insn 6965 6964 3168 299 (set (reg/f:SI 2 r2 [1846])
        (unspec:SI [
                (reg/f:SI 2 r2 [1846])
                (const_int 8 [0x8])
                (const_int 1069 [0x42d])
            ] 4)) src/switch_core_media.c:3437 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC343") [flags 0x82]  <var_decl 0x40418420 *.LC343>)
        (nil)))

(insn 3168 6965 3169 299 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 2 r2 [1846])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [1846])
        (nil)))

(insn 3169 3168 3138 299 (set (reg/f:SI 2 r2 [orig:1847 imp_629->iananame ] [1847])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 8 [0x8])) [2 imp_629->iananame+0 S4 A32])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 8 [0x8])) [2 imp_629->iananame+0 S4 A32])
        (nil)))

(insn 3138 3169 3170 299 (set (mem/s:SI (plus:SI (reg:SI 3 r3 [1823])
                (const_int -1044 [0xfffffffffffffbec])) [4 matches[m_idx_1487].codec_idx+0 S4 A32])
        (reg/v:SI 5 r5 [orig:573 i ] [573])) src/switch_core_media.c:3431 625 {*arm_movsi_vfp}
     (nil))

(insn 3170 3138 3143 299 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg/f:SI 2 r2 [orig:1847 imp_629->iananame ] [1847])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:1847 imp_629->iananame ] [1847])
        (nil)))

(insn 3143 3170 3148 299 (set (mem/s:SI (plus:SI (reg:SI 3 r3 [1823])
                (const_int -1048 [0xfffffffffffffbe8])) [4 matches[m_idx_1487].rate+0 S4 A64])
        (reg/v:SI 6 r6 [orig:518 codec_rate ] [518])) src/switch_core_media.c:3432 625 {*arm_movsi_vfp}
     (nil))

(insn 3148 3143 6581 299 (set (mem/s/f:SI (plus:SI (reg:SI 3 r3 [1823])
                (const_int -1056 [0xfffffffffffffbe0])) [2 matches[m_idx_1487].imp+0 S4 A64])
        (reg/v/f:SI 4 r4 [orig:515 imp ] [515])) src/switch_core_media.c:3433 625 {*arm_movsi_vfp}
     (nil))

(insn 6581 3148 3153 299 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3434 625 {*arm_movsi_vfp}
     (nil))

(insn 3153 6581 3171 299 (set (mem/s/f:SI (plus:SI (reg:SI 3 r3 [1823])
                (const_int -1052 [0xfffffffffffffbe4])) [2 matches[m_idx_1487].map+0 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3434 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_DEAD (reg:SI 3 r3 [1823])
            (nil))))

(insn 3171 3153 3173 299 (set (reg:SI 3 r3 [orig:1848 imp_629->ianacode ] [1848])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                    (const_int 4 [0x4])) [0 imp_629->ianacode+0 S1 A32]))) src/switch_core_media.c:3437 153 {*arm_zero_extendqisi2_v6}
     (expr_list:REG_EQUIV (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (nil)))

(insn 3173 3171 3172 299 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg/v:SI 6 r6 [orig:518 codec_rate ] [518])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 6 r6 [orig:518 codec_rate ] [518])
        (nil)))

(insn 3172 3173 3174 299 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 3 r3 [orig:1848 imp_629->ianacode ] [1848])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1848 imp_629->ianacode ] [1848])
        (nil)))

(insn 3174 3172 6582 299 (set (reg:SI 3 r3 [orig:1850 imp_629->microseconds_per_packet ] [1850])
        (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
                (const_int 28 [0x1c])) [4 imp_629->microseconds_per_packet+0 S4 A32])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:515 imp ] [515])
        (nil)))

(insn 6582 3174 3154 299 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3435 625 {*arm_movsi_vfp}
     (nil))

(insn 3154 6582 6583 299 (set (reg:SI 4 r4)
        (plus:SI (reg:SI 4 r4)
            (const_int 1 [0x1]))) src/switch_core_media.c:3435 4 {*arm_addsi3}
     (nil))

(insn 6583 3154 3155 299 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3435 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 3155 6583 3182 299 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3435 -1
     (nil))

(insn 3182 3155 6193 299 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (nil))

(insn 6193 3182 3176 299 (set (reg:SI 12 ip [1852])
        (const_int 274877907 [0x10624dd3])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 274877907 [0x10624dd3])
        (nil)))

(insn 3176 6193 6967 299 (parallel [
            (set (reg:SI 12 ip [1851])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 3 r3 [orig:1850 imp_629->microseconds_per_packet ] [1850]))
                            (sign_extend:DI (reg:SI 12 ip [1852])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3437 57 {*smulsi3_highpart_v6}
     (expr_list:REG_UNUSED (reg:SI 14 lr)
        (nil)))

(insn 6967 3176 6968 299 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1067 [0x42b])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3437 171 {pic_load_addr_32bit}
     (nil))

(insn 6968 6967 3178 299 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1067 [0x42b])
            ] 4)) src/switch_core_media.c:3437 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 3178 6968 3179 299 (set (reg:SI 3 r3 [1854])
        (ashiftrt:SI (reg:SI 3 r3 [orig:1850 imp_629->microseconds_per_packet ] [1850])
            (const_int 31 [0x1f]))) src/switch_core_media.c:3437 119 {*arm_shiftsi3}
     (nil))

(insn 3179 3178 3184 299 (set (reg:SI 12 ip [1849])
        (minus:SI (ashiftrt:SI (reg:SI 12 ip [1851])
                (const_int 6 [0x6]))
            (reg:SI 3 r3 [1854]))) src/switch_core_media.c:3437 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1854])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 24 [0x18])) [0 S4 A32])
            (nil))))

(insn 3184 3179 3185 299 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 192 [0xc0])) [35 %sfp+-1088 S4 A32])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3185 3184 3180 299 (set (reg:SI 3 r3)
        (const_int 3437 [0xd6d])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3437 [0xd6d])
        (nil)))

(insn 3180 3185 3181 299 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 S4 A32])
        (reg:SI 12 ip [1849])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1849])
        (nil)))

(insn 3181 3180 3186 299 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 S4 A32])
        (reg:SI 7 r7 [orig:516 D.44920 ] [516])) src/switch_core_media.c:3437 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3186 3181 3187 299 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 32 [0x20]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3437 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3187 3186 3188 299 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4)
            (const_int 29 [0x1d]))) src/switch_core_media.c:3441 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(jump_insn 3188 3187 3189 299 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5536)
            (pc))) src/switch_core_media.c:3441 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 5536)

(code_label 3189 3188 3190 300 1426 "" [5 uses])

(note 3190 3189 3203 300 [bb 300] NOTE_INSN_BASIC_BLOCK)

(note 3203 3190 3204 300 NOTE_INSN_DELETED)

(note 3204 3203 3209 300 NOTE_INSN_DELETED)

(note 3209 3204 3210 300 NOTE_INSN_DELETED)

(note 3210 3209 3212 300 NOTE_INSN_DELETED)

(note 3212 3210 3213 300 NOTE_INSN_DELETED)

(note 3213 3212 3214 300 NOTE_INSN_DELETED)

(note 3214 3213 3191 300 NOTE_INSN_DELETED)

(debug_insn 3191 3214 3192 300 (var_location:SI nm_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) -1
     (nil))

(debug_insn 3192 3191 3193 300 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 3193 3192 3194 300 (var_location:SI remote_codec_rate (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])) -1
     (nil))

(debug_insn 3194 3193 3195 300 (var_location:QI match (const_int 0 [0])) -1
     (nil))

(insn 3195 3194 3197 300 (set (reg/v:SI 5 r5 [orig:573 i ] [573])
        (plus:SI (reg/v:SI 5 r5 [orig:573 i ] [573])
            (const_int 1 [0x1]))) src/switch_core_media.c:3374 4 {*arm_addsi3}
     (nil))

(debug_insn 3197 3195 3198 300 (var_location:SI i (reg/v:SI 5 r5 [orig:573 i ] [573])) -1
     (nil))

(debug_insn 3198 3197 3199 300 (var_location:SI nm_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) -1
     (nil))

(debug_insn 3199 3198 3200 300 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 3200 3199 3201 300 (var_location:SI remote_codec_rate (reg/v:SI 9 r9 [orig:199 remote_codec_rate ] [199])) -1
     (nil))

(debug_insn 3201 3200 6192 300 (var_location:QI match (const_int 0 [0])) -1
     (nil))

(insn 6192 3201 3207 300 (set (reg:SI 3 r3 [1858])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3374 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 3207 6192 3208 300 (set (reg/f:SI 3 r3 [orig:1857 smh_186->mparams ] [1857])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [1858])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3374 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 3208 3207 6584 300 (set (reg:SI 3 r3 [orig:1860 D.44471_621->num_codecs ] [1860])
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:1857 smh_186->mparams ] [1857])
                (const_int 128 [0x80])) [4 D.44471_621->num_codecs+0 S4 A32])) src/switch_core_media.c:3374 625 {*arm_movsi_vfp}
     (nil))

(insn 6584 3208 3215 300 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [35 %sfp+-1192 S4 A32])) src/switch_core_media.c:3374 625 {*arm_movsi_vfp}
     (nil))

(insn 3215 6584 3216 300 (set (reg:CC_DGT 24 cc)
        (compare:CC_DGT (and:SI (gt:SI (reg:SI 4 r4)
                    (reg/v:SI 5 r5 [orig:573 i ] [573]))
                (gt:SI (reg:SI 3 r3 [orig:1860 D.44471_621->num_codecs ] [1860])
                    (reg/v:SI 5 r5 [orig:573 i ] [573])))
            (const_int 0 [0]))) src/switch_core_media.c:3374 266 {*cmp_and}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1860 D.44471_621->num_codecs ] [1860])
            (nil))))

(jump_insn 3216 3215 6437 300 (set (pc)
        (if_then_else (ne (reg:CC_DGT 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 3202)
            (pc))) src/switch_core_media.c:3374 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_DGT 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 3202)

(note 6437 3216 6341 301 [bb 301] NOTE_INSN_BASIC_BLOCK)

(insn 6341 6437 3217 301 (set (reg/v/f:SI 7 r7 [orig:283 map ] [283])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(code_label 3217 6341 3218 302 1425 "" [1 uses])

(note 3218 3217 3219 302 [bb 302] NOTE_INSN_BASIC_BLOCK)

(debug_insn 3219 3218 3220 302 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 3220 3219 6585 302 (var_location:QI match (const_int 0 [0])) -1
     (nil))

(insn 6585 3220 3221 302 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3449 625 {*arm_movsi_vfp}
     (nil))

(insn 3221 6585 3222 302 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 8 r8)
            (const_int 29 [0x1d]))) src/switch_core_media.c:3449 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(jump_insn 3222 3221 3223 302 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 6441)
            (pc))) src/switch_core_media.c:3449 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 6441)

(code_label 3223 3222 3224 303 1413 "" [5 uses])

(note 3224 3223 3225 303 [bb 303] NOTE_INSN_BASIC_BLOCK)

(debug_insn 3225 3224 3226 303 (var_location:SI nm_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) -1
     (nil))

(debug_insn 3226 3225 3227 303 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 3227 3226 3228 303 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) -1
     (nil))

(debug_insn 3228 3227 3229 303 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))

(debug_insn 3229 3228 3230 303 (var_location:QI cng_pt (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32]) 0)) -1
     (nil))

(debug_insn 3230 3229 3231 303 (var_location:QI best_te (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32]) 0)) -1
     (nil))

(debug_insn 3231 3230 3232 303 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(insn 3232 3231 3234 303 (set (reg/v/f:SI 7 r7 [orig:283 map ] [283])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                (const_int 4 [0x4])) [2 map_1728->rm_next+0 S4 A32])) src/switch_core_media.c:3295 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 3234 3232 3235 303 (var_location:SI map (reg/v/f:SI 7 r7 [orig:283 map ] [283])) -1
     (nil))

(debug_insn 3235 3234 3236 303 (var_location:SI nm_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) -1
     (nil))

(debug_insn 3236 3235 3237 303 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 3237 3236 3238 303 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) -1
     (nil))

(debug_insn 3238 3237 3239 303 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))

(debug_insn 3239 3238 3240 303 (var_location:QI cng_pt (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32]) 0)) -1
     (nil))

(debug_insn 3240 3239 3241 303 (var_location:QI best_te (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32]) 0)) -1
     (nil))

(debug_insn 3241 3240 3243 303 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(insn 3243 3241 3244 303 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 7 r7 [orig:283 map ] [283])
            (const_int 0 [0]))) src/switch_core_media.c:3295 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 3244 3243 5909 303 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 3242)
            (pc))) src/switch_core_media.c:3295 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 3242)

(note 5909 3244 7398 304 [bb 304] NOTE_INSN_BASIC_BLOCK)

(jump_insn 7398 5909 7399 304 (set (pc)
        (label_ref 6441)) -1
     (nil)
 -> 6441)

(barrier 7399 7398 5536)

(code_label 5536 7399 5535 305 1557 "" [1 uses])

(note 5535 5536 6347 305 [bb 305] NOTE_INSN_BASIC_BLOCK)

(insn 6347 5535 90 305 (set (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(insn 90 6347 6586 305 (set (reg:SI 12 ip)
        (const_int 1 [0x1])) src/switch_core_media.c:3441 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 6586 90 6438 305 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3441 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 6438 6586 6439 305 (set (pc)
        (label_ref 3245)) 223 {*arm_jump}
     (nil)
 -> 3245)

(barrier 6439 6438 6441)

(code_label 6441 6439 6440 306 1595 "" [2 uses])

(note 6440 6441 6343 306 [bb 306] NOTE_INSN_BASIC_BLOCK)

(insn 6343 6440 3245 306 (set (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(code_label 3245 6343 3246 307 1409 "" [2 uses])

(note 3246 3245 3251 307 [bb 307] NOTE_INSN_BASIC_BLOCK)

(note 3251 3246 3252 307 NOTE_INSN_DELETED)

(note 3252 3251 3256 307 NOTE_INSN_DELETED)

(note 3256 3252 3257 307 NOTE_INSN_DELETED)

(note 3257 3256 3259 307 NOTE_INSN_DELETED)

(note 3259 3257 3260 307 NOTE_INSN_DELETED)

(note 3260 3259 3261 307 NOTE_INSN_DELETED)

(note 3261 3260 3247 307 NOTE_INSN_DELETED)

(debug_insn 3247 3261 3248 307 (var_location:SI nm_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) -1
     (nil))

(debug_insn 3248 3247 3249 307 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 3249 3248 3250 307 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) -1
     (nil))

(debug_insn 3250 3249 3254 307 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(insn 3254 3250 3255 307 (set (reg:SI 3 r3 [1867])
        (const_int 23812 [0x5d04])) src/switch_core_media.c:3454 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23812 [0x5d04])
        (nil)))

(insn 3255 3254 6587 307 (set (reg:SI 3 r3 [orig:1869 smh_186->crypto_mode ] [1869])
        (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [1867])) [23 smh_186->crypto_mode+0 S4 A32])) src/switch_core_media.c:3454 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23812 [0x5d04])) [23 smh_186->crypto_mode+0 S4 A32])
        (nil)))

(insn 6587 3255 6961 307 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) src/switch_core_media.c:3454 625 {*arm_movsi_vfp}
     (nil))

(insn 6961 6587 6962 307 (set (reg:CC_DEQ 24 cc)
        (compare (and:SI (le:SI (reg:SI 4 r4)
                    (const_int 0 [0]))
                (eq:SI (reg:SI 3 r3 [orig:1869 smh_186->crypto_mode ] [1869])
                    (const_int 1 [0x1])))
            (const_int 0 [0]))) src/switch_core_media.c:3454 266 {*cmp_and}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1869 smh_186->crypto_mode ] [1869])
            (nil))))

(insn 6962 6961 3263 307 (set (reg:SI 8 r8 [1873])
        (ne:SI (reg:CC_DEQ 24 cc)
            (const_int 0 [0]))) src/switch_core_media.c:3454 213 {*mov_scc}
     (nil))

(jump_insn 3263 6962 3264 307 (set (pc)
        (if_then_else (eq (reg:CC_DEQ 24 cc)
                (const_int 0 [0]))
            (label_ref 3294)
            (pc))) src/switch_core_media.c:3454 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_DEQ 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 3294)

(note 3264 3263 3265 308 [bb 308] NOTE_INSN_BASIC_BLOCK)

(note 3265 3264 3270 308 NOTE_INSN_DELETED)

(note 3270 3265 105 308 NOTE_INSN_DELETED)

(insn 105 3270 6588 308 (set (reg:SI 8 r8)
        (const_int 0 [0])) src/switch_core_media.c:3457 625 {*arm_movsi_vfp}
     (nil))

(insn 6588 105 3278 308 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3457 625 {*arm_movsi_vfp}
     (nil))

(insn 3278 6588 6953 308 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3455 625 {*arm_movsi_vfp}
     (nil))

(insn 6953 3278 6954 308 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1070 [0x42e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3455 171 {pic_load_addr_32bit}
     (nil))

(insn 6954 6953 6955 308 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1070 [0x42e])
            ] 4)) src/switch_core_media.c:3455 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 6955 6954 6956 308 (set (reg/f:SI 2 r2 [1877])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1071 [0x42f])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3455 171 {pic_load_addr_32bit}
     (nil))

(insn 6956 6955 6190 308 (set (reg/f:SI 2 r2 [1877])
        (unspec:SI [
                (reg/f:SI 2 r2 [1877])
                (const_int 8 [0x8])
                (const_int 1071 [0x42f])
            ] 4)) src/switch_core_media.c:3455 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6190 6956 3280 308 (set (reg/f:SI 2 r2 [1879])
        (plus:SI (reg/f:SI 2 r2 [1877])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3455 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 3280 6190 3281 308 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1879])
            (const_int 8 [0x8]))) src/switch_core_media.c:3455 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3281 3280 3272 308 (set (reg:SI 3 r3)
        (const_int 3455 [0xd7f])) src/switch_core_media.c:3455 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3455 [0xd7f])
        (nil)))

(insn 3272 3281 6189 308 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3455 625 {*arm_movsi_vfp}
     (nil))

(insn 6189 3272 3274 308 (set (reg:SI 12 ip [1881])
        (const_int 4 [0x4])) src/switch_core_media.c:3455 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))

(insn 3274 6189 6958 308 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1881])) src/switch_core_media.c:3455 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1881])
        (nil)))

(insn 6958 3274 6959 308 (set (reg/f:SI 12 ip [1883])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC344") [flags 0x82]  <var_decl 0x40418480 *.LC344>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1072 [0x430])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3455 171 {pic_load_addr_32bit}
     (nil))

(insn 6959 6958 3277 308 (set (reg/f:SI 12 ip [1883])
        (unspec:SI [
                (reg/f:SI 12 ip [1883])
                (const_int 8 [0x8])
                (const_int 1072 [0x430])
            ] 4)) src/switch_core_media.c:3455 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC344") [flags 0x82]  <var_decl 0x40418480 *.LC344>)
        (nil)))

(insn 3277 6959 106 308 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1883])) src/switch_core_media.c:3455 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1883])
        (nil)))

(insn 106 3277 3282 308 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3455 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(call_insn 3282 106 3286 308 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3455 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 3286 3282 3289 308 (var_location:SI nm_idx (const_int 0 [0])) -1
     (nil))

(debug_insn 3289 3286 3291 308 (var_location:SI m_idx (const_int 0 [0])) -1
     (nil))

(debug_insn 3291 3289 6589 308 (var_location:QI match (const_int 0 [0])) -1
     (nil))

(insn 6589 3291 107 308 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) src/switch_core_media.c:3455 625 {*arm_movsi_vfp}
     (nil))

(insn 107 6589 108 308 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3455 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 108 107 5912 308 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3455 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(jump_insn 5912 108 5913 308 (set (pc)
        (label_ref 3818)) 223 {*arm_jump}
     (nil)
 -> 3818)

(barrier 5913 5912 3294)

(code_label 3294 5913 3295 309 1443 "" [1 uses])

(note 3295 3294 3299 309 [bb 309] NOTE_INSN_BASIC_BLOCK)

(note 3299 3295 3300 309 NOTE_INSN_DELETED)

(note 3300 3299 3302 309 NOTE_INSN_DELETED)

(note 3302 3300 3303 309 NOTE_INSN_DELETED)

(note 3303 3302 3305 309 NOTE_INSN_DELETED)

(note 3305 3303 3306 309 NOTE_INSN_DELETED)

(note 3306 3305 3296 309 NOTE_INSN_DELETED)

(debug_insn 3296 3306 3297 309 (var_location:SI nm_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) -1
     (nil))

(debug_insn 3297 3296 3298 309 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 3298 3297 6590 309 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(insn 6590 3298 6591 309 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) src/switch_core_media.c:3461 625 {*arm_movsi_vfp}
     (nil))

(insn 6591 6590 6951 309 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3461 625 {*arm_movsi_vfp}
     (nil))

(insn 6951 6591 6952 309 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 4 r4)
                    (const_int 0 [0])))
            (set (reg:SI 3 r3 [1890])
                (plus:SI (reg:SI 4 r4)
                    (const_int 0 [0])))
        ]) src/switch_core_media.c:3461 9 {*cmpsi2_addneg}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 6952 6951 6949 309 (cond_exec (ne:CC (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [1890])
            (const_int 1 [0x1]))) src/switch_core_media.c:3461 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 6949 6952 6950 309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3461 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6950 6949 3308 309 (set (reg:SI 3 r3 [1890])
        (if_then_else:SI (eq:SI (reg:CC 24 cc)
                (const_int 0 [0]))
            (reg:SI 3 r3 [1890])
            (const_int 0 [0]))) src/switch_core_media.c:3461 221 {*movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 3308 6950 3309 309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [1890])
            (const_int 0 [0]))) src/switch_core_media.c:3461 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1890])
        (nil)))

(jump_insn 3309 3308 3310 309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3431)
            (pc))) src/switch_core_media.c:3461 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2896 [0xb50])
            (nil)))
 -> 3431)

(note 3310 3309 6945 310 [bb 310] NOTE_INSN_BASIC_BLOCK)

(insn 6945 3310 6946 310 (set (reg/f:SI 9 r9 [2570])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC345") [flags 0x82]  <var_decl 0x404184e0 *.LC345>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1073 [0x431])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3475 171 {pic_load_addr_32bit}
     (nil))

(insn 6946 6945 3373 310 (set (reg/f:SI 9 r9 [2570])
        (unspec:SI [
                (reg/f:SI 9 r9 [2570])
                (const_int 8 [0x8])
                (const_int 1073 [0x431])
            ] 4)) src/switch_core_media.c:3475 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC345") [flags 0x82]  <var_decl 0x404184e0 *.LC345>)
        (nil)))

(insn 3373 6946 3312 310 (set (reg:SI 11 fp [2572])
        (const_int 274877907 [0x10624dd3])) src/switch_core_media.c:3487 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 274877907 [0x10624dd3])
        (nil)))

(insn 3312 3373 5615 310 (set (reg:SI 4 r4 [orig:600 ivtmp.1067 ] [600])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 712 [0x2c8]))) src/switch_core_media.c:3461 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 712 [0x2c8]))
        (nil)))

(insn 5615 3312 6592 310 (set (reg:SI 12 ip)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))) 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))
        (nil)))

(insn 6592 5615 5616 310 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])
        (reg:SI 12 ip)) 625 {*arm_movsi_vfp}
     (nil))

(note 5616 6592 5617 310 NOTE_INSN_DELETED)

(note 5617 5616 6348 310 NOTE_INSN_DELETED)

(insn 6348 5617 6349 310 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (nil)))

(insn 6349 6348 6352 310 (set (reg/v:SI 10 sl [orig:162 maxptime ] [162])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [35 %sfp+-1132 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(insn 6352 6349 6353 310 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (nil)))

(insn 6353 6352 3425 310 (set (reg/f:SI 6 r6 [2548])
        (reg:SI 12 ip)) 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(code_label 3425 6353 3313 311 1452 "" [1 uses])

(note 3313 3425 3314 311 [bb 311] NOTE_INSN_BASIC_BLOCK)

(debug_insn 3314 3313 3316 311 (var_location:SI timp (const_int 0 [0])) src/switch_core_media.c:3469 -1
     (nil))

(insn 3316 3314 3319 311 (set (reg:SI 7 r7 [orig:506 near_rate.96 ] [506])
        (mem:SI (reg:SI 4 r4 [orig:600 ivtmp.1067 ] [600]) [3 MEM[base: D.49960_238, offset: 0B]+0 S4 A32])) src/switch_core_media.c:3471 625 {*arm_movsi_vfp}
     (nil))

(insn 3319 3316 3324 311 (set (reg/v/f:SI 5 r5 [orig:581 near_match ] [581])
        (mem/f:SI (plus:SI (reg:SI 4 r4 [orig:600 ivtmp.1067 ] [600])
                (const_int -8 [0xfffffffffffffff8])) [3 MEM[base: D.49960_238, offset: 4294967288B]+0 S4 A32])) src/switch_core_media.c:3472 625 {*arm_movsi_vfp}
     (nil))

(insn 3324 3319 3317 311 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 7 r7 [orig:506 near_rate.96 ] [506])
            (const_int 0 [0]))) src/switch_core_media.c:3475 199 {*arm_cmpsi_insn}
     (nil))

(insn 3317 3324 3318 311 (set (reg/v:SI 12 ip [orig:230 near_rate ] [230])
        (reg:SI 7 r7 [orig:506 near_rate.96 ] [506])) src/switch_core_media.c:3471 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 3318 3317 3320 311 (var_location:SI near_rate (reg:SI 7 r7 [orig:506 near_rate.96 ] [506])) src/switch_core_media.c:3471 -1
     (nil))

(debug_insn 3320 3318 3321 311 (var_location:SI near_match (reg/v/f:SI 5 r5 [orig:581 near_match ] [581])) src/switch_core_media.c:3472 -1
     (nil))

(insn 3321 3320 6593 311 (set (reg:SI 14 lr)
        (mem/f:SI (plus:SI (reg:SI 4 r4 [orig:600 ivtmp.1067 ] [600])
                (const_int -4 [0xfffffffffffffffc])) [3 MEM[base: D.49960_238, offset: 4294967292B]+0 S4 A32])) src/switch_core_media.c:3473 625 {*arm_movsi_vfp}
     (nil))

(insn 6593 3321 3322 311 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])
        (reg:SI 14 lr)) src/switch_core_media.c:3473 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(debug_insn 3322 6593 3323 311 (var_location:SI near_map (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3473 -1
     (nil))

(insn 3323 3322 3325 311 (set (reg/f:SI 3 r3 [orig:583 D.45013 ] [583])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:581 near_match ] [581])
                (const_int 8 [0x8])) [2 near_match_726->iananame+0 S4 A32])) src/switch_core_media.c:3475 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 3325 3323 3326 311 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3328)
            (pc))) src/switch_core_media.c:3475 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3328)

(note 3326 3325 3327 312 [bb 312] NOTE_INSN_BASIC_BLOCK)

(insn 3327 3326 3328 312 (set (reg/v:SI 12 ip [orig:230 near_rate ] [230])
        (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:581 near_match ] [581])
                (const_int 16 [0x10])) [4 near_match_726->samples_per_second+0 S4 A32])) src/switch_core_media.c:3475 625 {*arm_movsi_vfp}
     (nil))

(code_label 3328 3327 3329 313 1446 "" [1 uses])

(note 3329 3328 3349 313 [bb 313] NOTE_INSN_BASIC_BLOCK)

(note 3349 3329 5700 313 NOTE_INSN_DELETED)

(insn 5700 3349 3337 313 (set (reg:SI 1 r1)
        (const_int 80 [0x50])) src/switch_core_media.c:3475 625 {*arm_movsi_vfp}
     (nil))

(insn 3337 5700 3335 313 (set (reg:SI 2 r2)
        (reg/f:SI 9 r9 [2570])) src/switch_core_media.c:3475 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC345") [flags 0x82]  <var_decl 0x404184e0 *.LC345>)
        (nil)))

(insn 3335 3337 3333 313 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [2548])) src/switch_core_media.c:3475 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(insn 3333 3335 6594 313 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 12 ip [orig:230 near_rate ] [230])) src/switch_core_media.c:3475 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:230 near_rate ] [230])
        (nil)))

(insn 6594 3333 3334 313 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) src/switch_core_media.c:3475 625 {*arm_movsi_vfp}
     (nil))

(insn 3334 6594 3339 313 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3475 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(call_insn 3339 3334 3345 313 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_snprintf") [flags 0x41]  <function_decl 0x40685000 switch_snprintf>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3475 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3345 3339 6941 313 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) src/switch_core_media.c:3479 625 {*arm_movsi_vfp}
     (nil))

(insn 6941 3345 6942 313 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1264 [0x4f0]))) src/switch_core_media.c:3479 4 {*arm_addsi3}
     (nil))

(insn 6942 6941 6943 313 (set (reg:SI 0 r0)
        (plus:SI (reg:SI 0 r0)
            (const_int 8 [0x8]))) src/switch_core_media.c:3479 4 {*arm_addsi3}
     (nil))

(insn 6943 6942 6944 313 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1264 [0x4f0]))) src/switch_core_media.c:3479 4 {*arm_addsi3}
     (nil))

(insn 6944 6943 3347 313 (set (reg:SI 2 r2)
        (plus:SI (reg:SI 2 r2)
            (const_int 12 [0xc]))) src/switch_core_media.c:3479 4 {*arm_addsi3}
     (nil))

(insn 3347 6944 3341 313 (set (reg:SI 3 r3)
        (reg:SI 1 r1)) src/switch_core_media.c:3479 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 3341 3347 3348 313 (set (mem/s/f/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1276 [0x4fc])) [2 prefs+0 S4 A32])
        (reg/f:SI 6 r6 [2548])) src/switch_core_media.c:3478 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3348 3341 3350 313 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_loadable_module_get_codecs_sorted") [flags 0x41]  <function_decl 0x407cbb00 switch_loadable_module_get_codecs_sorted>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3479 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 3350 3348 3351 313 (var_location:SI num (reg:SI 0 r0)) src/switch_core_media.c:3479 -1
     (nil))

(insn 3351 3350 3352 313 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3481 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 3352 3351 3353 313 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 3356)
            (pc))) src/switch_core_media.c:3481 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3356)

(note 3353 3352 3354 314 [bb 314] NOTE_INSN_BASIC_BLOCK)

(insn 3354 3353 3355 314 (set (reg/v/f:SI 5 r5 [orig:224 timp ] [224])
        (mem/s/f/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 1272 [0x4f8])) [2 search+0 S4 A64])) src/switch_core_media.c:3482 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 3355 3354 3356 314 (var_location:SI timp (reg/v/f:SI 5 r5 [orig:224 timp ] [224])) src/switch_core_media.c:3482 -1
     (nil))

(code_label 3356 3355 3357 315 1447 "" [1 uses])

(note 3357 3356 3358 315 [bb 315] NOTE_INSN_BASIC_BLOCK)

(debug_insn 3358 3357 3359 315 (var_location:SI timp (reg/v/f:SI 5 r5 [orig:224 timp ] [224])) -1
     (nil))

(insn 3359 3358 3360 315 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 10 sl [orig:162 maxptime ] [162])
            (const_int 0 [0]))) src/switch_core_media.c:3487 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 3360 3359 3361 315 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3370)
            (pc))) src/switch_core_media.c:3487 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9700 [0x25e4])
            (nil)))
 -> 3370)

(note 3361 3360 6356 316 [bb 316] NOTE_INSN_BASIC_BLOCK)

(insn 6356 3361 6359 316 (set (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(insn 6359 6356 3365 316 (set (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(note 3365 6359 3362 316 NOTE_INSN_DELETED)

(insn 3362 3365 3366 316 (set (reg:SI 3 r3 [orig:1898 timp_330->microseconds_per_packet ] [1898])
        (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:224 timp ] [224])
                (const_int 28 [0x1c])) [4 timp_330->microseconds_per_packet+0 S4 A32])) src/switch_core_media.c:3487 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:224 timp ] [224])
                (const_int 28 [0x1c])) [4 timp_330->microseconds_per_packet+0 S4 A32])
        (nil)))

(insn 3366 3362 6187 316 (set (reg:SI 1 r1 [1902])
        (ashiftrt:SI (reg:SI 3 r3 [orig:1898 timp_330->microseconds_per_packet ] [1898])
            (const_int 31 [0x1f]))) src/switch_core_media.c:3487 119 {*arm_shiftsi3}
     (nil))

(insn 6187 3366 3364 316 (set (reg:SI 2 r2 [1900])
        (const_int 274877907 [0x10624dd3])) src/switch_core_media.c:3487 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 274877907 [0x10624dd3])
        (nil)))

(insn 3364 6187 3367 316 (parallel [
            (set (reg:SI 3 r3 [1899])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 3 r3 [orig:1898 timp_330->microseconds_per_packet ] [1898]))
                            (sign_extend:DI (reg:SI 2 r2 [1900])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3487 57 {*smulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 2 r2 [1900])
        (expr_list:REG_UNUSED (reg:SI 14 lr)
            (nil))))

(insn 3367 3364 5916 316 (set (reg:SI 3 r3 [orig:586 prephitmp.1039 ] [586])
        (minus:SI (ashiftrt:SI (reg:SI 3 r3 [1899])
                (const_int 6 [0x6]))
            (reg:SI 1 r1 [1902]))) src/switch_core_media.c:3487 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 1 r1 [1902])
        (nil)))

(jump_insn 5916 3367 5917 316 (set (pc)
        (label_ref 3380)) 223 {*arm_jump}
     (nil)
 -> 3380)

(barrier 5917 5916 3370)

(code_label 3370 5917 3371 317 1448 "" [1 uses])

(note 3371 3370 3375 317 [bb 317] NOTE_INSN_BASIC_BLOCK)

(note 3375 3371 3372 317 NOTE_INSN_DELETED)

(insn 3372 3375 3374 317 (set (reg:SI 3 r3 [orig:1903 timp_134->microseconds_per_packet ] [1903])
        (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:224 timp ] [224])
                (const_int 28 [0x1c])) [4 timp_134->microseconds_per_packet+0 S4 A32])) src/switch_core_media.c:3487 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:224 timp ] [224])
                (const_int 28 [0x1c])) [4 timp_134->microseconds_per_packet+0 S4 A32])
        (nil)))

(insn 3374 3372 3376 317 (parallel [
            (set (reg:SI 2 r2 [1904])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 3 r3 [orig:1903 timp_134->microseconds_per_packet ] [1903]))
                            (sign_extend:DI (reg:SI 11 fp [2572])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 0 r0))
        ]) src/switch_core_media.c:3487 57 {*smulsi3_highpart_v6}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil)))

(insn 3376 3374 3377 317 (set (reg:SI 3 r3 [1907])
        (ashiftrt:SI (reg:SI 3 r3 [orig:1903 timp_134->microseconds_per_packet ] [1903])
            (const_int 31 [0x1f]))) src/switch_core_media.c:3487 119 {*arm_shiftsi3}
     (nil))

(insn 3377 3376 3378 317 (set (reg:SI 3 r3 [orig:586 prephitmp.1039 ] [586])
        (minus:SI (ashiftrt:SI (reg:SI 2 r2 [1904])
                (const_int 6 [0x6]))
            (reg:SI 3 r3 [1907]))) src/switch_core_media.c:3487 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 2 r2 [1904])
        (nil)))

(insn 3378 3377 3379 317 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:586 prephitmp.1039 ] [586])
            (reg/v:SI 10 sl [orig:162 maxptime ] [162]))) src/switch_core_media.c:3487 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 3379 3378 6442 317 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3419)
            (pc))) src/switch_core_media.c:3487 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9700 [0x25e4])
            (nil)))
 -> 3419)

(note 6442 3379 6361 318 [bb 318] NOTE_INSN_BASIC_BLOCK)

(insn 6361 6442 6365 318 (set (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(insn 6365 6361 3380 318 (set (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(code_label 3380 6365 3381 319 1449 "" [1 uses])

(note 3381 3380 3382 319 [bb 319] NOTE_INSN_BASIC_BLOCK)

(note 3382 3381 3387 319 NOTE_INSN_DELETED)

(note 3387 3382 3406 319 NOTE_INSN_DELETED)

(note 3406 3387 3408 319 NOTE_INSN_DELETED)

(note 3408 3406 3388 319 NOTE_INSN_DELETED)

(insn 3388 3408 6186 319 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3488 625 {*arm_movsi_vfp}
     (nil))

(insn 6186 3388 3390 319 (set (reg:SI 2 r2 [1914])
        (const_int 7 [0x7])) src/switch_core_media.c:3488 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 3390 6186 6934 319 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 2 r2 [1914])) src/switch_core_media.c:3488 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [1914])
        (nil)))

(insn 6934 3390 6935 319 (set (reg/f:SI 2 r2 [1916])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC346") [flags 0x82]  <var_decl 0x404186c0 *.LC346>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1076 [0x434])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3488 171 {pic_load_addr_32bit}
     (nil))

(insn 6935 6934 3393 319 (set (reg/f:SI 2 r2 [1916])
        (unspec:SI [
                (reg/f:SI 2 r2 [1916])
                (const_int 8 [0x8])
                (const_int 1076 [0x434])
            ] 4)) src/switch_core_media.c:3488 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC346") [flags 0x82]  <var_decl 0x404186c0 *.LC346>)
        (nil)))

(insn 3393 6935 3394 319 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 2 r2 [1916])) src/switch_core_media.c:3488 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [1916])
        (nil)))

(insn 3394 3393 3395 319 (set (reg/f:SI 2 r2 [orig:1917 timp_1785->iananame ] [1917])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:224 timp ] [224])
                (const_int 8 [0x8])) [2 timp_1785->iananame+0 S4 A32])) src/switch_core_media.c:3488 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:224 timp ] [224])
                (const_int 8 [0x8])) [2 timp_1785->iananame+0 S4 A32])
        (nil)))

(insn 3395 3394 3396 319 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg/f:SI 2 r2 [orig:1917 timp_1785->iananame ] [1917])) src/switch_core_media.c:3488 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:1917 timp_1785->iananame ] [1917])
        (nil)))

(insn 3396 3395 3397 319 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 3 r3 [orig:586 prephitmp.1039 ] [586])) src/switch_core_media.c:3488 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:586 prephitmp.1039 ] [586])
        (nil)))

(insn 3397 3396 3399 319 (set (reg:SI 12 ip [orig:1918 timp_1785->actual_samples_per_second ] [1918])
        (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:224 timp ] [224])
                (const_int 20 [0x14])) [4 timp_1785->actual_samples_per_second+0 S4 A32])) src/switch_core_media.c:3488 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:224 timp ] [224])
                (const_int 20 [0x14])) [4 timp_1785->actual_samples_per_second+0 S4 A32])
        (nil)))

(insn 3399 3397 6936 319 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3488 625 {*arm_movsi_vfp}
     (nil))

(insn 6936 3399 6937 319 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1074 [0x432])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3488 171 {pic_load_addr_32bit}
     (nil))

(insn 6937 6936 6938 319 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1074 [0x432])
            ] 4)) src/switch_core_media.c:3488 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 6938 6937 6939 319 (set (reg/f:SI 2 r2 [1911])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1075 [0x433])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3488 171 {pic_load_addr_32bit}
     (nil))

(insn 6939 6938 6183 319 (set (reg/f:SI 2 r2 [1911])
        (unspec:SI [
                (reg/f:SI 2 r2 [1911])
                (const_int 8 [0x8])
                (const_int 1075 [0x433])
            ] 4)) src/switch_core_media.c:3488 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6183 6939 3401 319 (set (reg/f:SI 2 r2 [1913])
        (plus:SI (reg/f:SI 2 r2 [1911])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3488 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 3401 6183 3402 319 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [1913])
            (const_int 8 [0x8]))) src/switch_core_media.c:3488 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3402 3401 3398 319 (set (reg:SI 3 r3)
        (const_int 3488 [0xda0])) src/switch_core_media.c:3488 625 {*arm_movsi_vfp}
     (nil))

(insn 3398 3402 3403 319 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg:SI 12 ip [orig:1918 timp_1785->actual_samples_per_second ] [1918])) src/switch_core_media.c:3488 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:1918 timp_1785->actual_samples_per_second ] [1918])
        (nil)))

(call_insn 3403 3398 3404 319 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 24 [0x18]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3488 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 3404 3403 6595 319 (var_location:QI match (const_int 1 [0x1])) src/switch_core_media.c:3490 -1
     (nil))

(insn 6595 3404 3407 319 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1280 [0x500]))) src/switch_core_media.c:3492 4 {*arm_addsi3}
     (nil))

(insn 3407 6595 3411 319 (set (reg:SI 8 r8 [1921])
        (plus:SI (mult:SI (reg/v:SI 8 r8 [orig:587 j ] [587])
                (const_int 16 [0x10]))
            (reg:SI 1 r1))) src/switch_core_media.c:3492 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))

(insn 3411 3407 3409 319 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 232 [0xe8])) [4 matches[0].rate+0 S4 A64])
        (reg:SI 7 r7 [orig:506 near_rate.96 ] [506])) src/switch_core_media.c:3493 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 7 r7 [orig:506 near_rate.96 ] [506])
        (nil)))

(insn 3409 3411 3412 319 (set (reg:SI 3 r3 [orig:1923 near_matches[j_1786].codec_idx ] [1923])
        (mem/s:SI (plus:SI (reg:SI 8 r8 [1921])
                (const_int -564 [0xfffffffffffffdcc])) [4 near_matches[j_1786].codec_idx+0 S4 A32])) src/switch_core_media.c:3492 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8 [1921])
        (expr_list:REG_EQUIV (mem/s/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -1044 [0xfffffffffffffbec])) [4 matches[0].codec_idx+0 S4 A32])
            (nil))))

(insn 3412 3409 3410 319 (set (mem/s/f/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 224 [0xe0])) [2 matches[0].imp+0 S4 A64])
        (reg/v/f:SI 5 r5 [orig:224 timp ] [224])) src/switch_core_media.c:3494 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:224 timp ] [224])
        (nil)))

(insn 3410 3412 6596 319 (set (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 236 [0xec])) [4 matches[0].codec_idx+0 S4 A32])
        (reg:SI 3 r3 [orig:1923 near_matches[j_1786].codec_idx ] [1923])) src/switch_core_media.c:3492 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1923 near_matches[j_1786].codec_idx ] [1923])
        (nil)))

(insn 6596 3410 3413 319 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3495 625 {*arm_movsi_vfp}
     (nil))

(insn 3413 6596 3415 319 (set (mem/s/f/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 228 [0xe4])) [2 matches[0].map+0 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3495 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(debug_insn 3415 3413 3416 319 (var_location:SI m_idx (const_int 1 [0x1])) -1
     (nil))

(debug_insn 3416 3415 94 319 (var_location:QI match (const_int 1 [0x1])) -1
     (nil))

(insn 94 3416 6597 319 (set (reg:SI 8 r8)
        (const_int 1 [0x1])) src/switch_core_media.c:3496 625 {*arm_movsi_vfp}
     (nil))

(insn 6597 94 5918 319 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3496 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(jump_insn 5918 6597 5919 319 (set (pc)
        (label_ref 3437)) 223 {*arm_jump}
     (nil)
 -> 3437)

(barrier 5919 5918 3419)

(code_label 3419 5919 3420 320 1450 "" [1 uses])

(note 3420 3419 3421 320 [bb 320] NOTE_INSN_BASIC_BLOCK)

(insn 3421 3420 3423 320 (set (reg/v:SI 8 r8 [orig:587 j ] [587])
        (plus:SI (reg/v:SI 8 r8 [orig:587 j ] [587])
            (const_int 1 [0x1]))) src/switch_core_media.c:3464 4 {*arm_addsi3}
     (nil))

(debug_insn 3423 3421 6598 320 (var_location:SI j (reg/v:SI 8 r8 [orig:587 j ] [587])) -1
     (nil))

(insn 6598 3423 3426 320 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) src/switch_core_media.c:3464 625 {*arm_movsi_vfp}
     (nil))

(insn 3426 6598 3424 320 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (reg/v:SI 8 r8 [orig:587 j ] [587]))) src/switch_core_media.c:3464 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 3424 3426 3427 320 (set (reg:SI 4 r4 [orig:600 ivtmp.1067 ] [600])
        (plus:SI (reg:SI 4 r4 [orig:600 ivtmp.1067 ] [600])
            (const_int 16 [0x10]))) src/switch_core_media.c:3464 4 {*arm_addsi3}
     (nil))

(jump_insn 3427 3424 5920 320 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 3425)
            (pc))) src/switch_core_media.c:3464 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9672 [0x25c8])
            (nil)))
 -> 3425)

(note 5920 3427 6366 321 [bb 321] NOTE_INSN_BASIC_BLOCK)

(insn 6366 5920 6367 321 (set (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(insn 6367 6366 5921 321 (set (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 5921 6367 5922 321 (set (pc)
        (label_ref 3721)) 223 {*arm_jump}
     (nil)
 -> 3721)

(barrier 5922 5921 3431)

(code_label 3431 5922 3432 322 1445 "" [1 uses])

(note 3432 3431 3433 322 [bb 322] NOTE_INSN_BASIC_BLOCK)

(debug_insn 3433 3432 3434 322 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 3434 3433 6599 322 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(insn 6599 3434 3435 322 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3503 625 {*arm_movsi_vfp}
     (nil))

(insn 3435 6599 3436 322 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4)
            (const_int 0 [0]))) src/switch_core_media.c:3503 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(jump_insn 3436 3435 5625 322 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3721)
            (pc))) src/switch_core_media.c:3503 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1003 [0x3eb])
            (nil)))
 -> 3721)

(note 5625 3436 5618 323 [bb 323] NOTE_INSN_BASIC_BLOCK)

(insn 5618 5625 6600 323 (set (reg:SI 8 r8)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))) 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))
        (nil)))

(insn 6600 5618 3437 323 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])
        (reg:SI 8 r8)) 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(code_label 3437 6600 3438 324 1451 "" [1 uses])

(note 3438 3437 6601 324 [bb 324] NOTE_INSN_BASIC_BLOCK)

(insn 6601 3438 3439 324 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 196 [0xc4])) [35 %sfp+-1084 S4 A32])) src/switch_core_media.c:3506 625 {*arm_movsi_vfp}
     (nil))

(insn 3439 6601 3440 324 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3506 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 3440 3439 3441 324 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3449)
            (pc))) src/switch_core_media.c:3506 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 3449)

(note 3441 3440 3444 325 [bb 325] NOTE_INSN_BASIC_BLOCK)

(insn 3444 3441 3445 325 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3507 625 {*arm_movsi_vfp}
     (nil))

(insn 3445 3444 3446 325 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))) src/switch_core_media.c:3507 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))
        (nil)))

(insn 3446 3445 3447 325 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3507 625 {*arm_movsi_vfp}
     (nil))

(insn 3447 3446 6602 325 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [35 %sfp+-1164 S4 A32])) src/switch_core_media.c:3507 625 {*arm_movsi_vfp}
     (nil))

(insn 6602 3447 3443 325 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [35 %sfp+-1192 S4 A32])) src/switch_core_media.c:3507 625 {*arm_movsi_vfp}
     (nil))

(insn 3443 6602 3448 325 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3507 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(call_insn 3448 3443 3449 325 (parallel [
            (call (mem:SI (symbol_ref:SI ("greedy_sort") [flags 0x3]  <function_decl 0x414f3b00 greedy_sort>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3507 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(code_label 3449 3448 3450 326 1454 "" [1 uses])

(note 3450 3449 3451 326 [bb 326] NOTE_INSN_BASIC_BLOCK)

(debug_insn 3451 3450 3457 326 (var_location:QI match (const_int 1 [0x1])) src/switch_core_media.c:3510 -1
     (nil))

(insn 3457 3451 95 326 (set (reg:SI 2 r2 [1929])
        (const_int 0 [0])) src/switch_core_media.c:3512 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))

(insn 95 3457 6928 326 (set (reg:SI 8 r8 [orig:453 ivtmp.1062 ] [453])
        (reg:SI 2 r2 [1929])) src/switch_core_media.c:3512 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 6928 95 6929 326 (set (reg/f:SI 3 r3 [2561])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1078 [0x436])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3535 171 {pic_load_addr_32bit}
     (nil))

(insn 6929 6928 6181 326 (set (reg/f:SI 3 r3 [2561])
        (unspec:SI [
                (reg/f:SI 3 r3 [2561])
                (const_int 8 [0x8])
                (const_int 1078 [0x436])
            ] 4)) src/switch_core_media.c:3535 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6181 6929 3520 326 (set (reg/f:SI 3 r3 [2562])
        (plus:SI (reg/f:SI 3 r3 [2561])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3535 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 3520 6181 6603 326 (set (reg:SI 3 r3)
        (plus:SI (reg/f:SI 3 r3 [2562])
            (const_int 8 [0x8]))) src/switch_core_media.c:3535 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 6603 3520 6930 326 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:3535 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 6930 6603 6931 326 (set (reg/f:SI 3 r3 [2564])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1084 [0x43c])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3549 171 {pic_load_addr_32bit}
     (nil))

(insn 6931 6930 3606 326 (set (reg/f:SI 3 r3 [2564])
        (unspec:SI [
                (reg/f:SI 3 r3 [2564])
                (const_int 8 [0x8])
                (const_int 1084 [0x43c])
            ] 4)) src/switch_core_media.c:3549 174 {pic_add_dot_plus_eight}
     (nil))

(insn 3606 6931 3477 326 (set (reg/f:SI 3 r3 [2565])
        (plus:SI (reg/f:SI 3 r3 [2564])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3549 4 {*arm_addsi3}
     (nil))

(note 3477 3606 96 326 NOTE_INSN_DELETED)

(insn 96 3477 3607 326 (set (reg/v:SI 11 fp [orig:642 j ] [642])
        (reg:SI 8 r8 [orig:453 ivtmp.1062 ] [453])) src/switch_core_media.c:3512 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 3607 96 6604 326 (set (reg:SI 3 r3)
        (plus:SI (reg/f:SI 3 r3 [2565])
            (const_int 8 [0x8]))) src/switch_core_media.c:3549 4 {*arm_addsi3}
     (nil))

(insn 6604 3607 6605 326 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:3549 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 6605 6604 3663 326 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3563 625 {*arm_movsi_vfp}
     (nil))

(insn 3663 6605 3453 326 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3563 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 1800 [0x708])))
            (nil))))

(insn 3453 3663 6179 326 (set (reg:SI 1 r1 [1926])
        (const_int 1 [0x1])) src/switch_core_media.c:3511 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 6179 3453 3455 326 (set (reg:SI 3 r3 [1925])
        (const_int 11489 [0x2ce1])) src/switch_core_media.c:3511 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 11489 [0x2ce1])
        (nil)))

(insn 3455 6179 6178 326 (set (mem/s:QI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [1925])) [0 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].codec_negotiated+0 S1 A8])
        (reg:QI 1 r1 [1926])) src/switch_core_media.c:3511 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1925])
        (expr_list:REG_DEAD (reg:QI 1 r1 [1926])
            (nil))))

(insn 6178 3455 3458 326 (set (reg:SI 3 r3 [1928])
        (const_int 23532 [0x5bec])) src/switch_core_media.c:3512 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23532 [0x5bec])
        (nil)))

(insn 3458 6178 3460 326 (set (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [1928])) [4 smh_186->num_negotiated_codecs+0 S4 A32])
        (reg:SI 2 r2 [1929])) src/switch_core_media.c:3512 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1928])
        (expr_list:REG_DEAD (reg:SI 2 r2 [1929])
            (nil))))

(debug_insn 3460 3458 6371 326 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 6371 3460 3715 326 (set (reg/v/f:SI 7 r7 [orig:1025 session ] [1025])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3512 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (nil)))

(code_label 3715 6371 3461 327 1464 "" [1 uses])

(note 3461 3715 3471 327 [bb 327] NOTE_INSN_BASIC_BLOCK)

(note 3471 3461 3479 327 NOTE_INSN_DELETED)

(note 3479 3471 6606 327 NOTE_INSN_DELETED)

(insn 6606 3479 3463 327 (set (reg:SI 14 lr)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))) src/switch_core_media.c:2890 4 {*arm_addsi3}
     (nil))

(insn 3463 6606 3466 327 (set (reg/f:SI 5 r5 [orig:315 D.49951 ] [315])
        (plus:SI (reg:SI 14 lr)
            (reg:SI 8 r8 [orig:453 ivtmp.1062 ] [453]))) src/switch_core_media.c:2890 4 {*arm_addsi3}
     (nil))

(insn 3466 3463 3464 327 (set (reg/f:SI 12 ip [orig:598 D.45039 ] [598])
        (mem/f:SI (plus:SI (reg:SI 14 lr)
                (reg:SI 8 r8 [orig:453 ivtmp.1062 ] [453])) [3 MEM[symbol: matches, index: ivtmp.1062_1793, offset: 0B]+0 S4 A32])) src/switch_core_media.c:3521 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_EQUIV (mem/f:SI (plus:SI (plus:SI (reg/f:SI 13 sp)
                        (reg:SI 8 r8 [orig:453 ivtmp.1062 ] [453]))
                    (const_int 224 [0xe0])) [3 MEM[symbol: matches, index: ivtmp.1062_1793, offset: 0B]+0 S4 A32])
            (nil))))

(insn 3464 3466 3483 327 (set (reg/f:SI 1 r1 [orig:592 D.45034 ] [592])
        (mem/f:SI (plus:SI (reg/f:SI 5 r5 [orig:315 D.49951 ] [315])
                (const_int 4 [0x4])) [3 MEM[base: D.49951_345, offset: 4B]+0 S4 A32])) src/switch_core_media.c:3517 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/f:SI 5 r5 [orig:315 D.49951 ] [315])
                (const_int 4 [0x4])) [3 MEM[base: D.49951_345, offset: 4B]+0 S4 A32])
        (nil)))

(insn 3483 3464 3485 327 (set (reg:SI 9 r9 [1944])
        (const_int 1 [0x1])) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 3485 3483 3467 327 (set (reg:SI 0 r0)
        (reg/v/f:SI 7 r7 [orig:1025 session ] [1025])) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (nil))

(insn 3467 3485 3468 327 (set (reg/f:SI 2 r2 [orig:1932 D.45034_747->rm_encoding ] [1932])
        (mem/s/f:SI (plus:SI (reg/f:SI 1 r1 [orig:592 D.45034 ] [592])
                (const_int 8 [0x8])) [2 D.45034_747->rm_encoding+0 S4 A32])) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (nil))

(insn 3468 3467 6607 327 (set (reg/f:SI 3 r3 [orig:1933 D.45034_747->rm_fmtp ] [1933])
        (mem/s/f:SI (plus:SI (reg/f:SI 1 r1 [orig:592 D.45034 ] [592])
                (const_int 20 [0x14])) [2 D.45034_747->rm_fmtp+0 S4 A32])) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (nil))

(insn 6607 3468 3469 327 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 92 [0x5c])) [35 %sfp+-1188 S4 A32])) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (nil))

(insn 3469 6607 3470 327 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 3470 3469 3486 327 (set (reg:SI 14 lr [orig:1934+24 ] [1934])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/f:SI 1 r1 [orig:592 D.45034 ] [592])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3520 153 {*arm_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 1 r1 [orig:592 D.45034 ] [592])
        (nil)))

(insn 3486 3470 3472 327 (set (reg:SI 1 r1)
        (const_int 0 [0])) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (nil))

(insn 3472 3486 3473 327 (set (reg:SI 14 lr [1936])
        (lshiftrt:SI (reg:SI 14 lr [orig:1934+24 ] [1934])
            (reg:SI 9 r9))) src/switch_core_media.c:3515 119 {*arm_shiftsi3}
     (expr_list:REG_EQUIV (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (nil)))

(insn 3473 3472 3474 327 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 14 lr [1936])) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 14 lr [1936])
        (nil)))

(insn 3474 3473 3475 327 (set (reg:SI 14 lr [orig:1937 D.45039_754->samples_per_second ] [1937])
        (mem/s:SI (plus:SI (reg/f:SI 12 ip [orig:598 D.45039 ] [598])
                (const_int 16 [0x10])) [4 D.45039_754->samples_per_second+0 S4 A32])) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (nil))

(insn 3475 3474 3476 327 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 14 lr [orig:1937 D.45039_754->samples_per_second ] [1937])) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 14 lr [orig:1937 D.45039_754->samples_per_second ] [1937])
        (nil)))

(insn 3476 3475 3484 327 (set (reg:SI 12 ip [orig:1939 D.45039_754->microseconds_per_packet ] [1939])
        (mem/s:SI (plus:SI (reg/f:SI 12 ip [orig:598 D.45039 ] [598])
                (const_int 28 [0x1c])) [4 D.45039_754->microseconds_per_packet+0 S4 A32])) src/switch_core_media.c:3522 625 {*arm_movsi_vfp}
     (nil))

(insn 3484 3476 6608 327 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 9 r9 [1944])) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (nil))

(insn 6608 3484 3478 327 (set (reg:SI 4 r4)
        (const_int 274877907 [0x10624dd3])) src/switch_core_media.c:3522 625 {*arm_movsi_vfp}
     (nil))

(insn 3478 6608 3480 327 (parallel [
            (set (reg:SI 14 lr [1940])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 12 ip [orig:1939 D.45039_754->microseconds_per_packet ] [1939]))
                            (sign_extend:DI (reg:SI 4 r4)))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 4 r4))
        ]) src/switch_core_media.c:3522 57 {*smulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_UNUSED (reg:SI 4 r4)
            (nil))))

(insn 3480 3478 3481 327 (set (reg:SI 12 ip [1943])
        (ashiftrt:SI (reg:SI 12 ip [orig:1939 D.45039_754->microseconds_per_packet ] [1939])
            (const_int 31 [0x1f]))) src/switch_core_media.c:3522 119 {*arm_shiftsi3}
     (nil))

(insn 3481 3480 3482 327 (set (reg:SI 12 ip [1938])
        (minus:SI (ashiftrt:SI (reg:SI 14 lr [1940])
                (const_int 6 [0x6]))
            (reg:SI 12 ip [1943]))) src/switch_core_media.c:3522 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 14 lr [1940])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 12 [0xc])) [0 S4 A32])
            (nil))))

(insn 3482 3481 3489 327 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 12 ip [1938])) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1938])
        (nil)))

(call_insn 3489 3482 3490 327 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_media_add_payload_map") [flags 0x1]  <function_decl 0x40957200 switch_core_media_add_payload_map>) [0 S4 A32])
                    (const_int 24 [0x18])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3515 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3490 3489 3491 327 (set (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
        (reg:SI 0 r0)) src/switch_core_media.c:3515 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 3491 3490 3497 327 (var_location:SI pmap (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])) src/switch_core_media.c:3515 -1
     (nil))

(insn 3497 3491 6609 327 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 11 fp [orig:642 j ] [642])
            (const_int 0 [0]))) src/switch_core_media.c:3527 199 {*arm_cmpsi_insn}
     (nil))

(insn 6609 3497 3493 327 (set (reg:SI 12 ip)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))) src/switch_core_media.c:3524 4 {*arm_addsi3}
     (nil))

(insn 3493 6609 3494 327 (set (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
        (mem/f:SI (plus:SI (reg:SI 12 ip)
                (reg:SI 8 r8 [orig:453 ivtmp.1062 ] [453])) [3 MEM[symbol: matches, index: ivtmp.1062_1793, offset: 0B]+0 S4 A32])) src/switch_core_media.c:3524 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 3494 3493 3495 327 (var_location:SI mimp (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])) src/switch_core_media.c:3524 -1
     (nil))

(insn 3495 3494 3496 327 (set (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])
        (mem/f:SI (plus:SI (reg/f:SI 5 r5 [orig:315 D.49951 ] [315])
                (const_int 4 [0x4])) [3 MEM[base: D.49951_345, offset: 4B]+0 S4 A32])) src/switch_core_media.c:3525 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 3496 3495 3498 327 (var_location:SI mmap (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])) src/switch_core_media.c:3525 -1
     (nil))

(jump_insn 3498 3496 3499 327 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3512)
            (pc))) src/switch_core_media.c:3527 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3512)

(note 3499 3498 3500 328 [bb 328] NOTE_INSN_BASIC_BLOCK)

(insn 3500 3499 3503 328 (set (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])
        (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])) src/switch_core_media.c:3528 625 {*arm_movsi_vfp}
     (nil))

(insn 3503 3500 3504 328 (set (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 18 [0x12])) [0 pmap_760->current+0 S1 A16])
        (reg:QI 9 r9 [1944])) src/switch_core_media.c:3529 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 9 r9 [1944])
        (nil)))

(insn 3504 3503 3505 328 (set (reg/f:SI 0 r0 [orig:607 D.44605 ] [607])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3530 625 {*arm_movsi_vfp}
     (nil))

(insn 3505 3504 3506 328 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:607 D.44605 ] [607])
            (const_int 0 [0]))) src/switch_core_media.c:3530 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 3506 3505 3507 328 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3512)
            (pc))) src/switch_core_media.c:3530 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 3512)

(note 3507 3506 3508 329 [bb 329] NOTE_INSN_BASIC_BLOCK)

(note 3508 3507 3510 329 NOTE_INSN_DELETED)

(insn 3510 3508 3511 329 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                    (const_int 32 [0x20])) [0 pmap_760->pt+0 S1 A32]))) src/switch_core_media.c:3531 153 {*arm_zero_extendqisi2_v6}
     (nil))

(call_insn 3511 3510 3512 329 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_rtp_set_default_payload") [flags 0x41]  <function_decl 0x408ce200 switch_rtp_set_default_payload>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3531 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(code_label 3512 3511 3513 330 1455 "" [2 uses])

(note 3513 3512 3528 330 [bb 330] NOTE_INSN_BASIC_BLOCK)

(note 3528 3513 3544 330 NOTE_INSN_DELETED)

(note 3544 3528 3553 330 NOTE_INSN_DELETED)

(note 3553 3544 3554 330 NOTE_INSN_DELETED)

(note 3554 3553 3559 330 NOTE_INSN_DELETED)

(note 3559 3554 3514 330 NOTE_INSN_DELETED)

(insn 3514 3559 6922 330 (set (reg/f:SI 1 r1 [orig:1949 mmap_762->rm_encoding ] [1949])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])
                (const_int 8 [0x8])) [2 mmap_762->rm_encoding+0 S4 A32])) src/switch_core_media.c:3535 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])
                (const_int 8 [0x8])) [2 mmap_762->rm_encoding+0 S4 A32])
        (nil)))

(insn 6922 3514 6923 330 (set (reg/f:SI 9 r9 [1951])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1077 [0x435])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3535 171 {pic_load_addr_32bit}
     (nil))

(insn 6923 6922 3525 330 (set (reg/f:SI 9 r9 [1951])
        (unspec:SI [
                (reg/f:SI 9 r9 [1951])
                (const_int 8 [0x8])
                (const_int 1077 [0x435])
            ] 4)) src/switch_core_media.c:3535 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 3525 6923 3526 330 (set (reg:SI 2 r2)
        (reg/f:SI 9 r9 [1951])) src/switch_core_media.c:3535 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 3526 3525 3523 330 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3535 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3523 3526 6177 330 (set (reg:SI 0 r0)
        (reg/v/f:SI 7 r7 [orig:1025 session ] [1025])) src/switch_core_media.c:3535 625 {*arm_movsi_vfp}
     (nil))

(insn 6177 3523 3522 330 (set (reg:SI 12 ip [1956])
        (const_int 3535 [0xdcf])) src/switch_core_media.c:3535 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3535 [0xdcf])
        (nil)))

(insn 3522 6177 3527 330 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [1956])) src/switch_core_media.c:3535 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1956])
        (nil)))

(call_insn 3527 3522 3530 330 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_perform_session_strdup") [flags 0x41]  <function_decl 0x406f3480 switch_core_perform_session_strdup>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3535 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3530 3527 3541 330 (set (reg/f:SI 1 r1 [orig:1957 mimp_761->iananame ] [1957])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
                (const_int 8 [0x8])) [2 mimp_761->iananame+0 S4 A32])) src/switch_core_media.c:3536 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
                (const_int 8 [0x8])) [2 mimp_761->iananame+0 S4 A32])
        (nil)))

(insn 3541 3530 3542 330 (set (reg:SI 2 r2)
        (reg/f:SI 9 r9 [1951])) src/switch_core_media.c:3536 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 9 r9 [1951])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
            (nil))))

(insn 3542 3541 3529 330 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3536 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3529 3542 3539 330 (set (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 24 [0x18])) [2 pmap_760->rm_encoding+0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3535 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 3539 3529 6176 330 (set (reg:SI 0 r0)
        (reg/v/f:SI 7 r7 [orig:1025 session ] [1025])) src/switch_core_media.c:3536 625 {*arm_movsi_vfp}
     (nil))

(insn 6176 3539 3538 330 (set (reg:SI 12 ip [1964])
        (const_int 3536 [0xdd0])) src/switch_core_media.c:3536 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3536 [0xdd0])
        (nil)))

(insn 3538 6176 3543 330 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [1964])) src/switch_core_media.c:3536 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1964])
        (nil)))

(call_insn 3543 3538 6925 330 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_perform_session_strdup") [flags 0x41]  <function_decl 0x406f3480 switch_core_perform_session_strdup>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3536 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6925 3543 6926 330 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC347") [flags 0x82]  <var_decl 0x404187e0 *.LC347>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1081 [0x439])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3540 171 {pic_load_addr_32bit}
     (nil))

(insn 6926 6925 3545 330 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1081 [0x439])
            ] 4)) src/switch_core_media.c:3540 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC347") [flags 0x82]  <var_decl 0x404187e0 *.LC347>)
        (nil)))

(insn 3545 6926 3546 330 (set (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 28 [0x1c])) [2 pmap_760->iananame+0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3536 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 3546 3545 3547 330 (set (reg:SI 3 r3 [orig:1965+24 ] [1965])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3537 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 3547 3546 3549 330 (set (reg:SI 3 r3 [1966])
        (lshiftrt:SI (reg:SI 3 r3 [orig:1965+24 ] [1965])
            (const_int 1 [0x1]))) src/switch_core_media.c:3537 119 {*arm_shiftsi3}
     (nil))

(insn 3549 3547 3550 330 (set (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 57 [0x39])) [0 pmap_760->recv_pt+0 S1 A8])
        (reg:QI 3 r3 [1966])) src/switch_core_media.c:3537 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [1966])
        (nil)))

(insn 3550 3549 3556 330 (set (reg:SI 3 r3 [orig:615 D.45055 ] [615])
        (mem/s:SI (plus:SI (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
                (const_int 16 [0x10])) [4 mimp_761->samples_per_second+0 S4 A32])) src/switch_core_media.c:3538 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
                (const_int 16 [0x10])) [4 mimp_761->samples_per_second+0 S4 A32])
        (nil)))

(insn 3556 3550 3551 330 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
                (const_int 8 [0x8])) [2 mimp_761->iananame+0 S4 A32])) src/switch_core_media.c:3540 625 {*arm_movsi_vfp}
     (nil))

(insn 3551 3556 3552 330 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 36 [0x24])) [26 pmap_760->rm_rate+0 S4 A32])
        (reg:SI 3 r3 [orig:615 D.45055 ] [615])) src/switch_core_media.c:3538 625 {*arm_movsi_vfp}
     (nil))

(insn 3552 3551 3558 330 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 40 [0x28])) [26 pmap_760->adv_rm_rate+0 S4 A32])
        (reg:SI 3 r3 [orig:615 D.45055 ] [615])) src/switch_core_media.c:3539 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:615 D.45055 ] [615])
        (nil)))

(call_insn/i 3558 3552 3560 330 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3540 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 3560 3558 3561 330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3540 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 3561 3560 3562 330 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3565)
            (pc))) src/switch_core_media.c:3540 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3565)

(note 3562 3561 3563 331 [bb 331] NOTE_INSN_BASIC_BLOCK)

(insn 3563 3562 3564 331 (set (reg:SI 3 r3 [orig:1971 mimp_761->actual_samples_per_second ] [1971])
        (mem/s:SI (plus:SI (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
                (const_int 20 [0x14])) [4 mimp_761->actual_samples_per_second+0 S4 A32])) src/switch_core_media.c:3541 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
                (const_int 20 [0x14])) [4 mimp_761->actual_samples_per_second+0 S4 A32])
        (nil)))

(insn 3564 3563 3565 331 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 36 [0x24])) [26 pmap_760->rm_rate+0 S4 A32])
        (reg:SI 3 r3 [orig:1971 mimp_761->actual_samples_per_second ] [1971])) src/switch_core_media.c:3541 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1971 mimp_761->actual_samples_per_second ] [1971])
        (nil)))

(code_label 3565 3564 3566 332 1456 "" [1 uses])

(note 3566 3565 3570 332 [bb 332] NOTE_INSN_BASIC_BLOCK)

(note 3570 3566 3567 332 NOTE_INSN_DELETED)

(insn 3567 3570 3576 332 (set (reg:SI 3 r3 [orig:1973 mimp_761->microseconds_per_packet ] [1973])
        (mem/s:SI (plus:SI (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
                (const_int 28 [0x1c])) [4 mimp_761->microseconds_per_packet+0 S4 A32])) src/switch_core_media.c:3543 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
                (const_int 28 [0x1c])) [4 mimp_761->microseconds_per_packet+0 S4 A32])
        (nil)))

(insn 3576 3567 3574 332 (set (reg/f:SI 0 r0 [orig:624 D.45066 ] [624])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])
                (const_int 16 [0x10])) [2 mmap_762->rm_params+0 S4 A32])) src/switch_core_media.c:3545 625 {*arm_movsi_vfp}
     (nil))

(insn 3574 3576 6610 332 (set (reg:SI 1 r1 [orig:1978 mimp_761->bits_per_second ] [1978])
        (mem/s:SI (plus:SI (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
                (const_int 24 [0x18])) [4 mimp_761->bits_per_second+0 S4 A32])) src/switch_core_media.c:3544 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
                (const_int 24 [0x18])) [4 mimp_761->bits_per_second+0 S4 A32])
        (nil)))

(insn 6610 3574 3569 332 (set (reg:SI 14 lr)
        (const_int 274877907 [0x10624dd3])) src/switch_core_media.c:3543 625 {*arm_movsi_vfp}
     (nil))

(insn 3569 6610 3575 332 (parallel [
            (set (reg:SI 2 r2 [1974])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 3 r3 [orig:1973 mimp_761->microseconds_per_packet ] [1973]))
                            (sign_extend:DI (reg:SI 14 lr)))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3543 57 {*smulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_UNUSED (reg:SI 14 lr)
            (nil))))

(insn 3575 3569 3571 332 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 48 [0x30])) [4 pmap_760->bitrate+0 S4 A32])
        (reg:SI 1 r1 [orig:1978 mimp_761->bits_per_second ] [1978])) src/switch_core_media.c:3544 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:1978 mimp_761->bits_per_second ] [1978])
        (nil)))

(insn 3571 3575 3572 332 (set (reg:SI 3 r3 [1977])
        (ashiftrt:SI (reg:SI 3 r3 [orig:1973 mimp_761->microseconds_per_packet ] [1973])
            (const_int 31 [0x1f]))) src/switch_core_media.c:3543 119 {*arm_shiftsi3}
     (nil))

(insn 3572 3571 3577 332 (set (reg:SI 3 r3 [1972])
        (minus:SI (ashiftrt:SI (reg:SI 2 r2 [1974])
                (const_int 6 [0x6]))
            (reg:SI 3 r3 [1977]))) src/switch_core_media.c:3543 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 2 r2 [1974])
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                    (const_int 44 [0x2c])) [4 pmap_760->codec_ms+0 S4 A32])
            (nil))))

(insn 3577 3572 3573 332 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:624 D.45066 ] [624])
            (const_int 0 [0]))) src/switch_core_media.c:3545 199 {*arm_cmpsi_insn}
     (nil))

(insn 3573 3577 3578 332 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 44 [0x2c])) [4 pmap_760->codec_ms+0 S4 A32])
        (reg:SI 3 r3 [1972])) src/switch_core_media.c:3543 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1972])
        (nil)))

(jump_insn 3578 3573 3579 332 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5544)
            (pc))) src/switch_core_media.c:3545 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 5544)

(note 3579 3578 3580 333 [bb 333] NOTE_INSN_BASIC_BLOCK)

(debug_insn 3580 3579 3582 333 (var_location:SI __nptr (reg/f:SI 0 r0 [orig:624 D.45066 ] [624])) src/switch_core_media.c:3545 -1
     (nil))

(insn 3582 3580 3583 333 (set (reg:SI 1 r1)
        (const_int 0 [0])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 3583 3582 3584 333 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3584 3583 3585 333 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 3585 3584 5923 333 (set (reg:SI 9 r9 [orig:231 D.47922 ] [231])
        (reg:SI 0 r0)) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 5923 3585 5924 333 (set (pc)
        (label_ref 3586)) 223 {*arm_jump}
     (nil)
 -> 3586)

(barrier 5924 5923 5544)

(code_label 5544 5924 5543 334 1559 "" [1 uses])

(note 5543 5544 97 334 [bb 334] NOTE_INSN_BASIC_BLOCK)

(insn 97 5543 3586 334 (set (reg:SI 9 r9 [orig:231 D.47922 ] [231])
        (const_int 1 [0x1])) src/switch_core_media.c:3545 625 {*arm_movsi_vfp}
     (nil))

(code_label 3586 97 3587 335 1457 "" [1 uses])

(note 3587 3586 3589 335 [bb 335] NOTE_INSN_BASIC_BLOCK)

(note 3589 3587 3590 335 NOTE_INSN_DELETED)

(note 3590 3589 3595 335 NOTE_INSN_DELETED)

(note 3595 3590 3588 335 NOTE_INSN_DELETED)

(insn 3588 3595 3592 335 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 72 [0x48])) [4 pmap_760->channels+0 S4 A32])
        (reg:SI 9 r9 [orig:231 D.47922 ] [231])) src/switch_core_media.c:3545 625 {*arm_movsi_vfp}
     (nil))

(insn 3592 3588 6919 335 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])
                (const_int 8 [0x8])) [2 mmap_762->rm_encoding+0 S4 A32])) src/switch_core_media.c:3547 625 {*arm_movsi_vfp}
     (nil))

(insn 6919 3592 6920 335 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC78") [flags 0x82]  <var_decl 0x41ea4840 *.LC78>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1082 [0x43a])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3547 171 {pic_load_addr_32bit}
     (nil))

(insn 6920 6919 3594 335 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1082 [0x43a])
            ] 4)) src/switch_core_media.c:3547 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC78") [flags 0x82]  <var_decl 0x41ea4840 *.LC78>)
        (nil)))

(call_insn/i 3594 6920 3596 335 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3547 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 3596 3594 3597 335 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3547 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 3597 3596 3598 335 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3652)
            (pc))) src/switch_core_media.c:3547 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3652)

(note 3598 3597 3599 336 [bb 336] NOTE_INSN_BASIC_BLOCK)

(insn 3599 3598 3600 336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 9 r9 [orig:231 D.47922 ] [231])
            (const_int 1 [0x1]))) src/switch_core_media.c:3548 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 3600 3599 3601 336 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3624)
            (pc))) src/switch_core_media.c:3548 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil)))
 -> 3624)

(note 3601 3600 3602 337 [bb 337] NOTE_INSN_BASIC_BLOCK)

(note 3602 3601 3615 337 NOTE_INSN_DELETED)

(insn 3615 3602 6914 337 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3549 625 {*arm_movsi_vfp}
     (nil))

(insn 6914 3615 6915 337 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1083 [0x43b])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3549 171 {pic_load_addr_32bit}
     (nil))

(insn 6915 6914 3617 337 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1083 [0x43b])
            ] 4)) src/switch_core_media.c:3549 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 3617 6915 3618 337 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])) src/switch_core_media.c:3549 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3618 3617 3609 337 (set (reg:SI 3 r3)
        (const_int 3549 [0xddd])) src/switch_core_media.c:3549 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3549 [0xddd])
        (nil)))

(insn 3609 3618 6175 337 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 7 r7 [orig:1025 session ] [1025])) src/switch_core_media.c:3549 625 {*arm_movsi_vfp}
     (nil))

(insn 6175 3609 3611 337 (set (reg:SI 12 ip [1989])
        (const_int 4 [0x4])) src/switch_core_media.c:3549 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))

(insn 3611 6175 6917 337 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [1989])) src/switch_core_media.c:3549 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [1989])
        (nil)))

(insn 6917 3611 6918 337 (set (reg/f:SI 12 ip [1991])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC348") [flags 0x82]  <var_decl 0x40418840 *.LC348>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1085 [0x43d])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3549 171 {pic_load_addr_32bit}
     (nil))

(insn 6918 6917 3614 337 (set (reg/f:SI 12 ip [1991])
        (unspec:SI [
                (reg/f:SI 12 ip [1991])
                (const_int 8 [0x8])
                (const_int 1085 [0x43d])
            ] 4)) src/switch_core_media.c:3549 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC348") [flags 0x82]  <var_decl 0x40418840 *.LC348>)
        (nil)))

(insn 3614 6918 3619 337 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [1991])) src/switch_core_media.c:3549 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [1991])
        (nil)))

(call_insn 3619 3614 3621 337 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3549 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3621 3619 5925 337 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 76 [0x4c])) [4 pmap_760->adv_channels+0 S4 A32])
        (reg:SI 9 r9 [orig:231 D.47922 ] [231])) src/switch_core_media.c:3550 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 9 r9 [orig:231 D.47922 ] [231])
        (nil)))

(jump_insn 5925 3621 5926 337 (set (pc)
        (label_ref 3628)) 223 {*arm_jump}
     (nil)
 -> 3628)

(barrier 5926 5925 3624)

(code_label 3624 5926 3625 338 1459 "" [1 uses])

(note 3625 3624 3626 338 [bb 338] NOTE_INSN_BASIC_BLOCK)

(insn 3626 3625 3627 338 (set (reg:SI 3 r3 [1993])
        (const_int 2 [0x2])) src/switch_core_media.c:3552 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))

(insn 3627 3626 3628 338 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 76 [0x4c])) [4 pmap_760->adv_channels+0 S4 A32])
        (reg:SI 3 r3 [1993])) src/switch_core_media.c:3552 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1993])
        (nil)))

(code_label 3628 3627 3629 339 1460 "" [1 uses])

(note 3629 3628 3630 339 [bb 339] NOTE_INSN_BASIC_BLOCK)

(insn 3630 3629 3631 339 (set (reg/f:SI 1 r1 [orig:628 D.45079 ] [628])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])
                (const_int 20 [0x14])) [2 mmap_762->rm_fmtp+0 S4 A32])) src/switch_core_media.c:3554 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 3631 3630 3632 339 (var_location:SI s (reg/f:SI 1 r1 [orig:628 D.45079 ] [628])) src/switch_core_media.c:3554 -1
     (nil))

(insn 3632 3631 3633 339 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 1 r1 [orig:628 D.45079 ] [628])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 3633 3632 3634 339 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3646)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 3646)

(note 3634 3633 3635 340 [bb 340] NOTE_INSN_BASIC_BLOCK)

(insn 3635 3634 3636 340 (set (reg:SI 3 r3 [orig:1994 *D.45079_790 ] [1994])
        (zero_extend:SI (mem:QI (reg/f:SI 1 r1 [orig:628 D.45079 ] [628]) [0 *D.45079_790+0 S1 A8]))) ./src/include/switch_utils.h:254 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 3636 3635 3637 340 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:1994 *D.45079_790 ] [1994])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:1994 *D.45079_790 ] [1994])
        (nil)))

(jump_insn 3637 3636 5927 340 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3646)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3646)

(note 5927 3637 5929 341 [bb 341] NOTE_INSN_BASIC_BLOCK)

(jump_insn 5929 5927 5930 341 (set (pc)
        (label_ref 5928)) 223 {*arm_jump}
     (nil)
 -> 5928)

(barrier 5930 5929 5252)

(code_label 5252 5930 3641 342 1513 "" [1 uses])

(note 3641 5252 3642 342 [bb 342] NOTE_INSN_BASIC_BLOCK)

(insn 3642 3641 3643 342 (set (reg:SI 3 r3 [1995])
        (const_int 2 [0x2])) src/switch_core_media.c:3555 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))

(insn 3643 3642 5931 342 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 72 [0x48])) [4 pmap_760->channels+0 S4 A32])
        (reg:SI 3 r3 [1995])) src/switch_core_media.c:3555 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1995])
        (nil)))

(jump_insn 5931 3643 5932 342 (set (pc)
        (label_ref 3655)) src/switch_core_media.c:3555 223 {*arm_jump}
     (nil)
 -> 3655)

(barrier 5932 5931 3646)

(code_label 3646 5932 3647 343 1461 "" [3 uses])

(note 3647 3646 3648 343 [bb 343] NOTE_INSN_BASIC_BLOCK)

(insn 3648 3647 3649 343 (set (reg:SI 3 r3 [1996])
        (const_int 1 [0x1])) src/switch_core_media.c:3557 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 3649 3648 5933 343 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 72 [0x48])) [4 pmap_760->channels+0 S4 A32])
        (reg:SI 3 r3 [1996])) src/switch_core_media.c:3557 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [1996])
        (nil)))

(jump_insn 5933 3649 5934 343 (set (pc)
        (label_ref 3655)) 223 {*arm_jump}
     (nil)
 -> 3655)

(barrier 5934 5933 3652)

(code_label 3652 5934 3653 344 1458 "" [1 uses])

(note 3653 3652 3654 344 [bb 344] NOTE_INSN_BASIC_BLOCK)

(insn 3654 3653 3655 344 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 76 [0x4c])) [4 pmap_760->adv_channels+0 S4 A32])
        (reg:SI 9 r9 [orig:231 D.47922 ] [231])) src/switch_core_media.c:3560 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 9 r9 [orig:231 D.47922 ] [231])
        (nil)))

(code_label 3655 3654 3656 345 1463 "" [2 uses])

(note 3656 3655 3671 345 [bb 345] NOTE_INSN_BASIC_BLOCK)

(note 3671 3656 3689 345 NOTE_INSN_DELETED)

(note 3689 3671 3698 345 NOTE_INSN_DELETED)

(note 3698 3689 3700 345 NOTE_INSN_DELETED)

(note 3700 3698 6611 345 NOTE_INSN_DELETED)

(insn 6611 3700 3657 345 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [35 %sfp+-1156 S4 A32])) src/switch_core_media.c:3563 625 {*arm_movsi_vfp}
     (nil))

(insn 3657 6611 6909 345 (set (reg/f:SI 1 r1 [orig:1997 connection_139->c_address ] [1997])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 16 [0x10])) [2 connection_139->c_address+0 S4 A32])) src/switch_core_media.c:3563 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 124 [0x7c])) [35 %sfp+-1156 S4 A32])
                    (const_int 16 [0x10])) [2 connection_139->c_address+0 S4 A32])
            (nil))))

(insn 6909 3657 6910 345 (set (reg/f:SI 9 r9 [1999])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1086 [0x43e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3563 171 {pic_load_addr_32bit}
     (nil))

(insn 6910 6909 3668 345 (set (reg/f:SI 9 r9 [1999])
        (unspec:SI [
                (reg/f:SI 9 r9 [1999])
                (const_int 8 [0x8])
                (const_int 1086 [0x43e])
            ] 4)) src/switch_core_media.c:3563 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 3668 6910 3669 345 (set (reg:SI 2 r2)
        (reg/f:SI 9 r9 [1999])) src/switch_core_media.c:3563 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 3669 3668 3666 345 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3563 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3666 3669 6173 345 (set (reg:SI 0 r0)
        (reg/v/f:SI 7 r7 [orig:1025 session ] [1025])) src/switch_core_media.c:3563 625 {*arm_movsi_vfp}
     (nil))

(insn 6173 3666 3665 345 (set (reg:SI 12 ip [2004])
        (const_int 3563 [0xdeb])) src/switch_core_media.c:3563 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3563 [0xdeb])
        (nil)))

(insn 3665 6173 3670 345 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [2004])) src/switch_core_media.c:3563 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2004])
        (nil)))

(call_insn 3670 3665 6612 345 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_perform_session_strdup") [flags 0x41]  <function_decl 0x406f3480 switch_core_perform_session_strdup>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3563 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6612 3670 3673 345 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3564 625 {*arm_movsi_vfp}
     (nil))

(insn 3673 6612 3675 345 (set (reg:SI 3 r3 [orig:2005 m_1764->m_port ] [2005])
        (mem/s:SI (plus:SI (reg:SI 12 ip)
                (const_int 20 [0x14])) [26 m_1764->m_port+0 S4 A32])) src/switch_core_media.c:3564 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
                    (const_int 20 [0x14])) [26 m_1764->m_port+0 S4 A32])
            (nil))))

(insn 3675 3673 3674 345 (set (reg/f:SI 1 r1 [orig:2006 mmap_762->rm_fmtp ] [2006])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])
                (const_int 20 [0x14])) [2 mmap_762->rm_fmtp+0 S4 A32])) src/switch_core_media.c:3565 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])
                (const_int 20 [0x14])) [2 mmap_762->rm_fmtp+0 S4 A32])
        (nil)))

(insn 3674 3675 3686 345 (set (mem/s:HI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 68 [0x44])) [13 pmap_760->remote_sdp_port+0 S2 A32])
        (reg:HI 3 r3 [orig:2005 m_1764->m_port ] [2005])) src/switch_core_media.c:3564 178 {*movhi_insn_arch4}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:2005 m_1764->m_port ] [2005])
        (nil)))

(insn 3686 3674 3687 345 (set (reg:SI 2 r2)
        (reg/f:SI 9 r9 [1999])) src/switch_core_media.c:3565 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 3687 3686 3711 345 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3565 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3711 3687 3714 345 (set (reg/v:SI 11 fp [orig:642 j ] [642])
        (plus:SI (reg/v:SI 11 fp [orig:642 j ] [642])
            (const_int 1 [0x1]))) src/switch_core_media.c:3514 4 {*arm_addsi3}
     (nil))

(insn 3714 3711 3672 345 (set (reg:SI 8 r8 [orig:453 ivtmp.1062 ] [453])
        (plus:SI (reg:SI 8 r8 [orig:453 ivtmp.1062 ] [453])
            (const_int 16 [0x10]))) src/switch_core_media.c:3514 4 {*arm_addsi3}
     (nil))

(insn 3672 3714 3684 345 (set (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 64 [0x40])) [2 pmap_760->remote_sdp_ip+0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3563 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 3684 3672 6172 345 (set (reg:SI 0 r0)
        (reg/v/f:SI 7 r7 [orig:1025 session ] [1025])) src/switch_core_media.c:3565 625 {*arm_movsi_vfp}
     (nil))

(insn 6172 3684 3683 345 (set (reg:SI 12 ip [2013])
        (const_int 3565 [0xded])) src/switch_core_media.c:3565 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3565 [0xded])
        (nil)))

(insn 3683 6172 3688 345 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [2013])) src/switch_core_media.c:3565 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2013])
        (nil)))

(call_insn 3688 3683 3713 345 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_perform_session_strdup") [flags 0x41]  <function_decl 0x406f3480 switch_core_perform_session_strdup>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3565 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 3713 3688 3695 345 (var_location:SI j (reg/v:SI 11 fp [orig:642 j ] [642])) -1
     (nil))

(insn 3695 3713 6613 345 (set (reg:SI 3 r3 [2017])
        (const_int 23532 [0x5bec])) src/switch_core_media.c:3568 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23532 [0x5bec])
        (nil)))

(insn 6613 3695 3716 345 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3514 625 {*arm_movsi_vfp}
     (nil))

(insn 3716 6613 3690 345 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 11 fp [orig:642 j ] [642])
            (reg:SI 12 ip))) src/switch_core_media.c:3514 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 3690 3716 3691 345 (set (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 52 [0x34])) [2 pmap_760->rm_fmtp+0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3565 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 3691 3690 3692 345 (set (reg:SI 2 r2 [orig:2014+24 ] [2014])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3567 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 3692 3691 3694 345 (set (reg:SI 2 r2 [2015])
        (lshiftrt:SI (reg:SI 2 r2 [orig:2014+24 ] [2014])
            (const_int 1 [0x1]))) src/switch_core_media.c:3567 119 {*arm_shiftsi3}
     (nil))

(insn 3694 3692 3696 345 (set (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 56 [0x38])) [0 pmap_760->agreed_pt+0 S1 A32])
        (reg:QI 2 r2 [2015])) src/switch_core_media.c:3567 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [2015])
        (nil)))

(insn 3696 3694 3697 345 (set (reg:SI 2 r2 [orig:638 D.44655 ] [638])
        (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [2017])) [4 smh_186->num_negotiated_codecs+0 S4 A32])) src/switch_core_media.c:3568 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23532 [0x5bec])) [4 smh_186->num_negotiated_codecs+0 S4 A32])
        (nil)))

(insn 3697 3696 3705 345 (set (reg:SI 1 r1 [2019])
        (plus:SI (reg:SI 2 r2 [orig:638 D.44655 ] [638])
            (const_int 5824 [0x16c0]))) src/switch_core_media.c:3568 4 {*arm_addsi3}
     (nil))

(insn 3705 3697 3701 345 (set (reg:SI 2 r2 [2025])
        (plus:SI (reg:SI 2 r2 [orig:638 D.44655 ] [638])
            (const_int 1 [0x1]))) src/switch_core_media.c:3568 4 {*arm_addsi3}
     (nil))

(insn 3701 3705 3706 345 (set (reg:SI 1 r1 [2022])
        (plus:SI (mult:SI (reg:SI 1 r1 [2019])
                (const_int 4 [0x4]))
            (reg/v/f:SI 10 sl [orig:233 smh ] [233]))) src/switch_core_media.c:3568 252 {*arith_shiftsi}
     (nil))

(insn 3706 3701 3703 345 (set (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [2017])) [4 smh_186->num_negotiated_codecs+0 S4 A32])
        (reg:SI 2 r2 [2025])) src/switch_core_media.c:3568 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [2017])
        (expr_list:REG_DEAD (reg:SI 2 r2 [2025])
            (nil))))

(insn 3703 3706 3707 345 (set (mem/s/f:SI (plus:SI (reg:SI 1 r1 [2022])
                (const_int 36 [0x24])) [2 smh_186->negotiated_codecs S4 A32])
        (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])) src/switch_core_media.c:3568 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 6 r6 [orig:605 mimp ] [605])
        (expr_list:REG_DEAD (reg:SI 1 r1 [2022])
            (nil))))

(insn 3707 3703 3708 345 (set (reg:SI 3 r3 [orig:2026+24 ] [2026])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 5 r5 [orig:606 mmap ] [606])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3569 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 3708 3707 3710 345 (set (reg:SI 3 r3 [2027])
        (lshiftrt:SI (reg:SI 3 r3 [orig:2026+24 ] [2026])
            (const_int 1 [0x1]))) src/switch_core_media.c:3569 119 {*arm_shiftsi3}
     (nil))

(insn 3710 3708 3717 345 (set (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
                (const_int 57 [0x39])) [0 pmap_760->recv_pt+0 S1 A8])
        (reg:QI 3 r3 [2027])) src/switch_core_media.c:3569 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:604 pmap ] [604])
        (expr_list:REG_DEAD (reg:QI 3 r3 [2027])
            (nil))))

(jump_insn 3717 3710 3720 345 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 3715)
            (pc))) src/switch_core_media.c:3514 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9677 [0x25cd])
            (nil)))
 -> 3715)

(note 3720 3717 6373 346 [bb 346] NOTE_INSN_BASIC_BLOCK)

(insn 6373 3720 99 346 (set (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (reg/v/f:SI 7 r7 [orig:1025 session ] [1025])) 625 {*arm_movsi_vfp}
     (nil))

(insn 99 6373 6614 346 (set (reg:SI 4 r4)
        (const_int 1 [0x1])) src/switch_core_media.c:3510 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 6614 99 5935 346 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3510 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(jump_insn 5935 6614 5936 346 (set (pc)
        (label_ref 3726)) 223 {*arm_jump}
     (nil)
 -> 3726)

(barrier 5936 5935 3721)

(code_label 3721 5936 3722 347 1453 "" [2 uses])

(note 3722 3721 3723 347 [bb 347] NOTE_INSN_BASIC_BLOCK)

(debug_insn 3723 3722 6615 347 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(insn 6615 3723 3724 347 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])) src/switch_core_media.c:3574 625 {*arm_movsi_vfp}
     (nil))

(insn 3724 6615 3725 347 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 8 r8)
            (const_int 0 [0]))) src/switch_core_media.c:3574 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(jump_insn 3725 3724 5545 347 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5549)
            (pc))) src/switch_core_media.c:3574 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil)))
 -> 5549)

(note 5545 3725 98 348 [bb 348] NOTE_INSN_BASIC_BLOCK)

(insn 98 5545 6616 348 (set (reg:SI 12 ip)
        (const_int 0 [0])) src/switch_core_media.c:3574 625 {*arm_movsi_vfp}
     (nil))

(insn 6616 98 5619 348 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3574 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 5619 6616 6617 348 (set (reg:SI 4 r4)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))) 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))
        (nil)))

(insn 6617 5619 3726 348 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])
        (reg:SI 4 r4)) 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(code_label 3726 6617 3727 349 1465 "" [1 uses])

(note 3727 3726 3732 349 [bb 349] NOTE_INSN_BASIC_BLOCK)

(note 3732 3727 3738 349 NOTE_INSN_DELETED)

(note 3738 3732 3739 349 NOTE_INSN_DELETED)

(note 3739 3738 3742 349 NOTE_INSN_DELETED)

(note 3742 3739 3748 349 NOTE_INSN_DELETED)

(note 3748 3742 3749 349 NOTE_INSN_DELETED)

(note 3749 3748 3761 349 NOTE_INSN_DELETED)

(note 3761 3749 3767 349 NOTE_INSN_DELETED)

(note 3767 3761 3768 349 NOTE_INSN_DELETED)

(note 3768 3767 3779 349 NOTE_INSN_DELETED)

(note 3779 3768 3731 349 NOTE_INSN_DELETED)

(insn 3731 3779 6901 349 (set (reg/f:SI 3 r3 [orig:2032 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [2032])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3579 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])
        (nil)))

(insn 6901 3731 6902 349 (set (reg/f:SI 4 r4 [2031])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1090 [0x442])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3579 171 {pic_load_addr_32bit}
     (nil))

(insn 6902 6901 3734 349 (set (reg/f:SI 4 r4 [2031])
        (unspec:SI [
                (reg/f:SI 4 r4 [2031])
                (const_int 8 [0x8])
                (const_int 1090 [0x442])
            ] 4)) src/switch_core_media.c:3579 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
        (nil)))

(insn 3734 6902 3735 349 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) src/switch_core_media.c:3579 625 {*arm_movsi_vfp}
     (nil))

(insn 3735 3734 3736 349 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [2031])) src/switch_core_media.c:3579 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
        (nil)))

(insn 3736 3735 3733 349 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 3 r3 [orig:2032 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [2032])
                    (const_int 68 [0x44])) [13 D.44750_808->remote_sdp_port+0 S2 A32]))) src/switch_core_media.c:3579 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 3733 3736 3737 349 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3579 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(call_insn 3737 3733 3741 349 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_snprintf") [flags 0x41]  <function_decl 0x40685000 switch_snprintf>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3579 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3741 3737 6903 349 (set (reg/f:SI 2 r2 [orig:2037 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [2037])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3580 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])
        (nil)))

(insn 6903 3741 6904 349 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC185") [flags 0x82]  <var_decl 0x4229e420 *.LC185>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1091 [0x443])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3580 171 {pic_load_addr_32bit}
     (nil))

(insn 6904 6903 3746 349 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1091 [0x443])
            ] 4)) src/switch_core_media.c:3580 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC185") [flags 0x82]  <var_decl 0x4229e420 *.LC185>)
        (nil)))

(insn 3746 6904 3745 349 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3580 625 {*arm_movsi_vfp}
     (nil))

(insn 3745 3746 3743 349 (set (reg:SI 2 r2)
        (mem/s/f:SI (plus:SI (reg/f:SI 2 r2 [orig:2037 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [2037])
                (const_int 64 [0x40])) [2 D.44750_812->remote_sdp_ip+0 S4 A32])) src/switch_core_media.c:3580 625 {*arm_movsi_vfp}
     (nil))

(insn 3743 3745 3747 349 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3580 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3747 3743 6905 349 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3580 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6905 3747 6906 349 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC186") [flags 0x82]  <var_decl 0x4229e480 *.LC186>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1092 [0x444])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3581 171 {pic_load_addr_32bit}
     (nil))

(insn 6906 6905 3754 349 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1092 [0x444])
            ] 4)) src/switch_core_media.c:3581 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC186") [flags 0x82]  <var_decl 0x4229e480 *.LC186>)
        (nil)))

(insn 3754 6906 3755 349 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3581 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(insn 3755 3754 3752 349 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3581 625 {*arm_movsi_vfp}
     (nil))

(insn 3752 3755 3756 349 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3581 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3756 3752 3760 349 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3581 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3760 3756 3763 349 (set (reg/f:SI 3 r3 [orig:2046 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [2046])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3592 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1936 [0x790])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map+0 S4 A32])
        (nil)))

(insn 3763 3760 3764 349 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) src/switch_core_media.c:3592 625 {*arm_movsi_vfp}
     (nil))

(insn 3764 3763 3765 349 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [2031])) src/switch_core_media.c:3592 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [2031])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
            (nil))))

(insn 3765 3764 3762 349 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:2046 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].cur_payload_map ] [2046])
                    (const_int 57 [0x39])) [0 D.44750_815->recv_pt+0 S1 A8]))) src/switch_core_media.c:3592 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 3762 3765 3766 349 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3592 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(call_insn 3766 3762 3771 349 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_snprintf") [flags 0x41]  <function_decl 0x40685000 switch_snprintf>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3592 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3771 3766 6907 349 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3593 625 {*arm_movsi_vfp}
     (nil))

(insn 6907 3771 6908 349 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC349") [flags 0x82]  <var_decl 0x404188a0 *.LC349>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1094 [0x446])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3593 171 {pic_load_addr_32bit}
     (nil))

(insn 6908 6907 3773 349 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1094 [0x446])
            ] 4)) src/switch_core_media.c:3593 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC349") [flags 0x82]  <var_decl 0x404188a0 *.LC349>)
        (nil)))

(insn 3773 6908 3774 349 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3593 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(insn 3774 3773 3775 349 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3593 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3775 3774 3776 349 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3593 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 3776 3775 3777 349 (var_location:SI D#75 (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (const_int 1604 [0x644]))) src/switch_core_media.c:3595 -1
     (nil))

(debug_insn 3777 3776 3778 349 (var_location:SI codec (debug_expr:SI D#75)) src/switch_core_media.c:3595 -1
     (nil))

(insn 3778 3777 3780 349 (set (reg:SI 3 r3 [orig:2053 MEM[(struct switch_codec_t *)smh_186 + 1604B].flags ] [2053])
        (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1620 [0x654])) [4 MEM[(struct switch_codec_t *)smh_186 + 1604B].flags+0 S4 A32])) ./src/include/switch_loadable_module.h:538 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1620 [0x654])) [4 MEM[(struct switch_codec_t *)smh_186 + 1604B].flags+0 S4 A32])
        (nil)))

(insn 3780 3778 3781 349 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:2053 MEM[(struct switch_codec_t *)smh_186 + 1604B].flags ] [2053])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0]))) ./src/include/switch_loadable_module.h:538 73 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2053 MEM[(struct switch_codec_t *)smh_186 + 1604B].flags ] [2053])
        (nil)))

(jump_insn 3781 3780 3782 349 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref 3799)
            (pc))) ./src/include/switch_loadable_module.h:538 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3799)

(note 3782 3781 3783 350 [bb 350] NOTE_INSN_BASIC_BLOCK)

(insn 3783 3782 3784 350 (set (reg/f:SI 3 r3 [orig:2054 MEM[(struct switch_codec_t *)smh_186 + 1604B].mutex ] [2054])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1636 [0x664])) [2 MEM[(struct switch_codec_t *)smh_186 + 1604B].mutex+0 S4 A32])) ./src/include/switch_loadable_module.h:538 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1636 [0x664])) [2 MEM[(struct switch_codec_t *)smh_186 + 1604B].mutex+0 S4 A32])
        (nil)))

(insn 3784 3783 3785 350 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:2054 MEM[(struct switch_codec_t *)smh_186 + 1604B].mutex ] [2054])
            (const_int 0 [0]))) ./src/include/switch_loadable_module.h:538 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:2054 MEM[(struct switch_codec_t *)smh_186 + 1604B].mutex ] [2054])
        (nil)))

(jump_insn 3785 3784 3786 350 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3799)
            (pc))) ./src/include/switch_loadable_module.h:538 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 3799)

(note 3786 3785 3787 351 [bb 351] NOTE_INSN_BASIC_BLOCK)

(insn 3787 3786 3788 351 (set (reg/f:SI 3 r3 [orig:2055 MEM[(struct switch_codec_t *)smh_186 + 1604B].codec_interface ] [2055])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1604 [0x644])) [2 MEM[(struct switch_codec_t *)smh_186 + 1604B].codec_interface+0 S4 A32])) ./src/include/switch_loadable_module.h:538 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1604 [0x644])) [2 MEM[(struct switch_codec_t *)smh_186 + 1604B].codec_interface+0 S4 A32])
        (nil)))

(insn 3788 3787 3789 351 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:2055 MEM[(struct switch_codec_t *)smh_186 + 1604B].codec_interface ] [2055])
            (const_int 0 [0]))) ./src/include/switch_loadable_module.h:538 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:2055 MEM[(struct switch_codec_t *)smh_186 + 1604B].codec_interface ] [2055])
        (nil)))

(jump_insn 3789 3788 3790 351 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3799)
            (pc))) ./src/include/switch_loadable_module.h:538 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 3799)

(note 3790 3789 3791 352 [bb 352] NOTE_INSN_BASIC_BLOCK)

(insn 3791 3790 3792 352 (set (reg/f:SI 3 r3 [orig:2056 MEM[(struct switch_codec_t *)smh_186 + 1604B].implementation ] [2056])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1608 [0x648])) [2 MEM[(struct switch_codec_t *)smh_186 + 1604B].implementation+0 S4 A32])) ./src/include/switch_loadable_module.h:538 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1608 [0x648])) [2 MEM[(struct switch_codec_t *)smh_186 + 1604B].implementation+0 S4 A32])
        (nil)))

(insn 3792 3791 3793 352 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:2056 MEM[(struct switch_codec_t *)smh_186 + 1604B].implementation ] [2056])
            (const_int 0 [0]))) ./src/include/switch_loadable_module.h:538 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:2056 MEM[(struct switch_codec_t *)smh_186 + 1604B].implementation ] [2056])
        (nil)))

(jump_insn 3793 3792 3794 352 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3799)
            (pc))) ./src/include/switch_loadable_module.h:538 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 3799)

(note 3794 3793 3796 353 [bb 353] NOTE_INSN_BASIC_BLOCK)

(insn 3796 3794 6171 353 (set (reg:SI 2 r2 [2058])
        (const_int 1 [0x1])) src/switch_core_media.c:3596 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 6171 3796 3798 353 (set (reg:SI 3 r3 [2057])
        (const_int 11488 [0x2ce0])) src/switch_core_media.c:3596 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 11488 [0x2ce0])
        (nil)))

(insn 3798 6171 3799 353 (set (mem/s:QI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [2057])) [0 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].reset_codec+0 S1 A32])
        (reg:QI 2 r2 [2058])) src/switch_core_media.c:3596 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [2057])
        (expr_list:REG_DEAD (reg:QI 2 r2 [2058])
            (nil))))

(code_label 3799 3798 3800 354 1466 "" [4 uses])

(note 3800 3799 3803 354 [bb 354] NOTE_INSN_BASIC_BLOCK)

(note 3803 3800 3808 354 NOTE_INSN_DELETED)

(note 3808 3803 3804 354 NOTE_INSN_DELETED)

(insn 3804 3808 3805 354 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3599 625 {*arm_movsi_vfp}
     (nil))

(insn 3805 3804 6170 354 (set (reg:SI 1 r1)
        (const_int 0 [0])) src/switch_core_media.c:3599 625 {*arm_movsi_vfp}
     (nil))

(insn 6170 3805 3802 354 (set (reg:SI 3 r3 [2061])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3599 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 3802 6170 3806 354 (set (reg/f:SI 3 r3 [orig:2060 smh_186->mparams ] [2060])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [2061])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3599 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 3806 3802 3807 354 (set (reg:SI 2 r2)
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:2060 smh_186->mparams ] [2060])
                (const_int 12 [0xc])) [4 D.44471_821->codec_flags+0 S4 A32])) src/switch_core_media.c:3599 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:2060 smh_186->mparams ] [2060])
        (nil)))

(call_insn 3807 3806 3809 354 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_media_set_codec") [flags 0x1]  <function_decl 0x40945a00 switch_core_media_set_codec>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3599 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 3809 3807 3810 354 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 1 r1 [orig:656 D.45099 ] [656])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3599 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 3810 3809 3811 354 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5553)
            (pc))) src/switch_core_media.c:3599 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5553)

(note 3811 3810 3812 355 [bb 355] NOTE_INSN_BASIC_BLOCK)

(debug_insn 3812 3811 3813 355 (var_location:SI got_audio (const_int 1 [0x1])) src/switch_core_media.c:3600 -1
     (nil))

(insn 3813 3812 3815 355 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3601 625 {*arm_movsi_vfp}
     (nil))

(insn 3815 3813 3816 355 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:3601 625 {*arm_movsi_vfp}
     (nil))

(insn 3816 3815 3817 355 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3601 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3817 3816 102 355 (parallel [
            (call (mem:SI (symbol_ref:SI ("check_ice") [flags 0x3]  <function_decl 0x414f3a00 check_ice>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3601 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 102 3817 6618 355 (set (reg:SI 8 r8)
        (const_int 1 [0x1])) src/switch_core_media.c:3600 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 6618 102 5937 355 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3600 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(jump_insn 5937 6618 5938 355 (set (pc)
        (label_ref 3818)) 223 {*arm_jump}
     (nil)
 -> 3818)

(barrier 5938 5937 5549)

(code_label 5549 5938 5548 356 1560 "" [1 uses])

(note 5548 5549 6619 356 [bb 356] NOTE_INSN_BASIC_BLOCK)

(insn 6619 5548 100 356 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])) src/switch_core_media.c:3574 625 {*arm_movsi_vfp}
     (nil))

(insn 100 6619 101 356 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3574 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 101 100 5939 356 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3574 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(jump_insn 5939 101 5940 356 (set (pc)
        (label_ref 3818)) 223 {*arm_jump}
     (nil)
 -> 3818)

(barrier 5940 5939 5553)

(code_label 5553 5940 5552 357 1561 "" [1 uses])

(note 5552 5553 103 357 [bb 357] NOTE_INSN_BASIC_BLOCK)

(insn 103 5552 6620 357 (set (reg:SI 4 r4)
        (const_int 0 [0])) src/switch_core_media.c:3599 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 6620 103 104 357 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3599 625 {*arm_movsi_vfp}
     (nil))

(insn 104 6620 3818 357 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3603 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(code_label 3818 104 3819 358 1444 "" [3 uses])

(note 3819 3818 3820 358 [bb 358] NOTE_INSN_BASIC_BLOCK)

(debug_insn 3820 3819 3821 358 (var_location:SI got_audio (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])) -1
     (nil))

(debug_insn 3821 3820 6621 358 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(insn 6621 3821 3822 358 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3607 625 {*arm_movsi_vfp}
     (nil))

(insn 3822 6621 3823 358 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 8 r8)
            (const_int 0 [0]))) src/switch_core_media.c:3607 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 3823 3822 3824 358 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3870)
            (pc))) src/switch_core_media.c:3607 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 3870)

(note 3824 3823 3828 359 [bb 359] NOTE_INSN_BASIC_BLOCK)

(note 3828 3824 3825 359 NOTE_INSN_DELETED)

(insn 3825 3828 3826 359 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3607 625 {*arm_movsi_vfp}
     (nil))

(insn 3826 3825 3827 359 (set (reg:SI 1 r1)
        (const_int 8 [0x8])) src/switch_core_media.c:3607 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3827 3826 3829 359 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_media_handle_test_media_flag") [flags 0x1]  <function_decl 0x40945200 switch_media_handle_test_media_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3607 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 3829 3827 3830 359 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3607 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 3830 3829 3831 359 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3839)
            (pc))) src/switch_core_media.c:3607 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 3839)

(note 3831 3830 3832 360 [bb 360] NOTE_INSN_BASIC_BLOCK)

(note 3832 3831 3836 360 NOTE_INSN_DELETED)

(note 3836 3832 3833 360 NOTE_INSN_DELETED)

(insn 3833 3836 3834 360 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3608 625 {*arm_movsi_vfp}
     (nil))

(insn 3834 3833 3835 360 (set (reg:SI 1 r1)
        (const_int 93 [0x5d])) src/switch_core_media.c:3608 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3835 3834 3837 360 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_test_flag") [flags 0x41]  <function_decl 0x40846880 switch_channel_test_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3608 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 3837 3835 3838 360 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3607 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 3838 3837 3839 360 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4013)
            (pc))) src/switch_core_media.c:3607 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4013)

(code_label 3839 3838 3840 361 1468 "" [1 uses])

(note 3840 3839 3841 361 [bb 361] NOTE_INSN_BASIC_BLOCK)

(note 3841 3840 3846 361 NOTE_INSN_DELETED)

(note 3846 3841 3854 361 NOTE_INSN_DELETED)

(insn 3854 3846 3848 361 (set (reg:SI 4 r4 [2075])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3610 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 3848 3854 6169 361 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3609 625 {*arm_movsi_vfp}
     (nil))

(insn 6169 3848 3850 361 (set (reg:SI 3 r3 [2071])
        (const_int 7 [0x7])) src/switch_core_media.c:3609 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 3850 6169 6892 361 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 3 r3 [2071])) src/switch_core_media.c:3609 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [2071])
        (nil)))

(insn 6892 3850 6893 361 (set (reg/f:SI 3 r3 [2073])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC350") [flags 0x82]  <var_decl 0x40418900 *.LC350>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1097 [0x449])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3609 171 {pic_load_addr_32bit}
     (nil))

(insn 6893 6892 3853 361 (set (reg/f:SI 3 r3 [2073])
        (unspec:SI [
                (reg/f:SI 3 r3 [2073])
                (const_int 8 [0x8])
                (const_int 1097 [0x449])
            ] 4)) src/switch_core_media.c:3609 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC350") [flags 0x82]  <var_decl 0x40418900 *.LC350>)
        (nil)))

(insn 3853 6893 3855 361 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 3 r3 [2073])) src/switch_core_media.c:3609 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [2073])
        (nil)))

(insn 3855 3853 3858 361 (set (reg/f:SI 3 r3 [orig:2074 smh_186->mparams ] [2074])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [2075])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3610 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [2075])) [2 smh_186->mparams+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                    (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
            (nil))))

(insn 3858 3855 3856 361 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3609 625 {*arm_movsi_vfp}
     (nil))

(insn 3856 3858 6894 361 (set (reg:SI 12 ip [orig:2076 D.44471_829->te ] [2076])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:2074 smh_186->mparams ] [2074])
                    (const_int 120 [0x78])) [0 D.44471_829->te+0 S1 A32]))) src/switch_core_media.c:3609 153 {*arm_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:2074 smh_186->mparams ] [2074])
        (expr_list:REG_EQUIV (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 12 [0xc])) [0 S4 A32])
            (nil))))

(insn 6894 3856 6895 361 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1095 [0x447])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3609 171 {pic_load_addr_32bit}
     (nil))

(insn 6895 6894 6896 361 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1095 [0x447])
            ] 4)) src/switch_core_media.c:3609 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 6896 6895 6897 361 (set (reg/f:SI 2 r2 [2067])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1096 [0x448])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3609 171 {pic_load_addr_32bit}
     (nil))

(insn 6897 6896 6166 361 (set (reg/f:SI 2 r2 [2067])
        (unspec:SI [
                (reg/f:SI 2 r2 [2067])
                (const_int 8 [0x8])
                (const_int 1096 [0x448])
            ] 4)) src/switch_core_media.c:3609 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6166 6897 3860 361 (set (reg/f:SI 2 r2 [2069])
        (plus:SI (reg/f:SI 2 r2 [2067])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3609 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 3860 6166 3861 361 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [2069])
            (const_int 8 [0x8]))) src/switch_core_media.c:3609 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3861 3860 3857 361 (set (reg:SI 3 r3)
        (const_int 3609 [0xe19])) src/switch_core_media.c:3609 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3609 [0xe19])
        (nil)))

(insn 3857 3861 3862 361 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 12 ip [orig:2076 D.44471_829->te ] [2076])) src/switch_core_media.c:3609 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:2076 D.44471_829->te ] [2076])
        (nil)))

(call_insn 3862 3857 3864 361 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3609 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3864 3862 3865 361 (set (reg/f:SI 3 r3 [orig:2077 smh_186->mparams ] [2077])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [2075])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3611 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [2075])
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                    (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
            (nil))))

(insn 3865 3864 3867 361 (set (reg/v:SI 3 r3 [orig:664 best_te ] [664])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:2077 smh_186->mparams ] [2077])
                    (const_int 120 [0x78])) [0 D.44471_832->te+0 S1 A32]))) src/switch_core_media.c:3611 153 {*arm_zero_extendqisi2_v6}
     (nil))

(debug_insn 3867 3865 3868 361 (var_location:QI best_te (subreg:QI (reg/v:SI 3 r3 [orig:664 best_te ] [664]) 0)) -1
     (nil))

(insn 3868 3867 3869 361 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:664 best_te ] [664])
            (const_int 0 [0]))) src/switch_core_media.c:3614 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 3869 3868 5554 361 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4013)
            (pc))) src/switch_core_media.c:3614 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil)))
 -> 4013)

(note 5554 3869 109 362 [bb 362] NOTE_INSN_BASIC_BLOCK)

(insn 109 5554 3870 362 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])
        (reg/v:SI 3 r3 [orig:664 best_te ] [664])) src/switch_core_media.c:3614 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:664 best_te ] [664])
        (nil)))

(code_label 3870 109 3871 363 1467 "" [1 uses])

(note 3871 3870 3872 363 [bb 363] NOTE_INSN_BASIC_BLOCK)

(insn 3872 3871 3873 363 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 184 [0xb8])) [35 %sfp+-1096 S4 A32])) src/switch_core_media.c:3615 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3873 3872 3874 363 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_direction") [flags 0x41]  <function_decl 0x4085b700 switch_channel_direction>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3615 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 3874 3873 3878 363 (set (reg:SI 5 r5 [orig:665 D.45114 ] [665])
        (reg:SI 0 r0)) src/switch_core_media.c:3615 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 3878 3874 3879 363 (set (reg:SI 4 r4 [2079])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3616 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 3879 3878 5584 363 (set (reg/f:SI 3 r3 [orig:666 D.44471 ] [666])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [2079])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3616 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(debug_insn 5584 3879 3899 363 (var_location:SI D#80 (reg/f:SI 3 r3 [orig:666 D.44471 ] [666])) -1
     (nil))

(insn 3899 5584 6622 363 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3617 625 {*arm_movsi_vfp}
     (nil))

(insn 6622 3899 3881 363 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3616 625 {*arm_movsi_vfp}
     (nil))

(insn 3881 6622 3875 363 (set (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:666 D.44471 ] [666])
                (const_int 120 [0x78])) [0 S1 A32])
        (reg:QI 12 ip)) src/switch_core_media.c:3616 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 12 ip)
        (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:666 D.44471 ] [666])
            (nil))))

(insn 3875 3881 3876 363 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 5 r5 [orig:665 D.45114 ] [665])
            (const_int 1 [0x1]))) src/switch_core_media.c:3615 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 3876 3875 3877 363 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 3937)
            (pc))) src/switch_core_media.c:3615 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 3937)

(note 3877 3876 3885 364 [bb 364] NOTE_INSN_BASIC_BLOCK)

(note 3885 3877 3890 364 NOTE_INSN_DELETED)

(note 3890 3885 3904 364 NOTE_INSN_DELETED)

(note 3904 3890 3905 364 NOTE_INSN_DELETED)

(note 3905 3904 3907 364 NOTE_INSN_DELETED)

(note 3907 3905 3882 364 NOTE_INSN_DELETED)

(debug_insn 3882 3907 3883 364 (var_location:QI D#11 (mem/s/j:QI (plus:SI (debug_expr:SI D#80)
            (const_int 120 [0x78])) [0 D.44471_835->te+0 S1 A32])) src/switch_core_media.c:3616 -1
     (nil))

(debug_insn 3883 3882 6880 364 (var_location:QI te (debug_expr:QI D#11)) src/switch_core_media.c:3616 -1
     (nil))

(insn 6880 3883 6881 364 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1098 [0x44a])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3617 171 {pic_load_addr_32bit}
     (nil))

(insn 6881 6880 6882 364 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1098 [0x44a])
            ] 4)) src/switch_core_media.c:3617 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 6882 6881 6883 364 (set (reg/f:SI 2 r2 [2084])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1099 [0x44b])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3617 171 {pic_load_addr_32bit}
     (nil))

(insn 6883 6882 6164 364 (set (reg/f:SI 2 r2 [2084])
        (unspec:SI [
                (reg/f:SI 2 r2 [2084])
                (const_int 8 [0x8])
                (const_int 1099 [0x44b])
            ] 4)) src/switch_core_media.c:3617 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6164 6883 3901 364 (set (reg/f:SI 2 r2 [2086])
        (plus:SI (reg/f:SI 2 r2 [2084])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3617 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 3901 6164 3902 364 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [2086])
            (const_int 8 [0x8]))) src/switch_core_media.c:3617 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3902 3901 3892 364 (set (reg:SI 3 r3)
        (const_int 3617 [0xe21])) src/switch_core_media.c:3617 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3617 [0xe21])
        (nil)))

(insn 3892 3902 6163 364 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3617 625 {*arm_movsi_vfp}
     (nil))

(insn 6163 3892 3894 364 (set (reg:SI 12 ip [2088])
        (const_int 7 [0x7])) src/switch_core_media.c:3617 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 3894 6163 6885 364 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [2088])) src/switch_core_media.c:3617 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2088])
        (nil)))

(insn 6885 3894 6886 364 (set (reg/f:SI 12 ip [2090])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC351") [flags 0x82]  <var_decl 0x40418960 *.LC351>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1100 [0x44c])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3617 171 {pic_load_addr_32bit}
     (nil))

(insn 6886 6885 3897 364 (set (reg/f:SI 12 ip [2090])
        (unspec:SI [
                (reg/f:SI 12 ip [2090])
                (const_int 8 [0x8])
                (const_int 1100 [0x44c])
            ] 4)) src/switch_core_media.c:3617 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC351") [flags 0x82]  <var_decl 0x40418960 *.LC351>)
        (nil)))

(insn 3897 6886 6623 364 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [2090])) src/switch_core_media.c:3617 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [2090])
        (nil)))

(insn 6623 3897 3898 364 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3617 625 {*arm_movsi_vfp}
     (nil))

(insn 3898 6623 3903 364 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3617 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3903 3898 3909 364 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3617 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3909 3903 6887 364 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3618 625 {*arm_movsi_vfp}
     (nil))

(insn 6887 3909 6888 364 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC352") [flags 0x82]  <var_decl 0x404189c0 *.LC352>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1101 [0x44d])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3618 171 {pic_load_addr_32bit}
     (nil))

(insn 6888 6887 6889 364 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1101 [0x44d])
            ] 4)) src/switch_core_media.c:3618 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC352") [flags 0x82]  <var_decl 0x404189c0 *.LC352>)
        (nil)))

(insn 6889 6888 6890 364 (set (reg:SI 2 r2)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC353") [flags 0x82]  <var_decl 0x40418a20 *.LC353>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1102 [0x44e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3618 171 {pic_load_addr_32bit}
     (nil))

(insn 6890 6889 3912 364 (set (reg:SI 2 r2)
        (unspec:SI [
                (reg:SI 2 r2)
                (const_int 8 [0x8])
                (const_int 1102 [0x44e])
            ] 4)) src/switch_core_media.c:3618 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC353") [flags 0x82]  <var_decl 0x40418a20 *.LC353>)
        (nil)))

(insn 3912 6890 3913 364 (set (reg:SI 3 r3)
        (reg:SI 5 r5 [orig:665 D.45114 ] [665])) src/switch_core_media.c:3618 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(call_insn 3913 3912 3915 364 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3618 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3915 3913 3918 364 (set (reg/f:SI 3 r3 [orig:2096 smh_186->mparams ] [2096])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [2079])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3619 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [2079])
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                    (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
            (nil))))

(insn 3918 3915 3919 364 (set (reg/f:SI 0 r0 [orig:670 D.44605 ] [670])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3620 625 {*arm_movsi_vfp}
     (nil))

(insn 3919 3918 6161 364 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:670 D.44605 ] [670])
            (const_int 0 [0]))) src/switch_core_media.c:3620 199 {*arm_cmpsi_insn}
     (nil))

(insn 6161 3919 3917 364 (set (reg:SI 2 r2 [2098])
        (const_int 0 [0])) src/switch_core_media.c:3619 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))

(insn 3917 6161 3920 364 (set (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:2096 smh_186->mparams ] [2096])
                (const_int 136 [0x88])) [30 D.44471_839->dtmf_type+0 S4 A32])
        (reg:SI 2 r2 [2098])) src/switch_core_media.c:3619 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:2096 smh_186->mparams ] [2096])
        (expr_list:REG_DEAD (reg:SI 2 r2 [2098])
            (nil))))

(jump_insn 3920 3917 3921 364 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5095)
            (pc))) src/switch_core_media.c:3620 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 5095)

(note 3921 3920 3925 365 [bb 365] NOTE_INSN_BASIC_BLOCK)

(note 3925 3921 3926 365 NOTE_INSN_DELETED)

(note 3926 3925 3928 365 NOTE_INSN_DELETED)

(note 3928 3926 3923 365 NOTE_INSN_DELETED)

(insn 3923 3928 3924 365 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3621 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3924 3923 3930 365 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_rtp_set_telephony_event") [flags 0x41]  <function_decl 0x408ceb00 switch_rtp_set_telephony_event>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3621 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 3930 3924 6875 365 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3622 625 {*arm_movsi_vfp}
     (nil))

(insn 6875 3930 6876 365 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC354") [flags 0x82]  <var_decl 0x40418a80 *.LC354>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1103 [0x44f])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3622 171 {pic_load_addr_32bit}
     (nil))

(insn 6876 6875 6877 365 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1103 [0x44f])
            ] 4)) src/switch_core_media.c:3622 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC354") [flags 0x82]  <var_decl 0x40418a80 *.LC354>)
        (nil)))

(insn 6877 6876 6878 365 (set (reg:SI 2 r2)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1104 [0x450])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3622 171 {pic_load_addr_32bit}
     (nil))

(insn 6878 6877 3933 365 (set (reg:SI 2 r2)
        (unspec:SI [
                (reg:SI 2 r2)
                (const_int 8 [0x8])
                (const_int 1104 [0x450])
            ] 4)) src/switch_core_media.c:3622 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
        (nil)))

(insn 3933 6878 3934 365 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3622 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3934 3933 5941 365 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_printf") [flags 0x41]  <function_decl 0x4083dc00 switch_channel_set_variable_printf>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3622 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(jump_insn 5941 3934 5942 365 (set (pc)
        (label_ref 5095)) 223 {*arm_jump}
     (nil)
 -> 5095)

(barrier 5942 5941 3937)

(code_label 3937 5942 3938 366 1470 "" [1 uses])

(note 3938 3937 3947 366 [bb 366] NOTE_INSN_BASIC_BLOCK)

(note 3947 3938 3952 366 NOTE_INSN_DELETED)

(note 3952 3947 3966 366 NOTE_INSN_DELETED)

(note 3966 3952 3967 366 NOTE_INSN_DELETED)

(note 3967 3966 3969 366 NOTE_INSN_DELETED)

(note 3969 3967 3944 366 NOTE_INSN_DELETED)

(insn 3944 3969 3945 366 (set (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:672 D.44471 ] [672])
                (const_int 121 [0x79])) [0 D.44471_845->recv_te+0 S1 A8])
        (reg:QI 12 ip)) src/switch_core_media.c:3625 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 12 ip)
        (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:672 D.44471 ] [672])
            (nil))))

(debug_insn 3945 3944 6864 366 (var_location:QI te (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32]) 0)) src/switch_core_media.c:3625 -1
     (nil))

(insn 6864 3945 6865 366 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1105 [0x451])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3626 171 {pic_load_addr_32bit}
     (nil))

(insn 6865 6864 6866 366 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1105 [0x451])
            ] 4)) src/switch_core_media.c:3626 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 6866 6865 6867 366 (set (reg/f:SI 2 r2 [2110])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1106 [0x452])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3626 171 {pic_load_addr_32bit}
     (nil))

(insn 6867 6866 6159 366 (set (reg/f:SI 2 r2 [2110])
        (unspec:SI [
                (reg/f:SI 2 r2 [2110])
                (const_int 8 [0x8])
                (const_int 1106 [0x452])
            ] 4)) src/switch_core_media.c:3626 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6159 6867 3963 366 (set (reg/f:SI 2 r2 [2112])
        (plus:SI (reg/f:SI 2 r2 [2110])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3626 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 3963 6159 3964 366 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [2112])
            (const_int 8 [0x8]))) src/switch_core_media.c:3626 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 3964 3963 3954 366 (set (reg:SI 3 r3)
        (const_int 3626 [0xe2a])) src/switch_core_media.c:3626 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3626 [0xe2a])
        (nil)))

(insn 3954 3964 6158 366 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3626 625 {*arm_movsi_vfp}
     (nil))

(insn 6158 3954 3956 366 (set (reg:SI 12 ip [2114])
        (const_int 7 [0x7])) src/switch_core_media.c:3626 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 3956 6158 6869 366 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [2114])) src/switch_core_media.c:3626 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2114])
        (nil)))

(insn 6869 3956 6870 366 (set (reg/f:SI 12 ip [2116])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC355") [flags 0x82]  <var_decl 0x40418ae0 *.LC355>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1107 [0x453])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3626 171 {pic_load_addr_32bit}
     (nil))

(insn 6870 6869 3959 366 (set (reg/f:SI 12 ip [2116])
        (unspec:SI [
                (reg/f:SI 12 ip [2116])
                (const_int 8 [0x8])
                (const_int 1107 [0x453])
            ] 4)) src/switch_core_media.c:3626 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC355") [flags 0x82]  <var_decl 0x40418ae0 *.LC355>)
        (nil)))

(insn 3959 6870 6625 366 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [2116])) src/switch_core_media.c:3626 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [2116])
        (nil)))

(insn 6625 3959 3960 366 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3626 625 {*arm_movsi_vfp}
     (nil))

(insn 3960 6625 3965 366 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3626 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3965 3960 3971 366 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3626 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3971 3965 6871 366 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3627 625 {*arm_movsi_vfp}
     (nil))

(insn 6871 3971 6872 366 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC352") [flags 0x82]  <var_decl 0x404189c0 *.LC352>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1108 [0x454])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3627 171 {pic_load_addr_32bit}
     (nil))

(insn 6872 6871 6873 366 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1108 [0x454])
            ] 4)) src/switch_core_media.c:3627 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC352") [flags 0x82]  <var_decl 0x404189c0 *.LC352>)
        (nil)))

(insn 6873 6872 6874 366 (set (reg:SI 2 r2)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC353") [flags 0x82]  <var_decl 0x40418a20 *.LC353>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1109 [0x455])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3627 171 {pic_load_addr_32bit}
     (nil))

(insn 6874 6873 3974 366 (set (reg:SI 2 r2)
        (unspec:SI [
                (reg:SI 2 r2)
                (const_int 8 [0x8])
                (const_int 1109 [0x455])
            ] 4)) src/switch_core_media.c:3627 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC353") [flags 0x82]  <var_decl 0x40418a20 *.LC353>)
        (nil)))

(insn 3974 6874 3975 366 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3627 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3975 3974 3977 366 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3627 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3977 3975 3980 366 (set (reg/f:SI 3 r3 [orig:2122 smh_186->mparams ] [2122])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 4 r4 [2104])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3628 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [2104])
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                    (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
            (nil))))

(insn 3980 3977 3981 366 (set (reg/f:SI 0 r0 [orig:677 D.44605 ] [677])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3629 625 {*arm_movsi_vfp}
     (nil))

(insn 3981 3980 6156 366 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:677 D.44605 ] [677])
            (const_int 0 [0]))) src/switch_core_media.c:3629 199 {*arm_cmpsi_insn}
     (nil))

(insn 6156 3981 3979 366 (set (reg:SI 2 r2 [2124])
        (const_int 0 [0])) src/switch_core_media.c:3628 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))

(insn 3979 6156 3982 366 (set (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:2122 smh_186->mparams ] [2122])
                (const_int 136 [0x88])) [30 D.44471_850->dtmf_type+0 S4 A32])
        (reg:SI 2 r2 [2124])) src/switch_core_media.c:3628 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:2122 smh_186->mparams ] [2122])
        (expr_list:REG_DEAD (reg:SI 2 r2 [2124])
            (nil))))

(jump_insn 3982 3979 3983 366 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5095)
            (pc))) src/switch_core_media.c:3629 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 5095)

(note 3983 3982 3987 367 [bb 367] NOTE_INSN_BASIC_BLOCK)

(note 3987 3983 3988 367 NOTE_INSN_DELETED)

(note 3988 3987 3997 367 NOTE_INSN_DELETED)

(note 3997 3988 4001 367 NOTE_INSN_DELETED)

(note 4001 3997 4002 367 NOTE_INSN_DELETED)

(note 4002 4001 6857 367 NOTE_INSN_DELETED)

(insn 6857 4002 6858 367 (set (reg/f:SI 4 r4 [2129])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1111 [0x457])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3631 171 {pic_load_addr_32bit}
     (nil))

(insn 6858 6857 3985 367 (set (reg/f:SI 4 r4 [2129])
        (unspec:SI [
                (reg/f:SI 4 r4 [2129])
                (const_int 8 [0x8])
                (const_int 1111 [0x457])
            ] 4)) src/switch_core_media.c:3631 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
        (nil)))

(insn 3985 6858 3986 367 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3630 625 {*arm_movsi_vfp}
     (nil))

(call_insn 3986 3985 3994 367 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_rtp_set_telephony_event") [flags 0x41]  <function_decl 0x408ceb00 switch_rtp_set_telephony_event>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3630 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 3994 3986 3995 367 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [2129])) src/switch_core_media.c:3631 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
        (nil)))

(insn 3995 3994 3992 367 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3631 625 {*arm_movsi_vfp}
     (nil))

(insn 3992 3995 6859 367 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3631 625 {*arm_movsi_vfp}
     (nil))

(insn 6859 3992 6860 367 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC354") [flags 0x82]  <var_decl 0x40418a80 *.LC354>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1110 [0x456])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3631 171 {pic_load_addr_32bit}
     (nil))

(insn 6860 6859 3996 367 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1110 [0x456])
            ] 4)) src/switch_core_media.c:3631 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC354") [flags 0x82]  <var_decl 0x40418a80 *.LC354>)
        (nil)))

(call_insn 3996 6860 3998 367 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_printf") [flags 0x41]  <function_decl 0x4083dc00 switch_channel_set_variable_printf>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3631 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 3998 3996 3999 367 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 1528 [0x5f8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 80B].rtp_session+0 S4 A32])) src/switch_core_media.c:3632 625 {*arm_movsi_vfp}
     (nil))

(insn 3999 3998 4000 367 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3632 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4000 3999 4006 367 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_rtp_set_telephony_recv_event") [flags 0x41]  <function_decl 0x408ceb80 switch_rtp_set_telephony_recv_event>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3632 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4006 4000 6861 367 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3633 625 {*arm_movsi_vfp}
     (nil))

(insn 6861 4006 6862 367 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC356") [flags 0x82]  <var_decl 0x40418b40 *.LC356>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1112 [0x458])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3633 171 {pic_load_addr_32bit}
     (nil))

(insn 6862 6861 4008 367 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1112 [0x458])
            ] 4)) src/switch_core_media.c:3633 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC356") [flags 0x82]  <var_decl 0x40418b40 *.LC356>)
        (nil)))

(insn 4008 6862 4009 367 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [2129])) src/switch_core_media.c:3633 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [2129])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
            (nil))))

(insn 4009 4008 4010 367 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32])) src/switch_core_media.c:3633 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4010 4009 5943 367 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_printf") [flags 0x41]  <function_decl 0x4083dc00 switch_channel_set_variable_printf>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3633 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(jump_insn 5943 4010 5944 367 (set (pc)
        (label_ref 5095)) 223 {*arm_jump}
     (nil)
 -> 5095)

(barrier 5944 5943 4013)

(code_label 4013 5944 4014 368 1469 "" [2 uses])

(note 4014 4013 4015 368 [bb 368] NOTE_INSN_BASIC_BLOCK)

(note 4015 4014 4022 368 NOTE_INSN_DELETED)

(note 4022 4015 4017 368 NOTE_INSN_DELETED)

(insn 4017 4022 6855 368 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 184 [0xb8])) [35 %sfp+-1096 S4 A32])) src/switch_core_media.c:3638 625 {*arm_movsi_vfp}
     (nil))

(insn 6855 4017 6856 368 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC357") [flags 0x82]  <var_decl 0x40418ba0 *.LC357>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1114 [0x45a])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3638 171 {pic_load_addr_32bit}
     (nil))

(insn 6856 6855 4019 368 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1114 [0x45a])
            ] 4)) src/switch_core_media.c:3638 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC357") [flags 0x82]  <var_decl 0x40418ba0 *.LC357>)
        (nil)))

(insn 4019 6856 4020 368 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3638 625 {*arm_movsi_vfp}
     (nil))

(insn 4020 4019 4021 368 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:3638 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4021 4020 4023 368 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3638 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 4023 4021 4024 368 (var_location:SI expr (reg:SI 0 r0)) src/switch_core_media.c:3638 -1
     (nil))

(insn 4024 4023 4025 368 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg/f:SI 4 r4 [orig:683 D.45124 ] [683])
                (reg:SI 0 r0))
        ]) ./src/include/switch_utils.h:461 176 {*movsi_compare0}
     (nil))

(jump_insn 4025 4024 4026 368 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5258)
            (pc))) ./src/include/switch_utils.h:461 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 5258)

(note 4026 4025 4027 369 [bb 369] NOTE_INSN_BASIC_BLOCK)

(note 4027 4026 4032 369 NOTE_INSN_DELETED)

(note 4032 4027 6853 369 NOTE_INSN_DELETED)

(insn 6853 4032 6854 369 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC30") [flags 0x82]  <var_decl 0x41de80c0 *.LC30>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1115 [0x45b])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:461 171 {pic_load_addr_32bit}
     (nil))

(insn 6854 6853 4031 369 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1115 [0x45b])
            ] 4)) ./src/include/switch_utils.h:461 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC30") [flags 0x82]  <var_decl 0x41de80c0 *.LC30>)
        (nil)))

(call_insn/i 4031 6854 4033 369 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:461 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4033 4031 4034 369 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:468 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4034 4033 4035 369 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4104)
            (pc))) ./src/include/switch_utils.h:468 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 4104)

(note 4035 4034 4036 370 [bb 370] NOTE_INSN_BASIC_BLOCK)

(note 4036 4035 4041 370 NOTE_INSN_DELETED)

(note 4041 4036 4038 370 NOTE_INSN_DELETED)

(insn 4038 4041 6851 370 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [orig:683 D.45124 ] [683])) ./src/include/switch_utils.h:462 625 {*arm_movsi_vfp}
     (nil))

(insn 6851 4038 6852 370 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC31") [flags 0x82]  <var_decl 0x41de8120 *.LC31>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1116 [0x45c])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:462 171 {pic_load_addr_32bit}
     (nil))

(insn 6852 6851 4040 370 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1116 [0x45c])
            ] 4)) ./src/include/switch_utils.h:462 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82]  <var_decl 0x41de8120 *.LC31>)
        (nil)))

(call_insn/i 4040 6852 4042 370 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:462 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4042 4040 4043 370 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:461 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4043 4042 4044 370 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4104)
            (pc))) ./src/include/switch_utils.h:461 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 4104)

(note 4044 4043 4045 371 [bb 371] NOTE_INSN_BASIC_BLOCK)

(note 4045 4044 4050 371 NOTE_INSN_DELETED)

(note 4050 4045 4047 371 NOTE_INSN_DELETED)

(insn 4047 4050 6849 371 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [orig:683 D.45124 ] [683])) ./src/include/switch_utils.h:463 625 {*arm_movsi_vfp}
     (nil))

(insn 6849 4047 6850 371 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC32") [flags 0x82]  <var_decl 0x41de8180 *.LC32>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1117 [0x45d])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:463 171 {pic_load_addr_32bit}
     (nil))

(insn 6850 6849 4049 371 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1117 [0x45d])
            ] 4)) ./src/include/switch_utils.h:463 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82]  <var_decl 0x41de8180 *.LC32>)
        (nil)))

(call_insn/i 4049 6850 4051 371 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:463 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4051 4049 4052 371 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:462 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4052 4051 4053 371 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4104)
            (pc))) ./src/include/switch_utils.h:462 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 4104)

(note 4053 4052 4054 372 [bb 372] NOTE_INSN_BASIC_BLOCK)

(note 4054 4053 4059 372 NOTE_INSN_DELETED)

(note 4059 4054 4056 372 NOTE_INSN_DELETED)

(insn 4056 4059 6847 372 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [orig:683 D.45124 ] [683])) ./src/include/switch_utils.h:464 625 {*arm_movsi_vfp}
     (nil))

(insn 6847 4056 6848 372 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC33") [flags 0x82]  <var_decl 0x41de81e0 *.LC33>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1118 [0x45e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:464 171 {pic_load_addr_32bit}
     (nil))

(insn 6848 6847 4058 372 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1118 [0x45e])
            ] 4)) ./src/include/switch_utils.h:464 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82]  <var_decl 0x41de81e0 *.LC33>)
        (nil)))

(call_insn/i 4058 6848 4060 372 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:464 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4060 4058 4061 372 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:463 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4061 4060 4062 372 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4104)
            (pc))) ./src/include/switch_utils.h:463 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 4104)

(note 4062 4061 4063 373 [bb 373] NOTE_INSN_BASIC_BLOCK)

(note 4063 4062 4068 373 NOTE_INSN_DELETED)

(note 4068 4063 4065 373 NOTE_INSN_DELETED)

(insn 4065 4068 6845 373 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [orig:683 D.45124 ] [683])) ./src/include/switch_utils.h:465 625 {*arm_movsi_vfp}
     (nil))

(insn 6845 4065 6846 373 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC34") [flags 0x82]  <var_decl 0x41de8240 *.LC34>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1119 [0x45f])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:465 171 {pic_load_addr_32bit}
     (nil))

(insn 6846 6845 4067 373 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1119 [0x45f])
            ] 4)) ./src/include/switch_utils.h:465 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82]  <var_decl 0x41de8240 *.LC34>)
        (nil)))

(call_insn/i 4067 6846 4069 373 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:465 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4069 4067 4070 373 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:464 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4070 4069 4071 373 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4104)
            (pc))) ./src/include/switch_utils.h:464 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 4104)

(note 4071 4070 4072 374 [bb 374] NOTE_INSN_BASIC_BLOCK)

(note 4072 4071 4077 374 NOTE_INSN_DELETED)

(note 4077 4072 4074 374 NOTE_INSN_DELETED)

(insn 4074 4077 6843 374 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [orig:683 D.45124 ] [683])) ./src/include/switch_utils.h:466 625 {*arm_movsi_vfp}
     (nil))

(insn 6843 4074 6844 374 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC35") [flags 0x82]  <var_decl 0x41de82a0 *.LC35>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1120 [0x460])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:466 171 {pic_load_addr_32bit}
     (nil))

(insn 6844 6843 4076 374 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1120 [0x460])
            ] 4)) ./src/include/switch_utils.h:466 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC35") [flags 0x82]  <var_decl 0x41de82a0 *.LC35>)
        (nil)))

(call_insn/i 4076 6844 4078 374 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:466 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4078 4076 4079 374 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:465 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4079 4078 4080 374 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4104)
            (pc))) ./src/include/switch_utils.h:465 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 4104)

(note 4080 4079 4081 375 [bb 375] NOTE_INSN_BASIC_BLOCK)

(note 4081 4080 4086 375 NOTE_INSN_DELETED)

(note 4086 4081 4083 375 NOTE_INSN_DELETED)

(insn 4083 4086 6841 375 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [orig:683 D.45124 ] [683])) ./src/include/switch_utils.h:467 625 {*arm_movsi_vfp}
     (nil))

(insn 6841 4083 6842 375 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC36") [flags 0x82]  <var_decl 0x41de8300 *.LC36>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1121 [0x461])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:467 171 {pic_load_addr_32bit}
     (nil))

(insn 6842 6841 4085 375 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1121 [0x461])
            ] 4)) ./src/include/switch_utils.h:467 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC36") [flags 0x82]  <var_decl 0x41de8300 *.LC36>)
        (nil)))

(call_insn/i 4085 6842 4087 375 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:467 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4087 4085 4088 375 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:466 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4088 4087 4089 375 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4104)
            (pc))) ./src/include/switch_utils.h:466 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil)))
 -> 4104)

(note 4089 4088 4092 376 [bb 376] NOTE_INSN_BASIC_BLOCK)

(note 4092 4089 4090 376 NOTE_INSN_DELETED)

(insn 4090 4092 4091 376 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [orig:683 D.45124 ] [683])) ./src/include/switch_utils.h:468 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4091 4090 4093 376 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_is_number") [flags 0x41]  <function_decl 0x407e7e80 switch_is_number>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:468 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 4093 4091 4094 376 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:467 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4094 4093 4095 376 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5258)
            (pc))) ./src/include/switch_utils.h:467 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5258)

(note 4095 4094 4101 377 [bb 377] NOTE_INSN_BASIC_BLOCK)

(note 4101 4095 4096 377 NOTE_INSN_DELETED)

(debug_insn 4096 4101 4097 377 (var_location:SI __nptr (reg/f:SI 4 r4 [orig:683 D.45124 ] [683])) -1
     (nil))

(insn 4097 4096 4098 377 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [orig:683 D.45124 ] [683])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [orig:683 D.45124 ] [683])
        (nil)))

(insn 4098 4097 4099 377 (set (reg:SI 1 r1)
        (const_int 0 [0])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 4099 4098 4100 377 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4100 4099 4102 377 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 4102 4100 4103 377 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:468 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4103 4102 4104 377 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5258)
            (pc))) ./src/include/switch_utils.h:468 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil)))
 -> 5258)

(code_label 4104 4103 4105 378 1472 "" [7 uses])

(note 4105 4104 4106 378 [bb 378] NOTE_INSN_BASIC_BLOCK)

(note 4106 4105 4107 378 NOTE_INSN_DELETED)

(note 4107 4106 4109 378 NOTE_INSN_DELETED)

(note 4109 4107 4111 378 NOTE_INSN_DELETED)

(insn 4111 4109 6836 378 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3644 625 {*arm_movsi_vfp}
     (nil))

(insn 6836 4111 6837 378 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC352") [flags 0x82]  <var_decl 0x404189c0 *.LC352>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1122 [0x462])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3644 171 {pic_load_addr_32bit}
     (nil))

(insn 6837 6836 6838 378 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1122 [0x462])
            ] 4)) src/switch_core_media.c:3644 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC352") [flags 0x82]  <var_decl 0x404189c0 *.LC352>)
        (nil)))

(insn 6838 6837 6839 378 (set (reg:SI 2 r2)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC358") [flags 0x82]  <var_decl 0x40418c00 *.LC358>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1123 [0x463])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3644 171 {pic_load_addr_32bit}
     (nil))

(insn 6839 6838 4114 378 (set (reg:SI 2 r2)
        (unspec:SI [
                (reg:SI 2 r2)
                (const_int 8 [0x8])
                (const_int 1123 [0x463])
            ] 4)) src/switch_core_media.c:3644 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC358") [flags 0x82]  <var_decl 0x40418c00 *.LC358>)
        (nil)))

(insn 4114 6839 4115 378 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3644 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4115 4114 4120 378 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3644 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 4120 4115 6155 378 (set (reg:SI 2 r2 [2159])
        (const_int 0 [0])) src/switch_core_media.c:3646 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))

(insn 6155 4120 4117 378 (set (reg:SI 3 r3 [2157])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3645 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 4117 6155 6154 378 (set (reg/f:SI 3 r3 [orig:689 D.44471 ] [689])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [2157])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3645 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 6154 4117 4119 378 (set (reg:SI 1 r1 [2158])
        (const_int 2 [0x2])) src/switch_core_media.c:3645 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))

(insn 4119 6154 4122 378 (set (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:689 D.44471 ] [689])
                (const_int 136 [0x88])) [30 S4 A32])
        (reg:SI 1 r1 [2158])) src/switch_core_media.c:3645 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [2158])
        (nil)))

(insn 4122 4119 5585 378 (set (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:689 D.44471 ] [689])
                (const_int 120 [0x78])) [0 S1 A32])
        (reg:QI 2 r2 [2159])) src/switch_core_media.c:3646 180 {*arm_movqi_insn}
     (nil))

(debug_insn 5585 4122 4125 378 (var_location:SI D#81 (reg/f:SI 3 r3 [orig:689 D.44471 ] [689])) -1
     (nil))

(insn 4125 5585 4126 378 (set (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:689 D.44471 ] [689])
                (const_int 121 [0x79])) [0 S1 A8])
        (reg:QI 2 r2 [2159])) src/switch_core_media.c:3646 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:689 D.44471 ] [689])
        (expr_list:REG_DEAD (reg:QI 2 r2 [2159])
            (nil))))

(debug_insn 4126 4125 4127 378 (var_location:QI D#13 (mem/s/j:QI (plus:SI (debug_expr:SI D#81)
            (const_int 121 [0x79])) [0 D.44471_867->recv_te+0 S1 A8])) src/switch_core_media.c:3646 -1
     (nil))

(debug_insn 4127 4126 5945 378 (var_location:QI te (debug_expr:QI D#13)) src/switch_core_media.c:3646 -1
     (nil))

(jump_insn 5945 4127 5946 378 (set (pc)
        (label_ref 5095)) 223 {*arm_jump}
     (nil)
 -> 5095)

(barrier 5946 5945 4130)

(code_label 4130 5946 4131 379 1392 "" [1 uses])

(note 4131 4130 4132 379 [bb 379] NOTE_INSN_BASIC_BLOCK)

(insn 4132 4131 4133 379 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:979 prephitmp.1049 ] [979])
            (const_int 3 [0x3]))) src/switch_core_media.c:3650 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4133 4132 4134 379 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5095)
            (pc))) src/switch_core_media.c:3650 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5580 [0x15cc])
            (nil)))
 -> 5095)

(note 4134 4133 6626 380 [bb 380] NOTE_INSN_BASIC_BLOCK)

(insn 6626 4134 4135 380 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3650 625 {*arm_movsi_vfp}
     (nil))

(insn 4135 6626 4136 380 (set (reg:SI 3 r3 [orig:2163 m_1764->m_port ] [2163])
        (mem/s:SI (plus:SI (reg:SI 12 ip)
                (const_int 20 [0x14])) [26 m_1764->m_port+0 S4 A32])) src/switch_core_media.c:3650 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
                    (const_int 20 [0x14])) [26 m_1764->m_port+0 S4 A32])
            (nil))))

(insn 4136 4135 4137 380 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:2163 m_1764->m_port ] [2163])
            (const_int 0 [0]))) src/switch_core_media.c:3650 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2163 m_1764->m_port ] [2163])
        (nil)))

(jump_insn 4137 4136 4138 380 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5095)
            (pc))) src/switch_core_media.c:3650 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5095)

(note 4138 4137 4159 381 [bb 381] NOTE_INSN_BASIC_BLOCK)

(note 4159 4138 4160 381 NOTE_INSN_DELETED)

(note 4160 4159 4162 381 NOTE_INSN_DELETED)

(note 4162 4160 4139 381 NOTE_INSN_DELETED)

(debug_insn 4139 4162 4140 381 (var_location:SI mimp (const_int 0 [0])) src/switch_core_media.c:3653 -1
     (nil))

(debug_insn 4140 4139 4141 381 (var_location:SI vmatch (const_int 0 [0])) src/switch_core_media.c:3654 -1
     (nil))

(debug_insn 4141 4140 4142 381 (var_location:SI nm_idx (const_int 0 [0])) src/switch_core_media.c:3656 -1
     (nil))

(debug_insn 4142 4141 4147 381 (var_location:SI m_idx (const_int 0 [0])) src/switch_core_media.c:3657 -1
     (nil))

(insn 4147 4142 4148 381 (set (reg:SI 1 r1)
        (const_int 0 [0])) src/switch_core_media.c:3658 625 {*arm_movsi_vfp}
     (nil))

(insn 4148 4147 4146 381 (set (reg:SI 2 r2)
        (const_int 480 [0x1e0])) src/switch_core_media.c:3658 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 480 [0x1e0])
        (nil)))

(insn 4146 4148 4149 381 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))) src/switch_core_media.c:3658 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))
        (nil)))

(call_insn 4149 4146 4154 381 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0x41afec00 memset>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3658 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 4154 4149 4155 381 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 704 [0x2c0]))) src/switch_core_media.c:3659 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 704 [0x2c0]))
        (nil)))

(insn 4155 4154 4156 381 (set (reg:SI 1 r1)
        (const_int 0 [0])) src/switch_core_media.c:3659 625 {*arm_movsi_vfp}
     (nil))

(insn 4156 4155 4157 381 (set (reg:SI 2 r2)
        (const_int 480 [0x1e0])) src/switch_core_media.c:3659 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 480 [0x1e0])
        (nil)))

(call_insn 4157 4156 4164 381 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0x41afec00 memset>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3659 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 4164 4157 6832 381 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3661 625 {*arm_movsi_vfp}
     (nil))

(insn 6832 4164 6833 381 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC359") [flags 0x82]  <var_decl 0x40418de0 *.LC359>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1124 [0x464])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3661 171 {pic_load_addr_32bit}
     (nil))

(insn 6833 6832 6834 381 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1124 [0x464])
            ] 4)) src/switch_core_media.c:3661 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC359") [flags 0x82]  <var_decl 0x40418de0 *.LC359>)
        (nil)))

(insn 6834 6833 6835 381 (set (reg:SI 2 r2)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1125 [0x465])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3661 171 {pic_load_addr_32bit}
     (nil))

(insn 6835 6834 4167 381 (set (reg:SI 2 r2)
        (unspec:SI [
                (reg:SI 2 r2)
                (const_int 8 [0x8])
                (const_int 1125 [0x465])
            ] 4)) src/switch_core_media.c:3661 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
        (nil)))

(insn 4167 6835 4168 381 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3661 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4168 4167 6627 381 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3661 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6627 4168 4171 381 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3664 625 {*arm_movsi_vfp}
     (nil))

(insn 4171 6627 6628 381 (set (reg:SI 8 r8)
        (mem/s/f:SI (plus:SI (reg:SI 8 r8)
                (const_int 48 [0x30])) [2 m_1764->m_connections+0 S4 A32])) src/switch_core_media.c:3664 625 {*arm_movsi_vfp}
     (nil))

(insn 6628 4171 6629 381 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3664 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(insn 6629 6628 4169 381 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:3663 625 {*arm_movsi_vfp}
     (nil))

(insn 4169 6629 4170 381 (set (reg/v/f:SI 12 ip [orig:693 connection ] [693])
        (mem/s/f:SI (plus:SI (reg:SI 8 r8)
                (const_int 36 [0x24])) [2 sdp_198->sdp_connection+0 S4 A32])) src/switch_core_media.c:3663 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(debug_insn 4170 4169 6630 381 (var_location:SI connection (reg/v/f:SI 12 ip [orig:693 connection ] [693])) src/switch_core_media.c:3663 -1
     (nil))

(insn 6630 4170 4172 381 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])) src/switch_core_media.c:3664 625 {*arm_movsi_vfp}
     (nil))

(insn 4172 6630 4173 381 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 8 r8)
            (const_int 0 [0]))) src/switch_core_media.c:3664 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4173 4172 4174 381 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4200)
            (pc))) src/switch_core_media.c:3664 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil)))
 -> 4200)

(note 4174 4173 4175 382 [bb 382] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4175 4174 4176 382 (var_location:SI connection (reg/v/f:SI 12 ip [orig:693 connection ] [693])) -1
     (nil))

(insn 4176 4175 4177 382 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 12 ip [orig:693 connection ] [693])
            (const_int 0 [0]))) src/switch_core_media.c:3668 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4177 4176 4178 382 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5556)
            (pc))) src/switch_core_media.c:3668 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8750 [0x222e])
            (nil)))
 -> 5556)

(note 4178 4177 4179 383 [bb 383] NOTE_INSN_BASIC_BLOCK)

(note 4179 4178 4184 383 NOTE_INSN_DELETED)

(note 4184 4179 4192 383 NOTE_INSN_DELETED)

(insn 4192 4184 6825 383 (set (reg:SI 0 r0)
        (reg:SI 4 r4 [orig:979 prephitmp.1049 ] [979])) src/switch_core_media.c:3669 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))

(insn 6825 4192 6826 383 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1126 [0x466])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3669 171 {pic_load_addr_32bit}
     (nil))

(insn 6826 6825 6827 383 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1126 [0x466])
            ] 4)) src/switch_core_media.c:3669 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 6827 6826 6828 383 (set (reg/f:SI 2 r2 [2180])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1127 [0x467])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3669 171 {pic_load_addr_32bit}
     (nil))

(insn 6828 6827 6152 383 (set (reg/f:SI 2 r2 [2180])
        (unspec:SI [
                (reg/f:SI 2 r2 [2180])
                (const_int 8 [0x8])
                (const_int 1127 [0x467])
            ] 4)) src/switch_core_media.c:3669 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6152 6828 4194 383 (set (reg/f:SI 2 r2 [2182])
        (plus:SI (reg/f:SI 2 r2 [2180])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3669 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 4194 6152 4195 383 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [2182])
            (const_int 8 [0x8]))) src/switch_core_media.c:3669 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 4195 4194 4186 383 (set (reg:SI 3 r3)
        (const_int 3669 [0xe55])) src/switch_core_media.c:3669 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3669 [0xe55])
        (nil)))

(insn 4186 4195 4188 383 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3669 625 {*arm_movsi_vfp}
     (nil))

(insn 4188 4186 6830 383 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 4 r4 [orig:979 prephitmp.1049 ] [979])) src/switch_core_media.c:3669 625 {*arm_movsi_vfp}
     (nil))

(insn 6830 4188 6831 383 (set (reg/f:SI 14 lr [2186])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC99") [flags 0x82]  <var_decl 0x41ff2d80 *.LC99>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1128 [0x468])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3669 171 {pic_load_addr_32bit}
     (nil))

(insn 6831 6830 4191 383 (set (reg/f:SI 14 lr [2186])
        (unspec:SI [
                (reg/f:SI 14 lr [2186])
                (const_int 8 [0x8])
                (const_int 1128 [0x468])
            ] 4)) src/switch_core_media.c:3669 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC99") [flags 0x82]  <var_decl 0x41ff2d80 *.LC99>)
        (nil)))

(insn 4191 6831 133 383 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 14 lr [2186])) src/switch_core_media.c:3669 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 14 lr [2186])
        (nil)))

(insn 133 4191 4196 383 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg/v/f:SI 12 ip [orig:693 connection ] [693])) src/switch_core_media.c:3670 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:693 connection ] [693])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(call_insn 4196 133 4197 383 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3669 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 4197 4196 5947 383 (var_location:QI match (const_int 0 [0])) src/switch_core_media.c:3670 -1
     (nil))

(jump_insn 5947 4197 5948 383 (set (pc)
        (label_ref 5127)) src/switch_core_media.c:3671 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5948 5947 5556)

(code_label 5556 5948 5555 384 1562 "" [1 uses])

(note 5555 5556 110 384 [bb 384] NOTE_INSN_BASIC_BLOCK)

(insn 110 5555 4200 384 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])
        (reg/v/f:SI 12 ip [orig:693 connection ] [693])) src/switch_core_media.c:3668 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:693 connection ] [693])
        (nil)))

(code_label 4200 110 4201 385 1473 "" [1 uses])

(note 4201 4200 6631 385 [bb 385] NOTE_INSN_BASIC_BLOCK)

(insn 6631 4201 4202 385 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3674 625 {*arm_movsi_vfp}
     (nil))

(insn 4202 6631 4204 385 (set (reg/v/f:SI 9 r9 [orig:757 map ] [757])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 40 [0x28])) [2 m_1764->m_rtpmaps+0 S4 A32])) src/switch_core_media.c:3674 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 4204 4202 4205 385 (var_location:SI map (reg/v/f:SI 9 r9 [orig:757 map ] [757])) -1
     (nil))

(debug_insn 4205 4204 4206 385 (var_location:SI m_idx (const_int 0 [0])) -1
     (nil))

(debug_insn 4206 4205 4207 385 (var_location:SI got_video_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) -1
     (nil))

(insn 4207 4206 4208 385 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 9 r9 [orig:757 map ] [757])
            (const_int 0 [0]))) src/switch_core_media.c:3674 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4208 4207 5557 385 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5562)
            (pc))) src/switch_core_media.c:3674 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 5562)

(note 5557 4208 6821 386 [bb 386] NOTE_INSN_BASIC_BLOCK)

(insn 6821 5557 6822 386 (set (reg/f:SI 2 r2 [2604])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1150 [0x47e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3743 171 {pic_load_addr_32bit}
     (nil))

(insn 6822 6821 4611 386 (set (reg/f:SI 2 r2 [2604])
        (unspec:SI [
                (reg/f:SI 2 r2 [2604])
                (const_int 8 [0x8])
                (const_int 1150 [0x47e])
            ] 4)) src/switch_core_media.c:3743 174 {pic_add_dot_plus_eight}
     (nil))

(insn 4611 6822 6823 386 (set (reg/f:SI 2 r2 [2605])
        (plus:SI (reg/f:SI 2 r2 [2604])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3743 4 {*arm_addsi3}
     (nil))

(insn 6823 4611 6824 386 (set (reg/f:SI 3 r3 [2607])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1153 [0x481])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3756 171 {pic_load_addr_32bit}
     (nil))

(insn 6824 6823 4693 386 (set (reg/f:SI 3 r3 [2607])
        (unspec:SI [
                (reg/f:SI 3 r3 [2607])
                (const_int 8 [0x8])
                (const_int 1153 [0x481])
            ] 4)) src/switch_core_media.c:3756 174 {pic_add_dot_plus_eight}
     (nil))

(insn 4693 6824 111 386 (set (reg/f:SI 3 r3 [2608])
        (plus:SI (reg/f:SI 3 r3 [2607])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3756 4 {*arm_addsi3}
     (nil))

(insn 111 4693 6632 386 (set (reg:SI 4 r4)
        (const_int 0 [0])) src/switch_core_media.c:3674 625 {*arm_movsi_vfp}
     (nil))

(insn 6632 111 4612 386 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3674 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 4612 6632 6633 386 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [2605])
            (const_int 8 [0x8]))) src/switch_core_media.c:3743 4 {*arm_addsi3}
     (nil))

(insn 6633 4612 4694 386 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])
        (reg:SI 2 r2)) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn 4694 6633 6634 386 (set (reg:SI 3 r3)
        (plus:SI (reg/f:SI 3 r3 [2608])
            (const_int 8 [0x8]))) src/switch_core_media.c:3756 4 {*arm_addsi3}
     (nil))

(insn 6634 4694 6378 386 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])
        (reg:SI 3 r3)) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 6378 6634 6379 386 (set (reg/v:SI 8 r8 [orig:194 total_codecs ] [194])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [35 %sfp+-1192 S4 A32])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (nil))

(insn 6379 6378 6381 386 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (nil)))

(insn 6381 6379 4730 386 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (nil)))

(code_label 4730 6381 4209 387 1499 "" [1 uses])

(note 4209 4730 4211 387 [bb 387] NOTE_INSN_BASIC_BLOCK)

(note 4211 4209 4210 387 NOTE_INSN_DELETED)

(call_insn 4210 4211 4212 387 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_rtp_has_dtls") [flags 0x41]  <function_decl 0x408d7080 switch_rtp_has_dtls>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3676 236 {*call_value_symbol}
     (nil)
    (nil))

(insn 4212 4210 4213 387 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3676 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4213 4212 4214 387 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4261)
            (pc))) src/switch_core_media.c:3676 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 4261)

(note 4214 4213 4217 388 [bb 388] NOTE_INSN_BASIC_BLOCK)

(note 4217 4214 4215 388 NOTE_INSN_DELETED)

(insn 4215 4217 4216 388 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3676 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4216 4215 4218 388 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("dtls_ok") [flags 0x3]  <function_decl 0x414f3900 dtls_ok>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3676 236 {*call_value_symbol}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 4218 4216 4219 388 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3676 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4219 4218 4220 388 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4261)
            (pc))) src/switch_core_media.c:3676 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4261)

(note 4220 4219 6635 389 [bb 389] NOTE_INSN_BASIC_BLOCK)

(insn 6635 4220 4221 389 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3677 625 {*arm_movsi_vfp}
     (nil))

(insn 4221 6635 4223 389 (set (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 60 [0x3c])) [2 m_1764->m_attributes+0 S4 A32])) src/switch_core_media.c:3677 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 4223 4221 4224 389 (var_location:SI got_video_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) -1
     (nil))

(debug_insn 4224 4223 4225 389 (var_location:SI attr (reg/v/f:SI 4 r4 [orig:507 attr ] [507])) -1
     (nil))

(insn 4225 4224 4226 389 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
            (const_int 0 [0]))) src/switch_core_media.c:3677 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4226 4225 4227 389 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4566)
            (pc))) src/switch_core_media.c:3677 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 4566)

(note 4227 4226 6819 390 [bb 390] NOTE_INSN_BASIC_BLOCK)

(insn 6819 4227 6820 390 (set (reg/f:SI 6 r6 [2603])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC251") [flags 0x82]  <var_decl 0x403448a0 *.LC251>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1129 [0x469])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3678 171 {pic_load_addr_32bit}
     (nil))

(insn 6820 6819 112 390 (set (reg/f:SI 6 r6 [2603])
        (unspec:SI [
                (reg/f:SI 6 r6 [2603])
                (const_int 8 [0x8])
                (const_int 1129 [0x469])
            ] 4)) src/switch_core_media.c:3678 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC251") [flags 0x82]  <var_decl 0x403448a0 *.LC251>)
        (nil)))

(insn 112 6820 6382 390 (set (reg/v/f:SI 5 r5 [orig:700 attr ] [700])
        (reg/v/f:SI 4 r4 [orig:507 attr ] [507])) src/switch_core_media.c:3677 625 {*arm_movsi_vfp}
     (nil))

(insn 6382 112 4255 390 (set (reg/v:SI 7 r7 [orig:179 got_video_crypto ] [179])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) src/switch_core_media.c:3677 625 {*arm_movsi_vfp}
     (nil))

(code_label 4255 6382 4228 391 1478 "" [1 uses])

(note 4228 4255 4229 391 [bb 391] NOTE_INSN_BASIC_BLOCK)

(note 4229 4228 4235 391 NOTE_INSN_DELETED)

(note 4235 4229 4232 391 NOTE_INSN_DELETED)

(insn 4232 4235 4233 391 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:700 attr ] [700])
                (const_int 8 [0x8])) [2 attr_1850->a_name+0 S4 A32])) src/switch_core_media.c:3678 625 {*arm_movsi_vfp}
     (nil))

(insn 4233 4232 4234 391 (set (reg:SI 1 r1)
        (reg/f:SI 6 r6 [2603])) src/switch_core_media.c:3678 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC251") [flags 0x82]  <var_decl 0x403448a0 *.LC251>)
        (nil)))

(call_insn/i 4234 4233 4236 391 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3678 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4236 4234 4237 391 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3678 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4237 4236 4238 391 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4248)
            (pc))) src/switch_core_media.c:3678 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4248)

(note 4238 4237 4239 392 [bb 392] NOTE_INSN_BASIC_BLOCK)

(insn 4239 4238 4240 392 (set (reg/f:SI 3 r3 [orig:699 D.44619 ] [699])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:700 attr ] [700])
                (const_int 12 [0xc])) [2 attr_1850->a_value+0 S4 A32])) src/switch_core_media.c:3678 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 4240 4239 4241 392 (var_location:SI s (reg/f:SI 3 r3 [orig:699 D.44619 ] [699])) src/switch_core_media.c:3678 -1
     (nil))

(insn 4241 4240 4242 392 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:699 D.44619 ] [699])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4242 4241 4243 392 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4248)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 4248)

(note 4243 4242 5648 393 [bb 393] NOTE_INSN_BASIC_BLOCK)

(note 5648 4243 4244 393 NOTE_INSN_DELETED)

(insn 4244 5648 6817 393 (set (reg:SI 3 r3 [orig:2190 *D.44619_889 ] [2190])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [orig:699 D.44619 ] [699]) [0 *D.44619_889+0 S1 A8]))) ./src/include/switch_utils.h:254 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 6817 4244 6818 393 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:2190 *D.44619_889 ] [2190])
            (const_int 0 [0]))) src/switch_core_media.c:3679 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2190 *D.44619_889 ] [2190])
        (nil)))

(insn 6818 6817 4248 393 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 7 r7 [orig:179 got_video_crypto ] [179])
            (const_int 1 [0x1]))) src/switch_core_media.c:3679 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(code_label 4248 6818 4249 394 1477 "" [2 uses])

(note 4249 4248 4250 394 [bb 394] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4250 4249 4251 394 (var_location:SI got_video_crypto (reg/v:SI 7 r7 [orig:179 got_video_crypto ] [179])) -1
     (nil))

(insn 4251 4250 4253 394 (set (reg/v/f:SI 5 r5 [orig:700 attr ] [700])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:700 attr ] [700])
                (const_int 4 [0x4])) [2 attr_1850->a_next+0 S4 A32])) src/switch_core_media.c:3677 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 4253 4251 4254 394 (var_location:SI got_video_crypto (reg/v:SI 7 r7 [orig:179 got_video_crypto ] [179])) -1
     (nil))

(debug_insn 4254 4253 4256 394 (var_location:SI attr (reg/v/f:SI 5 r5 [orig:700 attr ] [700])) -1
     (nil))

(insn 4256 4254 4257 394 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 5 r5 [orig:700 attr ] [700])
            (const_int 0 [0]))) src/switch_core_media.c:3677 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4257 4256 5949 394 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 4255)
            (pc))) src/switch_core_media.c:3677 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 4255)

(note 5949 4257 6388 395 [bb 395] NOTE_INSN_BASIC_BLOCK)

(insn 6388 5949 5950 395 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])
        (reg/v:SI 7 r7 [orig:179 got_video_crypto ] [179])) 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 7 r7 [orig:179 got_video_crypto ] [179])
        (nil)))

(jump_insn 5950 6388 5951 395 (set (pc)
        (label_ref 4563)) 223 {*arm_jump}
     (nil)
 -> 4563)

(barrier 5951 5950 4261)

(code_label 4261 5951 4262 396 1475 "" [2 uses])

(note 4262 4261 4263 396 [bb 396] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4263 4262 6636 396 (var_location:SI got_video_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) -1
     (nil))

(insn 6636 4263 4264 396 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3684 625 {*arm_movsi_vfp}
     (nil))

(insn 4264 6636 4266 396 (set (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 60 [0x3c])) [2 m_1764->m_attributes+0 S4 A32])) src/switch_core_media.c:3684 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 4266 4264 4267 396 (var_location:SI got_video_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) -1
     (nil))

(debug_insn 4267 4266 4268 396 (var_location:SI attr (reg/v/f:SI 4 r4 [orig:507 attr ] [507])) -1
     (nil))

(insn 4268 4267 4269 396 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
            (const_int 0 [0]))) src/switch_core_media.c:3684 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4269 4268 4563 396 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 4566)
            (pc))) src/switch_core_media.c:3684 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 373 [0x175])
            (nil)))
 -> 4566)

(code_label 4563 4269 4273 397 1489 "" [1 uses])

(note 4273 4563 6811 397 [bb 397] NOTE_INSN_BASIC_BLOCK)

(insn 6811 4273 6812 397 (set (reg/f:SI 5 r5 [2600])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC360") [flags 0x82]  <var_decl 0x40418e40 *.LC360>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1130 [0x46a])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3685 171 {pic_load_addr_32bit}
     (nil))

(insn 6812 6811 6813 397 (set (reg/f:SI 5 r5 [2600])
        (unspec:SI [
                (reg/f:SI 5 r5 [2600])
                (const_int 8 [0x8])
                (const_int 1130 [0x46a])
            ] 4)) src/switch_core_media.c:3685 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC360") [flags 0x82]  <var_decl 0x40418e40 *.LC360>)
        (nil)))

(insn 6813 6812 6814 397 (set (reg/f:SI 6 r6 [2601])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC361") [flags 0x82]  <var_decl 0x40418ea0 *.LC361>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1131 [0x46b])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3687 171 {pic_load_addr_32bit}
     (nil))

(insn 6814 6813 6815 397 (set (reg/f:SI 6 r6 [2601])
        (unspec:SI [
                (reg/f:SI 6 r6 [2601])
                (const_int 8 [0x8])
                (const_int 1131 [0x46b])
            ] 4)) src/switch_core_media.c:3687 174 {pic_add_dot_plus_eight}
     (nil))

(insn 6815 6814 6816 397 (set (reg/f:SI 10 sl [2602])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC326") [flags 0x82]  <var_decl 0x40410d20 *.LC326>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1133 [0x46d])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3699 171 {pic_load_addr_32bit}
     (nil))

(insn 6816 6815 5653 397 (set (reg/f:SI 10 sl [2602])
        (unspec:SI [
                (reg/f:SI 10 sl [2602])
                (const_int 8 [0x8])
                (const_int 1133 [0x46d])
            ] 4)) src/switch_core_media.c:3699 174 {pic_add_dot_plus_eight}
     (nil))

(code_label 5653 6816 5652 398 1569 "" [1 uses])

(note 5652 5653 4280 398 [bb 398] NOTE_INSN_BASIC_BLOCK)

(note 4280 5652 4274 398 NOTE_INSN_DELETED)

(insn 4274 4280 4278 398 (set (reg/f:SI 11 fp [orig:701 D.44590 ] [701])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
                (const_int 8 [0x8])) [2 attr_619->a_name+0 S4 A32])) src/switch_core_media.c:3685 625 {*arm_movsi_vfp}
     (nil))

(insn 4278 4274 4277 398 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [2600])) src/switch_core_media.c:3685 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC360") [flags 0x82]  <var_decl 0x40418e40 *.LC360>)
        (nil)))

(insn 4277 4278 4279 398 (set (reg:SI 0 r0)
        (reg/f:SI 11 fp [orig:701 D.44590 ] [701])) src/switch_core_media.c:3685 625 {*arm_movsi_vfp}
     (nil))

(call_insn/i 4279 4277 4281 398 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3685 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4281 4279 4282 398 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3685 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4282 4281 4283 398 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4287)
            (pc))) src/switch_core_media.c:3685 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4287)

(note 4283 4282 4284 399 [bb 399] NOTE_INSN_BASIC_BLOCK)

(insn 4284 4283 4285 399 (set (reg/f:SI 3 r3 [orig:2193 attr_619->a_value ] [2193])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
                (const_int 12 [0xc])) [2 attr_619->a_value+0 S4 A32])) src/switch_core_media.c:3685 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
                (const_int 12 [0xc])) [2 attr_619->a_value+0 S4 A32])
        (nil)))

(insn 4285 4284 4286 399 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:2193 attr_619->a_value ] [2193])
            (const_int 0 [0]))) src/switch_core_media.c:3685 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:2193 attr_619->a_value ] [2193])
        (nil)))

(jump_insn 4286 4285 4287 399 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4556)
            (pc))) src/switch_core_media.c:3685 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil)))
 -> 4556)

(code_label 4287 4286 4288 400 1480 "" [1 uses])

(note 4288 4287 4294 400 [bb 400] NOTE_INSN_BASIC_BLOCK)

(note 4294 4288 4291 400 NOTE_INSN_DELETED)

(insn 4291 4294 4292 400 (set (reg:SI 0 r0)
        (reg/f:SI 11 fp [orig:701 D.44590 ] [701])) src/switch_core_media.c:3687 625 {*arm_movsi_vfp}
     (nil))

(insn 4292 4291 4293 400 (set (reg:SI 1 r1)
        (reg/f:SI 6 r6 [2601])) src/switch_core_media.c:3687 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC361") [flags 0x82]  <var_decl 0x40418ea0 *.LC361>)
        (nil)))

(call_insn/i 4293 4292 4295 400 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3687 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4295 4293 4296 400 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3687 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4296 4295 4297 400 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4331)
            (pc))) src/switch_core_media.c:3687 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4331)

(note 4297 4296 4298 401 [bb 401] NOTE_INSN_BASIC_BLOCK)

(insn 4298 4297 4299 401 (set (reg/f:SI 1 r1 [orig:705 D.44619 ] [705])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
                (const_int 12 [0xc])) [2 attr_619->a_value+0 S4 A32])) src/switch_core_media.c:3688 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 4299 4298 4300 401 (var_location:SI s (reg/f:SI 1 r1 [orig:705 D.44619 ] [705])) src/switch_core_media.c:3688 -1
     (nil))

(insn 4300 4299 4301 401 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 1 r1 [orig:705 D.44619 ] [705])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4301 4300 4302 401 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4556)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 4556)

(note 4302 4301 4303 402 [bb 402] NOTE_INSN_BASIC_BLOCK)

(insn 4303 4302 4304 402 (set (reg:SI 3 r3 [orig:2196 *D.44619_899 ] [2196])
        (zero_extend:SI (mem:QI (reg/f:SI 1 r1 [orig:705 D.44619 ] [705]) [0 *D.44619_899+0 S1 A8]))) ./src/include/switch_utils.h:254 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 4304 4303 4305 402 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:2196 *D.44619_899 ] [2196])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2196 *D.44619_899 ] [2196])
        (nil)))

(jump_insn 4305 4304 5952 402 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4556)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4556)

(note 5952 4305 5954 403 [bb 403] NOTE_INSN_BASIC_BLOCK)

(jump_insn 5954 5952 5955 403 (set (pc)
        (label_ref 5953)) 223 {*arm_jump}
     (nil)
 -> 5953)

(barrier 5955 5954 5310)

(code_label 5310 5955 4309 404 1514 "" [1 uses])

(note 4309 5310 6637 404 [bb 404] NOTE_INSN_BASIC_BLOCK)

(insn 6637 4309 6053 404 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])) src/switch_core_media.c:3690 625 {*arm_movsi_vfp}
     (nil))

(insn 6053 6637 4318 404 (set (reg/f:SI 3 r3 [2200])
        (plus:SI (reg:SI 12 ip)
            (const_int 11392 [0x2c80]))) src/switch_core_media.c:3690 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 4318 6053 4320 404 (set (reg:SI 2 r2 [orig:2206 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].fir ] [2206])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/f:SI 3 r3 [2200])
                    (const_int 18 [0x12])) [0 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].fir+0 S1 A16]))) src/switch_core_media.c:3690 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 4320 4318 4322 404 (set (reg:SI 2 r2 [2207])
        (plus:SI (reg:SI 2 r2 [orig:2206 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].fir ] [2206])
            (const_int 1 [0x1]))) src/switch_core_media.c:3690 4 {*arm_addsi3}
     (nil))

(insn 4322 4320 5313 404 (set (mem/s:QI (plus:SI (reg/f:SI 3 r3 [2200])
                (const_int 18 [0x12])) [0 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].fir+0 S1 A16])
        (reg:QI 2 r2 [2207])) src/switch_core_media.c:3690 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [2207])
        (nil)))

(code_label 5313 4322 4323 405 1515 "" [1 uses])

(note 4323 5313 4324 405 [bb 405] NOTE_INSN_BASIC_BLOCK)

(insn 4324 4323 6638 405 (set (reg:SI 3 r3 [2210])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3697 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 6638 4324 4325 405 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3697 625 {*arm_movsi_vfp}
     (nil))

(insn 4325 6638 6809 405 (set (reg/f:SI 3 r3 [orig:2209 smh_186->mparams ] [2209])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (reg:SI 3 r3 [2210])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3697 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])
                    (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
            (nil))))

(insn 6809 4325 6810 405 (set (reg/f:SI 2 r2 [2212])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC285") [flags 0x82]  <var_decl 0x40377120 *.LC285>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1132 [0x46c])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3697 171 {pic_load_addr_32bit}
     (nil))

(insn 6810 6809 4328 405 (set (reg/f:SI 2 r2 [2212])
        (unspec:SI [
                (reg/f:SI 2 r2 [2212])
                (const_int 8 [0x8])
                (const_int 1132 [0x46c])
            ] 4)) src/switch_core_media.c:3697 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC285") [flags 0x82]  <var_decl 0x40377120 *.LC285>)
        (nil)))

(insn 4328 6810 5956 405 (set (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:2209 smh_186->mparams ] [2209])
                (const_int 84 [0x54])) [2 S4 A32])
        (reg/f:SI 2 r2 [2212])) src/switch_core_media.c:3697 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:2209 smh_186->mparams ] [2209])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [2212])
            (nil))))

(jump_insn 5956 4328 5957 405 (set (pc)
        (label_ref 4556)) 223 {*arm_jump}
     (nil)
 -> 4556)

(barrier 5957 5956 4331)

(code_label 4331 5957 4332 406 1482 "" [1 uses])

(note 4332 4331 4338 406 [bb 406] NOTE_INSN_BASIC_BLOCK)

(note 4338 4332 4335 406 NOTE_INSN_DELETED)

(insn 4335 4338 4336 406 (set (reg:SI 0 r0)
        (reg/f:SI 11 fp [orig:701 D.44590 ] [701])) src/switch_core_media.c:3699 625 {*arm_movsi_vfp}
     (nil))

(insn 4336 4335 4337 406 (set (reg:SI 1 r1)
        (reg/f:SI 10 sl [2602])) src/switch_core_media.c:3699 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC326") [flags 0x82]  <var_decl 0x40410d20 *.LC326>)
        (nil)))

(call_insn/i 4337 4336 4339 406 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3699 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4339 4337 4340 406 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3699 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4340 4339 4341 406 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4392)
            (pc))) src/switch_core_media.c:3699 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4392)

(note 4341 4340 4342 407 [bb 407] NOTE_INSN_BASIC_BLOCK)

(insn 4342 4341 4343 407 (set (reg/f:SI 2 r2 [orig:711 D.44619 ] [711])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
                (const_int 12 [0xc])) [2 attr_619->a_value+0 S4 A32])) src/switch_core_media.c:3699 625 {*arm_movsi_vfp}
     (nil))

(insn 4343 4342 4344 407 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:711 D.44619 ] [711])
            (const_int 0 [0]))) src/switch_core_media.c:3699 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4344 4343 4345 407 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4392)
            (pc))) src/switch_core_media.c:3699 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 4392)

(note 4345 4344 4346 408 [bb 408] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4346 4345 4347 408 (var_location:SI __s2_len (const_int 1 [0x1])) src/switch_core_media.c:3699 -1
     (nil))

(debug_insn 4347 4346 4348 408 (var_location:SI __s1 (reg/f:SI 2 r2 [orig:711 D.44619 ] [711])) src/switch_core_media.c:3699 -1
     (nil))

(debug_insn 4348 4347 4349 408 (var_location:SI D#78 (zero_extend:SI (mem:QI (reg/f:SI 2 r2 [orig:711 D.44619 ] [711]) [0 MEM[(const unsigned char *)D.44619_908]+0 S1 A8]))) src/switch_core_media.c:3699 -1
     (nil))

(debug_insn 4349 4348 4350 408 (var_location:SI __result (plus:SI (debug_expr:SI D#78)
        (const_int -49 [0xffffffffffffffcf]))) src/switch_core_media.c:3699 -1
     (nil))

(insn 4350 4349 4351 408 (set (reg:SI 3 r3 [orig:2215 MEM[(const unsigned char *)D.44619_908] ] [2215])
        (zero_extend:SI (mem:QI (reg/f:SI 2 r2 [orig:711 D.44619 ] [711]) [0 MEM[(const unsigned char *)D.44619_908]+0 S1 A8]))) src/switch_core_media.c:3699 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 4351 4350 4352 408 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:2215 MEM[(const unsigned char *)D.44619_908] ] [2215])
            (const_int 49 [0x31]))) src/switch_core_media.c:3699 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2215 MEM[(const unsigned char *)D.44619_908] ] [2215])
        (nil)))

(jump_insn 4352 4351 4353 408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4392)
            (pc))) src/switch_core_media.c:3699 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4392)

(note 4353 4352 4354 409 [bb 409] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4354 4353 4356 409 (var_location:SI D#79 (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 2 r2 [orig:711 D.44619 ] [711])
                (const_int 1 [0x1])) [0 MEM[(const unsigned char *)D.44619_908 + 1B]+0 S1 A8]))) src/switch_core_media.c:3699 -1
     (nil))

(debug_insn 4356 4354 4357 409 (var_location:SI __result (debug_expr:SI D#79)) -1
     (nil))

(insn 4357 4356 4358 409 (set (reg:SI 7 r7 [orig:2216 MEM[(const unsigned char *)D.44619_908 + 1B] ] [2216])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 2 r2 [orig:711 D.44619 ] [711])
                    (const_int 1 [0x1])) [0 MEM[(const unsigned char *)D.44619_908 + 1B]+0 S1 A8]))) src/switch_core_media.c:3699 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 4358 4357 4359 409 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 7 r7 [orig:2216 MEM[(const unsigned char *)D.44619_908 + 1B] ] [2216])
            (const_int 0 [0]))) src/switch_core_media.c:3699 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4359 4358 4360 409 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4392)
            (pc))) src/switch_core_media.c:3699 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4195 [0x1063])
            (nil)))
 -> 4392)

(note 4360 4359 4361 410 [bb 410] NOTE_INSN_BASIC_BLOCK)

(note 4361 4360 4362 410 NOTE_INSN_DELETED)

(note 4362 4361 4370 410 NOTE_INSN_DELETED)

(note 4370 4362 4375 410 NOTE_INSN_DELETED)

(note 4375 4370 6805 410 NOTE_INSN_DELETED)

(insn 6805 4375 6806 410 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC247") [flags 0x82]  <var_decl 0x40344420 *.LC247>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1134 [0x46e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3700 171 {pic_load_addr_32bit}
     (nil))

(insn 6806 6805 4367 410 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1134 [0x46e])
            ] 4)) src/switch_core_media.c:3700 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC247") [flags 0x82]  <var_decl 0x40344420 *.LC247>)
        (nil)))

(insn 4367 6806 6639 410 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3700 625 {*arm_movsi_vfp}
     (nil))

(insn 6639 4367 4364 410 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3700 625 {*arm_movsi_vfp}
     (nil))

(insn 4364 6639 4368 410 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3700 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(call_insn 4368 4364 4369 410 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3700 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 4369 4368 4371 410 (var_location:SI __nptr (mem/s/f/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
            (const_int 12 [0xc])) [0 attr_619->a_value+0 S4 A32])) src/switch_core_media.c:3701 -1
     (nil))

(insn 4371 4369 4372 410 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
                (const_int 12 [0xc])) [2 attr_619->a_value+0 S4 A32])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 4372 4371 4373 410 (set (reg:SI 1 r1)
        (reg:SI 7 r7 [orig:2216 MEM[(const unsigned char *)D.44619_908 + 1B] ] [2216])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 7 r7 [orig:2216 MEM[(const unsigned char *)D.44619_908 + 1B] ] [2216])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(insn 4373 4372 4374 410 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4374 4373 6640 410 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 6640 4374 4379 410 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3701 625 {*arm_movsi_vfp}
     (nil))

(insn 4379 6640 6148 410 (set (reg/f:SI 2 r2 [2224])
        (plus:SI (reg:SI 12 ip)
            (const_int 13312 [0x3400]))) src/switch_core_media.c:3701 4 {*arm_addsi3}
     (nil))

(insn 6148 4379 4382 410 (set (reg:SI 3 r3 [2225])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3702 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 4382 6148 4383 410 (set (reg/f:SI 3 r3 [orig:717 D.44471 ] [717])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (reg:SI 3 r3 [2225])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3702 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])
                    (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
            (nil))))

(insn 4383 4382 4384 410 (set (reg/f:SI 1 r1 [orig:2226 D.44471_957->rtcp_video_interval_msec ] [2226])
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:717 D.44471 ] [717])
                (const_int 84 [0x54])) [2 D.44471_957->rtcp_video_interval_msec+0 S4 A32])) src/switch_core_media.c:3702 625 {*arm_movsi_vfp}
     (nil))

(insn 4384 4383 4380 410 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 1 r1 [orig:2226 D.44471_957->rtcp_video_interval_msec ] [2226])
            (const_int 0 [0]))) src/switch_core_media.c:3702 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 1 r1 [orig:2226 D.44471_957->rtcp_video_interval_msec ] [2226])
        (nil)))

(insn 4380 4384 4385 410 (set (mem/s:HI (reg/f:SI 2 r2 [2224]) [13 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].remote_rtcp_port+0 S2 A32])
        (reg:HI 0 r0)) src/switch_core_media.c:3701 178 {*movhi_insn_arch4}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [2224])
        (expr_list:REG_DEAD (reg:HI 0 r0)
            (nil))))

(jump_insn 4385 4380 4386 410 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4556)
            (pc))) src/switch_core_media.c:3702 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil)))
 -> 4556)

(note 4386 4385 6803 411 [bb 411] NOTE_INSN_BASIC_BLOCK)

(insn 6803 4386 6804 411 (set (reg/f:SI 2 r2 [2228])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC327") [flags 0x82]  <var_decl 0x40410d80 *.LC327>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1135 [0x46f])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3703 171 {pic_load_addr_32bit}
     (nil))

(insn 6804 6803 4389 411 (set (reg/f:SI 2 r2 [2228])
        (unspec:SI [
                (reg/f:SI 2 r2 [2228])
                (const_int 8 [0x8])
                (const_int 1135 [0x46f])
            ] 4)) src/switch_core_media.c:3703 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC327") [flags 0x82]  <var_decl 0x40410d80 *.LC327>)
        (nil)))

(insn 4389 6804 5958 411 (set (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [orig:717 D.44471 ] [717])
                (const_int 84 [0x54])) [2 S4 A32])
        (reg/f:SI 2 r2 [2228])) src/switch_core_media.c:3703 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:717 D.44471 ] [717])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [2228])
            (nil))))

(jump_insn 5958 4389 5959 411 (set (pc)
        (label_ref 4556)) 223 {*arm_jump}
     (nil)
 -> 4556)

(barrier 5959 5958 4392)

(code_label 4392 5959 4393 412 1484 "" [4 uses])

(note 4393 4392 6641 412 [bb 412] NOTE_INSN_BASIC_BLOCK)

(insn 6641 4393 4394 412 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) src/switch_core_media.c:3705 625 {*arm_movsi_vfp}
     (nil))

(insn 4394 6641 4395 412 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3705 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 4395 4394 4396 412 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4556)
            (pc))) src/switch_core_media.c:3705 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4556)

(note 4396 4395 4397 413 [bb 413] NOTE_INSN_BASIC_BLOCK)

(note 4397 4396 4402 413 NOTE_INSN_DELETED)

(note 4402 4397 4399 413 NOTE_INSN_DELETED)

(insn 4399 4402 6801 413 (set (reg:SI 0 r0)
        (reg/f:SI 11 fp [orig:701 D.44590 ] [701])) src/switch_core_media.c:3705 625 {*arm_movsi_vfp}
     (nil))

(insn 6801 4399 6802 413 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC328") [flags 0x82]  <var_decl 0x40410de0 *.LC328>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1136 [0x470])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3705 171 {pic_load_addr_32bit}
     (nil))

(insn 6802 6801 4401 413 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1136 [0x470])
            ] 4)) src/switch_core_media.c:3705 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC328") [flags 0x82]  <var_decl 0x40410de0 *.LC328>)
        (nil)))

(call_insn/i 4401 6802 4403 413 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3705 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4403 4401 4404 413 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3705 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4404 4403 4405 413 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4556)
            (pc))) src/switch_core_media.c:3705 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4556)

(note 4405 4404 4406 414 [bb 414] NOTE_INSN_BASIC_BLOCK)

(insn 4406 4405 4407 414 (set (reg/f:SI 7 r7 [orig:720 prephitmp.1031 ] [720])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
                (const_int 12 [0xc])) [2 attr_619->a_value+0 S4 A32])) src/switch_core_media.c:3705 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 4407 4406 4408 414 (var_location:SI s (reg/f:SI 7 r7 [orig:720 prephitmp.1031 ] [720])) src/switch_core_media.c:3705 -1
     (nil))

(insn 4408 4407 4409 414 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 7 r7 [orig:720 prephitmp.1031 ] [720])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4409 4408 4410 414 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4556)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 4556)

(note 4410 4409 4411 415 [bb 415] NOTE_INSN_BASIC_BLOCK)

(insn 4411 4410 4412 415 (set (reg:SI 3 r3 [orig:2231 *prephitmp.1031_962 ] [2231])
        (zero_extend:SI (mem:QI (reg/f:SI 7 r7 [orig:720 prephitmp.1031 ] [720]) [0 *prephitmp.1031_962+0 S1 A8]))) ./src/include/switch_utils.h:254 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 4412 4411 4413 415 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:2231 *prephitmp.1031_962 ] [2231])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2231 *prephitmp.1031_962 ] [2231])
        (nil)))

(jump_insn 4413 4412 5960 415 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4556)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4556)

(note 5960 4413 5962 416 [bb 416] NOTE_INSN_BASIC_BLOCK)

(jump_insn 5962 5960 5963 416 (set (pc)
        (label_ref 5961)) 223 {*arm_jump}
     (nil)
 -> 5961)

(barrier 5963 5962 5319)

(code_label 5319 5963 4417 417 1516 "" [1 uses])

(note 4417 5319 4418 417 [bb 417] NOTE_INSN_BASIC_BLOCK)

(note 4418 4417 4419 417 NOTE_INSN_DELETED)

(note 4419 4418 4426 417 NOTE_INSN_DELETED)

(note 4426 4419 6642 417 NOTE_INSN_DELETED)

(insn 6642 4426 4421 417 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3709 625 {*arm_movsi_vfp}
     (nil))

(insn 4421 6642 6799 417 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3709 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6799 4421 6800 417 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC329") [flags 0x82]  <var_decl 0x40410e40 *.LC329>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1137 [0x471])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3709 171 {pic_load_addr_32bit}
     (nil))

(insn 6800 6799 4423 417 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1137 [0x471])
            ] 4)) src/switch_core_media.c:3709 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC329") [flags 0x82]  <var_decl 0x40410e40 *.LC329>)
        (nil)))

(insn 4423 6800 4424 417 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3709 625 {*arm_movsi_vfp}
     (nil))

(insn 4424 4423 4425 417 (set (reg:SI 3 r3)
        (const_int -1 [0xffffffffffffffff])) src/switch_core_media.c:3709 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4425 4424 4427 417 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_get_variable_dup") [flags 0x41]  <function_decl 0x40846280 switch_channel_get_variable_dup>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3709 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 4427 4425 4428 417 (var_location:SI expr (reg:SI 0 r0)) src/switch_core_media.c:3709 -1
     (nil))

(insn 4428 4427 4429 417 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg/f:SI 7 r7 [orig:725 D.45227 ] [725])
                (reg:SI 0 r0))
        ]) ./src/include/switch_utils.h:429 176 {*movsi_compare0}
     (nil))

(jump_insn 4429 4428 4430 417 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5329)
            (pc))) ./src/include/switch_utils.h:429 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 5329)

(note 4430 4429 4431 418 [bb 418] NOTE_INSN_BASIC_BLOCK)

(note 4431 4430 4436 418 NOTE_INSN_DELETED)

(note 4436 4431 6797 418 NOTE_INSN_DELETED)

(insn 6797 4436 6798 418 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC23") [flags 0x82]  <var_decl 0x41d93840 *.LC23>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1138 [0x472])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:429 171 {pic_load_addr_32bit}
     (nil))

(insn 6798 6797 4435 418 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1138 [0x472])
            ] 4)) ./src/include/switch_utils.h:429 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC23") [flags 0x82]  <var_decl 0x41d93840 *.LC23>)
        (nil)))

(call_insn/i 4435 6798 4437 418 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:429 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4437 4435 4438 418 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:436 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4438 4437 4439 418 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7401)
            (pc))) ./src/include/switch_utils.h:436 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7401)

(note 4439 4438 4440 419 [bb 419] NOTE_INSN_BASIC_BLOCK)

(note 4440 4439 4445 419 NOTE_INSN_DELETED)

(note 4445 4440 4442 419 NOTE_INSN_DELETED)

(insn 4442 4445 6795 419 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:725 D.45227 ] [725])) ./src/include/switch_utils.h:430 625 {*arm_movsi_vfp}
     (nil))

(insn 6795 4442 6796 419 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC24") [flags 0x82]  <var_decl 0x41d938a0 *.LC24>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1139 [0x473])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:430 171 {pic_load_addr_32bit}
     (nil))

(insn 6796 6795 4444 419 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1139 [0x473])
            ] 4)) ./src/include/switch_utils.h:430 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82]  <var_decl 0x41d938a0 *.LC24>)
        (nil)))

(call_insn/i 4444 6796 4446 419 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:430 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4446 4444 4447 419 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:429 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4447 4446 4448 419 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7401)
            (pc))) ./src/include/switch_utils.h:429 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7401)

(note 4448 4447 4449 420 [bb 420] NOTE_INSN_BASIC_BLOCK)

(note 4449 4448 4454 420 NOTE_INSN_DELETED)

(note 4454 4449 4451 420 NOTE_INSN_DELETED)

(insn 4451 4454 6793 420 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:725 D.45227 ] [725])) ./src/include/switch_utils.h:431 625 {*arm_movsi_vfp}
     (nil))

(insn 6793 4451 6794 420 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1140 [0x474])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:431 171 {pic_load_addr_32bit}
     (nil))

(insn 6794 6793 4453 420 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1140 [0x474])
            ] 4)) ./src/include/switch_utils.h:431 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82]  <var_decl 0x41d93900 *.LC25>)
        (nil)))

(call_insn/i 4453 6794 4455 420 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:431 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4455 4453 4456 420 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:430 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4456 4455 4457 420 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7401)
            (pc))) ./src/include/switch_utils.h:430 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7401)

(note 4457 4456 4458 421 [bb 421] NOTE_INSN_BASIC_BLOCK)

(note 4458 4457 4463 421 NOTE_INSN_DELETED)

(note 4463 4458 4460 421 NOTE_INSN_DELETED)

(insn 4460 4463 6791 421 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:725 D.45227 ] [725])) ./src/include/switch_utils.h:432 625 {*arm_movsi_vfp}
     (nil))

(insn 6791 4460 6792 421 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC26") [flags 0x82]  <var_decl 0x41d93960 *.LC26>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1141 [0x475])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:432 171 {pic_load_addr_32bit}
     (nil))

(insn 6792 6791 4462 421 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1141 [0x475])
            ] 4)) ./src/include/switch_utils.h:432 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82]  <var_decl 0x41d93960 *.LC26>)
        (nil)))

(call_insn/i 4462 6792 4464 421 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:432 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4464 4462 4465 421 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:431 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4465 4464 4466 421 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7401)
            (pc))) ./src/include/switch_utils.h:431 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7401)

(note 4466 4465 4467 422 [bb 422] NOTE_INSN_BASIC_BLOCK)

(note 4467 4466 4472 422 NOTE_INSN_DELETED)

(note 4472 4467 4469 422 NOTE_INSN_DELETED)

(insn 4469 4472 6789 422 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:725 D.45227 ] [725])) ./src/include/switch_utils.h:433 625 {*arm_movsi_vfp}
     (nil))

(insn 6789 4469 6790 422 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC27") [flags 0x82]  <var_decl 0x41d939c0 *.LC27>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1142 [0x476])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:433 171 {pic_load_addr_32bit}
     (nil))

(insn 6790 6789 4471 422 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1142 [0x476])
            ] 4)) ./src/include/switch_utils.h:433 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC27") [flags 0x82]  <var_decl 0x41d939c0 *.LC27>)
        (nil)))

(call_insn/i 4471 6790 4473 422 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:433 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4473 4471 4474 422 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:432 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4474 4473 4475 422 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7401)
            (pc))) ./src/include/switch_utils.h:432 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7401)

(note 4475 4474 4476 423 [bb 423] NOTE_INSN_BASIC_BLOCK)

(note 4476 4475 4481 423 NOTE_INSN_DELETED)

(note 4481 4476 4478 423 NOTE_INSN_DELETED)

(insn 4478 4481 6787 423 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:725 D.45227 ] [725])) ./src/include/switch_utils.h:434 625 {*arm_movsi_vfp}
     (nil))

(insn 6787 4478 6788 423 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC28") [flags 0x82]  <var_decl 0x41d93a20 *.LC28>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1143 [0x477])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:434 171 {pic_load_addr_32bit}
     (nil))

(insn 6788 6787 4480 423 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1143 [0x477])
            ] 4)) ./src/include/switch_utils.h:434 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC28") [flags 0x82]  <var_decl 0x41d93a20 *.LC28>)
        (nil)))

(call_insn/i 4480 6788 4482 423 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:434 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4482 4480 4483 423 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:433 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4483 4482 4484 423 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7401)
            (pc))) ./src/include/switch_utils.h:433 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 7401)

(note 4484 4483 4485 424 [bb 424] NOTE_INSN_BASIC_BLOCK)

(note 4485 4484 4490 424 NOTE_INSN_DELETED)

(note 4490 4485 4487 424 NOTE_INSN_DELETED)

(insn 4487 4490 6785 424 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:725 D.45227 ] [725])) ./src/include/switch_utils.h:435 625 {*arm_movsi_vfp}
     (nil))

(insn 6785 4487 6786 424 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC29") [flags 0x82]  <var_decl 0x41d93a80 *.LC29>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1144 [0x478])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) ./src/include/switch_utils.h:435 171 {pic_load_addr_32bit}
     (nil))

(insn 6786 6785 4489 424 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1144 [0x478])
            ] 4)) ./src/include/switch_utils.h:435 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC29") [flags 0x82]  <var_decl 0x41d93a80 *.LC29>)
        (nil)))

(call_insn/i 4489 6786 4491 424 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:435 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4491 4489 4492 424 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:434 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4492 4491 4493 424 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 7401)
            (pc))) ./src/include/switch_utils.h:434 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil)))
 -> 7401)

(note 4493 4492 4496 425 [bb 425] NOTE_INSN_BASIC_BLOCK)

(note 4496 4493 4494 425 NOTE_INSN_DELETED)

(insn 4494 4496 4495 425 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:725 D.45227 ] [725])) ./src/include/switch_utils.h:436 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4495 4494 4497 425 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_is_number") [flags 0x41]  <function_decl 0x407e7e80 switch_is_number>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./src/include/switch_utils.h:436 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 4497 4495 4498 425 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:435 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4498 4497 4499 425 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5329)
            (pc))) ./src/include/switch_utils.h:435 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5329)

(note 4499 4498 4505 426 [bb 426] NOTE_INSN_BASIC_BLOCK)

(note 4505 4499 4500 426 NOTE_INSN_DELETED)

(debug_insn 4500 4505 4501 426 (var_location:SI __nptr (reg/f:SI 7 r7 [orig:725 D.45227 ] [725])) -1
     (nil))

(insn 4501 4500 4502 426 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:725 D.45227 ] [725])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 4502 4501 4503 426 (set (reg:SI 1 r1)
        (const_int 0 [0])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 4503 4502 4504 426 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4504 4503 4506 426 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 4506 4504 4507 426 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) ./src/include/switch_utils.h:436 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4507 4506 4509 426 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5329)
            (pc))) ./src/include/switch_utils.h:436 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil)))
 -> 5329)

(note 4509 4507 7402 427 [bb 427] NOTE_INSN_BASIC_BLOCK)

(jump_insn 7402 4509 7403 427 (set (pc)
        (label_ref 7401)) -1
     (nil)
 -> 7401)

(barrier 7403 7402 5331)

(code_label 5331 7403 4513 428 1517 "" [1 uses])

(note 4513 5331 6398 428 [bb 428] NOTE_INSN_BASIC_BLOCK)

(insn 6398 4513 6399 428 (set (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(insn 6399 6398 4514 428 (set (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(note 4514 6399 4519 428 NOTE_INSN_DELETED)

(note 4519 4514 4522 428 NOTE_INSN_DELETED)

(insn 4522 4519 4527 428 (set (reg:SI 12 ip [2256])
        (const_int 3 [0x3])) src/switch_core_media.c:3711 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))

(insn 4527 4522 6778 428 (set (reg:SI 0 r0)
        (reg:SI 12 ip [2256])) src/switch_core_media.c:3711 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))

(insn 6778 4527 6779 428 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1145 [0x479])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3711 171 {pic_load_addr_32bit}
     (nil))

(insn 6779 6778 6780 428 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1145 [0x479])
            ] 4)) src/switch_core_media.c:3711 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 6780 6779 6781 428 (set (reg/f:SI 2 r2 [2252])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1146 [0x47a])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3711 171 {pic_load_addr_32bit}
     (nil))

(insn 6781 6780 6146 428 (set (reg/f:SI 2 r2 [2252])
        (unspec:SI [
                (reg/f:SI 2 r2 [2252])
                (const_int 8 [0x8])
                (const_int 1146 [0x47a])
            ] 4)) src/switch_core_media.c:3711 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6146 6781 4529 428 (set (reg/f:SI 2 r2 [2254])
        (plus:SI (reg/f:SI 2 r2 [2252])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3711 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 4529 6146 4530 428 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [2254])
            (const_int 8 [0x8]))) src/switch_core_media.c:3711 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 4530 4529 4521 428 (set (reg:SI 3 r3)
        (const_int 3711 [0xe7f])) src/switch_core_media.c:3711 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3711 [0xe7f])
        (nil)))

(insn 4521 4530 4523 428 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3711 625 {*arm_movsi_vfp}
     (nil))

(insn 4523 4521 6783 428 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [2256])) src/switch_core_media.c:3711 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2256])
        (nil)))

(insn 6783 4523 6784 428 (set (reg/f:SI 12 ip [2258])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC330") [flags 0x82]  <var_decl 0x40410ea0 *.LC330>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1147 [0x47b])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3711 171 {pic_load_addr_32bit}
     (nil))

(insn 6784 6783 4526 428 (set (reg/f:SI 12 ip [2258])
        (unspec:SI [
                (reg/f:SI 12 ip [2258])
                (const_int 8 [0x8])
                (const_int 1147 [0x47b])
            ] 4)) src/switch_core_media.c:3711 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC330") [flags 0x82]  <var_decl 0x40410ea0 *.LC330>)
        (nil)))

(insn 4526 6784 134 428 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [2258])) src/switch_core_media.c:3711 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [2258])
        (nil)))

(insn 134 4526 6643 428 (set (reg:SI 4 r4)
        (const_int 0 [0])) src/switch_core_media.c:3712 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 6643 134 4531 428 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3712 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4531 6643 4532 428 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3711 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 4532 4531 5966 428 (var_location:QI match (const_int 0 [0])) src/switch_core_media.c:3712 -1
     (nil))

(jump_insn 5966 4532 5967 428 (set (pc)
        (label_ref 5127)) src/switch_core_media.c:3713 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5967 5966 4535)

(code_label 4535 5967 4536 429 1488 "" [2 uses])

(note 4536 4535 4543 429 [bb 429] NOTE_INSN_BASIC_BLOCK)

(note 4543 4536 4545 429 NOTE_INSN_DELETED)

(note 4545 4543 4537 429 NOTE_INSN_DELETED)

(debug_insn 4537 4545 4538 429 (var_location:SI crypto (reg/f:SI 7 r7 [orig:720 prephitmp.1031 ] [720])) src/switch_core_media.c:3717 -1
     (nil))

(debug_insn 4538 4537 4540 429 (var_location:SI __nptr (reg/f:SI 7 r7 [orig:720 prephitmp.1031 ] [720])) src/switch_core_media.c:3717 -1
     (nil))

(insn 4540 4538 4541 429 (set (reg:SI 1 r1)
        (const_int 0 [0])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 4541 4540 4539 429 (set (reg:SI 2 r2)
        (const_int 10 [0xa])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(insn 4539 4541 4542 429 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:720 prephitmp.1031 ] [720])) /usr/include/stdlib.h:286 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4542 4539 4544 429 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strtol") [flags 0x41]  <function_decl 0x40340100 strtol>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /usr/include/stdlib.h:286 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(debug_insn 4544 4542 6776 429 (var_location:SI crypto_tag (clobber (const_int 0 [0]))) src/switch_core_media.c:3718 -1
     (nil))

(insn 6776 4544 6777 429 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC362") [flags 0x82]  <var_decl 0x40418f00 *.LC362>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1148 [0x47c])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3720 171 {pic_load_addr_32bit}
     (nil))

(insn 6777 6776 4551 429 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1148 [0x47c])
            ] 4)) src/switch_core_media.c:3720 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC362") [flags 0x82]  <var_decl 0x40418f00 *.LC362>)
        (nil)))

(insn 4551 6777 4552 429 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) src/switch_core_media.c:3720 625 {*arm_movsi_vfp}
     (nil))

(insn 4552 4551 6644 429 (set (reg:SI 3 r3)
        (reg/f:SI 7 r7 [orig:720 prephitmp.1031 ] [720])) src/switch_core_media.c:3720 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 7 r7 [orig:720 prephitmp.1031 ] [720])
        (nil)))

(insn 6644 4552 4548 429 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 92 [0x5c])) [35 %sfp+-1188 S4 A32])) src/switch_core_media.c:3720 625 {*arm_movsi_vfp}
     (nil))

(insn 4548 6644 4547 429 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3720 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 4547 4548 4549 429 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3720 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 4549 4547 4553 429 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3720 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4553 4549 4554 429 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_session_check_incoming_crypto") [flags 0x1]  <function_decl 0x40945400 switch_core_session_check_incoming_crypto>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3720 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 4554 4553 4555 429 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3720 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 4555 4554 4556 429 (var_location:SI got_video_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) src/switch_core_media.c:3720 -1
     (nil))

(code_label 4556 4555 4557 430 1481 "" [10 uses])

(note 4557 4556 4558 430 [bb 430] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4558 4557 4559 430 (var_location:SI got_video_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) -1
     (nil))

(insn 4559 4558 4561 430 (set (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
                (const_int 4 [0x4])) [2 attr_619->a_next+0 S4 A32])) src/switch_core_media.c:3684 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 4561 4559 4562 430 (var_location:SI got_video_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) -1
     (nil))

(debug_insn 4562 4561 4564 430 (var_location:SI attr (reg/v/f:SI 4 r4 [orig:507 attr ] [507])) -1
     (nil))

(insn 4564 4562 4565 430 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
            (const_int 0 [0]))) src/switch_core_media.c:3684 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4565 4564 4566 430 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5653)
            (pc))) src/switch_core_media.c:3684 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 5653)

(code_label 4566 4565 4567 431 1476 "" [2 uses])

(note 4567 4566 4568 431 [bb 431] NOTE_INSN_BASIC_BLOCK)

(insn 4568 4567 4569 431 (set (reg/v/f:SI 7 r7 [orig:226 rm_encoding ] [226])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 9 r9 [orig:757 map ] [757])
                (const_int 8 [0x8])) [2 map_1620->rm_encoding+0 S4 A32])) src/switch_core_media.c:3727 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 4569 4568 4570 431 (var_location:SI rm_encoding (reg/v/f:SI 7 r7 [orig:226 rm_encoding ] [226])) src/switch_core_media.c:3727 -1
     (nil))

(insn 4570 4569 4571 431 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 7 r7 [orig:226 rm_encoding ] [226])
            (const_int 0 [0]))) src/switch_core_media.c:3727 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4571 4570 5569 431 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 4573)
            (pc))) src/switch_core_media.c:3727 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil)))
 -> 4573)

(note 5569 4571 6774 432 [bb 432] NOTE_INSN_BASIC_BLOCK)

(insn 6774 5569 6775 432 (set (reg/v/f:SI 7 r7 [orig:226 rm_encoding ] [226])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC149") [flags 0x82]  <var_decl 0x421b9c00 *.LC149>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 895 [0x37f])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3728 171 {pic_load_addr_32bit}
     (nil))

(insn 6775 6774 4573 432 (set (reg/v/f:SI 7 r7 [orig:226 rm_encoding ] [226])
        (unspec:SI [
                (reg/v/f:SI 7 r7 [orig:226 rm_encoding ] [226])
                (const_int 8 [0x8])
                (const_int 895 [0x37f])
            ] 4)) src/switch_core_media.c:3728 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC149") [flags 0x82]  <var_decl 0x421b9c00 *.LC149>)
        (nil)))

(code_label 4573 6775 4574 433 1490 "" [1 uses])

(note 4574 4573 4575 433 [bb 433] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4575 4574 4577 433 (var_location:SI rm_encoding (reg/v/f:SI 7 r7 [orig:226 rm_encoding ] [226])) -1
     (nil))

(debug_insn 4577 4575 4578 433 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(debug_insn 4578 4577 4579 433 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(insn 4579 4578 4580 433 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 8 r8 [orig:194 total_codecs ] [194])
            (const_int 0 [0]))) src/switch_core_media.c:3731 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4580 4579 4581 433 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4723)
            (pc))) src/switch_core_media.c:3731 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 4723)

(note 4581 4580 4582 434 [bb 434] NOTE_INSN_BASIC_BLOCK)

(insn 4582 4581 116 434 (set (reg:SI 6 r6 [orig:181 ivtmp.1090 ] [181])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [35 %sfp+-1164 S4 A32])) src/switch_core_media.c:3731 625 {*arm_movsi_vfp}
     (nil))

(insn 116 4582 6407 434 (set (reg/v:SI 4 r4 [orig:687 i ] [687])
        (const_int 0 [0])) src/switch_core_media.c:3731 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 6407 116 4720 434 (set (reg/v/f:SI 10 sl [orig:1025 session ] [1025])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) src/switch_core_media.c:3731 625 {*arm_movsi_vfp}
     (nil))

(code_label 4720 6407 4583 435 1498 "" [1 uses])

(note 4583 4720 4584 435 [bb 435] NOTE_INSN_BASIC_BLOCK)

(insn 4584 4583 4586 435 (set (reg/v/f:SI 5 r5 [orig:730 imp ] [730])
        (mem/f:SI (post_inc:SI (reg:SI 6 r6 [orig:181 ivtmp.1090 ] [181])) [2 MEM[base: D.49988_872, offset: 0B]+0 S4 A32])) src/switch_core_media.c:3732 625 {*arm_movsi_vfp}
     (expr_list:REG_INC (reg:SI 6 r6 [orig:181 ivtmp.1090 ] [181])
        (nil)))

(debug_insn 4586 4584 4587 435 (var_location:SI imp (reg/v/f:SI 5 r5 [orig:730 imp ] [730])) src/switch_core_media.c:3732 -1
     (nil))

(insn 4587 4586 4588 435 (set (reg:SI 3 r3 [orig:2261 imp_985->codec_type ] [2261])
        (mem/s:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730]) [17 imp_985->codec_type+0 S4 A32])) src/switch_core_media.c:3734 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730]) [17 imp_985->codec_type+0 S4 A32])
        (nil)))

(insn 4588 4587 4589 435 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:2261 imp_985->codec_type ] [2261])
            (const_int 1 [0x1]))) src/switch_core_media.c:3734 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2261 imp_985->codec_type ] [2261])
        (nil)))

(jump_insn 4589 4588 4590 435 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4713)
            (pc))) src/switch_core_media.c:3734 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil)))
 -> 4713)

(note 4590 4589 4591 436 [bb 436] NOTE_INSN_BASIC_BLOCK)

(note 4591 4590 4594 436 NOTE_INSN_DELETED)

(note 4594 4591 4592 436 NOTE_INSN_DELETED)

(insn 4592 4594 4593 436 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3738 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4593 4592 4595 436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_direction") [flags 0x41]  <function_decl 0x4085b700 switch_channel_direction>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3738 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 4595 4593 4596 436 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3738 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4596 4595 4597 436 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4605)
            (pc))) src/switch_core_media.c:3738 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4605)

(note 4597 4596 4598 437 [bb 437] NOTE_INSN_BASIC_BLOCK)

(note 4598 4597 4602 437 NOTE_INSN_DELETED)

(note 4602 4598 4599 437 NOTE_INSN_DELETED)

(insn 4599 4602 4600 437 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3739 625 {*arm_movsi_vfp}
     (nil))

(insn 4600 4599 4601 437 (set (reg:SI 1 r1)
        (const_int 114 [0x72])) src/switch_core_media.c:3739 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4601 4600 4603 437 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_test_flag") [flags 0x41]  <function_decl 0x40846880 switch_channel_test_flag>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3739 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 4603 4601 4604 437 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3738 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 4604 4603 4605 437 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4713)
            (pc))) src/switch_core_media.c:3738 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4713)

(code_label 4605 4604 4606 438 1493 "" [1 uses])

(note 4606 4605 4607 438 [bb 438] NOTE_INSN_BASIC_BLOCK)

(note 4607 4606 4622 438 NOTE_INSN_DELETED)

(note 4622 4607 4614 438 NOTE_INSN_DELETED)

(insn 4614 4622 6144 438 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 10 sl [orig:1025 session ] [1025])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (nil))

(insn 6144 4614 4616 438 (set (reg:SI 3 r3 [2271])
        (const_int 7 [0x7])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 4616 6144 6769 438 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 3 r3 [2271])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [2271])
        (nil)))

(insn 6769 4616 6770 438 (set (reg/f:SI 3 r3 [2273])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC363") [flags 0x82]  <var_decl 0x40418f60 *.LC363>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1151 [0x47f])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3743 171 {pic_load_addr_32bit}
     (nil))

(insn 6770 6769 4619 438 (set (reg/f:SI 3 r3 [2273])
        (unspec:SI [
                (reg/f:SI 3 r3 [2273])
                (const_int 8 [0x8])
                (const_int 1151 [0x47f])
            ] 4)) src/switch_core_media.c:3743 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC363") [flags 0x82]  <var_decl 0x40418f60 *.LC363>)
        (nil)))

(insn 4619 6770 4620 438 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 3 r3 [2273])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [2273])
        (nil)))

(insn 4620 4619 4621 438 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg/v/f:SI 7 r7 [orig:226 rm_encoding ] [226])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (nil))

(insn 4621 4620 4629 438 (set (reg:SI 3 r3 [orig:2274+24 ] [2274])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 9 r9 [orig:757 map ] [757])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3744 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 4629 4621 6771 438 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (nil))

(insn 6771 4629 6772 438 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1149 [0x47d])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3743 171 {pic_load_addr_32bit}
     (nil))

(insn 6772 6771 4631 438 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1149 [0x47d])
            ] 4)) src/switch_core_media.c:3743 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 4631 6772 4623 438 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 4623 4631 4624 438 (set (reg:SI 3 r3 [2276])
        (lshiftrt:SI (reg:SI 3 r3 [orig:2274+24 ] [2274])
            (const_int 1 [0x1]))) src/switch_core_media.c:3743 119 {*arm_shiftsi3}
     (expr_list:REG_EQUIV (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (nil)))

(insn 4624 4623 4625 438 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 3 r3 [2276])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [2276])
        (nil)))

(insn 4625 4624 4632 438 (set (reg/f:SI 12 ip [orig:2277 imp_985->iananame ] [2277])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730])
                (const_int 8 [0x8])) [2 imp_985->iananame+0 S4 A32])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730])
                (const_int 8 [0x8])) [2 imp_985->iananame+0 S4 A32])
        (nil)))

(insn 4632 4625 4626 438 (set (reg:SI 3 r3)
        (const_int 3743 [0xe9f])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3743 [0xe9f])
        (nil)))

(insn 4626 4632 4627 438 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg/f:SI 12 ip [orig:2277 imp_985->iananame ] [2277])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [orig:2277 imp_985->iananame ] [2277])
        (nil)))

(insn 4627 4626 4628 438 (set (reg:SI 12 ip [orig:2278 imp_985->ianacode ] [2278])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730])
                    (const_int 4 [0x4])) [0 imp_985->ianacode+0 S1 A32]))) src/switch_core_media.c:3743 153 {*arm_zero_extendqisi2_v6}
     (expr_list:REG_EQUIV (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 S4 A32])
        (nil)))

(insn 4628 4627 4633 438 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 S4 A32])
        (reg:SI 12 ip [orig:2278 imp_985->ianacode ] [2278])) src/switch_core_media.c:3743 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:2278 imp_985->ianacode ] [2278])
        (nil)))

(call_insn 4633 4628 4634 438 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 32 [0x20]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3743 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 4634 4633 4635 438 (set (reg/f:SI 3 r3 [orig:741 D.45255 ] [741])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 9 r9 [orig:757 map ] [757])
                (const_int 8 [0x8])) [2 map_1620->rm_encoding+0 S4 A32])) src/switch_core_media.c:3745 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 4635 4634 4636 438 (var_location:SI s (reg/f:SI 3 r3 [orig:741 D.45255 ] [741])) src/switch_core_media.c:3745 -1
     (nil))

(insn 4636 4635 4637 438 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:741 D.45255 ] [741])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4637 4636 4638 438 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4642)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 4642)

(note 4638 4637 4639 439 [bb 439] NOTE_INSN_BASIC_BLOCK)

(insn 4639 4638 4640 439 (set (reg:SI 3 r3 [orig:2279 *D.45255_996 ] [2279])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [orig:741 D.45255 ] [741]) [0 *D.45255_996+0 S1 A8]))) ./src/include/switch_utils.h:254 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 4640 4639 4641 439 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:2279 *D.45255_996 ] [2279])
            (const_int 0 [0]))) ./src/include/switch_utils.h:254 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2279 *D.45255_996 ] [2279])
        (nil)))

(jump_insn 4641 4640 4642 439 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5349)
            (pc))) ./src/include/switch_utils.h:254 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5349)

(code_label 4642 4641 4643 440 1494 "" [2 uses])

(note 4643 4642 4645 440 [bb 440] NOTE_INSN_BASIC_BLOCK)

(note 4645 4643 4644 440 NOTE_INSN_DELETED)

(insn 4644 4645 4646 440 (set (reg:SI 3 r3 [orig:2280+24 ] [2280])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 9 r9 [orig:757 map ] [757])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3745 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 4646 4644 4647 440 (set (reg:SI 3 r3 [orig:747 D.45248 ] [747])
        (lshiftrt:SI (reg:SI 3 r3 [orig:2280+24 ] [2280])
            (const_int 1 [0x1]))) src/switch_core_media.c:3745 119 {*arm_shiftsi3}
     (nil))

(insn 4647 4646 4648 440 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:747 D.45248 ] [747])
            (const_int 95 [0x5f]))) src/switch_core_media.c:3745 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4648 4647 4649 440 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4657)
            (pc))) src/switch_core_media.c:3745 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4657)

(note 4649 4648 4651 441 [bb 441] NOTE_INSN_BASIC_BLOCK)

(note 4651 4649 4650 441 NOTE_INSN_DELETED)

(insn 4650 4651 6766 441 (set (reg:SI 2 r2 [orig:2282 imp_985->ianacode ] [2282])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730])
                    (const_int 4 [0x4])) [0 imp_985->ianacode+0 S1 A32]))) src/switch_core_media.c:3746 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 6766 4650 6767 441 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:747 D.45248 ] [747])
            (reg:SI 2 r2 [orig:2282 imp_985->ianacode ] [2282]))) src/switch_core_media.c:3746 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:747 D.45248 ] [747])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:2282 imp_985->ianacode ] [2282])
            (nil))))

(insn 6767 6766 6768 441 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 0 r0 [orig:227 vmatch ] [227])
            (const_int 0 [0]))) src/switch_core_media.c:3746 3010 {*p *arm_movsi_vfp}
     (nil))

(insn 6768 6767 4654 441 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 0 r0 [orig:227 vmatch ] [227])
            (const_int 1 [0x1]))) src/switch_core_media.c:3746 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(debug_insn 4654 6768 5968 441 (var_location:SI vmatch (reg/v:SI 0 r0 [orig:227 vmatch ] [227])) src/switch_core_media.c:3746 -1
     (nil))

(jump_insn 5968 4654 5969 441 (set (pc)
        (label_ref 4668)) src/switch_core_media.c:3746 223 {*arm_jump}
     (nil)
 -> 4668)

(barrier 5969 5968 4657)

(code_label 4657 5969 4658 442 1496 "" [2 uses])

(note 4658 4657 4659 442 [bb 442] NOTE_INSN_BASIC_BLOCK)

(note 4659 4658 4663 442 NOTE_INSN_DELETED)

(note 4663 4659 4664 442 NOTE_INSN_DELETED)

(note 4664 4663 4660 442 NOTE_INSN_DELETED)

(insn 4660 4664 4661 442 (set (reg:SI 0 r0)
        (reg/v/f:SI 7 r7 [orig:226 rm_encoding ] [226])) src/switch_core_media.c:3748 625 {*arm_movsi_vfp}
     (nil))

(insn 4661 4660 4662 442 (set (reg:SI 1 r1)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730])
                (const_int 8 [0x8])) [2 imp_985->iananame+0 S4 A32])) src/switch_core_media.c:3748 625 {*arm_movsi_vfp}
     (nil))

(call_insn/i 4662 4661 6764 442 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3748 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 6764 4662 6765 442 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (const_int 1 [0x1])
                    (reg:SI 0 r0)))
            (set (reg/v:SI 0 r0 [orig:227 vmatch ] [227])
                (minus:SI (const_int 1 [0x1])
                    (reg:SI 0 r0)))
        ]) src/switch_core_media.c:3748 31 {*subsi3_compare}
     (nil))

(insn 6765 6764 4667 442 (cond_exec (ltu:CC (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg/v:SI 0 r0 [orig:227 vmatch ] [227])
            (const_int 0 [0]))) src/switch_core_media.c:3748 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(debug_insn 4667 6765 4668 442 (var_location:SI vmatch (reg/v:SI 0 r0 [orig:227 vmatch ] [227])) src/switch_core_media.c:3748 -1
     (nil))

(code_label 4668 4667 4669 443 1497 "" [1 uses])

(note 4669 4668 4670 443 [bb 443] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4670 4669 4671 443 (var_location:SI vmatch (reg/v:SI 0 r0 [orig:227 vmatch ] [227])) -1
     (nil))

(insn 4671 4670 4672 443 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:227 vmatch ] [227])
            (const_int 0 [0]))) src/switch_core_media.c:3752 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:227 vmatch ] [227])
        (nil)))

(jump_insn 4672 4671 4673 443 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4713)
            (pc))) src/switch_core_media.c:3752 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4713)

(note 4673 4672 4674 444 [bb 444] NOTE_INSN_BASIC_BLOCK)

(insn 4674 4673 4675 444 (set (reg:SI 2 r2 [orig:2286 map_1620->rm_rate ] [2286])
        (mem/s:SI (plus:SI (reg/v/f:SI 9 r9 [orig:757 map ] [757])
                (const_int 12 [0xc])) [26 map_1620->rm_rate+0 S4 A32])) src/switch_core_media.c:3752 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 9 r9 [orig:757 map ] [757])
                (const_int 12 [0xc])) [26 map_1620->rm_rate+0 S4 A32])
        (nil)))

(insn 4675 4674 4676 444 (set (reg:SI 3 r3 [orig:2287 imp_985->samples_per_second ] [2287])
        (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730])
                (const_int 16 [0x10])) [4 imp_985->samples_per_second+0 S4 A32])) src/switch_core_media.c:3752 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730])
                (const_int 16 [0x10])) [4 imp_985->samples_per_second+0 S4 A32])
        (nil)))

(insn 4676 4675 4677 444 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:2286 map_1620->rm_rate ] [2286])
            (reg:SI 3 r3 [orig:2287 imp_985->samples_per_second ] [2287]))) src/switch_core_media.c:3752 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2287 imp_985->samples_per_second ] [2287])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:2286 map_1620->rm_rate ] [2286])
            (nil))))

(jump_insn 4677 4676 4678 444 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4713)
            (pc))) src/switch_core_media.c:3752 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil)))
 -> 4713)

(note 4678 4677 4680 445 [bb 445] NOTE_INSN_BASIC_BLOCK)

(note 4680 4678 4689 445 NOTE_INSN_DELETED)

(note 4689 4680 6645 445 NOTE_INSN_DELETED)

(insn 6645 4689 6646 445 (set (reg:SI 14 lr)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1280 [0x500]))) src/switch_core_media.c:3753 4 {*arm_addsi3}
     (nil))

(insn 6646 6645 4681 445 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3753 625 {*arm_movsi_vfp}
     (nil))

(insn 4681 6646 4696 445 (set (reg:SI 3 r3 [2290])
        (plus:SI (mult:SI (reg:SI 12 ip)
                (const_int 16 [0x10]))
            (reg:SI 14 lr))) src/switch_core_media.c:3753 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 12 ip)
            (nil))))

(insn 4696 4681 6142 445 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 10 sl [orig:1025 session ] [1025])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (nil))

(insn 6142 4696 4698 445 (set (reg:SI 2 r2 [2303])
        (const_int 7 [0x7])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 4698 6142 6759 445 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 2 r2 [2303])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [2303])
        (nil)))

(insn 6759 4698 6760 445 (set (reg/f:SI 2 r2 [2305])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC364") [flags 0x82]  <var_decl 0x4041f000 *.LC364>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1154 [0x482])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3756 171 {pic_load_addr_32bit}
     (nil))

(insn 6760 6759 4701 445 (set (reg/f:SI 2 r2 [2305])
        (unspec:SI [
                (reg/f:SI 2 r2 [2305])
                (const_int 8 [0x8])
                (const_int 1154 [0x482])
            ] 4)) src/switch_core_media.c:3756 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC364") [flags 0x82]  <var_decl 0x4041f000 *.LC364>)
        (nil)))

(insn 4701 6760 4702 445 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 2 r2 [2305])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [2305])
        (nil)))

(insn 4702 4701 4683 445 (set (reg/f:SI 2 r2 [orig:2306 imp_985->iananame ] [2306])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730])
                (const_int 8 [0x8])) [2 imp_985->iananame+0 S4 A32])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730])
                (const_int 8 [0x8])) [2 imp_985->iananame+0 S4 A32])
        (nil)))

(insn 4683 4702 4688 445 (set (mem/s/f:SI (plus:SI (reg:SI 3 r3 [2290])
                (const_int -1056 [0xfffffffffffffbe0])) [2 matches[m_idx_910].imp+0 S4 A64])
        (reg/v/f:SI 5 r5 [orig:730 imp ] [730])) src/switch_core_media.c:3753 625 {*arm_movsi_vfp}
     (nil))

(insn 4688 4683 4703 445 (set (mem/s/f:SI (plus:SI (reg:SI 3 r3 [2290])
                (const_int -1052 [0xfffffffffffffbe4])) [2 matches[m_idx_910].map+0 S4 A32])
        (reg/v/f:SI 9 r9 [orig:757 map ] [757])) src/switch_core_media.c:3754 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [2290])
        (nil)))

(insn 4703 4688 4704 445 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg/f:SI 2 r2 [orig:2306 imp_985->iananame ] [2306])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:2306 imp_985->iananame ] [2306])
        (nil)))

(insn 4704 4703 4706 445 (set (reg:SI 12 ip [orig:2307 imp_985->ianacode ] [2307])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 5 r5 [orig:730 imp ] [730])
                    (const_int 4 [0x4])) [0 imp_985->ianacode+0 S1 A32]))) src/switch_core_media.c:3756 153 {*arm_zero_extendqisi2_v6}
     (expr_list:REG_EQUIV (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (nil)))

(insn 4706 4704 6761 445 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (nil))

(insn 6761 4706 6762 445 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1152 [0x480])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3756 171 {pic_load_addr_32bit}
     (nil))

(insn 6762 6761 4708 445 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1152 [0x480])
            ] 4)) src/switch_core_media.c:3756 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 4708 6762 4709 445 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 4709 4708 4705 445 (set (reg:SI 3 r3)
        (const_int 3756 [0xeac])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3756 [0xeac])
        (nil)))

(insn 4705 4709 4710 445 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 12 ip [orig:2307 imp_985->ianacode ] [2307])) src/switch_core_media.c:3756 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:2307 imp_985->ianacode ] [2307])
        (nil)))

(call_insn 4710 4705 6647 445 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 24 [0x18]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3756 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6647 4710 4711 445 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3758 625 {*arm_movsi_vfp}
     (nil))

(insn 4711 6647 6648 445 (set (reg:SI 12 ip)
        (plus:SI (reg:SI 12 ip)
            (const_int 1 [0x1]))) src/switch_core_media.c:3758 4 {*arm_addsi3}
     (nil))

(insn 6648 4711 4712 445 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3758 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 4712 6648 4713 445 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3758 -1
     (nil))

(code_label 4713 4712 4714 446 1492 "" [4 uses])

(note 4714 4713 4715 446 [bb 446] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4715 4714 4716 446 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(insn 4716 4715 4718 446 (set (reg/v:SI 4 r4 [orig:687 i ] [687])
        (plus:SI (reg/v:SI 4 r4 [orig:687 i ] [687])
            (const_int 1 [0x1]))) src/switch_core_media.c:3731 4 {*arm_addsi3}
     (nil))

(debug_insn 4718 4716 4719 446 (var_location:SI i (reg/v:SI 4 r4 [orig:687 i ] [687])) -1
     (nil))

(debug_insn 4719 4718 4721 446 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(insn 4721 4719 4722 446 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:687 i ] [687])
            (reg/v:SI 8 r8 [orig:194 total_codecs ] [194]))) src/switch_core_media.c:3731 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4722 4721 4723 446 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 4720)
            (pc))) src/switch_core_media.c:3731 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 4720)

(code_label 4723 4722 4724 447 1491 "" [1 uses])

(note 4724 4723 4725 447 [bb 447] NOTE_INSN_BASIC_BLOCK)

(insn 4725 4724 4727 447 (set (reg/v/f:SI 9 r9 [orig:757 map ] [757])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 9 r9 [orig:757 map ] [757])
                (const_int 4 [0x4])) [2 map_1620->rm_next+0 S4 A32])) src/switch_core_media.c:3674 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 4727 4725 4728 447 (var_location:SI map (reg/v/f:SI 9 r9 [orig:757 map ] [757])) -1
     (nil))

(debug_insn 4728 4727 4729 447 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 4729 4728 4731 447 (var_location:SI got_video_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) -1
     (nil))

(insn 4731 4729 4732 447 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 9 r9 [orig:757 map ] [757])
            (const_int 0 [0]))) src/switch_core_media.c:3674 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4732 4731 5970 447 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 4730)
            (pc))) src/switch_core_media.c:3674 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 4730)

(note 5970 4732 6410 448 [bb 448] NOTE_INSN_BASIC_BLOCK)

(insn 6410 5970 6411 448 (set (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(insn 6411 6410 5971 448 (set (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [35 %sfp+-1212 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 5971 6411 5972 448 (set (pc)
        (label_ref 4733)) 223 {*arm_jump}
     (nil)
 -> 4733)

(barrier 5972 5971 5562)

(code_label 5562 5972 5561 449 1563 "" [1 uses])

(note 5561 5562 117 449 [bb 449] NOTE_INSN_BASIC_BLOCK)

(insn 117 5561 4733 449 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])
        (reg/v/f:SI 9 r9 [orig:757 map ] [757])) src/switch_core_media.c:3657 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(code_label 4733 117 4734 450 1474 "" [1 uses])

(note 4734 4733 4735 450 [bb 450] NOTE_INSN_BASIC_BLOCK)

(note 4735 4734 4736 450 NOTE_INSN_DELETED)

(note 4736 4735 4740 450 NOTE_INSN_DELETED)

(note 4740 4736 4741 450 NOTE_INSN_DELETED)

(note 4741 4740 4743 450 NOTE_INSN_DELETED)

(note 4743 4741 4744 450 NOTE_INSN_DELETED)

(note 4744 4743 4745 450 NOTE_INSN_DELETED)

(note 4745 4744 4738 450 NOTE_INSN_DELETED)

(insn 4738 4745 4739 450 (set (reg:SI 3 r3 [2310])
        (const_int 23812 [0x5d04])) src/switch_core_media.c:3765 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23812 [0x5d04])
        (nil)))

(insn 4739 4738 6649 450 (set (reg:SI 3 r3 [orig:2312 smh_186->crypto_mode ] [2312])
        (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [2310])) [23 smh_186->crypto_mode+0 S4 A32])) src/switch_core_media.c:3765 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23812 [0x5d04])) [23 smh_186->crypto_mode+0 S4 A32])
        (nil)))

(insn 6649 4739 4746 450 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) src/switch_core_media.c:3765 625 {*arm_movsi_vfp}
     (nil))

(insn 4746 6649 4747 450 (set (reg:CC_DEQ 24 cc)
        (compare:CC_DEQ (and:SI (le:SI (reg:SI 4 r4)
                    (const_int 0 [0]))
                (eq:SI (reg:SI 3 r3 [orig:2312 smh_186->crypto_mode ] [2312])
                    (const_int 1 [0x1])))
            (const_int 0 [0]))) src/switch_core_media.c:3765 266 {*cmp_and}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2312 smh_186->crypto_mode ] [2312])
            (nil))))

(jump_insn 4747 4746 4748 450 (set (pc)
        (if_then_else (eq (reg:CC_DEQ 24 cc)
                (const_int 0 [0]))
            (label_ref 4772)
            (pc))) src/switch_core_media.c:3765 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_DEQ 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 4772)

(note 4748 4747 4749 451 [bb 451] NOTE_INSN_BASIC_BLOCK)

(note 4749 4748 4762 451 NOTE_INSN_DELETED)

(insn 4762 4749 6753 451 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3766 625 {*arm_movsi_vfp}
     (nil))

(insn 6753 4762 6754 451 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1155 [0x483])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3766 171 {pic_load_addr_32bit}
     (nil))

(insn 6754 6753 4764 451 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1155 [0x483])
            ] 4)) src/switch_core_media.c:3766 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 4764 6754 4765 451 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 216 [0xd8])) [35 %sfp+-1064 S4 A32])) src/switch_core_media.c:3766 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 4765 4764 121 451 (set (reg:SI 3 r3)
        (const_int 3766 [0xeb6])) src/switch_core_media.c:3766 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3766 [0xeb6])
        (nil)))

(insn 121 4765 6650 451 (set (reg:SI 8 r8)
        (const_int 0 [0])) src/switch_core_media.c:3656 625 {*arm_movsi_vfp}
     (nil))

(insn 6650 121 4756 451 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3656 625 {*arm_movsi_vfp}
     (nil))

(insn 4756 6650 6140 451 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3766 625 {*arm_movsi_vfp}
     (nil))

(insn 6140 4756 4758 451 (set (reg:SI 12 ip [2324])
        (const_int 4 [0x4])) src/switch_core_media.c:3766 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))

(insn 4758 6140 6756 451 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [2324])) src/switch_core_media.c:3766 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2324])
        (nil)))

(insn 6756 4758 6757 451 (set (reg/f:SI 12 ip [2326])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC344") [flags 0x82]  <var_decl 0x40418480 *.LC344>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1157 [0x485])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3766 171 {pic_load_addr_32bit}
     (nil))

(insn 6757 6756 4761 451 (set (reg/f:SI 12 ip [2326])
        (unspec:SI [
                (reg/f:SI 12 ip [2326])
                (const_int 8 [0x8])
                (const_int 1157 [0x485])
            ] 4)) src/switch_core_media.c:3766 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC344") [flags 0x82]  <var_decl 0x40418480 *.LC344>)
        (nil)))

(insn 4761 6757 122 451 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [2326])) src/switch_core_media.c:3766 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [2326])
        (nil)))

(insn 122 4761 4766 451 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3766 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(call_insn 4766 122 4767 451 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3766 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 4767 4766 4769 451 (var_location:SI vmatch (const_int 0 [0])) src/switch_core_media.c:3767 -1
     (nil))

(debug_insn 4769 4767 5973 451 (var_location:SI m_idx (const_int 0 [0])) -1
     (nil))

(jump_insn 5973 4769 5974 451 (set (pc)
        (label_ref 5095)) 223 {*arm_jump}
     (nil)
 -> 5095)

(barrier 5974 5973 4772)

(code_label 4772 5974 4773 452 1500 "" [1 uses])

(note 4773 4772 4774 452 [bb 452] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4774 4773 6651 452 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(insn 6651 4774 4775 452 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3771 625 {*arm_movsi_vfp}
     (nil))

(insn 4775 6651 4776 452 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip)
            (const_int 0 [0]))) src/switch_core_media.c:3771 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4776 4775 4777 452 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5574)
            (pc))) src/switch_core_media.c:3771 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3000 [0xbb8])
            (nil)))
 -> 5574)

(note 4777 4776 4778 453 [bb 453] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4778 4777 6652 453 (var_location:SI j (const_int 0 [0])) src/switch_core_media.c:3774 -1
     (nil))

(insn 6652 4778 4779 453 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 196 [0xc4])) [35 %sfp+-1084 S4 A32])) src/switch_core_media.c:3776 625 {*arm_movsi_vfp}
     (nil))

(insn 4779 6652 4780 453 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4)
            (const_int 0 [0]))) src/switch_core_media.c:3776 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(jump_insn 4780 4779 4781 453 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4789)
            (pc))) src/switch_core_media.c:3776 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 4789)

(note 4781 4780 4784 454 [bb 454] NOTE_INSN_BASIC_BLOCK)

(insn 4784 4781 4785 454 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3777 625 {*arm_movsi_vfp}
     (nil))

(insn 4785 4784 4786 454 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))) src/switch_core_media.c:3777 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))
        (nil)))

(insn 4786 4785 4787 454 (set (reg:SI 2 r2)
        (reg:SI 12 ip)) src/switch_core_media.c:3777 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 4787 4786 6653 454 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [35 %sfp+-1164 S4 A32])) src/switch_core_media.c:3777 625 {*arm_movsi_vfp}
     (nil))

(insn 6653 4787 4783 454 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [35 %sfp+-1192 S4 A32])) src/switch_core_media.c:3777 625 {*arm_movsi_vfp}
     (nil))

(insn 4783 6653 4788 454 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3777 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(call_insn 4788 4783 4789 454 (parallel [
            (call (mem:SI (symbol_ref:SI ("greedy_sort") [flags 0x3]  <function_decl 0x414f3b00 greedy_sort>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3777 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(code_label 4789 4788 4790 455 1501 "" [1 uses])

(note 4790 4789 4791 455 [bb 455] NOTE_INSN_BASIC_BLOCK)

(debug_insn 4791 4790 6654 455 (var_location:SI vmatch (const_int 1 [0x1])) src/switch_core_media.c:3780 -1
     (nil))

(insn 6654 4791 6043 455 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])) src/switch_core_media.c:3781 625 {*arm_movsi_vfp}
     (nil))

(insn 6043 6654 118 455 (set (reg/f:SI 3 r3 [2331])
        (plus:SI (reg:SI 12 ip)
            (const_int 11392 [0x2c80]))) src/switch_core_media.c:3781 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 118 6043 4817 455 (set (reg:SI 7 r7 [orig:513 ivtmp.1083 ] [513])
        (const_int 0 [0])) src/switch_core_media.c:3781 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(note 4817 118 6751 455 NOTE_INSN_DELETED)

(insn 6751 4817 6752 455 (set (reg/f:SI 11 fp [2590])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1158 [0x486])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3804 171 {pic_load_addr_32bit}
     (nil))

(insn 6752 6751 119 455 (set (reg/f:SI 11 fp [2590])
        (unspec:SI [
                (reg/f:SI 11 fp [2590])
                (const_int 8 [0x8])
                (const_int 1158 [0x486])
            ] 4)) src/switch_core_media.c:3804 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 119 6752 4796 455 (set (reg/v:SI 9 r9 [orig:793 j ] [793])
        (reg:SI 7 r7 [orig:513 ivtmp.1083 ] [513])) src/switch_core_media.c:3783 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 4796 119 4798 455 (set (reg:SI 2 r2 [2332])
        (const_int 1 [0x1])) src/switch_core_media.c:3781 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 4798 4796 4800 455 (set (mem/s:QI (plus:SI (reg/f:SI 3 r3 [2331])
                (const_int 17 [0x11])) [0 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].codec_negotiated+0 S1 A8])
        (reg:QI 2 r2 [2332])) src/switch_core_media.c:3781 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [2332])
        (nil)))

(debug_insn 4800 4798 6412 455 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 6412 4800 6417 455 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3781 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (nil)))

(insn 6417 6412 4933 455 (set (reg/f:SI 10 sl [2612])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 212 [0xd4])) [35 %sfp+-1068 S4 A32])) src/switch_core_media.c:3781 625 {*arm_movsi_vfp}
     (nil))

(code_label 4933 6417 4801 456 1503 "" [1 uses])

(note 4801 4933 4811 456 [bb 456] NOTE_INSN_BASIC_BLOCK)

(note 4811 4801 4819 456 NOTE_INSN_DELETED)

(note 4819 4811 6655 456 NOTE_INSN_DELETED)

(insn 6655 4819 4803 456 (set (reg:SI 14 lr)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))) src/switch_core_media.c:2890 4 {*arm_addsi3}
     (nil))

(insn 4803 6655 4806 456 (set (reg/f:SI 5 r5 [orig:514 D.49978 ] [514])
        (plus:SI (reg:SI 14 lr)
            (reg:SI 7 r7 [orig:513 ivtmp.1083 ] [513]))) src/switch_core_media.c:2890 4 {*arm_addsi3}
     (nil))

(insn 4806 4803 4804 456 (set (reg/f:SI 14 lr [orig:767 D.45279 ] [767])
        (mem/f:SI (plus:SI (reg:SI 14 lr)
                (reg:SI 7 r7 [orig:513 ivtmp.1083 ] [513])) [3 MEM[symbol: matches, index: ivtmp.1083_626, offset: 0B]+0 S4 A32])) src/switch_core_media.c:3790 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (plus:SI (reg/f:SI 13 sp)
                    (reg:SI 7 r7 [orig:513 ivtmp.1083 ] [513]))
                (const_int 224 [0xe0])) [3 MEM[symbol: matches, index: ivtmp.1083_626, offset: 0B]+0 S4 A32])
        (nil)))

(insn 4804 4806 4823 456 (set (reg/f:SI 1 r1 [orig:762 D.45274 ] [762])
        (mem/f:SI (plus:SI (reg/f:SI 5 r5 [orig:514 D.49978 ] [514])
                (const_int 4 [0x4])) [3 MEM[base: D.49978_628, offset: 4B]+0 S4 A32])) src/switch_core_media.c:3786 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/f:SI 5 r5 [orig:514 D.49978 ] [514])
                (const_int 4 [0x4])) [3 MEM[base: D.49978_628, offset: 4B]+0 S4 A32])
        (nil)))

(insn 4823 4804 4825 456 (set (reg:SI 8 r8 [2348])
        (const_int 1 [0x1])) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 4825 4823 4807 456 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (nil))

(insn 4807 4825 4808 456 (set (reg/f:SI 2 r2 [orig:2336 D.45274_1031->rm_encoding ] [2336])
        (mem/s/f:SI (plus:SI (reg/f:SI 1 r1 [orig:762 D.45274 ] [762])
                (const_int 8 [0x8])) [2 D.45274_1031->rm_encoding+0 S4 A32])) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (nil))

(insn 4808 4807 6657 456 (set (reg/f:SI 3 r3 [orig:2337 D.45274_1031->rm_fmtp ] [2337])
        (mem/s/f:SI (plus:SI (reg/f:SI 1 r1 [orig:762 D.45274 ] [762])
                (const_int 20 [0x14])) [2 D.45274_1031->rm_fmtp+0 S4 A32])) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (nil))

(insn 6657 4808 4809 456 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 92 [0x5c])) [35 %sfp+-1188 S4 A32])) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (nil))

(insn 4809 6657 4810 456 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 4810 4809 4826 456 (set (reg:SI 12 ip [orig:2338+24 ] [2338])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/f:SI 1 r1 [orig:762 D.45274 ] [762])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3789 153 {*arm_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 1 r1 [orig:762 D.45274 ] [762])
        (nil)))

(insn 4826 4810 4812 456 (set (reg:SI 1 r1)
        (reg:SI 8 r8 [2348])) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 4812 4826 4813 456 (set (reg:SI 12 ip [2340])
        (lshiftrt:SI (reg:SI 12 ip [orig:2338+24 ] [2338])
            (reg:SI 1 r1))) src/switch_core_media.c:3784 119 {*arm_shiftsi3}
     (expr_list:REG_EQUIV (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (nil)))

(insn 4813 4812 4814 456 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [2340])) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2340])
        (nil)))

(insn 4814 4813 4815 456 (set (reg:SI 12 ip [orig:2341 D.45279_1038->samples_per_second ] [2341])
        (mem/s:SI (plus:SI (reg/f:SI 14 lr [orig:767 D.45279 ] [767])
                (const_int 16 [0x10])) [4 D.45279_1038->samples_per_second+0 S4 A32])) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (nil))

(insn 4815 4814 4816 456 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 12 ip [orig:2341 D.45279_1038->samples_per_second ] [2341])) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:2341 D.45279_1038->samples_per_second ] [2341])
        (nil)))

(insn 4816 4815 4824 456 (set (reg:SI 12 ip [orig:2343 D.45279_1038->microseconds_per_packet ] [2343])
        (mem/s:SI (plus:SI (reg/f:SI 14 lr [orig:767 D.45279 ] [767])
                (const_int 28 [0x1c])) [4 D.45279_1038->microseconds_per_packet+0 S4 A32])) src/switch_core_media.c:3791 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 14 lr [orig:767 D.45279 ] [767])
        (nil)))

(insn 4824 4816 6658 456 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 8 r8 [2348])) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (nil))

(insn 6658 4824 4818 456 (set (reg:SI 4 r4)
        (const_int 274877907 [0x10624dd3])) src/switch_core_media.c:3791 625 {*arm_movsi_vfp}
     (nil))

(insn 4818 6658 4820 456 (parallel [
            (set (reg:SI 14 lr [2344])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 12 ip [orig:2343 D.45279_1038->microseconds_per_packet ] [2343]))
                            (sign_extend:DI (reg:SI 4 r4)))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 4 r4))
        ]) src/switch_core_media.c:3791 57 {*smulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_UNUSED (reg:SI 4 r4)
            (nil))))

(insn 4820 4818 4821 456 (set (reg:SI 12 ip [2347])
        (ashiftrt:SI (reg:SI 12 ip [orig:2343 D.45279_1038->microseconds_per_packet ] [2343])
            (const_int 31 [0x1f]))) src/switch_core_media.c:3791 119 {*arm_shiftsi3}
     (nil))

(insn 4821 4820 4822 456 (set (reg:SI 12 ip [2342])
        (minus:SI (ashiftrt:SI (reg:SI 14 lr [2344])
                (const_int 6 [0x6]))
            (reg:SI 12 ip [2347]))) src/switch_core_media.c:3791 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 14 lr [2344])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 12 [0xc])) [0 S4 A32])
            (nil))))

(insn 4822 4821 4829 456 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 12 ip [2342])) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2342])
        (nil)))

(call_insn 4829 4822 4830 456 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_media_add_payload_map") [flags 0x1]  <function_decl 0x40957200 switch_core_media_add_payload_map>) [0 S4 A32])
                    (const_int 24 [0x18])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3784 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 4830 4829 4831 456 (set (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
        (reg:SI 0 r0)) src/switch_core_media.c:3784 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(debug_insn 4831 4830 4832 456 (var_location:SI pmap (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])) src/switch_core_media.c:3784 -1
     (nil))

(insn 4832 4831 4833 456 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 9 r9 [orig:793 j ] [793])
            (const_int 0 [0]))) src/switch_core_media.c:3793 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4833 4832 4834 456 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4855)
            (pc))) src/switch_core_media.c:3793 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4855)

(note 4834 4833 6659 457 [bb 457] NOTE_INSN_BASIC_BLOCK)

(insn 6659 4834 4839 457 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])) src/switch_core_media.c:3794 625 {*arm_movsi_vfp}
     (nil))

(insn 4839 6659 4842 457 (set (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 1856 [0x740])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map+0 S4 A32])
        (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])) src/switch_core_media.c:3794 625 {*arm_movsi_vfp}
     (nil))

(insn 4842 4839 4847 457 (set (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
                (const_int 18 [0x12])) [0 pmap_1044->current+0 S1 A16])
        (reg:QI 8 r8 [2348])) src/switch_core_media.c:3795 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 8 r8 [2348])
        (nil)))

(insn 4847 4842 4848 457 (set (reg/f:SI 0 r0 [orig:773 D.45287 ] [773])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 1448 [0x5a8])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].rtp_session+0 S4 A32])) src/switch_core_media.c:3796 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 4848 4847 4849 457 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:773 D.45287 ] [773])
            (const_int 0 [0]))) src/switch_core_media.c:3796 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 4849 4848 4850 457 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 4855)
            (pc))) src/switch_core_media.c:3796 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 4855)

(note 4850 4849 4851 458 [bb 458] NOTE_INSN_BASIC_BLOCK)

(note 4851 4850 4853 458 NOTE_INSN_DELETED)

(insn 4853 4851 4854 458 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
                    (const_int 32 [0x20])) [0 pmap_1044->pt+0 S1 A32]))) src/switch_core_media.c:3797 153 {*arm_zero_extendqisi2_v6}
     (nil))

(call_insn 4854 4853 4855 458 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_rtp_set_default_payload") [flags 0x41]  <function_decl 0x408ce200 switch_rtp_set_default_payload>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3797 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(code_label 4855 4854 4856 459 1502 "" [2 uses])

(note 4856 4855 4876 459 [bb 459] NOTE_INSN_BASIC_BLOCK)

(note 4876 4856 4887 459 NOTE_INSN_DELETED)

(note 4887 4876 4905 459 NOTE_INSN_DELETED)

(note 4905 4887 4923 459 NOTE_INSN_DELETED)

(note 4923 4905 4860 459 NOTE_INSN_DELETED)

(insn 4860 4923 4873 459 (set (reg/v/f:SI 5 r5 [orig:776 map ] [776])
        (mem/f:SI (plus:SI (reg/f:SI 5 r5 [orig:514 D.49978 ] [514])
                (const_int 4 [0x4])) [3 MEM[base: D.49978_628, offset: 4B]+0 S4 A32])) src/switch_core_media.c:3802 625 {*arm_movsi_vfp}
     (nil))

(insn 4873 4860 4862 459 (set (reg:SI 2 r2)
        (reg/f:SI 11 fp [2590])) src/switch_core_media.c:3804 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 4862 4873 4874 459 (set (reg/f:SI 1 r1 [orig:2361 map_1050->rm_encoding ] [2361])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:776 map ] [776])
                (const_int 8 [0x8])) [2 map_1050->rm_encoding+0 S4 A32])) src/switch_core_media.c:3804 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:776 map ] [776])
                (const_int 8 [0x8])) [2 map_1050->rm_encoding+0 S4 A32])
        (nil)))

(insn 4874 4862 4871 459 (set (reg:SI 3 r3)
        (reg/f:SI 10 sl [2612])) src/switch_core_media.c:3804 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 4871 4874 6660 459 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3804 625 {*arm_movsi_vfp}
     (nil))

(insn 6660 4871 4858 459 (set (reg:SI 14 lr)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 224 [0xe0]))) src/switch_core_media.c:3801 4 {*arm_addsi3}
     (nil))

(insn 4858 6660 4859 459 (set (reg/v/f:SI 8 r8 [orig:775 mimp ] [775])
        (mem/f:SI (plus:SI (reg:SI 14 lr)
                (reg:SI 7 r7 [orig:513 ivtmp.1083 ] [513])) [3 MEM[symbol: matches, index: ivtmp.1083_626, offset: 0B]+0 S4 A32])) src/switch_core_media.c:3801 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(debug_insn 4859 4858 4861 459 (var_location:SI mimp (reg/v/f:SI 8 r8 [orig:775 mimp ] [775])) src/switch_core_media.c:3801 -1
     (nil))

(debug_insn 4861 4859 6138 459 (var_location:SI map (reg/v/f:SI 5 r5 [orig:776 map ] [776])) src/switch_core_media.c:3802 -1
     (nil))

(insn 6138 4861 4870 459 (set (reg:SI 12 ip [2368])
        (const_int 3804 [0xedc])) src/switch_core_media.c:3804 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3804 [0xedc])
        (nil)))

(insn 4870 6138 4875 459 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [2368])) src/switch_core_media.c:3804 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2368])
        (nil)))

(call_insn 4875 4870 4902 459 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_perform_session_strdup") [flags 0x41]  <function_decl 0x406f3480 switch_core_perform_session_strdup>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3804 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 4902 4875 4903 459 (set (reg:SI 2 r2)
        (reg/f:SI 11 fp [2590])) src/switch_core_media.c:3810 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 4903 4902 4929 459 (set (reg:SI 3 r3)
        (reg/f:SI 10 sl [2612])) src/switch_core_media.c:3810 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 4929 4903 4932 459 (set (reg/v:SI 9 r9 [orig:793 j ] [793])
        (plus:SI (reg/v:SI 9 r9 [orig:793 j ] [793])
            (const_int 1 [0x1]))) src/switch_core_media.c:3783 4 {*arm_addsi3}
     (nil))

(insn 4932 4929 4877 459 (set (reg:SI 7 r7 [orig:513 ivtmp.1083 ] [513])
        (plus:SI (reg:SI 7 r7 [orig:513 ivtmp.1083 ] [513])
            (const_int 16 [0x10]))) src/switch_core_media.c:3783 4 {*arm_addsi3}
     (nil))

(insn 4877 4932 4878 459 (set (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
                (const_int 24 [0x18])) [2 pmap_1044->rm_encoding+0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3804 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 4878 4877 4900 459 (set (reg:SI 1 r1 [orig:2369+24 ] [2369])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 5 r5 [orig:776 map ] [776])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3805 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 4900 4878 4879 459 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3810 625 {*arm_movsi_vfp}
     (nil))

(insn 4879 4900 4881 459 (set (reg:SI 1 r1 [2370])
        (lshiftrt:SI (reg:SI 1 r1 [orig:2369+24 ] [2369])
            (const_int 1 [0x1]))) src/switch_core_media.c:3805 119 {*arm_shiftsi3}
     (nil))

(insn 4881 4879 4884 459 (set (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
                (const_int 57 [0x39])) [0 pmap_1044->recv_pt+0 S1 A8])
        (reg:QI 1 r1 [2370])) src/switch_core_media.c:3805 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [2370])
        (nil)))

(insn 4884 4881 4882 459 (set (reg:SI 1 r1 [orig:2374 mimp_1049->microseconds_per_packet ] [2374])
        (mem/s:SI (plus:SI (reg/v/f:SI 8 r8 [orig:775 mimp ] [775])
                (const_int 28 [0x1c])) [4 mimp_1049->microseconds_per_packet+0 S4 A32])) src/switch_core_media.c:3807 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 8 r8 [orig:775 mimp ] [775])
        (nil)))

(note 4882 4884 6661 459 NOTE_INSN_DELETED)

(insn 6661 4882 4891 459 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])) src/switch_core_media.c:3810 625 {*arm_movsi_vfp}
     (nil))

(insn 4891 6661 6662 459 (set (reg/f:SI 14 lr [orig:2379 connection_110->c_address ] [2379])
        (mem/s/f:SI (plus:SI (reg:SI 8 r8)
                (const_int 16 [0x10])) [2 connection_110->c_address+0 S4 A32])) src/switch_core_media.c:3810 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 96 [0x60])) [35 %sfp+-1184 S4 A32])
                    (const_int 16 [0x10])) [2 connection_110->c_address+0 S4 A32])
            (nil))))

(insn 6662 4891 4886 459 (set (reg:SI 8 r8)
        (const_int 274877907 [0x10624dd3])) src/switch_core_media.c:3807 625 {*arm_movsi_vfp}
     (nil))

(insn 4886 6662 6663 459 (parallel [
            (set (reg:SI 12 ip [2375])
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 1 r1 [orig:2374 mimp_1049->microseconds_per_packet ] [2374]))
                            (sign_extend:DI (reg:SI 8 r8)))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 8 r8))
        ]) src/switch_core_media.c:3807 57 {*smulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (expr_list:REG_UNUSED (reg:SI 8 r8)
            (nil))))

(insn 6663 4886 4883 459 (set (reg:SI 8 r8)
        (mem/s/c:SI (plus:SI (reg/v/f:SI 5 r5 [orig:776 map ] [776])
                (const_int 12 [0xc])) [26 map_1050->rm_rate+0 S4 A32])) src/switch_core_media.c:3806 625 {*arm_movsi_vfp}
     (nil))

(insn 4883 6663 4888 459 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
                (const_int 36 [0x24])) [26 pmap_1044->rm_rate+0 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3806 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(insn 4888 4883 4889 459 (set (reg:SI 1 r1 [2378])
        (ashiftrt:SI (reg:SI 1 r1 [orig:2374 mimp_1049->microseconds_per_packet ] [2374])
            (const_int 31 [0x1f]))) src/switch_core_media.c:3807 119 {*arm_shiftsi3}
     (nil))

(insn 4889 4888 4890 459 (set (reg:SI 1 r1 [2373])
        (minus:SI (ashiftrt:SI (reg:SI 12 ip [2375])
                (const_int 6 [0x6]))
            (reg:SI 1 r1 [2378]))) src/switch_core_media.c:3807 252 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 12 ip [2375])
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
                    (const_int 44 [0x2c])) [4 pmap_1044->codec_ms+0 S4 A32])
            (nil))))

(insn 4890 4889 4901 459 (set (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
                (const_int 44 [0x2c])) [4 pmap_1044->codec_ms+0 S4 A32])
        (reg:SI 1 r1 [2373])) src/switch_core_media.c:3807 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [2373])
        (nil)))

(insn 4901 4890 6137 459 (set (reg:SI 1 r1)
        (reg/f:SI 14 lr [orig:2379 connection_110->c_address ] [2379])) src/switch_core_media.c:3810 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 14 lr [orig:2379 connection_110->c_address ] [2379])
        (nil)))

(insn 6137 4901 4899 459 (set (reg:SI 12 ip [2386])
        (const_int 3810 [0xee2])) src/switch_core_media.c:3810 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3810 [0xee2])
        (nil)))

(insn 4899 6137 4904 459 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [2386])) src/switch_core_media.c:3810 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2386])
        (nil)))

(call_insn 4904 4899 6664 459 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_perform_session_strdup") [flags 0x41]  <function_decl 0x406f3480 switch_core_perform_session_strdup>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3810 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6664 4904 4907 459 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3811 625 {*arm_movsi_vfp}
     (nil))

(insn 4907 6664 4909 459 (set (reg:SI 3 r3 [orig:2387 m_1764->m_port ] [2387])
        (mem/s:SI (plus:SI (reg:SI 12 ip)
                (const_int 20 [0x14])) [26 m_1764->m_port+0 S4 A32])) src/switch_core_media.c:3811 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
                    (const_int 20 [0x14])) [26 m_1764->m_port+0 S4 A32])
            (nil))))

(insn 4909 4907 4908 459 (set (reg/f:SI 1 r1 [orig:2388 map_1050->rm_fmtp ] [2388])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:776 map ] [776])
                (const_int 20 [0x14])) [2 map_1050->rm_fmtp+0 S4 A32])) src/switch_core_media.c:3813 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:776 map ] [776])
                (const_int 20 [0x14])) [2 map_1050->rm_fmtp+0 S4 A32])
        (nil)))

(insn 4908 4909 4920 459 (set (mem/s:HI (plus:SI (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
                (const_int 68 [0x44])) [13 pmap_1044->remote_sdp_port+0 S2 A32])
        (reg:HI 3 r3 [orig:2387 m_1764->m_port ] [2387])) src/switch_core_media.c:3811 178 {*movhi_insn_arch4}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:2387 m_1764->m_port ] [2387])
        (nil)))

(insn 4920 4908 4921 459 (set (reg:SI 2 r2)
        (reg/f:SI 11 fp [2590])) src/switch_core_media.c:3813 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 4921 4920 4906 459 (set (reg:SI 3 r3)
        (reg/f:SI 10 sl [2612])) src/switch_core_media.c:3813 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 4906 4921 4918 459 (set (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
                (const_int 64 [0x40])) [2 pmap_1044->remote_sdp_ip+0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3810 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 4918 4906 6136 459 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3813 625 {*arm_movsi_vfp}
     (nil))

(insn 6136 4918 4917 459 (set (reg:SI 12 ip [2395])
        (const_int 3813 [0xee5])) src/switch_core_media.c:3813 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3813 [0xee5])
        (nil)))

(insn 4917 6136 4922 459 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [2395])) src/switch_core_media.c:3813 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2395])
        (nil)))

(call_insn 4922 4917 4931 459 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_perform_session_strdup") [flags 0x41]  <function_decl 0x406f3480 switch_core_perform_session_strdup>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3813 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(debug_insn 4931 4922 6665 459 (var_location:SI j (reg/v:SI 9 r9 [orig:793 j ] [793])) -1
     (nil))

(insn 6665 4931 4934 459 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3783 625 {*arm_movsi_vfp}
     (nil))

(insn 4934 6665 4924 459 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 8 r8)
            (reg/v:SI 9 r9 [orig:793 j ] [793]))) src/switch_core_media.c:3783 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(insn 4924 4934 4925 459 (set (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
                (const_int 52 [0x34])) [2 pmap_1044->rm_fmtp+0 S4 A32])
        (reg:SI 0 r0)) src/switch_core_media.c:3813 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 4925 4924 4926 459 (set (reg:SI 3 r3 [orig:2396+24 ] [2396])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 5 r5 [orig:776 map ] [776])
                    (const_int 24 [0x18])) [0+24 S1 A32]))) src/switch_core_media.c:3815 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 4926 4925 4928 459 (set (reg:SI 3 r3 [2397])
        (lshiftrt:SI (reg:SI 3 r3 [orig:2396+24 ] [2396])
            (const_int 1 [0x1]))) src/switch_core_media.c:3815 119 {*arm_shiftsi3}
     (nil))

(insn 4928 4926 4935 459 (set (mem/s:QI (plus:SI (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
                (const_int 56 [0x38])) [0 pmap_1044->agreed_pt+0 S1 A32])
        (reg:QI 3 r3 [2397])) src/switch_core_media.c:3815 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:772 pmap ] [772])
        (expr_list:REG_DEAD (reg:QI 3 r3 [2397])
            (nil))))

(jump_insn 4935 4928 4936 459 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 4933)
            (pc))) src/switch_core_media.c:3783 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9666 [0x25c2])
            (nil)))
 -> 4933)

(note 4936 4935 6418 460 [bb 460] NOTE_INSN_BASIC_BLOCK)

(insn 6418 4936 4945 460 (set (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) 625 {*arm_movsi_vfp}
     (nil))

(note 4945 6418 4951 460 NOTE_INSN_DELETED)

(note 4951 4945 4952 460 NOTE_INSN_DELETED)

(note 4952 4951 4959 460 NOTE_INSN_DELETED)

(note 4959 4952 4965 460 NOTE_INSN_DELETED)

(note 4965 4959 4966 460 NOTE_INSN_DELETED)

(note 4966 4965 4974 460 NOTE_INSN_DELETED)

(note 4974 4966 4975 460 NOTE_INSN_DELETED)

(note 4975 4974 4982 460 NOTE_INSN_DELETED)

(note 4982 4975 4996 460 NOTE_INSN_DELETED)

(note 4996 4982 5002 460 NOTE_INSN_DELETED)

(note 5002 4996 5003 460 NOTE_INSN_DELETED)

(note 5003 5002 5021 460 NOTE_INSN_DELETED)

(note 5021 5003 5027 460 NOTE_INSN_DELETED)

(note 5027 5021 5028 460 NOTE_INSN_DELETED)

(note 5028 5027 5650 460 NOTE_INSN_DELETED)

(note 5650 5028 5049 460 NOTE_INSN_DELETED)

(note 5049 5650 6666 460 NOTE_INSN_DELETED)

(insn 6666 5049 4944 460 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])) src/switch_core_media.c:3827 625 {*arm_movsi_vfp}
     (nil))

(insn 4944 6666 6732 460 (set (reg/f:SI 3 r3 [orig:2403 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map ] [2403])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 1856 [0x740])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3827 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])
                    (const_int 1856 [0x740])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map+0 S4 A32])
            (nil))))

(insn 6732 4944 6733 460 (set (reg/f:SI 4 r4 [2401])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1164 [0x48c])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3827 171 {pic_load_addr_32bit}
     (nil))

(insn 6733 6732 4937 460 (set (reg/f:SI 4 r4 [2401])
        (unspec:SI [
                (reg/f:SI 4 r4 [2401])
                (const_int 8 [0x8])
                (const_int 1164 [0x48c])
            ] 4)) src/switch_core_media.c:3827 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
        (nil)))

(insn 4937 6733 6667 460 (set (reg:SI 8 r8)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))) src/switch_core_media.c:3827 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 1184 [0x4a0]))
        (nil)))

(insn 6667 4937 4947 460 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3827 625 {*arm_movsi_vfp}
     (nil))

(insn 4947 6667 4948 460 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) src/switch_core_media.c:3827 625 {*arm_movsi_vfp}
     (nil))

(insn 4948 4947 4949 460 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [2401])) src/switch_core_media.c:3827 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
        (nil)))

(insn 4949 4948 4946 460 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 3 r3 [orig:2403 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map ] [2403])
                    (const_int 68 [0x44])) [13 D.45286_1068->remote_sdp_port+0 S2 A32]))) src/switch_core_media.c:3827 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 4946 4949 4950 460 (set (reg:SI 0 r0)
        (reg:SI 8 r8)) src/switch_core_media.c:3827 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -96 [0xffffffffffffffa0]))
            (nil))))

(call_insn 4950 4946 6668 460 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_snprintf") [flags 0x41]  <function_decl 0x40685000 switch_snprintf>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3827 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6668 4950 4958 460 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])) src/switch_core_media.c:3828 625 {*arm_movsi_vfp}
     (nil))

(insn 4958 6668 6734 460 (set (reg/f:SI 2 r2 [orig:2412 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map ] [2412])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (const_int 1856 [0x740])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3828 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])
                    (const_int 1856 [0x740])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map+0 S4 A32])
            (nil))))

(insn 6734 4958 6735 460 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC365") [flags 0x82]  <var_decl 0x4041f060 *.LC365>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1165 [0x48d])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3828 171 {pic_load_addr_32bit}
     (nil))

(insn 6735 6734 4963 460 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1165 [0x48d])
            ] 4)) src/switch_core_media.c:3828 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC365") [flags 0x82]  <var_decl 0x4041f060 *.LC365>)
        (nil)))

(insn 4963 6735 4962 460 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3828 625 {*arm_movsi_vfp}
     (nil))

(insn 4962 4963 4960 460 (set (reg:SI 2 r2)
        (mem/s/f:SI (plus:SI (reg/f:SI 2 r2 [orig:2412 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map ] [2412])
                (const_int 64 [0x40])) [2 D.45286_1072->remote_sdp_ip+0 S4 A32])) src/switch_core_media.c:3828 625 {*arm_movsi_vfp}
     (nil))

(insn 4960 4962 4964 460 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3828 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4964 4960 6736 460 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3828 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6736 4964 6737 460 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC366") [flags 0x82]  <var_decl 0x4041f0c0 *.LC366>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1166 [0x48e])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3829 171 {pic_load_addr_32bit}
     (nil))

(insn 6737 6736 4971 460 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1166 [0x48e])
            ] 4)) src/switch_core_media.c:3829 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC366") [flags 0x82]  <var_decl 0x4041f0c0 *.LC366>)
        (nil)))

(insn 4971 6737 4972 460 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3829 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(insn 4972 4971 4969 460 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3829 625 {*arm_movsi_vfp}
     (nil))

(insn 4969 4972 4973 460 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3829 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4973 4969 6669 460 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3829 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6669 4973 4981 460 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])) src/switch_core_media.c:3830 625 {*arm_movsi_vfp}
     (nil))

(insn 4981 6669 6738 460 (set (reg/f:SI 2 r2 [orig:2425 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map ] [2425])
        (mem/s/f:SI (plus:SI (reg:SI 8 r8)
                (const_int 1856 [0x740])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3830 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])
                (const_int 1856 [0x740])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map+0 S4 A32])
        (nil)))

(insn 6738 4981 6739 460 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC367") [flags 0x82]  <var_decl 0x4041f120 *.LC367>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1167 [0x48f])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3830 171 {pic_load_addr_32bit}
     (nil))

(insn 6739 6738 4986 460 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1167 [0x48f])
            ] 4)) src/switch_core_media.c:3830 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC367") [flags 0x82]  <var_decl 0x4041f120 *.LC367>)
        (nil)))

(insn 4986 6739 4985 460 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3830 625 {*arm_movsi_vfp}
     (nil))

(insn 4985 4986 4983 460 (set (reg:SI 2 r2)
        (mem/s/f:SI (plus:SI (reg/f:SI 2 r2 [orig:2425 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map ] [2425])
                (const_int 52 [0x34])) [2 D.45286_1076->rm_fmtp+0 S4 A32])) src/switch_core_media.c:3830 625 {*arm_movsi_vfp}
     (nil))

(insn 4983 4985 4987 460 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3830 625 {*arm_movsi_vfp}
     (nil))

(call_insn 4987 4983 4995 460 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3830 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 4995 4987 4998 460 (set (reg/f:SI 3 r3 [orig:2434 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map ] [2434])
        (mem/s/f:SI (plus:SI (reg:SI 8 r8)
                (const_int 1856 [0x740])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3831 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])
                (const_int 1856 [0x740])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map+0 S4 A32])
        (nil)))

(insn 4998 4995 4999 460 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) src/switch_core_media.c:3831 625 {*arm_movsi_vfp}
     (nil))

(insn 4999 4998 5000 460 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [2401])) src/switch_core_media.c:3831 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
        (nil)))

(insn 5000 4999 4997 460 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:2434 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map ] [2434])
                    (const_int 56 [0x38])) [0 D.45286_1078->agreed_pt+0 S1 A32]))) src/switch_core_media.c:3831 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 4997 5000 5001 460 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3831 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(call_insn 5001 4997 6740 460 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_snprintf") [flags 0x41]  <function_decl 0x40685000 switch_snprintf>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3831 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6740 5001 6741 460 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC368") [flags 0x82]  <var_decl 0x4041f180 *.LC368>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1169 [0x491])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3832 171 {pic_load_addr_32bit}
     (nil))

(insn 6741 6740 5008 460 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1169 [0x491])
            ] 4)) src/switch_core_media.c:3832 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC368") [flags 0x82]  <var_decl 0x4041f180 *.LC368>)
        (nil)))

(insn 5008 6741 5009 460 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3832 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(insn 5009 5008 5006 460 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3832 625 {*arm_movsi_vfp}
     (nil))

(insn 5006 5009 5010 460 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3832 625 {*arm_movsi_vfp}
     (nil))

(call_insn 5010 5006 5011 460 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3832 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 5011 5010 5012 460 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3833 625 {*arm_movsi_vfp}
     (nil))

(call_insn 5012 5011 5020 460 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_core_media_check_video_codecs") [flags 0x1]  <function_decl 0x40945a80 switch_core_media_check_video_codecs>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3833 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 5020 5012 5023 460 (set (reg/f:SI 3 r3 [orig:2447 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map ] [2447])
        (mem/s/f:SI (plus:SI (reg:SI 8 r8)
                (const_int 1856 [0x740])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map+0 S4 A32])) src/switch_core_media.c:3834 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 84 [0x54])) [35 %sfp+-1196 S4 A32])
                (const_int 1856 [0x740])) [2 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map+0 S4 A32])
        (nil)))

(insn 5023 5020 5024 460 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) src/switch_core_media.c:3834 625 {*arm_movsi_vfp}
     (nil))

(insn 5024 5023 5025 460 (set (reg:SI 2 r2)
        (reg/f:SI 4 r4 [2401])) src/switch_core_media.c:3834 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [2401])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC144") [flags 0x82]  <var_decl 0x42107960 *.LC144>)
            (nil))))

(insn 5025 5024 5022 460 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:2447 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].cur_payload_map ] [2447])
                    (const_int 57 [0x39])) [0 D.45286_1082->recv_pt+0 S1 A8]))) src/switch_core_media.c:3834 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 5022 5025 5026 460 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3834 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(call_insn 5026 5022 5031 460 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_snprintf") [flags 0x41]  <function_decl 0x40685000 switch_snprintf>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3834 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 5031 5026 6742 460 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3835 625 {*arm_movsi_vfp}
     (nil))

(insn 6742 5031 6743 460 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC369") [flags 0x82]  <var_decl 0x4041f1e0 *.LC369>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1171 [0x493])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3835 171 {pic_load_addr_32bit}
     (nil))

(insn 6743 6742 5033 460 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1171 [0x493])
            ] 4)) src/switch_core_media.c:3835 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC369") [flags 0x82]  <var_decl 0x4041f1e0 *.LC369>)
        (nil)))

(insn 5033 6743 5034 460 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3835 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(insn 5034 5033 5035 460 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3835 625 {*arm_movsi_vfp}
     (nil))

(call_insn 5035 5034 6038 460 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3835 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 6038 5035 6670 460 (set (reg/f:SI 3 r3 [2458])
        (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
            (const_int 12992 [0x32c0]))) ./src/include/switch_loadable_module.h:538 4 {*arm_addsi3}
     (nil))

(insn 6670 6038 6672 460 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])) src/switch_core_media.c:3836 625 {*arm_movsi_vfp}
     (nil))

(insn 6672 6670 6744 460 (set (reg:SI 4 r4)
        (reg:SI 12 ip)) src/switch_core_media.c:3836 625 {*arm_movsi_vfp}
     (nil))

(insn 6744 6672 6745 460 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4)
            (const_int 0 [0]))) src/switch_core_media.c:3836 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 6745 6744 6671 460 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 12 ip)
            (const_int 1 [0x1]))) src/switch_core_media.c:3836 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 6671 6745 5041 460 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3836 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(debug_insn 5041 6671 5042 460 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(debug_insn 5042 5041 5043 460 (var_location:SI D#74 (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
        (const_int 13020 [0x32dc]))) src/switch_core_media.c:3838 -1
     (nil))

(debug_insn 5043 5042 5048 460 (var_location:SI codec (debug_expr:SI D#74)) src/switch_core_media.c:3838 -1
     (nil))

(insn 5048 5043 6039 460 (set (reg:SI 2 r2 [orig:2461 MEM[(struct switch_codec_t *)smh_186 + 13020B].flags ] [2461])
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [2458])
                (const_int 44 [0x2c])) [4 MEM[(struct switch_codec_t *)smh_186 + 13020B].flags+0 S4 A32])) ./src/include/switch_loadable_module.h:538 625 {*arm_movsi_vfp}
     (nil))

(insn 6039 5048 5050 460 (set (reg/f:SI 3 r3 [2458])
        (plus:SI (reg/f:SI 3 r3 [2458])
            (const_int 28 [0x1c]))) ./src/include/switch_loadable_module.h:538 4 {*arm_addsi3}
     (nil))

(insn 5050 6039 5051 460 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 2 r2 [orig:2461 MEM[(struct switch_codec_t *)smh_186 + 13020B].flags ] [2461])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0]))) ./src/include/switch_loadable_module.h:538 73 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:2461 MEM[(struct switch_codec_t *)smh_186 + 13020B].flags ] [2461])
        (nil)))

(jump_insn 5051 5050 5052 460 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref 5081)
            (pc))) ./src/include/switch_loadable_module.h:538 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5081)

(note 5052 5051 5057 461 [bb 461] NOTE_INSN_BASIC_BLOCK)

(insn 5057 5052 5058 461 (set (reg/f:SI 2 r2 [orig:2466 MEM[(struct switch_codec_t *)smh_186 + 13020B].mutex ] [2466])
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [2458])
                (const_int 32 [0x20])) [2 MEM[(struct switch_codec_t *)smh_186 + 13020B].mutex+0 S4 A32])) ./src/include/switch_loadable_module.h:538 625 {*arm_movsi_vfp}
     (nil))

(insn 5058 5057 5059 461 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:2466 MEM[(struct switch_codec_t *)smh_186 + 13020B].mutex ] [2466])
            (const_int 0 [0]))) ./src/include/switch_loadable_module.h:538 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:2466 MEM[(struct switch_codec_t *)smh_186 + 13020B].mutex ] [2466])
        (nil)))

(jump_insn 5059 5058 5060 461 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5081)
            (pc))) ./src/include/switch_loadable_module.h:538 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 5081)

(note 5060 5059 6135 462 [bb 462] NOTE_INSN_BASIC_BLOCK)

(insn 6135 5060 5062 462 (set (reg:SI 2 r2 [2456])
        (const_int 13020 [0x32dc])) ./src/include/switch_loadable_module.h:538 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 13020 [0x32dc])
        (nil)))

(insn 5062 6135 5063 462 (set (reg/f:SI 2 r2 [orig:2468 MEM[(struct switch_codec_t *)smh_186 + 13020B].codec_interface ] [2468])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 2 r2 [2456])) [2 MEM[(struct switch_codec_t *)smh_186 + 13020B].codec_interface+0 S4 A32])) ./src/include/switch_loadable_module.h:538 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 13020 [0x32dc])) [2 MEM[(struct switch_codec_t *)smh_186 + 13020B].codec_interface+0 S4 A32])
        (nil)))

(insn 5063 5062 5064 462 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:2468 MEM[(struct switch_codec_t *)smh_186 + 13020B].codec_interface ] [2468])
            (const_int 0 [0]))) ./src/include/switch_loadable_module.h:538 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:2468 MEM[(struct switch_codec_t *)smh_186 + 13020B].codec_interface ] [2468])
        (nil)))

(jump_insn 5064 5063 5065 462 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5081)
            (pc))) ./src/include/switch_loadable_module.h:538 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 5081)

(note 5065 5064 5070 463 [bb 463] NOTE_INSN_BASIC_BLOCK)

(insn 5070 5065 5071 463 (set (reg/f:SI 3 r3 [orig:2473 MEM[(struct switch_codec_t *)smh_186 + 13020B].implementation ] [2473])
        (mem/s/f:SI (plus:SI (reg/f:SI 3 r3 [2458])
                (const_int 4 [0x4])) [2 MEM[(struct switch_codec_t *)smh_186 + 13020B].implementation+0 S4 A32])) ./src/include/switch_loadable_module.h:538 625 {*arm_movsi_vfp}
     (nil))

(insn 5071 5070 5072 463 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:2473 MEM[(struct switch_codec_t *)smh_186 + 13020B].implementation ] [2473])
            (const_int 0 [0]))) ./src/include/switch_loadable_module.h:538 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:2473 MEM[(struct switch_codec_t *)smh_186 + 13020B].implementation ] [2473])
        (nil)))

(jump_insn 5072 5071 5073 463 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5081)
            (pc))) ./src/include/switch_loadable_module.h:538 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil)))
 -> 5081)

(note 5073 5072 6035 464 [bb 464] NOTE_INSN_BASIC_BLOCK)

(insn 6035 5073 5078 464 (set (reg/f:SI 3 r3 [2477])
        (plus:SI (reg:SI 8 r8)
            (const_int 11392 [0x2c80]))) src/switch_core_media.c:3839 4 {*arm_addsi3}
     (nil))

(insn 5078 6035 5080 464 (set (reg:SI 2 r2 [2478])
        (const_int 1 [0x1])) src/switch_core_media.c:3839 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 5080 5078 5081 464 (set (mem/s:QI (plus:SI (reg/f:SI 3 r3 [2477])
                (const_int 16 [0x10])) [0 MEM[(struct switch_rtp_engine_t *)smh_186 + 11496B].reset_codec+0 S1 A32])
        (reg:QI 2 r2 [2478])) src/switch_core_media.c:3839 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [2478])
        (nil)))

(code_label 5081 5080 5082 465 1505 "" [4 uses])

(note 5082 5081 5086 465 [bb 465] NOTE_INSN_BASIC_BLOCK)

(note 5086 5082 5083 465 NOTE_INSN_DELETED)

(insn 5083 5086 5084 465 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3842 625 {*arm_movsi_vfp}
     (nil))

(insn 5084 5083 5085 465 (set (reg:SI 1 r1)
        (const_int 0 [0])) src/switch_core_media.c:3842 625 {*arm_movsi_vfp}
     (nil))

(call_insn 5085 5084 5087 465 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_media_set_video_codec") [flags 0x1]  <function_decl 0x40945980 switch_core_media_set_video_codec>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3842 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 5087 5085 5088 465 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0])))
            (set (reg:SI 4 r4 [orig:812 D.45316 ] [812])
                (reg:SI 0 r0))
        ]) src/switch_core_media.c:3842 176 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 5088 5087 5089 465 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5582)
            (pc))) src/switch_core_media.c:3842 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5582)

(note 5089 5088 5090 466 [bb 466] NOTE_INSN_BASIC_BLOCK)

(insn 5090 5089 5091 466 (set (reg:SI 0 r0)
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:3843 625 {*arm_movsi_vfp}
     (nil))

(insn 5091 5090 5092 466 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) src/switch_core_media.c:3843 625 {*arm_movsi_vfp}
     (nil))

(insn 5092 5091 5093 466 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 156 [0x9c])) [35 %sfp+-1124 S4 A32])) src/switch_core_media.c:3843 625 {*arm_movsi_vfp}
     (nil))

(insn 5093 5092 5094 466 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3843 625 {*arm_movsi_vfp}
     (nil))

(call_insn 5094 5093 124 466 (parallel [
            (call (mem:SI (symbol_ref:SI ("check_ice") [flags 0x3]  <function_decl 0x414f3a00 check_ice>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3843 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 124 5094 5975 466 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])
        (reg:SI 4 r4 [orig:812 D.45316 ] [812])) src/switch_core_media.c:3656 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:812 D.45316 ] [812])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(jump_insn 5975 124 5976 466 (set (pc)
        (label_ref 5095)) 223 {*arm_jump}
     (nil)
 -> 5095)

(barrier 5976 5975 5574)

(code_label 5574 5976 5573 467 1566 "" [1 uses])

(note 5573 5574 6673 467 [bb 467] NOTE_INSN_BASIC_BLOCK)

(insn 6673 5573 125 467 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) src/switch_core_media.c:3656 625 {*arm_movsi_vfp}
     (nil))

(insn 125 6673 5977 467 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3656 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(jump_insn 5977 125 5978 467 (set (pc)
        (label_ref 5095)) 223 {*arm_jump}
     (nil)
 -> 5095)

(barrier 5978 5977 5582)

(code_label 5582 5978 5581 468 1568 "" [1 uses])

(note 5581 5582 123 468 [bb 468] NOTE_INSN_BASIC_BLOCK)

(insn 123 5581 6674 468 (set (reg:SI 12 ip)
        (const_int 0 [0])) src/switch_core_media.c:3656 625 {*arm_movsi_vfp}
     (nil))

(insn 6674 123 5095 468 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3656 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(code_label 5095 6674 5096 469 1380 "" [13 uses])

(note 5096 5095 5097 469 [bb 469] NOTE_INSN_BASIC_BLOCK)

(debug_insn 5097 5096 5098 469 (var_location:SI nm_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) -1
     (nil))

(debug_insn 5098 5097 5099 469 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 5099 5098 5100 469 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) -1
     (nil))

(debug_insn 5100 5099 5101 469 (var_location:SI got_audio (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])) -1
     (nil))

(debug_insn 5101 5100 5102 469 (var_location:SI got_video_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) -1
     (nil))

(debug_insn 5102 5101 5103 469 (var_location:SI got_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) -1
     (nil))

(debug_insn 5103 5102 5104 469 (var_location:QI cng_pt (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32]) 0)) -1
     (nil))

(debug_insn 5104 5103 5105 469 (var_location:QI best_te (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32]) 0)) -1
     (nil))

(debug_insn 5105 5104 6675 469 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(insn 6675 5105 5106 469 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (nil))

(insn 5106 6675 6676 469 (set (reg:SI 4 r4)
        (mem/s/f:SI (plus:SI (reg:SI 4 r4)
                (const_int 4 [0x4])) [2 m_1764->m_next+0 S4 A32])) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (nil))

(insn 6676 5106 5108 469 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3091 625 {*arm_movsi_vfp}
     (nil))

(debug_insn 5108 6676 5109 469 (var_location:SI nm_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 108 [0x6c])) [35 %sfp+-1172 S4 A32])) -1
     (nil))

(debug_insn 5109 5108 5110 469 (var_location:SI m_idx (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 76 [0x4c])) [35 %sfp+-1204 S4 A32])) -1
     (nil))

(debug_insn 5110 5109 5111 469 (var_location:SI codec_ms (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 104 [0x68])) [35 %sfp+-1176 S4 A32])) -1
     (nil))

(debug_insn 5111 5110 5112 469 (var_location:SI got_webrtc (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 160 [0xa0])) [35 %sfp+-1120 S4 A32])) -1
     (nil))

(debug_insn 5112 5111 5113 469 (var_location:SI got_udptl (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 136 [0x88])) [35 %sfp+-1144 S4 A32])) -1
     (nil))

(debug_insn 5113 5112 5114 469 (var_location:SI got_savp (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 168 [0xa8])) [35 %sfp+-1112 S4 A32])) -1
     (nil))

(debug_insn 5114 5113 5115 469 (var_location:SI got_video_savp (clobber (const_int 0 [0]))) -1
     (nil))

(debug_insn 5115 5114 5116 469 (var_location:SI got_video_avp (clobber (const_int 0 [0]))) -1
     (nil))

(debug_insn 5116 5115 5117 469 (var_location:SI got_avp (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 204 [0xcc])) [35 %sfp+-1076 S4 A32])) -1
     (nil))

(debug_insn 5117 5116 5118 469 (var_location:SI got_audio (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70])) [35 %sfp+-1168 S4 A32])) -1
     (nil))

(debug_insn 5118 5117 5119 469 (var_location:SI got_video_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 72 [0x48])) [35 %sfp+-1208 S4 A32])) -1
     (nil))

(debug_insn 5119 5118 5120 469 (var_location:SI got_crypto (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 144 [0x90])) [35 %sfp+-1136 S4 A32])) -1
     (nil))

(debug_insn 5120 5119 5121 469 (var_location:SI m (mem/c:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) -1
     (nil))

(debug_insn 5121 5120 5122 469 (var_location:QI cng_pt (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32]) 0)) -1
     (nil))

(debug_insn 5122 5121 5123 469 (var_location:QI best_te (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [35 %sfp+-1180 S4 A32]) 0)) -1
     (nil))

(debug_insn 5123 5122 5125 469 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(insn 5125 5123 5126 469 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4)
            (const_int 0 [0]))) src/switch_core_media.c:3091 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 5126 5125 5979 469 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5124)
            (pc))) src/switch_core_media.c:3091 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9800 [0x2648])
            (nil)))
 -> 5124)

(note 5979 5126 5980 470 [bb 470] NOTE_INSN_BASIC_BLOCK)

(jump_insn 5980 5979 5981 470 (set (pc)
        (label_ref 5127)) 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5981 5980 5464)

(code_label 5464 5981 5463 471 1539 "" [1 uses])

(note 5463 5464 6677 471 [bb 471] NOTE_INSN_BASIC_BLOCK)

(insn 6677 5463 138 471 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:2893 625 {*arm_movsi_vfp}
     (nil))

(insn 138 6677 139 471 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:2893 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 139 138 5982 471 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:2892 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 5982 139 5983 471 (set (pc)
        (label_ref 5127)) 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5983 5982 5468)

(code_label 5468 5983 5467 472 1540 "" [1 uses])

(note 5467 5468 126 472 [bb 472] NOTE_INSN_BASIC_BLOCK)

(insn 126 5467 6678 472 (set (reg:SI 12 ip)
        (const_int 1 [0x1])) src/switch_core_media.c:3127 625 {*arm_movsi_vfp}
     (nil))

(insn 6678 126 5984 472 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3127 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(jump_insn 5984 6678 5985 472 (set (pc)
        (label_ref 5127)) 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5985 5984 5473)

(code_label 5473 5985 5472 473 1541 "" [1 uses])

(note 5472 5473 135 473 [bb 473] NOTE_INSN_BASIC_BLOCK)

(insn 135 5472 6679 473 (set (reg:SI 4 r4)
        (const_int 1 [0x1])) src/switch_core_media.c:3230 625 {*arm_movsi_vfp}
     (nil))

(insn 6679 135 5986 473 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:3230 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 5986 6679 5987 473 (set (pc)
        (label_ref 5127)) 223 {*arm_jump}
     (nil)
 -> 5127)

(barrier 5987 5986 5477)

(code_label 5477 5987 5476 474 1542 "" [6 uses])

(note 5476 5477 129 474 [bb 474] NOTE_INSN_BASIC_BLOCK)

(insn 129 5476 6680 474 (set (reg:SI 8 r8)
        (const_int 1 [0x1])) src/switch_core_media.c:3230 625 {*arm_movsi_vfp}
     (nil))

(insn 6680 129 5127 474 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3230 625 {*arm_movsi_vfp}
     (nil))

(code_label 5127 6680 5128 475 1371 ("done") [12 uses])

(note 5128 5127 5129 475 [bb 475] NOTE_INSN_BASIC_BLOCK)

(debug_insn 5129 5128 5130 475 (var_location:QI match (subreg:QI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32]) 0)) -1
     (nil))

(insn 5130 5129 5131 475 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 208 [0xd0])) [35 %sfp+-1072 S4 A32])) src/switch_core_media.c:3854 625 {*arm_movsi_vfp}
     (nil))

(call_insn 5131 5130 5132 475 (parallel [
            (call (mem:SI (symbol_ref:SI ("sdp_parser_free") [flags 0x41]  <function_decl 0x4144df80 sdp_parser_free>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3854 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 5132 5131 5133 475 (set (reg:SI 3 r3 [2480])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3857 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 5133 5132 6681 475 (set (reg/f:SI 3 r3 [orig:814 D.44471 ] [814])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [2480])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3857 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 6681 5133 5135 475 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 164 [0xa4])) [35 %sfp+-1116 S4 A32])) src/switch_core_media.c:3857 625 {*arm_movsi_vfp}
     (nil))

(insn 5135 6681 5988 475 (set (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:814 D.44471 ] [814])
                (const_int 140 [0x8c])) [0 D.44471_1094->cng_pt+0 S1 A32])
        (reg:QI 12 ip)) src/switch_core_media.c:3857 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 12 ip)
        (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:814 D.44471 ] [814])
            (nil))))

(jump_insn 5988 5135 5989 475 (set (pc)
        (label_ref 5136)) src/switch_core_media.c:3859 223 {*arm_jump}
     (nil)
 -> 5136)

(barrier 5989 5988 5377)

(code_label 5377 5989 5376 476 1518 "" [1 uses])

(note 5376 5377 140 476 [bb 476] NOTE_INSN_BASIC_BLOCK)

(insn 140 5376 5990 476 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg/v/f:SI 10 sl [orig:233 smh ] [233])) src/switch_core_media.c:2925 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(jump_insn 5990 140 5991 476 (set (pc)
        (label_ref 5136)) 223 {*arm_jump}
     (nil)
 -> 5136)

(barrier 5991 5990 5381)

(code_label 5381 5991 5380 477 1519 "" [1 uses])

(note 5380 5381 6682 477 [bb 477] NOTE_INSN_BASIC_BLOCK)

(insn 6682 5380 141 477 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 208 [0xd0])) [35 %sfp+-1072 S4 A32])) src/switch_core_media.c:2935 625 {*arm_movsi_vfp}
     (nil))

(insn 141 6682 5136 477 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])
        (reg:SI 4 r4)) src/switch_core_media.c:2935 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(code_label 5136 141 5137 478 1331 "" [3 uses])

(note 5137 5136 5369 478 [bb 478] NOTE_INSN_BASIC_BLOCK)

(insn 5369 5137 5372 478 (set (reg/i:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [35 %sfp+-1152 S4 A32])) src/switch_core_media.c:3860 625 {*arm_movsi_vfp}
     (nil))

(insn 5372 5369 7366 478 (use (reg/i:SI 0 r0)) src/switch_core_media.c:3860 -1
     (nil))

(note 7366 5372 7367 478 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 7367 7366 7368 478 (unspec_volatile [
            (return)
        ] 1) src/switch_core_media.c:3860 -1
     (nil))

(barrier 7368 7367 5797)

(code_label 5797 7368 5150 479 1587 "" [1 uses])

(note 5150 5797 5156 479 [bb 479] NOTE_INSN_BASIC_BLOCK)

(note 5156 5150 5153 479 NOTE_INSN_DELETED)

(insn 5153 5156 5154 479 (set (reg:SI 0 r0)
        (reg/f:SI 9 r9 [orig:287 D.44590 ] [287])) src/switch_core_media.c:3010 625 {*arm_movsi_vfp}
     (nil))

(insn 5154 5153 5155 479 (set (reg:SI 1 r1)
        (reg/f:SI 8 r8 [2616])) src/switch_core_media.c:3010 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC309") [flags 0x82]  <var_decl 0x40406c00 *.LC309>)
        (nil)))

(call_insn/i 5155 5154 5158 479 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcasecmp") [flags 0x41]  <function_decl 0x40442200 strcasecmp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3010 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 5158 5155 5159 479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3010 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 5159 5158 5993 479 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 5992)
            (pc))) src/switch_core_media.c:3010 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 5992)

(note 5993 5159 5994 480 [bb 480] NOTE_INSN_BASIC_BLOCK)

(jump_insn 5994 5993 5995 480 (set (pc)
        (label_ref 5157)) 223 {*arm_jump}
     (nil)
 -> 5157)

(barrier 5995 5994 5865)

(code_label 5865 5995 5180 482 1588 "" [1 uses])

(note 5180 5865 5185 482 [bb 482] NOTE_INSN_BASIC_BLOCK)

(note 5185 5180 5182 482 NOTE_INSN_DELETED)

(insn 5182 5185 5183 482 (set (reg:SI 3 r3 [2486])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3259 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 5183 5182 5184 482 (set (reg/f:SI 3 r3 [orig:2485 smh_186->mparams ] [2485])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [2486])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3259 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 5184 5183 5186 482 (set (reg:SI 3 r3 [orig:2488 D.44471_533->ndlb ] [2488])
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:2485 smh_186->mparams ] [2485])
                (const_int 16 [0x10])) [28 D.44471_533->ndlb+0 S4 A32])) src/switch_core_media.c:3259 625 {*arm_movsi_vfp}
     (nil))

(insn 5186 5184 5187 482 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:2488 D.44471_533->ndlb ] [2488])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0]))) src/switch_core_media.c:3259 73 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2488 D.44471_533->ndlb ] [2488])
        (nil)))

(jump_insn 5187 5186 5998 482 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref 5181)
            (pc))) src/switch_core_media.c:3259 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5181)

(note 5998 5187 5999 483 [bb 483] NOTE_INSN_BASIC_BLOCK)

(jump_insn 5999 5998 6000 483 (set (pc)
        (label_ref 2367)) 223 {*arm_jump}
     (nil)
 -> 2367)

(barrier 6000 5999 5191)

(code_label 5191 6000 5192 484 1403 "" [3 uses])

(note 5192 5191 5194 484 [bb 484] NOTE_INSN_BASIC_BLOCK)

(note 5194 5192 5195 484 NOTE_INSN_DELETED)

(note 5195 5194 5199 484 NOTE_INSN_DELETED)

(note 5199 5195 5200 484 NOTE_INSN_DELETED)

(note 5200 5199 5202 484 NOTE_INSN_DELETED)

(note 5202 5200 5203 484 NOTE_INSN_DELETED)

(note 5203 5202 6684 484 NOTE_INSN_DELETED)

(insn 6684 5203 5197 484 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3261 625 {*arm_movsi_vfp}
     (nil))

(insn 5197 6684 5198 484 (set (reg:SI 1 r1 [orig:2492 m_1764->m_proto ] [2492])
        (mem/s:SI (plus:SI (reg:SI 12 ip)
                (const_int 28 [0x1c])) [44 m_1764->m_proto+0 S4 A32])) src/switch_core_media.c:3261 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
                    (const_int 28 [0x1c])) [44 m_1764->m_proto+0 S4 A32])
            (nil))))

(insn 5198 5197 6685 484 (set (reg:SI 2 r2 [2494])
        (const_int 257 [0x101])) src/switch_core_media.c:3261 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 257 [0x101])
        (nil)))

(insn 6685 5198 6727 484 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 160 [0xa0])) [35 %sfp+-1120 S4 A32])) src/switch_core_media.c:3261 625 {*arm_movsi_vfp}
     (nil))

(insn 6727 6685 6728 484 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (const_int 1 [0x1])
                    (reg:SI 8 r8)))
            (set (reg:SI 3 r3 [2497])
                (minus:SI (const_int 1 [0x1])
                    (reg:SI 8 r8)))
        ]) src/switch_core_media.c:3261 31 {*subsi3_compare}
     (nil))

(insn 6728 6727 6725 484 (cond_exec (ltu:CC (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [2497])
            (const_int 0 [0]))) src/switch_core_media.c:3261 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 6725 6728 6726 484 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:2492 m_1764->m_proto ] [2492])
            (reg:SI 2 r2 [2494]))) src/switch_core_media.c:3261 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [2494])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:2492 m_1764->m_proto ] [2492])
            (nil))))

(insn 6726 6725 5205 484 (set (reg:SI 3 r3 [2497])
        (if_then_else:SI (ne:SI (reg:CC 24 cc)
                (const_int 0 [0]))
            (reg:SI 3 r3 [2497])
            (const_int 0 [0]))) src/switch_core_media.c:3261 221 {*movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 5205 6726 5206 484 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [2497])
            (const_int 0 [0]))) src/switch_core_media.c:3261 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [2497])
        (nil)))

(jump_insn 5206 5205 7388 484 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5193)
            (pc))) src/switch_core_media.c:3261 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 5193)

(code_label 7388 5206 5207 485 1596 "" [8 uses])

(note 5207 7388 5208 485 [bb 485] NOTE_INSN_BASIC_BLOCK)

(insn 5208 5207 6001 485 (set (reg/f:SI 5 r5 [orig:457 prephitmp.1031 ] [457])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:440 attr ] [440])
                (const_int 12 [0xc])) [2 attr_1599->a_value+0 S4 A32])) src/switch_core_media.c:3261 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 6001 5208 6002 485 (set (pc)
        (label_ref 2367)) 223 {*arm_jump}
     (nil)
 -> 2367)

(barrier 6002 6001 5216)

(code_label 5216 6002 5217 486 1421 "" [1 uses])

(note 5217 5216 5218 486 [bb 486] NOTE_INSN_BASIC_BLOCK)

(note 5218 5217 5219 486 NOTE_INSN_DELETED)

(note 5219 5218 5226 486 NOTE_INSN_DELETED)

(note 5226 5219 5221 486 NOTE_INSN_DELETED)

(insn 5221 5226 5223 486 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                (const_int 8 [0x8])) [2 map_1728->rm_encoding+0 S4 A32])) src/switch_core_media.c:3361 625 {*arm_movsi_vfp}
     (nil))

(insn 5223 5221 5224 486 (set (reg:SI 2 r2)
        (mem/s:SI (plus:SI (reg/v/f:SI 7 r7 [orig:283 map ] [283])
                (const_int 12 [0xc])) [26 map_1728->rm_rate+0 S4 A32])) src/switch_core_media.c:3361 625 {*arm_movsi_vfp}
     (nil))

(insn 5224 5223 5225 486 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [35 %sfp+-1200 S4 A32])) src/switch_core_media.c:3361 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -96 [0xffffffffffffffa0]))
        (nil)))

(call_insn 5225 5224 5228 486 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_core_codec_parse_fmtp") [flags 0x41]  <function_decl 0x40716700 switch_core_codec_parse_fmtp>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3361 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 5228 5225 5229 486 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3361 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 5229 5228 5232 486 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5227)
            (pc))) src/switch_core_media.c:3361 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5227)

(note 5232 5229 70 487 [bb 487] NOTE_INSN_BASIC_BLOCK)

(insn 70 5232 6003 487 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [35 %sfp+-1160 S4 A32])
        (reg:SI 4 r4 [1662])) src/switch_core_media.c:3349 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [1662])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))

(jump_insn 6003 70 6004 487 (set (pc)
        (label_ref 2761)) 223 {*arm_jump}
     (nil)
 -> 2761)

(barrier 6004 6003 5233)

(code_label 5233 6004 5234 488 1428 "" [1 uses])

(note 5234 5233 5238 488 [bb 488] NOTE_INSN_BASIC_BLOCK)

(note 5238 5234 5235 488 NOTE_INSN_DELETED)

(insn 5235 5238 5236 488 (set (reg:SI 3 r3 [2502])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3386 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 5236 5235 5237 488 (set (reg/f:SI 3 r3 [orig:2501 smh_186->mparams ] [2501])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [2502])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3386 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 5237 5236 5239 488 (set (reg:SI 3 r3 [orig:2504 D.44471_644->ndlb ] [2504])
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:2501 smh_186->mparams ] [2501])
                (const_int 16 [0x10])) [28 D.44471_644->ndlb+0 S4 A32])) src/switch_core_media.c:3386 625 {*arm_movsi_vfp}
     (nil))

(insn 5239 5237 5240 488 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:2504 D.44471_644->ndlb ] [2504])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) src/switch_core_media.c:3386 73 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2504 D.44471_644->ndlb ] [2504])
        (nil)))

(jump_insn 5240 5239 6005 488 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref 2850)
            (pc))) src/switch_core_media.c:3386 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 2850)

(note 6005 5240 6006 489 [bb 489] NOTE_INSN_BASIC_BLOCK)

(jump_insn 6006 6005 6007 489 (set (pc)
        (label_ref 2872)) 223 {*arm_jump}
     (nil)
 -> 2872)

(barrier 6007 6006 5928)

(code_label 5928 6007 5245 490 1589 "" [1 uses])

(note 5245 5928 5246 490 [bb 490] NOTE_INSN_BASIC_BLOCK)

(note 5246 5245 5251 490 NOTE_INSN_DELETED)

(note 5251 5246 6720 490 NOTE_INSN_DELETED)

(insn 6720 5251 6721 490 (set (reg:SI 0 r0)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC370") [flags 0x82]  <var_decl 0x4041f240 *.LC370>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1173 [0x495])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3554 171 {pic_load_addr_32bit}
     (nil))

(insn 6721 6720 5250 490 (set (reg:SI 0 r0)
        (unspec:SI [
                (reg:SI 0 r0)
                (const_int 8 [0x8])
                (const_int 1173 [0x495])
            ] 4)) src/switch_core_media.c:3554 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC370") [flags 0x82]  <var_decl 0x4041f240 *.LC370>)
        (nil)))

(call_insn 5250 6721 5253 490 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_stristr") [flags 0x41]  <function_decl 0x40815080 switch_stristr>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3554 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 5253 5250 5254 490 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3554 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 5254 5253 6008 490 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5252)
            (pc))) src/switch_core_media.c:3554 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil)))
 -> 5252)

(note 6008 5254 6009 491 [bb 491] NOTE_INSN_BASIC_BLOCK)

(jump_insn 6009 6008 6010 491 (set (pc)
        (label_ref 3646)) 223 {*arm_jump}
     (nil)
 -> 3646)

(barrier 6010 6009 5258)

(code_label 5258 6010 5259 492 1471 "" [3 uses])

(note 5259 5258 5260 492 [bb 492] NOTE_INSN_BASIC_BLOCK)

(note 5260 5259 5265 492 NOTE_INSN_DELETED)

(note 5265 5260 5278 492 NOTE_INSN_DELETED)

(note 5278 5265 5279 492 NOTE_INSN_DELETED)

(note 5279 5278 5281 492 NOTE_INSN_DELETED)

(note 5281 5279 5273 492 NOTE_INSN_DELETED)

(insn 5273 5281 6708 492 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) src/switch_core_media.c:3639 625 {*arm_movsi_vfp}
     (nil))

(insn 6708 5273 6709 492 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1174 [0x496])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3639 171 {pic_load_addr_32bit}
     (nil))

(insn 6709 6708 6710 492 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1174 [0x496])
            ] 4)) src/switch_core_media.c:3639 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82]  <var_decl 0x41d4acc0 *.LC11>)
        (nil)))

(insn 6710 6709 6711 492 (set (reg/f:SI 2 r2 [2510])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1175 [0x497])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3639 171 {pic_load_addr_32bit}
     (nil))

(insn 6711 6710 6133 492 (set (reg/f:SI 2 r2 [2510])
        (unspec:SI [
                (reg/f:SI 2 r2 [2510])
                (const_int 8 [0x8])
                (const_int 1175 [0x497])
            ] 4)) src/switch_core_media.c:3639 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 6133 6711 5275 492 (set (reg/f:SI 2 r2 [2512])
        (plus:SI (reg/f:SI 2 r2 [2510])
            (const_int 1792 [0x700]))) src/switch_core_media.c:3639 4 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1792 [0x700])))
        (nil)))

(insn 5275 6133 5276 492 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [2512])
            (const_int 8 [0x8]))) src/switch_core_media.c:3639 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 1800 [0x708])))
        (nil)))

(insn 5276 5275 5267 492 (set (reg:SI 3 r3)
        (const_int 3639 [0xe37])) src/switch_core_media.c:3639 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3639 [0xe37])
        (nil)))

(insn 5267 5276 6132 492 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])) src/switch_core_media.c:3639 625 {*arm_movsi_vfp}
     (nil))

(insn 6132 5267 5269 492 (set (reg:SI 12 ip [2514])
        (const_int 7 [0x7])) src/switch_core_media.c:3639 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))

(insn 5269 6132 6713 492 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [2514])) src/switch_core_media.c:3639 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip [2514])
        (nil)))

(insn 6713 5269 6714 492 (set (reg/f:SI 12 ip [2516])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC371") [flags 0x82]  <var_decl 0x4041f2a0 *.LC371>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1176 [0x498])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3639 171 {pic_load_addr_32bit}
     (nil))

(insn 6714 6713 5272 492 (set (reg/f:SI 12 ip [2516])
        (unspec:SI [
                (reg/f:SI 12 ip [2516])
                (const_int 8 [0x8])
                (const_int 1176 [0x498])
            ] 4)) src/switch_core_media.c:3639 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC371") [flags 0x82]  <var_decl 0x4041f2a0 *.LC371>)
        (nil)))

(insn 5272 6714 5277 492 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 12 ip [2516])) src/switch_core_media.c:3639 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 12 ip [2516])
        (nil)))

(call_insn 5277 5272 5283 492 (parallel [
            (call (mem:SI (symbol_ref:SI ("switch_log_printf") [flags 0x41]  <function_decl 0x4075a380 switch_log_printf>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3639 235 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 5283 5277 6715 492 (set (reg:SI 0 r0)
        (mem/s/f:SI (plus:SI (reg/v/f:SI 6 r6 [orig:1025 session ] [1025])
                (const_int 24 [0x18])) [2 session_161(D)->channel+0 S4 A32])) src/switch_core_media.c:3640 625 {*arm_movsi_vfp}
     (nil))

(insn 6715 5283 6716 492 (set (reg:SI 1 r1)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC352") [flags 0x82]  <var_decl 0x404189c0 *.LC352>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1177 [0x499])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3640 171 {pic_load_addr_32bit}
     (nil))

(insn 6716 6715 6717 492 (set (reg:SI 1 r1)
        (unspec:SI [
                (reg:SI 1 r1)
                (const_int 8 [0x8])
                (const_int 1177 [0x499])
            ] 4)) src/switch_core_media.c:3640 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC352") [flags 0x82]  <var_decl 0x404189c0 *.LC352>)
        (nil)))

(insn 6717 6716 6718 492 (set (reg:SI 2 r2)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC372") [flags 0x82]  <var_decl 0x4041f300 *.LC372>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1178 [0x49a])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3640 171 {pic_load_addr_32bit}
     (nil))

(insn 6718 6717 5286 492 (set (reg:SI 2 r2)
        (unspec:SI [
                (reg:SI 2 r2)
                (const_int 8 [0x8])
                (const_int 1178 [0x49a])
            ] 4)) src/switch_core_media.c:3640 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC372") [flags 0x82]  <var_decl 0x4041f300 *.LC372>)
        (nil)))

(insn 5286 6718 5287 492 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) src/switch_core_media.c:3640 625 {*arm_movsi_vfp}
     (nil))

(call_insn 5287 5286 5292 492 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_channel_set_variable_var_check") [flags 0x41]  <function_decl 0x4083db00 switch_channel_set_variable_var_check>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3640 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 5292 5287 6130 492 (set (reg:SI 2 r2 [2524])
        (const_int 0 [0])) src/switch_core_media.c:3642 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))

(insn 6130 5292 5289 492 (set (reg:SI 3 r3 [2522])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3641 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 5289 6130 6129 492 (set (reg/f:SI 3 r3 [orig:686 D.44471 ] [686])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (reg:SI 3 r3 [2522])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3641 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (reg/v/f:SI 10 sl [orig:233 smh ] [233])
                (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
        (nil)))

(insn 6129 5289 5291 492 (set (reg:SI 1 r1 [2523])
        (const_int 1 [0x1])) src/switch_core_media.c:3641 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 5291 6129 5294 492 (set (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:686 D.44471 ] [686])
                (const_int 136 [0x88])) [30 S4 A32])
        (reg:SI 1 r1 [2523])) src/switch_core_media.c:3641 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [2523])
        (nil)))

(insn 5294 5291 5586 492 (set (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:686 D.44471 ] [686])
                (const_int 120 [0x78])) [0 S1 A32])
        (reg:QI 2 r2 [2524])) src/switch_core_media.c:3642 180 {*arm_movqi_insn}
     (nil))

(debug_insn 5586 5294 5297 492 (var_location:SI D#82 (reg/f:SI 3 r3 [orig:686 D.44471 ] [686])) -1
     (nil))

(insn 5297 5586 5298 492 (set (mem/s:QI (plus:SI (reg/f:SI 3 r3 [orig:686 D.44471 ] [686])
                (const_int 121 [0x79])) [0 S1 A8])
        (reg:QI 2 r2 [2524])) src/switch_core_media.c:3642 180 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:686 D.44471 ] [686])
        (expr_list:REG_DEAD (reg:QI 2 r2 [2524])
            (nil))))

(debug_insn 5298 5297 5299 492 (var_location:QI D#12 (mem/s/j:QI (plus:SI (debug_expr:SI D#82)
            (const_int 121 [0x79])) [0 D.44471_861->recv_te+0 S1 A8])) src/switch_core_media.c:3642 -1
     (nil))

(debug_insn 5299 5298 6011 492 (var_location:QI te (debug_expr:QI D#12)) src/switch_core_media.c:3642 -1
     (nil))

(jump_insn 6011 5299 6012 492 (set (pc)
        (label_ref 5095)) 223 {*arm_jump}
     (nil)
 -> 5095)

(barrier 6012 6011 5953)

(code_label 5953 6012 5303 493 1590 "" [1 uses])

(note 5303 5953 5304 493 [bb 493] NOTE_INSN_BASIC_BLOCK)

(note 5304 5303 5309 493 NOTE_INSN_DELETED)

(note 5309 5304 6706 493 NOTE_INSN_DELETED)

(insn 6706 5309 6707 493 (set (reg:SI 0 r0)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC373") [flags 0x82]  <var_decl 0x4042bf00 *.LC373>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1179 [0x49b])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3689 171 {pic_load_addr_32bit}
     (nil))

(insn 6707 6706 5308 493 (set (reg:SI 0 r0)
        (unspec:SI [
                (reg:SI 0 r0)
                (const_int 8 [0x8])
                (const_int 1179 [0x49b])
            ] 4)) src/switch_core_media.c:3689 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC373") [flags 0x82]  <var_decl 0x4042bf00 *.LC373>)
        (nil)))

(call_insn 5308 6707 5311 493 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("switch_stristr") [flags 0x41]  <function_decl 0x40815080 switch_stristr>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) src/switch_core_media.c:3689 236 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 5311 5308 5312 493 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0]))) src/switch_core_media.c:3689 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 5312 5311 6013 493 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5310)
            (pc))) src/switch_core_media.c:3689 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil)))
 -> 5310)

(note 6013 5312 6014 494 [bb 494] NOTE_INSN_BASIC_BLOCK)

(jump_insn 6014 6013 6015 494 (set (pc)
        (label_ref 5313)) 223 {*arm_jump}
     (nil)
 -> 5313)

(barrier 6015 6014 5961)

(code_label 5961 6015 5318 495 1591 "" [1 uses])

(note 5318 5961 5323 495 [bb 495] NOTE_INSN_BASIC_BLOCK)

(note 5323 5318 5320 495 NOTE_INSN_DELETED)

(insn 5320 5323 6686 495 (set (reg:SI 3 r3 [2531])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3708 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 6686 5320 5321 495 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3708 625 {*arm_movsi_vfp}
     (nil))

(insn 5321 6686 5322 495 (set (reg/f:SI 3 r3 [orig:2530 smh_186->mparams ] [2530])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (reg:SI 3 r3 [2531])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3708 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])
                    (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
            (nil))))

(insn 5322 5321 5324 495 (set (reg:SI 3 r3 [orig:2533 D.44471_964->ndlb ] [2533])
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:2530 smh_186->mparams ] [2530])
                (const_int 16 [0x10])) [28 D.44471_964->ndlb+0 S4 A32])) src/switch_core_media.c:3708 625 {*arm_movsi_vfp}
     (nil))

(insn 5324 5322 5325 495 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:2533 D.44471_964->ndlb ] [2533])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0]))) src/switch_core_media.c:3708 73 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2533 D.44471_964->ndlb ] [2533])
        (nil)))

(jump_insn 5325 5324 6016 495 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref 5319)
            (pc))) src/switch_core_media.c:3708 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 5319)

(note 6016 5325 6017 496 [bb 496] NOTE_INSN_BASIC_BLOCK)

(jump_insn 6017 6016 6018 496 (set (pc)
        (label_ref 4535)) 223 {*arm_jump}
     (nil)
 -> 4535)

(barrier 6018 6017 5329)

(code_label 5329 6018 5330 497 1486 "" [3 uses])

(note 5330 5329 5332 497 [bb 497] NOTE_INSN_BASIC_BLOCK)

(note 5332 5330 5333 497 NOTE_INSN_DELETED)

(note 5333 5332 5337 497 NOTE_INSN_DELETED)

(note 5337 5333 5338 497 NOTE_INSN_DELETED)

(note 5338 5337 5340 497 NOTE_INSN_DELETED)

(note 5340 5338 5341 497 NOTE_INSN_DELETED)

(note 5341 5340 6687 497 NOTE_INSN_DELETED)

(insn 6687 5341 5335 497 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])) src/switch_core_media.c:3710 625 {*arm_movsi_vfp}
     (nil))

(insn 5335 6687 5336 497 (set (reg:SI 1 r1 [orig:2537 m_1764->m_proto ] [2537])
        (mem/s:SI (plus:SI (reg:SI 12 ip)
                (const_int 28 [0x1c])) [44 m_1764->m_proto+0 S4 A32])) src/switch_core_media.c:3710 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 60 [0x3c])) [35 %sfp+-1220 S4 A32])
                    (const_int 28 [0x1c])) [44 m_1764->m_proto+0 S4 A32])
            (nil))))

(insn 5336 5335 6688 497 (set (reg:SI 2 r2 [2539])
        (const_int 257 [0x101])) src/switch_core_media.c:3710 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 257 [0x101])
        (nil)))

(insn 6688 5336 6703 497 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 160 [0xa0])) [35 %sfp+-1120 S4 A32])) src/switch_core_media.c:3710 625 {*arm_movsi_vfp}
     (nil))

(insn 6703 6688 6704 497 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (const_int 1 [0x1])
                    (reg:SI 12 ip)))
            (set (reg:SI 3 r3 [2542])
                (minus:SI (const_int 1 [0x1])
                    (reg:SI 12 ip)))
        ]) src/switch_core_media.c:3710 31 {*subsi3_compare}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6704 6703 6701 497 (cond_exec (ltu:CC (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 3 r3 [2542])
            (const_int 0 [0]))) src/switch_core_media.c:3710 3010 {*p *arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 6701 6704 6702 497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:2537 m_1764->m_proto ] [2537])
            (reg:SI 2 r2 [2539]))) src/switch_core_media.c:3710 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [2539])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:2537 m_1764->m_proto ] [2537])
            (nil))))

(insn 6702 6701 5343 497 (set (reg:SI 3 r3 [2542])
        (if_then_else:SI (ne:SI (reg:CC 24 cc)
                (const_int 0 [0]))
            (reg:SI 3 r3 [2542])
            (const_int 0 [0]))) src/switch_core_media.c:3710 221 {*movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 5343 6702 5344 497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [2542])
            (const_int 0 [0]))) src/switch_core_media.c:3710 199 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [2542])
        (nil)))

(jump_insn 5344 5343 7401 497 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 5331)
            (pc))) src/switch_core_media.c:3710 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 5331)

(code_label 7401 5344 5345 498 1597 "" [8 uses])

(note 5345 7401 5346 498 [bb 498] NOTE_INSN_BASIC_BLOCK)

(insn 5346 5345 6019 498 (set (reg/f:SI 7 r7 [orig:720 prephitmp.1031 ] [720])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:507 attr ] [507])
                (const_int 12 [0xc])) [2 attr_619->a_value+0 S4 A32])) src/switch_core_media.c:3710 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 6019 5346 6020 498 (set (pc)
        (label_ref 4535)) 223 {*arm_jump}
     (nil)
 -> 4535)

(barrier 6020 6019 5349)

(code_label 5349 6020 5350 499 1495 "" [1 uses])

(note 5350 5349 5354 499 [bb 499] NOTE_INSN_BASIC_BLOCK)

(note 5354 5350 5351 499 NOTE_INSN_DELETED)

(insn 5351 5354 6689 499 (set (reg:SI 3 r3 [2544])
        (const_int 23800 [0x5cf8])) src/switch_core_media.c:3745 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 23800 [0x5cf8])
        (nil)))

(insn 6689 5351 5352 499 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])) src/switch_core_media.c:3745 625 {*arm_movsi_vfp}
     (nil))

(insn 5352 6689 5353 499 (set (reg/f:SI 3 r3 [orig:2543 smh_186->mparams ] [2543])
        (mem/s/f:SI (plus:SI (reg:SI 12 ip)
                (reg:SI 3 r3 [2544])) [2 smh_186->mparams+0 S4 A32])) src/switch_core_media.c:3745 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUAL (mem/s/f:SI (plus:SI (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 64 [0x40])) [35 %sfp+-1216 S4 A32])
                    (const_int 23800 [0x5cf8])) [2 smh_186->mparams+0 S4 A32])
            (nil))))

(insn 5353 5352 5355 499 (set (reg:SI 3 r3 [orig:2546 D.44471_998->ndlb ] [2546])
        (mem/s:SI (plus:SI (reg/f:SI 3 r3 [orig:2543 smh_186->mparams ] [2543])
                (const_int 16 [0x10])) [28 D.44471_998->ndlb+0 S4 A32])) src/switch_core_media.c:3745 625 {*arm_movsi_vfp}
     (nil))

(insn 5355 5353 5356 499 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:2546 D.44471_998->ndlb ] [2546])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) src/switch_core_media.c:3745 73 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:2546 D.44471_998->ndlb ] [2546])
        (nil)))

(jump_insn 5356 5355 6021 499 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0]))
            (label_ref 4642)
            (pc))) src/switch_core_media.c:3745 211 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 4642)

(note 6021 5356 6022 500 [bb 500] NOTE_INSN_BASIC_BLOCK)

(jump_insn 6022 6021 6023 500 (set (pc)
        (label_ref 4657)) 223 {*arm_jump}
     (nil)
 -> 4657)

(barrier 6023 6022 5360)

(code_label 5360 6023 5361 501 1397 "" [2 uses])

(note 5361 5360 6690 501 [bb 501] NOTE_INSN_BASIC_BLOCK)

(insn 6690 5361 57 501 (set (reg:SI 8 r8)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 180 [0xb4])) [35 %sfp+-1100 S4 A32])) src/switch_core_media.c:3239 625 {*arm_movsi_vfp}
     (nil))

(insn 57 6690 6691 501 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 148 [0x94])) [35 %sfp+-1132 S4 A32])
        (reg:SI 8 r8)) src/switch_core_media.c:3239 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 8 r8)
        (nil)))

(insn 6691 57 58 501 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 188 [0xbc])) [35 %sfp+-1092 S4 A32])) src/switch_core_media.c:3239 625 {*arm_movsi_vfp}
     (nil))

(insn 58 6691 6692 501 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [35 %sfp+-1148 S4 A32])
        (reg:SI 12 ip)) src/switch_core_media.c:3239 625 {*arm_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(insn 6692 58 6693 501 (set (reg/f:SI 7 r7 [2585])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC326") [flags 0x82]  <var_decl 0x40410d20 *.LC326>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1015 [0x3f7])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3246 171 {pic_load_addr_32bit}
     (nil))

(insn 6693 6692 6694 501 (set (reg/f:SI 7 r7 [2585])
        (unspec:SI [
                (reg/f:SI 7 r7 [2585])
                (const_int 8 [0x8])
                (const_int 1015 [0x3f7])
            ] 4)) src/switch_core_media.c:3246 174 {pic_add_dot_plus_eight}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC326") [flags 0x82]  <var_decl 0x40410d20 *.LC326>)
        (nil)))

(insn 6694 6693 6695 501 (set (reg/f:SI 9 r9 [2586])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC103") [flags 0x82]  <var_decl 0x41ff2f00 *.LC103>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1018 [0x3fa])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3252 171 {pic_load_addr_32bit}
     (nil))

(insn 6695 6694 6696 501 (set (reg/f:SI 9 r9 [2586])
        (unspec:SI [
                (reg/f:SI 9 r9 [2586])
                (const_int 8 [0x8])
                (const_int 1018 [0x3fa])
            ] 4)) src/switch_core_media.c:3252 174 {pic_add_dot_plus_eight}
     (nil))

(insn 6696 6695 6697 501 (set (reg/f:SI 11 fp [2587])
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC311") [flags 0x82]  <var_decl 0x40410120 *.LC311>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1019 [0x3fb])
                                        ] 21)
                                    (const_int 8 [0x8])))
                        ] 27))
            ] 3)) src/switch_core_media.c:3254 171 {pic_load_addr_32bit}
     (nil))

(insn 6697 6696 6024 501 (set (reg/f:SI 11 fp [2587])
        (unspec:SI [
                (reg/f:SI 11 fp [2587])
                (const_int 8 [0x8])
                (const_int 1019 [0x3fb])
            ] 4)) src/switch_core_media.c:3254 174 {pic_add_dot_plus_eight}
     (nil))

(jump_insn 6024 6697 6025 501 (set (pc)
        (label_ref 2399)) 223 {*arm_jump}
     (nil)
 -> 2399)

(barrier 6025 6024 6445)

(note 6445 6025 0 NOTE_INSN_DELETED)
starting the processing of deferred insns
ending the processing of deferred insns
