{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593080422006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593080422023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 25 12:20:21 2020 " "Processing started: Thu Jun 25 12:20:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593080422023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080422023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080422023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1593080423078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2 " "Found entity 1: nios_setup_v2" {  } { { "../nios_setup_v2/synthesis/nios_setup_v2.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../nios_setup_v2/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_irq_mapper " "Found entity 1: nios_setup_v2_irq_mapper" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0 " "Found entity 1: nios_setup_v2_mm_interconnect_0" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_setup_v2_mm_interconnect_0_avalon_st_adapter" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456752 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_mux_001" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_mux " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_mux" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_demux " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_demux" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_mux_001" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_mux " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_mux" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_demux_001" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_demux " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_demux" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593080456861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593080456861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_003_default_decode" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456861 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_003 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_003" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593080456877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593080456877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_002_default_decode" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456877 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_002 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_002" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593080456892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593080456892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_001_default_decode" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456892 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_001 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_001" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593080456892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593080456892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_default_decode" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456892 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router " "Found entity 2: nios_setup_v2_mm_interconnect_0_router" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080456986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080456986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_switch " "Found entity 1: nios_setup_v2_switch" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_switch.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_onchip_memory " "Found entity 1: nios_setup_v2_onchip_memory" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_led " "Found entity 1: nios_setup_v2_led" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_jtag_uart_sim_scfifo_w " "Found entity 1: nios_setup_v2_jtag_uart_sim_scfifo_w" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457049 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_jtag_uart_scfifo_w " "Found entity 2: nios_setup_v2_jtag_uart_scfifo_w" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457049 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_v2_jtag_uart_sim_scfifo_r " "Found entity 3: nios_setup_v2_jtag_uart_sim_scfifo_r" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457049 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_v2_jtag_uart_scfifo_r " "Found entity 4: nios_setup_v2_jtag_uart_scfifo_r" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457049 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_v2_jtag_uart " "Found entity 5: nios_setup_v2_jtag_uart" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_hex0 " "Found entity 1: nios_setup_v2_hex0" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_hex0.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu " "Found entity 1: nios_setup_v2_cpu" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu_cpu_register_bank_a_module " "Found entity 1: nios_setup_v2_cpu_cpu_register_bank_a_module" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_cpu_cpu_register_bank_b_module " "Found entity 2: nios_setup_v2_cpu_cpu_register_bank_b_module" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_v2_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_setup_v2_cpu_cpu_nios2_oci_debug" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_v2_cpu_cpu_nios2_oci_break " "Found entity 4: nios_setup_v2_cpu_cpu_nios2_oci_break" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_v2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_setup_v2_cpu_cpu_nios2_oci_xbrk" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_setup_v2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_setup_v2_cpu_cpu_nios2_oci_dbrk" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_setup_v2_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_setup_v2_cpu_cpu_nios2_oci_itrace" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_setup_v2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_setup_v2_cpu_cpu_nios2_oci_td_mode" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_setup_v2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_setup_v2_cpu_cpu_nios2_oci_dtrace" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_setup_v2_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_setup_v2_cpu_cpu_nios2_oci_fifo" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_setup_v2_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_setup_v2_cpu_cpu_nios2_oci_pib" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_setup_v2_cpu_cpu_nios2_oci_im " "Found entity 15: nios_setup_v2_cpu_cpu_nios2_oci_im" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_setup_v2_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_setup_v2_cpu_cpu_nios2_performance_monitors" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_setup_v2_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_setup_v2_cpu_cpu_nios2_avalon_reg" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_setup_v2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_setup_v2_cpu_cpu_ociram_sp_ram_module" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_setup_v2_cpu_cpu_nios2_ocimem " "Found entity 19: nios_setup_v2_cpu_cpu_nios2_ocimem" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_setup_v2_cpu_cpu_nios2_oci " "Found entity 20: nios_setup_v2_cpu_cpu_nios2_oci" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_setup_v2_cpu_cpu " "Found entity 21: nios_setup_v2_cpu_cpu" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_setup_v2_cpu_cpu_debug_slave_sysclk" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_sysclk.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu_cpu_debug_slave_tck " "Found entity 1: nios_setup_v2_cpu_cpu_debug_slave_tck" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_tck.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_setup_v2_cpu_cpu_debug_slave_wrapper" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu_cpu_test_bench " "Found entity 1: nios_setup_v2_cpu_cpu_test_bench" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_test_bench.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_button.v 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/boards/de10-lite/de10_lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_button " "Found entity 1: nios_setup_v2_button" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_button.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080457205 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_golden_top.v 1 1 " "Using design file de10_lite_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "de10_lite_golden_top.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/de10_lite_golden_top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080457533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593080457533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593080457564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2 nios_setup_v2:u0 " "Elaborating entity \"nios_setup_v2\" for hierarchy \"nios_setup_v2:u0\"" {  } { { "de10_lite_golden_top.v" "u0" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/de10_lite_golden_top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080457595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_button nios_setup_v2:u0\|nios_setup_v2_button:button " "Elaborating entity \"nios_setup_v2_button\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_button:button\"" {  } { { "../nios_setup_v2/synthesis/nios_setup_v2.v" "button" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080457658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu nios_setup_v2:u0\|nios_setup_v2_cpu:cpu " "Elaborating entity \"nios_setup_v2_cpu\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\"" {  } { { "../nios_setup_v2/synthesis/nios_setup_v2.v" "cpu" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080457674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu " "Elaborating entity \"nios_setup_v2_cpu_cpu\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu.v" "cpu" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080457705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_test_bench nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_test_bench:the_nios_setup_v2_cpu_cpu_test_bench " "Elaborating entity \"nios_setup_v2_cpu_cpu_test_bench\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_test_bench:the_nios_setup_v2_cpu_cpu_test_bench\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_test_bench" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080457908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_register_bank_a_module nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a " "Elaborating entity \"nios_setup_v2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "nios_setup_v2_cpu_cpu_register_bank_a" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080457924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_altsyncram" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458080 ""}  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593080458080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080458189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080458189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_register_bank_b_module nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_b_module:nios_setup_v2_cpu_cpu_register_bank_b " "Elaborating entity \"nios_setup_v2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_b_module:nios_setup_v2_cpu_cpu_register_bank_b\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "nios_setup_v2_cpu_cpu_register_bank_b" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_debug nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_debug" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458408 ""}  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593080458408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_break nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_break:the_nios_setup_v2_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_break:the_nios_setup_v2_cpu_cpu_nios2_oci_break\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_break" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_xbrk nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_xbrk:the_nios_setup_v2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_xbrk:the_nios_setup_v2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_xbrk" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_dbrk nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dbrk:the_nios_setup_v2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dbrk:the_nios_setup_v2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_dbrk" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_itrace nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_itrace:the_nios_setup_v2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_itrace:the_nios_setup_v2_cpu_cpu_nios2_oci_itrace\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_itrace" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_dtrace nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dtrace:the_nios_setup_v2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dtrace:the_nios_setup_v2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_dtrace" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_td_mode nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dtrace:the_nios_setup_v2_cpu_cpu_nios2_oci_dtrace\|nios_setup_v2_cpu_cpu_nios2_oci_td_mode:nios_setup_v2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dtrace:the_nios_setup_v2_cpu_cpu_nios2_oci_dtrace\|nios_setup_v2_cpu_cpu_nios2_oci_td_mode:nios_setup_v2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "nios_setup_v2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_fifo nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_fifo" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_pib nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_pib:the_nios_setup_v2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_pib:the_nios_setup_v2_cpu_cpu_nios2_oci_pib\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_pib" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_im nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_im:the_nios_setup_v2_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_im:the_nios_setup_v2_cpu_cpu_nios2_oci_im\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_im" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_avalon_reg nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_avalon_reg:the_nios_setup_v2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_avalon_reg:the_nios_setup_v2_cpu_cpu_nios2_avalon_reg\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_avalon_reg" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_ocimem nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_ocimem" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_ociram_sp_ram_module nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_setup_v2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "nios_setup_v2_cpu_cpu_ociram_sp_ram" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_altsyncram" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080458939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080458939 ""}  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593080458939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk21 " "Found entity 1: altsyncram_qk21" {  } { { "db/altsyncram_qk21.tdf" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/altsyncram_qk21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080459033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080459033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk21 nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated " "Elaborating entity \"altsyncram_qk21\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080459033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_debug_slave_wrapper nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_setup_v2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_debug_slave_wrapper" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080459064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_debug_slave_tck nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|nios_setup_v2_cpu_cpu_debug_slave_tck:the_nios_setup_v2_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_setup_v2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|nios_setup_v2_cpu_cpu_debug_slave_tck:the_nios_setup_v2_cpu_cpu_debug_slave_tck\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "the_nios_setup_v2_cpu_cpu_debug_slave_tck" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080459095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_debug_slave_sysclk nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|nios_setup_v2_cpu_cpu_debug_slave_sysclk:the_nios_setup_v2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_setup_v2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|nios_setup_v2_cpu_cpu_debug_slave_sysclk:the_nios_setup_v2_cpu_cpu_debug_slave_sysclk\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "the_nios_setup_v2_cpu_cpu_debug_slave_sysclk" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080459158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "nios_setup_v2_cpu_cpu_debug_slave_phy" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080459252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080459267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080459267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080459267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080459267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080459267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080459267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080459267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080459267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080459267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080459267 ""}  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593080459267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080459283 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080459299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080460002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080460127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_hex0 nios_setup_v2:u0\|nios_setup_v2_hex0:hex0 " "Elaborating entity \"nios_setup_v2_hex0\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_hex0:hex0\"" {  } { { "../nios_setup_v2/synthesis/nios_setup_v2.v" "hex0" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080460189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_jtag_uart nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart " "Elaborating entity \"nios_setup_v2_jtag_uart\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\"" {  } { { "../nios_setup_v2/synthesis/nios_setup_v2.v" "jtag_uart" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080460252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_jtag_uart_scfifo_w nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w " "Elaborating entity \"nios_setup_v2_jtag_uart_scfifo_w\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "the_nios_setup_v2_jtag_uart_scfifo_w" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080460283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "wfifo" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080460595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080460611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080460611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080460611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080460611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080460611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080460611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080460611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080460611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080460611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080460611 ""}  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593080460611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080460705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080460705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080460705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080460767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080460767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080460767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080460814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080460814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080460814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080460924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080460924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080460924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080461033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080461033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080461158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080461158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_jtag_uart_scfifo_r nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_r:the_nios_setup_v2_jtag_uart_scfifo_r " "Elaborating entity \"nios_setup_v2_jtag_uart_scfifo_r\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_r:the_nios_setup_v2_jtag_uart_scfifo_r\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "the_nios_setup_v2_jtag_uart_scfifo_r" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "nios_setup_v2_jtag_uart_alt_jtag_atlantic" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461595 ""}  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593080461595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461674 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_led nios_setup_v2:u0\|nios_setup_v2_led:led " "Elaborating entity \"nios_setup_v2_led\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_led:led\"" {  } { { "../nios_setup_v2/synthesis/nios_setup_v2.v" "led" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_onchip_memory nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory " "Elaborating entity \"nios_setup_v2_onchip_memory\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\"" {  } { { "../nios_setup_v2/synthesis/nios_setup_v2.v" "onchip_memory" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" "the_altsyncram" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593080461830 ""}  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593080461830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_om81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_om81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_om81 " "Found entity 1: altsyncram_om81" {  } { { "db/altsyncram_om81.tdf" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/altsyncram_om81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080461939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080461939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_om81 nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_om81:auto_generated " "Elaborating entity \"altsyncram_om81\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_om81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080461955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080462095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080462095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_om81:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_om81:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_om81.tdf" "decode3" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/altsyncram_om81.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080462095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593080462205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080462205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_om81:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_om81:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_om81.tdf" "mux2" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/db/altsyncram_om81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080462220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_switch nios_setup_v2:u0\|nios_setup_v2_switch:switch " "Elaborating entity \"nios_setup_v2_switch\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_switch:switch\"" {  } { { "../nios_setup_v2/synthesis/nios_setup_v2.v" "switch" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080462236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../nios_setup_v2/synthesis/nios_setup_v2.v" "mm_interconnect_0" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080462252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "cpu_data_master_translator" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080462767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080462799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080462861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080462892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080462924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "button_s1_translator" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080462970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "cpu_data_master_agent" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 2025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router:router " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router:router\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "router" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 3416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_default_decode nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router:router\|nios_setup_v2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router:router\|nios_setup_v2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "the_default_decode" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_001 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_001\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_001:router_001\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "router_001" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_001_default_decode nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_001:router_001\|nios_setup_v2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_001:router_001\|nios_setup_v2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_002 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_002\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_002:router_002\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "router_002" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 3448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_002_default_decode nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_002:router_002\|nios_setup_v2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_002:router_002\|nios_setup_v2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_003 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_003\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_003:router_003\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "router_003" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_003_default_decode nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_003:router_003\|nios_setup_v2_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_003:router_003\|nios_setup_v2_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_cmd_demux nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "cmd_demux" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_cmd_demux_001 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "cmd_demux_001" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 3730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_cmd_mux nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "cmd_mux" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 3747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_cmd_mux_001 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "cmd_mux_001" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 3770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080463986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_rsp_demux nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "rsp_demux" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_rsp_mux nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "rsp_mux" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 4245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_rsp_mux_001 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "rsp_mux_001" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 4268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_avalon_st_adapter nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "avalon_st_adapter" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 4297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_irq_mapper nios_setup_v2:u0\|nios_setup_v2_irq_mapper:irq_mapper " "Elaborating entity \"nios_setup_v2_irq_mapper\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_irq_mapper:irq_mapper\"" {  } { { "../nios_setup_v2/synthesis/nios_setup_v2.v" "irq_mapper" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_setup_v2:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_setup_v2:u0\|altera_reset_controller:rst_controller\"" {  } { { "../nios_setup_v2/synthesis/nios_setup_v2.v" "rst_controller" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/nios_setup_v2.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup_v2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup_v2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../nios_setup_v2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup_v2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup_v2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../nios_setup_v2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/nios_setup_v2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080464611 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "switch_external_connection_export u0 " "Port \"switch_external_connection_export\" does not exist in macrofunction \"u0\"" {  } { { "de10_lite_golden_top.v" "u0" { Text "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/de10_lite_golden_top.v" 84 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593080466533 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1593080466611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/output_files/top.map.smsg " "Generated suppressed messages file F:/vhdl/BOARDS/DE10-Lite/DE10_Lite_qsys_workshop/DE10_Lite_restored/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080467064 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "930 " "Peak virtual memory: 930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593080469533 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 25 12:21:09 2020 " "Processing ended: Thu Jun 25 12:21:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593080469533 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593080469533 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593080469533 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080469533 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593080470658 ""}
