-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_reg1_methode is
port (
    reg1_status_add : OUT STD_LOGIC_VECTOR (31 downto 0);
    reg1_status_add_ap_vld : OUT STD_LOGIC;
    reg1_status_val : IN STD_LOGIC_VECTOR (31 downto 0);
    status_add : IN STD_LOGIC_VECTOR (31 downto 0);
    status_val : OUT STD_LOGIC_VECTOR (31 downto 0);
    status_val_ap_vld : OUT STD_LOGIC );
end;


architecture behav of cnn_reg1_methode is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';



begin



    reg1_status_add <= status_add;
    reg1_status_add_ap_vld <= ap_const_logic_1;
    status_val <= reg1_status_val;
    status_val_ap_vld <= ap_const_logic_1;
end behav;
