$date
	Fri Aug 07 00:36:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Gates_Modeling_04 $end
$var wire 1 ! A1 $end
$var wire 1 " A2 $end
$var wire 1 # N1 $end
$var wire 1 $ N3 $end
$var wire 1 % O1 $end
$var reg 1 & inA $end
$var reg 1 ' inB $end
$var reg 1 ( inC $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
1%
1$
1#
0"
1!
$end
#1
0%
0!
0$
1(
#2
1!
1%
1$
1"
0(
1'
#3
0!
0$
1(
#4
0%
1$
0"
0#
0(
0'
1&
#5
0$
1(
#6
1%
1$
1"
0(
1'
#7
0$
1(
#8
