WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 10 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 10 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 6408026 heartbeat IPC: 1.561 cumulative IPC: 0.9694 (Simulation time: 00 hr 00 min 38 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 5157947 cumulative IPC: 0.9694 (Simulation time: 00 hr 00 min 38 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 5157947 cumulative IPC: 0.9694 (Simulation time: 00 hr 00 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_17B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.9694 instructions: 5000000 cycles: 5157947
CPU 0 Branch Prediction Accuracy: 96.87% MPKI: 10.29 Average ROB Occupancy at Mispredict: 38.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0112
BRANCH_INDIRECT: 0.0844
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 0.0172
BRANCH_INDIRECT_CALL: 0.0076
BRANCH_RETURN: 0.0424

LLC TOTAL        ACCESS:      72398 HIT:      22529 MISS:      49869
LLC LOAD         ACCESS:      64867 HIT:      21511 MISS:      43356
LLC RFO          ACCESS:        509 HIT:         24 MISS:        485
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        242 HIT:        242 MISS:          0
LLC TRANSLATION  ACCESS:       6780 HIT:        752 MISS:       6028
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 858.1 cycles
cpu0_DTLB TOTAL        ACCESS:     539664 HIT:     483490 MISS:      56174
cpu0_DTLB LOAD         ACCESS:     539664 HIT:     483490 MISS:      56174
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 199.9 cycles
cpu0_ITLB TOTAL        ACCESS:      32410 HIT:      32193 MISS:        217
cpu0_ITLB LOAD         ACCESS:      32410 HIT:      32193 MISS:        217
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 36.88 cycles
cpu0_L1D TOTAL        ACCESS:     637547 HIT:     538111 MISS:      99436
cpu0_L1D LOAD         ACCESS:     425254 HIT:     335850 MISS:      89404
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     172530 HIT:     170242 MISS:       2288
cpu0_L1D TRANSLATION  ACCESS:      39763 HIT:      32019 MISS:       7744
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 436.8 cycles
cpu0_L1I TOTAL        ACCESS:      35932 HIT:      35436 MISS:        496
cpu0_L1I LOAD         ACCESS:      35932 HIT:      35436 MISS:        496
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 130.1 cycles
cpu0_L2C TOTAL        ACCESS:      75533 HIT:       3377 MISS:      72156
cpu0_L2C LOAD         ACCESS:      67168 HIT:       2301 MISS:      64867
cpu0_L2C RFO          ACCESS:        564 HIT:         55 MISS:        509
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        595 HIT:        595 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       7206 HIT:        426 MISS:       6780
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 613.8 cycles
cpu0_STLB TOTAL        ACCESS:      41312 HIT:       1900 MISS:      39412
cpu0_STLB LOAD         ACCESS:      41312 HIT:       1900 MISS:      39412
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 288.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19206
  ROW_BUFFER_MISS:      30658
 AVG DBUS CONGESTED CYCLE: 3.846
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         38
  FULL:        231
