<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\proj_gowin\special20k\src\K580\k580vi53.v<br>
C:\proj_gowin\special20k\src\K580\k580wm80a.v<br>
C:\proj_gowin\special20k\src\K580\vm80a.v<br>
C:\proj_gowin\special20k\src\clockdiv.sv<br>
C:\proj_gowin\special20k\src\gowin_dpb\t20k_vmemDP.v<br>
C:\proj_gowin\special20k\src\gowin_prom\GSrom_test.v<br>
C:\proj_gowin\special20k\src\gowin_prom\rom_gs105b.v<br>
C:\proj_gowin\special20k\src\gowin_prom\t20k_rom.v<br>
C:\proj_gowin\special20k\src\gowin_rpll\t20_sdram.v<br>
C:\proj_gowin\special20k\src\gowin_rpll\t20k_hdmi.v<br>
C:\proj_gowin\special20k\src\gowin_sdpb\t20k_vmem.v<br>
C:\proj_gowin\special20k\src\gowin_sp\t20k_mem.v<br>
C:\proj_gowin\special20k\src\gowin_sp\t20k_romram.v<br>
C:\proj_gowin\special20k\src\hdmi\audio_clock_regeneration_packet.sv<br>
C:\proj_gowin\special20k\src\hdmi\audio_info_frame.sv<br>
C:\proj_gowin\special20k\src\hdmi\audio_sample_packet.sv<br>
C:\proj_gowin\special20k\src\hdmi\auxiliary_video_information_info_frame.sv<br>
C:\proj_gowin\special20k\src\hdmi\hdmi.sv<br>
C:\proj_gowin\special20k\src\hdmi\packet_assembler.sv<br>
C:\proj_gowin\special20k\src\hdmi\packet_picker.sv<br>
C:\proj_gowin\special20k\src\hdmi\serializer.sv<br>
C:\proj_gowin\special20k\src\hdmi\source_product_description_info_frame.sv<br>
C:\proj_gowin\special20k\src\hdmi\tmds_channel.sv<br>
C:\proj_gowin\special20k\src\ps2kbd\b2m_kbd.v<br>
C:\proj_gowin\special20k\src\sdram\memory.v<br>
C:\proj_gowin\special20k\src\sdram\sdram.v<br>
C:\proj_gowin\special20k\src\sound\gensnd.v<br>
C:\proj_gowin\special20k\src\top_level.v<br>
C:\proj_gowin\special20k\src\usd_card.v<br>
C:\proj_gowin\special20k\src\t80se\T80.vhd<br>
C:\proj_gowin\special20k\src\t80se\T80_ALU.vhd<br>
C:\proj_gowin\special20k\src\t80se\T80_MCode.vhd<br>
C:\proj_gowin\special20k\src\t80se\T80_Reg.vhd<br>
C:\proj_gowin\special20k\src\t80se\T80a.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan 29 22:43:09 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top_level</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 948.926MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 948.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.335s, Peak memory usage = 948.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 1s, Peak memory usage = 948.926MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.18s, Peak memory usage = 948.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.099s, Peak memory usage = 948.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 948.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.077s, Peak memory usage = 948.926MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 948.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.21s, Peak memory usage = 948.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.217s, Peak memory usage = 948.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 38s, Elapsed time = 0h 0m 38s, Peak memory usage = 948.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.562s, Elapsed time = 0h 0m 0.6s, Peak memory usage = 948.926MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.578s, Elapsed time = 0h 0m 0.562s, Peak memory usage = 948.926MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 48s, Elapsed time = 0h 0m 47s, Peak memory usage = 948.926MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>85</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspBUFG</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2096</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>344</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>856</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>192</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>317</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>130</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>156</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFN</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4958</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>410</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1554</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2994</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>135</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>135</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>334</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>334</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>63</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>63</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPX9B</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5562(5156 LUT, 334 ALU, 12 RAM16) / 20736</td>
<td>27%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2096 / 15915</td>
<td>14%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2096 / 15915</td>
<td>14%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>46 / 46</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk27mhz_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_hdmi5_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_hdmi5_inst/I </td>
</tr>
<tr>
<td>3</td>
<td>clk_32m_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_32m_inst/I </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi1_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_hdmi1_inst/I </td>
</tr>
<tr>
<td>5</td>
<td>clk_12m_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I </td>
</tr>
<tr>
<td>6</td>
<td>clk_sdr_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_sdr_inst/I </td>
</tr>
<tr>
<td>7</td>
<td>clk_27m_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_27m_inst/I </td>
</tr>
<tr>
<td>8</td>
<td>clk_48k_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_48k_inst/I </td>
</tr>
<tr>
<td>9</td>
<td>clk_pixel_x5</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_hdmi5_inst/O </td>
</tr>
<tr>
<td>10</td>
<td>clk32mhz</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_32m_inst/O </td>
</tr>
<tr>
<td>11</td>
<td>clk_pixel</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_hdmi1_inst/O </td>
</tr>
<tr>
<td>12</td>
<td>gensnd/dbg_d[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_12m_inst/O </td>
</tr>
<tr>
<td>13</td>
<td>clkout</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_sdr_inst/O </td>
</tr>
<tr>
<td>14</td>
<td>sdos/cpu_div[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cpu_div_3_s0/Q </td>
</tr>
<tr>
<td>15</td>
<td>clkB27mhz</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_27m_inst/O </td>
</tr>
<tr>
<td>16</td>
<td>clk_sound</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_48k_inst/O </td>
</tr>
<tr>
<td>17</td>
<td>CSD</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>CSD_s1/F </td>
</tr>
<tr>
<td>18</td>
<td>CSC</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>CSC_s1/F </td>
</tr>
<tr>
<td>19</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>20</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>21</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.6</td>
<td>0.000</td>
<td>2.694</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>22</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.8</td>
<td>0.000</td>
<td>4.040</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>23</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.9</td>
<td>0.000</td>
<td>4.004</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>24</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.9</td>
<td>4.004</td>
<td>0.000</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>25</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.4</td>
<td>0.000</td>
<td>8.008</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>26</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.6</td>
<td>0.000</td>
<td>12.012</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>27</td>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.0</td>
<td>0.000</td>
<td>25.000</td>
<td>clk_hdmi5_inst/O</td>
<td>clk_pixel_x5</td>
<td>div5/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_pixel_x5</td>
<td>100.000(MHz)</td>
<td>274.424(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk32mhz</td>
<td>100.000(MHz)</td>
<td>107.643(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>100.000(MHz)</td>
<td>101.399(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>gensnd/dbg_d[3]</td>
<td>100.000(MHz)</td>
<td>47.297(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clkout</td>
<td>100.000(MHz)</td>
<td>211.864(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>sdos/cpu_div[3]</td>
<td>100.000(MHz)</td>
<td>55.580(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clkB27mhz</td>
<td>100.000(MHz)</td>
<td>218.771(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>clk_sound</td>
<td>100.000(MHz)</td>
<td>373.274(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/IR_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/F_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gensnd/dbg_d[3][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gensnd/dbg_d[3][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gensnd/dbg_d[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>673</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/IR_3_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>135</td>
<td>snd/cpu/u0/IR_3_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s23/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s23/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s21/I0</td>
</tr>
<tr>
<td>2.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s21/O</td>
</tr>
<tr>
<td>2.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s16/I0</td>
</tr>
<tr>
<td>2.775</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>snd/cpu/u0/mcode/n395_s16/O</td>
</tr>
<tr>
<td>3.249</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s288/I0</td>
</tr>
<tr>
<td>3.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s288/F</td>
</tr>
<tr>
<td>4.240</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s286/I2</td>
</tr>
<tr>
<td>4.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/BusB_0_s286/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s8/I3</td>
</tr>
<tr>
<td>5.538</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s8/F</td>
</tr>
<tr>
<td>6.012</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s9/I1</td>
</tr>
<tr>
<td>6.567</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>7.041</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s17/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/RegAddrA_0_s17/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s7/I1</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/n2719_s7/F</td>
</tr>
<tr>
<td>9.061</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s4/I0</td>
</tr>
<tr>
<td>9.578</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>snd/cpu/u0/RegAddrA_2_s4/F</td>
</tr>
<tr>
<td>10.052</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s18/I1</td>
</tr>
<tr>
<td>10.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.081</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s2/I2</td>
</tr>
<tr>
<td>11.534</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>snd/cpu/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>12.008</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>12.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>12.999</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>13.548</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>13.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>14.018</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>snd/cpu/u0/ID16[1]_1_s/SUM</td>
</tr>
<tr>
<td>14.492</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/n1272_s/I1</td>
</tr>
<tr>
<td>15.062</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/n1272_s/COUT</td>
</tr>
<tr>
<td>15.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/n1271_s/CIN</td>
</tr>
<tr>
<td>15.532</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>snd/cpu/u0/n1271_s/SUM</td>
</tr>
<tr>
<td>16.006</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s38/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s38/F</td>
</tr>
<tr>
<td>16.933</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s33/I3</td>
</tr>
<tr>
<td>17.304</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s33/F</td>
</tr>
<tr>
<td>17.778</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s23/I2</td>
</tr>
<tr>
<td>18.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s23/F</td>
</tr>
<tr>
<td>18.705</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s15/I0</td>
</tr>
<tr>
<td>19.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s15/F</td>
</tr>
<tr>
<td>19.696</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s11/I3</td>
</tr>
<tr>
<td>20.067</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s11/F</td>
</tr>
<tr>
<td>20.541</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s8/I2</td>
</tr>
<tr>
<td>20.994</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s8/F</td>
</tr>
<tr>
<td>21.468</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/F_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gensnd/dbg_d[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>673</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/F_2_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>snd/cpu/u0/F_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.448, 49.498%; route: 10.428, 49.403%; tC2Q: 0.232, 1.099%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/IR_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/F_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gensnd/dbg_d[3][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gensnd/dbg_d[3][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gensnd/dbg_d[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>673</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/IR_3_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>135</td>
<td>snd/cpu/u0/IR_3_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s23/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s23/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s21/I0</td>
</tr>
<tr>
<td>2.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s21/O</td>
</tr>
<tr>
<td>2.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s16/I0</td>
</tr>
<tr>
<td>2.775</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>snd/cpu/u0/mcode/n395_s16/O</td>
</tr>
<tr>
<td>3.249</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s288/I0</td>
</tr>
<tr>
<td>3.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s288/F</td>
</tr>
<tr>
<td>4.240</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s286/I2</td>
</tr>
<tr>
<td>4.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/BusB_0_s286/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s8/I3</td>
</tr>
<tr>
<td>5.538</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s8/F</td>
</tr>
<tr>
<td>6.012</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s9/I1</td>
</tr>
<tr>
<td>6.567</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>7.041</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s17/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/RegAddrA_0_s17/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s7/I1</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/n2719_s7/F</td>
</tr>
<tr>
<td>9.061</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s4/I0</td>
</tr>
<tr>
<td>9.578</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>snd/cpu/u0/RegAddrA_2_s4/F</td>
</tr>
<tr>
<td>10.052</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s18/I1</td>
</tr>
<tr>
<td>10.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.081</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s2/I2</td>
</tr>
<tr>
<td>11.534</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>snd/cpu/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>12.008</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>12.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>12.999</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>13.548</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>13.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>13.583</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.618</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.689</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>14.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/ID16[6]_1_s/SUM</td>
</tr>
<tr>
<td>14.668</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s4/I1</td>
</tr>
<tr>
<td>15.238</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/n1265_s4/COUT</td>
</tr>
<tr>
<td>15.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s5/CIN</td>
</tr>
<tr>
<td>15.273</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s5/COUT</td>
</tr>
<tr>
<td>15.747</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s12/I2</td>
</tr>
<tr>
<td>16.200</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s12/F</td>
</tr>
<tr>
<td>16.674</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s8/I1</td>
</tr>
<tr>
<td>17.229</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s8/F</td>
</tr>
<tr>
<td>17.703</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s6/I1</td>
</tr>
<tr>
<td>18.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s6/F</td>
</tr>
<tr>
<td>18.732</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s5/I1</td>
</tr>
<tr>
<td>19.287</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s5/F</td>
</tr>
<tr>
<td>19.761</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/F_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gensnd/dbg_d[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>673</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/F_0_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>snd/cpu/u0/F_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.689, 49.941%; route: 9.480, 48.863%; tC2Q: 0.232, 1.196%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/IR_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/F_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gensnd/dbg_d[3][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gensnd/dbg_d[3][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gensnd/dbg_d[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>673</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/IR_3_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>135</td>
<td>snd/cpu/u0/IR_3_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s23/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s23/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s21/I0</td>
</tr>
<tr>
<td>2.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s21/O</td>
</tr>
<tr>
<td>2.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s16/I0</td>
</tr>
<tr>
<td>2.775</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>snd/cpu/u0/mcode/n395_s16/O</td>
</tr>
<tr>
<td>3.249</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s288/I0</td>
</tr>
<tr>
<td>3.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s288/F</td>
</tr>
<tr>
<td>4.240</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s286/I2</td>
</tr>
<tr>
<td>4.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/BusB_0_s286/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s8/I3</td>
</tr>
<tr>
<td>5.538</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s8/F</td>
</tr>
<tr>
<td>6.012</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s9/I1</td>
</tr>
<tr>
<td>6.567</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>7.041</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s17/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/RegAddrA_0_s17/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s7/I1</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/n2719_s7/F</td>
</tr>
<tr>
<td>9.061</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s4/I0</td>
</tr>
<tr>
<td>9.578</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>snd/cpu/u0/RegAddrA_2_s4/F</td>
</tr>
<tr>
<td>10.052</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s18/I1</td>
</tr>
<tr>
<td>10.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.081</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s2/I2</td>
</tr>
<tr>
<td>11.534</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>snd/cpu/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>12.008</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>12.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>12.999</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>13.548</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>13.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>13.583</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.618</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.689</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>14.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/ID16[6]_1_s/SUM</td>
</tr>
<tr>
<td>14.668</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s4/I1</td>
</tr>
<tr>
<td>15.238</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/n1265_s4/COUT</td>
</tr>
<tr>
<td>15.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s5/CIN</td>
</tr>
<tr>
<td>15.273</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s5/COUT</td>
</tr>
<tr>
<td>15.747</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s7/I2</td>
</tr>
<tr>
<td>16.200</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s7/F</td>
</tr>
<tr>
<td>16.674</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s5/I0</td>
</tr>
<tr>
<td>17.191</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s5/F</td>
</tr>
<tr>
<td>17.665</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s4/I0</td>
</tr>
<tr>
<td>18.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s4/F</td>
</tr>
<tr>
<td>18.656</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/F_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gensnd/dbg_d[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>673</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/F_4_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>snd/cpu/u0/F_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.058, 49.509%; route: 9.006, 49.223%; tC2Q: 0.232, 1.268%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/IR_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/IncDecZ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gensnd/dbg_d[3][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gensnd/dbg_d[3][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gensnd/dbg_d[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>673</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/IR_3_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>135</td>
<td>snd/cpu/u0/IR_3_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s23/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s23/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s21/I0</td>
</tr>
<tr>
<td>2.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s21/O</td>
</tr>
<tr>
<td>2.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s16/I0</td>
</tr>
<tr>
<td>2.775</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>snd/cpu/u0/mcode/n395_s16/O</td>
</tr>
<tr>
<td>3.249</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s288/I0</td>
</tr>
<tr>
<td>3.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s288/F</td>
</tr>
<tr>
<td>4.240</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s286/I2</td>
</tr>
<tr>
<td>4.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/BusB_0_s286/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s8/I3</td>
</tr>
<tr>
<td>5.538</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s8/F</td>
</tr>
<tr>
<td>6.012</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s9/I1</td>
</tr>
<tr>
<td>6.567</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>7.041</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s17/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/RegAddrA_0_s17/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s7/I1</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/n2719_s7/F</td>
</tr>
<tr>
<td>9.061</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s4/I0</td>
</tr>
<tr>
<td>9.578</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>snd/cpu/u0/RegAddrA_2_s4/F</td>
</tr>
<tr>
<td>10.052</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s18/I1</td>
</tr>
<tr>
<td>10.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.081</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s2/I2</td>
</tr>
<tr>
<td>11.534</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>snd/cpu/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>12.008</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>12.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>12.999</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>13.548</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>13.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>13.583</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.618</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.689</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.794</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.830</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.900</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>13.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>13.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>13.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>14.440</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/ID16[13]_1_s/SUM</td>
</tr>
<tr>
<td>14.914</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s5/I1</td>
</tr>
<tr>
<td>15.469</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s5/F</td>
</tr>
<tr>
<td>15.943</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s1/I2</td>
</tr>
<tr>
<td>16.396</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s1/F</td>
</tr>
<tr>
<td>16.870</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s0/I2</td>
</tr>
<tr>
<td>17.323</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s0/F</td>
</tr>
<tr>
<td>17.797</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/IncDecZ_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gensnd/dbg_d[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>673</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/IncDecZ_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>snd/cpu/u0/IncDecZ_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.673, 49.741%; route: 8.532, 48.929%; tC2Q: 0.232, 1.330%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/BusB_0_s37</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gensnd/dbg_d[3][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gensnd/dbg_d[3][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gensnd/dbg_d[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>673</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s37/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>snd/cpu/u0/BusB_0_s37/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>3.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>5.144</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n3367_s19/I2</td>
</tr>
<tr>
<td>5.597</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n3367_s19/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s9/I1</td>
</tr>
<tr>
<td>6.626</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s9/F</td>
</tr>
<tr>
<td>7.100</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s4/I2</td>
</tr>
<tr>
<td>7.553</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>8.027</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s1/I2</td>
</tr>
<tr>
<td>8.480</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>snd/cpu/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>8.954</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>9.509</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>9.983</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>10.553</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>10.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>10.588</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>snd/cpu/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>10.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>10.623</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>10.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>10.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>10.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>10.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>10.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>10.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>10.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>11.673</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2190_s5/I0</td>
</tr>
<tr>
<td>12.190</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/n2190_s5/F</td>
</tr>
<tr>
<td>12.664</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2190_s3/I0</td>
</tr>
<tr>
<td>13.181</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/n2190_s3/F</td>
</tr>
<tr>
<td>13.655</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2182_s5/I1</td>
</tr>
<tr>
<td>14.210</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2182_s5/F</td>
</tr>
<tr>
<td>14.684</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2182_s4/I1</td>
</tr>
<tr>
<td>15.239</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>snd/cpu/u0/n2182_s4/F</td>
</tr>
<tr>
<td>15.713</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegDIL_6_s3/I0</td>
</tr>
<tr>
<td>16.230</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegDIL_6_s3/F</td>
</tr>
<tr>
<td>16.704</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegDIL_6_s1/I1</td>
</tr>
<tr>
<td>17.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>17.733</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_1_s1/DI[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>gensnd/dbg_d[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>673</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_1_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.083, 52.283%; route: 8.058, 46.382%; tC2Q: 0.232, 1.335%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
