// Seed: 1126914500
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output logic id_9,
    output wor id_10,
    input supply0 id_11,
    output wire id_12
);
  initial id_9 <= 1;
endmodule
module module_1 (
    input supply1 id_0
    , id_29,
    input supply1 id_1,
    input wor id_2,
    input logic id_3,
    output tri id_4,
    output uwire id_5,
    input wand id_6,
    input wire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wand id_10,
    input supply0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    inout tri0 id_15,
    output wand id_16,
    input tri id_17,
    input supply0 id_18,
    input tri1 id_19
    , id_30,
    input uwire id_20,
    output logic id_21,
    output tri1 id_22,
    input tri0 id_23,
    output supply0 id_24,
    output tri id_25,
    input wand id_26,
    input tri1 id_27
);
  always @(1 or negedge id_11) begin
    id_21 <= id_3;
  end
  module_0(
      id_6, id_15, id_2, id_22, id_22, id_7, id_6, id_19, id_17, id_21, id_5, id_7, id_24
  );
endmodule
