xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/hdl/verilog"
xpm_fifo.sv,systemverilog,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/hdl/verilog"
ila_layer1_receive.v,verilog,xil_defaultlib,../../../../10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/sim/ila_layer1_receive.v,incdir="../../../../10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
