{"version": 2, "width": 120, "height": 30, "timestamp": 1767448726, "env": {"SHELL": "/bin/bash", "TERM": "xterm-256color"}}
[0.8563419999999979,"o","mkdir -p /home/5dbwat4/sys2-fa25/src/project/build/verilate\r\n"]
[0.8574300000000008,"o","make -C /home/5dbwat4/sys2-fa25/repo/sys-project/testcode\r\n"]
[0.858392000000002,"o","make[1]: Entering directory '/home/5dbwat4/sys2-fa25/repo/sys-project/testcode'\r\nmake -C kernel\r\n"]
[0.859653999999999,"o","make[2]: Entering directory '/home/5dbwat4/sys2-fa25/src/project/kernel'\r\nmake -C lib all\r\n"]
[0.8606499999999997,"o","make[3]: Entering directory '/home/5dbwat4/sys2-fa25/src/project/kernel/lib'\r\nmake[3]: Nothing to be done for 'all'.\r\nmake[3]: Leaving directory '/home/5dbwat4/sys2-fa25/src/project/kernel/lib'\r\n"]
[0.860911999999999,"o","make -C arch/riscv all\r\n"]
[0.8616519999999994,"o","make[3]: Entering directory '/home/5dbwat4/sys2-fa25/src/project/kernel/arch/riscv'\r\nmake -C kernel all\r\n"]
[0.8631480000000025,"o","make[4]: Entering directory '/home/5dbwat4/sys2-fa25/src/project/kernel/arch/riscv/kernel'\r\nmake[4]: Nothing to be done for 'all'.\r\nmake[4]: Leaving directory '/home/5dbwat4/sys2-fa25/src/project/kernel/arch/riscv/kernel'\r\n"]
[0.863273999999997,"o","make[3]: Leaving directory '/home/5dbwat4/sys2-fa25/src/project/kernel/arch/riscv'\r\n"]
[0.8635670000000033,"o","riscv64-linux-gnu-ld -T arch/riscv/kernel/vmlinux.lds arch/riscv/kernel/*.o lib/*.o -o vmlinux\r\n"]
[0.8683419999999984,"o","mkdir -p arch/riscv/boot\r\n"]
[0.8692470000000014,"o","riscv64-linux-gnu-objcopy -O binary vmlinux arch/riscv/boot/Image\r\n"]
[0.8703870000000009,"o","riscv64-linux-gnu-objdump -S vmlinux > vmlinux.asm\r\n"]
[0.8747609999999995,"o","riscv64-linux-gnu-nm vmlinux > System.map\r\n"]
[0.876573999999998,"o","# Build finished!\r\n"]
[0.8770650000000018,"o","make[2]: Leaving directory '/home/5dbwat4/sys2-fa25/src/project/kernel'\r\n"]
[0.8771750000000011,"o","make -C mini_sbi\r\n"]
[0.878191000000001,"o","make[2]: Entering directory '/home/5dbwat4/sys2-fa25/repo/sys-project/testcode/mini_sbi'\r\n# rm -rf \r\n"]
[0.8791390000000021,"o","make[2]: Leaving directory '/home/5dbwat4/sys2-fa25/repo/sys-project/testcode/mini_sbi'\r\n"]
[0.8792040000000014,"o","make -C rom\r\n"]
[0.8803589999999986,"o","make[2]: Entering directory '/home/5dbwat4/sys2-fa25/repo/sys-project/testcode/rom'\r\nriscv64-unknown-elf-gcc -march=rv64i_zicsr -mabi=lp64 -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DNOBRANCH -ggdb -Tlink.ld rom.S -o rom.elf\r\n"]
[1.0102130000000002,"o","riscv64-unknown-elf-gcc -march=rv64i_zicsr -mabi=lp64 -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DNOBRANCH -ggdb -c rom.S\r\n"]
[1.0172170000000023,"o","riscv64-unknown-elf-objdump -S -j .sbi.text -j .text rom.elf > rom.asm\r\n"]
[1.0201739999999972,"o","riscv64-unknown-elf-objcopy -O binary rom.elf tmp\r\n"]
[1.0213120000000018,"o","od -w8 -vAn -tx8 tmp > rom.hex\r\n"]
[1.0233459999999965,"o","rm -f tmp\r\n"]
[1.0242330000000024,"o","make[2]: Leaving directory '/home/5dbwat4/sys2-fa25/repo/sys-project/testcode/rom'\r\n"]
[1.0245359999999977,"o","riscv64-unknown-elf-gcc -march=rv64i_zicsr -mabi=lp64 -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DNOBRANCH -ggdb -flto ./mini_sbi/*.o ./kernel/lib/*.o \\\r\n\t./kernel/arch/riscv/kernel/*.o -T link.ld -o mini_sbi.elf\r\n"]
[1.1447860000000034,"o","riscv64-unknown-elf-gcc -march=rv64i_zicsr -mabi=lp64 -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DNOBRANCH -ggdb -flto ./mini_sbi/*.o ./kernel/lib/*.o \\\r\n\t./kernel/arch/riscv/kernel/*.o ./rom/*.o \\\r\n\t-T testcase.ld -o testcase.elf\r\n"]
[1.251612999999999,"o","riscv64-unknown-elf-objcopy -O binary mini_sbi.elf tmp\r\n"]
[1.2531139999999965,"o","od -w8 -vAn -tx8 tmp > tmp.hex\r\n"]
[1.2846589999999978,"o","sed 's/@1/@0/g' tmp.hex > mini_sbi.hex\r\n"]
[1.303531999999997,"o","rm -f tmp tmp.hex\r\n"]
[1.3050560000000004,"o","riscv64-unknown-elf-objdump -S -j .sbi.text -j .text mini_sbi.elf > mini_sbi.asm\r\n"]
[1.310259000000002,"o","make[1]: Leaving directory '/home/5dbwat4/sys2-fa25/repo/sys-project/testcode'\r\n"]
[1.310645000000001,"o","cp /home/5dbwat4/sys2-fa25/repo/sys-project/testcode/testcase.elf /home/5dbwat4/sys2-fa25/src/project/build/verilate/testcase.elf\r\n"]
[1.3116050000000001,"o","cp /home/5dbwat4/sys2-fa25/repo/sys-project/testcode/rom/rom.hex /home/5dbwat4/sys2-fa25/src/project/build/verilate/rom.hex\r\n"]
[1.3126630000000006,"o","cp /home/5dbwat4/sys2-fa25/repo/sys-project/testcode/mini_sbi.hex /home/5dbwat4/sys2-fa25/src/project/build/verilate/mini_sbi.hex\r\n"]
[1.3168790000000001,"o","cp /home/5dbwat4/sys2-fa25/repo/sys-project/testcode/dummy/dummy.hex /home/5dbwat4/sys2-fa25/src/project/build/verilate/dummy.hex\r\n"]
[1.3182919999999996,"o","verilator -Wno-STMTDLY --timescale 1ns/10ps --trace --cc --exe  --main --timing --Mdir /home/5dbwat4/sys2-fa25/src/project/build/verilate --top-module Testbench -o Testbench -I/home/5dbwat4/sys2-fa25/repo/sys-project/include -I/home/5dbwat4/sys2-fa25/src/project/include -CFLAGS \"-DVL_DEBUG -DTOP=Testbench -std=c++17 -iquote/home/5dbwat4/sys2-fa25/repo/sys-project/ip/include/riscv -iquote/home/5dbwat4/sys2-fa25/repo/sys-project/ip/include/cosim -iquote/home/5dbwat4/sys2-fa25/repo/sys-project/ip/include/fesvr\" -LDFLAGS \"-L/home/5dbwat4/sys2-fa25/repo/sys-project/ip/lib  -l:libcosim.a -l:libriscv.a -l:libdisasm.a -l:libsoftfloat.a -l:libfdt.a -l:libfesvr.a\" /home/5dbwat4/sys2-fa25/repo/sys-project/sim/cosim.v /home/5dbwat4/sys2-fa25/repo/sys-project/sim/sim_uart.sv /home/5dbwat4/sys2-fa25/repo/sys-project/sim/testbench.sv /home/5dbwat4/sys2-fa25/repo/sys-project/sim/dpi.cpp  /home/5dbwat4/sys2-fa25/src/project/submit/ALU.sv /home/5dbwat4/sys2-fa25/src/project/submit/AxiFSM.sv /home/5dbwat4/sys2-fa25/src/project/submit/CSRModule.sv /home/5dbwat4/sys2-fa25/src/project/submit/Cmp.sv /home/5dbwat4/sys2-fa25/src/project/submit/Controller.sv /home/5dbwat4/sys2-fa25/src/project/submit/Core.sv /home/5dbwat4/sys2-fa25/src/project/submit/DataPkg.sv /home/5dbwat4/sys2-fa25/src/project/submit/DataTrunc.sv /home/5dbwat4/sys2-fa25/src/project/submit/ExceptReg.sv /home/5dbwat4/sys2-fa25/src/project/submit/Forwarding.sv /home/5dbwat4/sys2-fa25/src/project/submit/IDExceptExamine.sv /home/5dbwat4/sys2-fa25/src/project/submit/ImmGen.sv /home/5dbwat4/sys2-fa25/src/project/submit/MaskGen.sv /home/5dbwat4/sys2-fa25/src/project/submit/Mem2Axi.sv /home/5dbwat4/sys2-fa25/src/project/submit/RegFile.sv /home/5dbwat4/sys2-fa25/repo/sys-project/general/async.v /home/5dbwat4/sys2-fa25/repo/sys-project/general/AxiCore.sv /home/5dbwat4/sys2-fa25/repo/sys-project/general/Axi_InterConnect.sv /home/5dbwat4/sys2-fa25/repo/sys-project/general/Axi_ift.sv /home/5dbwat4/sys2-fa25/repo/sys-project/general/DRAM.sv /home/5dbwat4/sys2-fa25/repo/sys-project/general/Decoupled_ift.sv /home/5dbwat4/sys2-fa25/repo/sys-project/general/Mem_ift.sv /home/5dbwat4/sys2-fa25/repo/sys-project/general/SCPU.sv /home/5dbwat4/sys2-fa25/repo/sys-project/general/conv.sv /home/5dbwat4/sys2-fa25/repo/sys-project/general/fifo.sv /home/5dbwat4/sys2-fa25/repo/sys-project/general/misc.sv /home/5dbwat4/sys2-fa25/repo/sys-project/general/uart.sv +define+TOP_DIR=\\\"/home/5dbwat4/sys2-fa25/src/project/build/verilate\\\" +define+VERILATE +define+KERNEL\r\n"]
[1.3588390000000032,"o","make -C /home/5dbwat4/sys2-fa25/src/project/build/verilate -f VTestbench.mk Testbench\r\n"]
[1.3595839999999981,"o","make[1]: Entering directory '/home/5dbwat4/sys2-fa25/src/project/build/verilate'\r\n"]
[1.3647050000000007,"o","make[1]: 'Testbench' is up to date.\r\nmake[1]: Leaving directory '/home/5dbwat4/sys2-fa25/src/project/build/verilate'\r\ncd /home/5dbwat4/sys2-fa25/src/project/build/verilate; ./Testbench\r\n"]
[2.117426000000002,"o","ToDo: cosim_cj_t::proc_reset\r\n"]
[2.1192649999999986,"o","initialize the simulation\r\nconv_unit:result_ready 00000000000000000000000000000000\r\n"]
[2.4811970000000017,"o","...mm_init done!\r\n"]
[5.8417400000000015,"o","...task_init done!\r\n"]
[5.850129000000003,"o","\u001b[31m[error] 0000000080000200@344027f3 CSR UNMATCH \u001b[33mSIM 0000000000000000\u001b[31m, DUT \u001b[36m0000000000000080 \u001b[0m\r\nft0 = 0x0000000000000000 ft1 = 0x0000000000000000 ft2 = 0x0000000000000000 ft3 = 0x0000000000000000\r\nft4 = 0x0000000000000000 ft5 = 0x0000000000000000 ft6 = 0x0000000000000000 ft7 = 0x0000000000000000\r\nfs0 = 0x0000000000000000 fs1 = 0x0000000000000000 fa0 = 0x0000000000000000 fa1 = 0x0000000000000000\r\nfa2 = 0x0000000000000000 fa3 = 0x0000000000000000 fa4 = 0x0000000000000000 fa5 = 0x0000000000000000\r\nfa6 = 0x0000000000000000 fa7 = 0x0000000000000000 fs2 = 0x0000000000000000 fs3 = 0x0000000000000000\r\nfs4 = 0x0000000000000000 fs5 = 0x0000000000000000 fs6 = 0x0000000000000000 fs7 = 0x0000000000000000\r\nfs8 = 0x0000000000000000 fs9 = 0x0000000000000000 fs10 = 0x0000000000000000 fs11 = 0x0000000000000000\r\nft8 = 0x0000000000000000 ft9 = 0x0000000000000000 ft10 = 0x0000000000000000 ft11 = 0x0000000000000000\r\nx0 = 0x0000000000000000 ra = 0x00000000800003bc sp = 0x00000000800014b8 gp = 0x0000000000000000\r\ntp = 0x0000000000000000 t0 = 0x0000000000000020 t1 = 0x0000000000030d40 t2 = 0x0000000000000002\r\ns0 = 0x00000000800014e8 s1 = 0x0000000000000000 a0 = 0x0000000000030d60 a1 = 0x0000000080001568\r\na2 = 0x0000000000000013 a3 = 0x0000000000000000 a4 = 0x0000000000000000 a5 = 0x0000000000000000\r\na6 = 0x0000000000000000 a7 = 0x0000000000000000 s2 = 0x0000000000000000 s3 = 0x0000000000000000\r\ns4 = 0x0000000000000000 s5 = 0x0000000000000000 s6 = 0x0000000000000000 s7 = 0x0000000000000000\r\ns8 = 0x0000000000000000 s9 = 0x0000000000000000 s10 = 0x0000000000000000 s11 = 0x0000000000000000\r\nt3 = 0x0000000000000017 t4 = 0x0000000000000002 t5 = 0x00000000000001ad t6 = 0x00000000000001ad\r\n"]
[6.071004000000002,"o","2025 ZJU Computer System II\r\n"]
[6.6985189999999974,"o","[P=2] 1\r\n"]
[7.600853000000001,"o","[P=2] 2\r\n"]
[8.480645000000003,"o","[P=2] 3\r\n"]
[9.391449000000001,"o","[P=2] 4\r\n"]
[10.273017999999993,"o","[P=2] 5\r\n"]
[11.099176999999997,"o","[P=2] 6\r\n"]
[11.973495,"o","[P=2] 7\r\n"]
[12.774101000000002,"o","[P=2] 8\r\n"]
[13.579131000000004,"o","[P=2] 9\r\n"]
[14.498028000000005,"o","[P=1] 1\r\n"]
[15.392982000000003,"o","[P=1] 2\r\n"]
[16.339789999999994,"o","[P=1] 3\r\n"]
[17.332104,"o","[P=1] 4\r\n"]
[18.402483000000004,"o","[P=1] 5\r\n"]
[19.453519,"o","[P=4] 1\r\n"]
[20.377683000000005,"o","[P=4] 2\r\n"]
[21.318016999999998,"o","[P=4] 3\r\n"]
[22.282748999999995,"o","[P=4] 4\r\n"]
[23.245866000000007,"o","[P=4] 5\r\n"]
[24.200306999999995,"o","[P=3] 1\r\n"]
[24.244022,"o","[CJ] no simulation time\r\n- /home/5dbwat4/sys2-fa25/repo/sys-project/sim/testbench.sv:120: Verilog $finish\r\n"]
