<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>template: ADC_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">template
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public 属性</a> &#124;
<a href="struct_a_d_c___type_def-members.html">所有成员列表</a>  </div>
  <div class="headertitle"><div class="title">ADC_TypeDef结构体 参考</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="reg__adc_8h_source.html">reg_adc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public 属性</h2></td></tr>
<tr class="memitem:a68ab2d8a2f42b9a5b56ac5b57ce02644"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3aefa2b35f7e12d9a12325ed221dacad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a410ac37380f287c3e6b6efbaae4fb9b9">DR</a></td></tr>
<tr class="memdesc:a3aefa2b35f7e12d9a12325ed221dacad"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC data register, offset: 0x00  <a href="struct_a_d_c___type_def.html#a410ac37380f287c3e6b6efbaae4fb9b9">更多...</a><br /></td></tr>
<tr class="separator:a3aefa2b35f7e12d9a12325ed221dacad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab41d2900f2be4f4116228171f113a1c1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a0b2ad0e3344abb197556eca9cfbde85b">ADDATA</a></td></tr>
<tr class="separator:ab41d2900f2be4f4116228171f113a1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ab2d8a2f42b9a5b56ac5b57ce02644"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a68ab2d8a2f42b9a5b56ac5b57ce02644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e16b8841d1401e09916dc6b0916c2d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a056ae627adb8e01ec6e823fb0654c404"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#aca8de4a65cd76694e8a5016b22914ec8">CFGR</a></td></tr>
<tr class="memdesc:a056ae627adb8e01ec6e823fb0654c404"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC configuration register, offset: 0x04  <a href="struct_a_d_c___type_def.html#aca8de4a65cd76694e8a5016b22914ec8">更多...</a><br /></td></tr>
<tr class="separator:a056ae627adb8e01ec6e823fb0654c404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97fc9036af0b5f00c264a2da37b8880"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#ae3d783774e9e9455d06bcde5a77c2682">ADCFG</a></td></tr>
<tr class="separator:aa97fc9036af0b5f00c264a2da37b8880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e16b8841d1401e09916dc6b0916c2d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a08e16b8841d1401e09916dc6b0916c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2fb601b839e83caa9fade4d3f97e941"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9d3a1ceb38273410930cedc5895ab213"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#aa6c26df9e66b7ce086a6efe68f2e8838">CR</a></td></tr>
<tr class="memdesc:a9d3a1ceb38273410930cedc5895ab213"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC control register, offset: 0x08  <a href="struct_a_d_c___type_def.html#aa6c26df9e66b7ce086a6efe68f2e8838">更多...</a><br /></td></tr>
<tr class="separator:a9d3a1ceb38273410930cedc5895ab213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84c14d8b204d82796adbd794f79c597"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a03ecc8512d44bd842325144915dd927d">ADCR</a></td></tr>
<tr class="separator:aa84c14d8b204d82796adbd794f79c597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2fb601b839e83caa9fade4d3f97e941"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac2fb601b839e83caa9fade4d3f97e941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4218655d9af1d02967fcd44de5fac6e1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9c2428f2e4ffd09f0984d3351fed72c2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a682b4daf38a353125d8f250d1b0cad99">CHSR</a></td></tr>
<tr class="memdesc:a9c2428f2e4ffd09f0984d3351fed72c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel selection register, offset: 0x0C  <a href="struct_a_d_c___type_def.html#a682b4daf38a353125d8f250d1b0cad99">更多...</a><br /></td></tr>
<tr class="separator:a9c2428f2e4ffd09f0984d3351fed72c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c4138aba5266b17e49f865ae803e17"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a4361a4d4686218f9f848be14ede2af51">ADCHS</a></td></tr>
<tr class="separator:ab8c4138aba5266b17e49f865ae803e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4218655d9af1d02967fcd44de5fac6e1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4218655d9af1d02967fcd44de5fac6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a60261175cecab5e56fb13b38c9859"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a03de1abf7ce76c47c55a818f45da2365"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a2d3266b3e4a0265483d73b7227c911ca">CMPR</a></td></tr>
<tr class="memdesc:a03de1abf7ce76c47c55a818f45da2365"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC window compare register, offset: 0x10  <a href="struct_a_d_c___type_def.html#a2d3266b3e4a0265483d73b7227c911ca">更多...</a><br /></td></tr>
<tr class="separator:a03de1abf7ce76c47c55a818f45da2365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406cf87283fbed07effc150dd5cef132"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a1feac4f32ce3a05c067d0d6e065bd30b">ADCMPR</a></td></tr>
<tr class="separator:a406cf87283fbed07effc150dd5cef132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a60261175cecab5e56fb13b38c9859"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a48a60261175cecab5e56fb13b38c9859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6139dd68f0ffd727f9b286b66441a35f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abe27b812521a5d1eeaa6ea034a6b6678"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#aca74e7546d29de0a109abfac156f13b3">SR</a></td></tr>
<tr class="memdesc:abe27b812521a5d1eeaa6ea034a6b6678"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC status register, offset: 0x14  <a href="struct_a_d_c___type_def.html#aca74e7546d29de0a109abfac156f13b3">更多...</a><br /></td></tr>
<tr class="separator:abe27b812521a5d1eeaa6ea034a6b6678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada90951f0f58ba0930779f9476c9984e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a92ee355e92cde1d617e54e2257e4a013">ADSTA</a></td></tr>
<tr class="separator:ada90951f0f58ba0930779f9476c9984e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6139dd68f0ffd727f9b286b66441a35f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6139dd68f0ffd727f9b286b66441a35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c0419e3216023b53449136e679c238d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a498920097dcddfbc20b2025637fb41c3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#aaa0681b5913b962437860740c5f0014d">CH0DR</a></td></tr>
<tr class="memdesc:a498920097dcddfbc20b2025637fb41c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel0 data register, offset: 0x18  <a href="struct_a_d_c___type_def.html#aaa0681b5913b962437860740c5f0014d">更多...</a><br /></td></tr>
<tr class="separator:a498920097dcddfbc20b2025637fb41c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea99e9c6083ae32b5d3eb258a88bf7d6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a289575c8cf8171d0b62dd88600bd1be1">ADDR0</a></td></tr>
<tr class="separator:aea99e9c6083ae32b5d3eb258a88bf7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c0419e3216023b53449136e679c238d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5c0419e3216023b53449136e679c238d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1329c18f6e8c41b489558154a7d5e89d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae71b50864c087e404a4994163f6c1567"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a69437b1da64d171d3df8be5e3697952c">CH1DR</a></td></tr>
<tr class="memdesc:ae71b50864c087e404a4994163f6c1567"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel1 data register, offset: 0x1C  <a href="struct_a_d_c___type_def.html#a69437b1da64d171d3df8be5e3697952c">更多...</a><br /></td></tr>
<tr class="separator:ae71b50864c087e404a4994163f6c1567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ca93432a9a59e16488c7c3c8f52d9c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a4e7ee770e614d2a4721ff70d47096941">ADDR1</a></td></tr>
<tr class="separator:aa8ca93432a9a59e16488c7c3c8f52d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1329c18f6e8c41b489558154a7d5e89d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1329c18f6e8c41b489558154a7d5e89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f1998dbc6af7dc17d1eb8b61d1f94a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a822d96e3b33252939c5ce16d30b1cddf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a31642d98ead9fcb84d3ebda1e847c121">CH2DR</a></td></tr>
<tr class="memdesc:a822d96e3b33252939c5ce16d30b1cddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel2 data register, offset: 0x20  <a href="struct_a_d_c___type_def.html#a31642d98ead9fcb84d3ebda1e847c121">更多...</a><br /></td></tr>
<tr class="separator:a822d96e3b33252939c5ce16d30b1cddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13907e864dc5787cacee9f2bee4a8317"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a59fe5569dc7405227a875c16202b2ff7">ADDR2</a></td></tr>
<tr class="separator:a13907e864dc5787cacee9f2bee4a8317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f1998dbc6af7dc17d1eb8b61d1f94a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad5f1998dbc6af7dc17d1eb8b61d1f94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2d68d6de805a658b009bf6a4830c63"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6b4a27fe6c4ec2cbf9ac080a02039123"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a2c4599d8ea05008d7aee25a3164dd342">CH3DR</a></td></tr>
<tr class="memdesc:a6b4a27fe6c4ec2cbf9ac080a02039123"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel3 data register, offset: 0x24  <a href="struct_a_d_c___type_def.html#a2c4599d8ea05008d7aee25a3164dd342">更多...</a><br /></td></tr>
<tr class="separator:a6b4a27fe6c4ec2cbf9ac080a02039123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2165bcaf3501ecfa28d2ee98c07d6616"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#ae47f1aebba2f9f9b41eafecb90888f44">ADDR3</a></td></tr>
<tr class="separator:a2165bcaf3501ecfa28d2ee98c07d6616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2d68d6de805a658b009bf6a4830c63"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5b2d68d6de805a658b009bf6a4830c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795a6621b874dcc7e47ec7aadaba821f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab11e9640900b5044f81933abd55610e8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a04e3c08916ef86d7768969f369bd6e1a">CH4DR</a></td></tr>
<tr class="memdesc:ab11e9640900b5044f81933abd55610e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel4 data register, offset: 0x28  <a href="struct_a_d_c___type_def.html#a04e3c08916ef86d7768969f369bd6e1a">更多...</a><br /></td></tr>
<tr class="separator:ab11e9640900b5044f81933abd55610e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2734a3d6a99f56b1b564ec00c70906d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#ad5ae26329e39024200623940c5db182d">ADDR4</a></td></tr>
<tr class="separator:af2734a3d6a99f56b1b564ec00c70906d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795a6621b874dcc7e47ec7aadaba821f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a795a6621b874dcc7e47ec7aadaba821f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeecbc83f8c0d4b73539328ed8ca79d8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0a829aa218c7dfd7c2caaa238ef5e187"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#afc0b5d72384bf2e28c42193e9311c0e4">CH5DR</a></td></tr>
<tr class="memdesc:a0a829aa218c7dfd7c2caaa238ef5e187"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel5 data register, offset: 0x2C  <a href="struct_a_d_c___type_def.html#afc0b5d72384bf2e28c42193e9311c0e4">更多...</a><br /></td></tr>
<tr class="separator:a0a829aa218c7dfd7c2caaa238ef5e187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eca564515b4a6e1564c9dd46eba3afb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a9077446b8a8403cb49cd48a1717d506d">ADDR5</a></td></tr>
<tr class="separator:a6eca564515b4a6e1564c9dd46eba3afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeecbc83f8c0d4b73539328ed8ca79d8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abeecbc83f8c0d4b73539328ed8ca79d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692b2451aa67ee28197b5f2469e25a40"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a505f5acb4e8a4f2c8f32410fad18b001"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a1b7a5a6568fd1b76b004f74de9dd71ab">CH6DR</a></td></tr>
<tr class="memdesc:a505f5acb4e8a4f2c8f32410fad18b001"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel6 data register, offset: 0x30  <a href="struct_a_d_c___type_def.html#a1b7a5a6568fd1b76b004f74de9dd71ab">更多...</a><br /></td></tr>
<tr class="separator:a505f5acb4e8a4f2c8f32410fad18b001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b2e71c5235165880f7fb721ebedb62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a46857e82c31d84bc8480839a15990e12">ADDR6</a></td></tr>
<tr class="separator:ae6b2e71c5235165880f7fb721ebedb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692b2451aa67ee28197b5f2469e25a40"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a692b2451aa67ee28197b5f2469e25a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01453b683a5b9e63cf2eed988cabd699"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9430fbcb8e9f3b86d69e952daafb9305"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#abb1115a2ae43b3f03b3ecf6361ee2d07">CH7DR</a></td></tr>
<tr class="memdesc:a9430fbcb8e9f3b86d69e952daafb9305"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel7 data register, offset: 0x34  <a href="struct_a_d_c___type_def.html#abb1115a2ae43b3f03b3ecf6361ee2d07">更多...</a><br /></td></tr>
<tr class="separator:a9430fbcb8e9f3b86d69e952daafb9305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632aeffdd35fded91231689b3441c3c1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#aa74e02d4be43fdc655ad62f02608c5d7">ADDR7</a></td></tr>
<tr class="separator:a632aeffdd35fded91231689b3441c3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01453b683a5b9e63cf2eed988cabd699"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a01453b683a5b9e63cf2eed988cabd699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c87ac4e24480575940c28594a6a43a1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa79910b11f7fc9f8751e022bbb443969"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#ab22314f56d15e2c4b12b4d34930853ed">CH8DR</a></td></tr>
<tr class="memdesc:aa79910b11f7fc9f8751e022bbb443969"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel8 data register, offset: 0x38  <a href="struct_a_d_c___type_def.html#ab22314f56d15e2c4b12b4d34930853ed">更多...</a><br /></td></tr>
<tr class="separator:aa79910b11f7fc9f8751e022bbb443969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddf52a6d3690f909e91d6fc6b769bb6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a910897249aca3d37203c57cac8f3b366">ADDR8</a></td></tr>
<tr class="separator:a2ddf52a6d3690f909e91d6fc6b769bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c87ac4e24480575940c28594a6a43a1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1c87ac4e24480575940c28594a6a43a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa46f642f17a97d1af9bfff3a888b33d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aca71bfaeec46b3653266e956026c3b0e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a28baf5d9efb3defc13656af8e30e8fdd">CH9DR</a></td></tr>
<tr class="memdesc:aca71bfaeec46b3653266e956026c3b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel9 data register, offset: 0x3C  <a href="struct_a_d_c___type_def.html#a28baf5d9efb3defc13656af8e30e8fdd">更多...</a><br /></td></tr>
<tr class="separator:aca71bfaeec46b3653266e956026c3b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65940ebc4262746805cb6309bb6ecf69"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#acaf8ca6fec096487de9556ba784125b6">ADDR9</a></td></tr>
<tr class="separator:a65940ebc4262746805cb6309bb6ecf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa46f642f17a97d1af9bfff3a888b33d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afa46f642f17a97d1af9bfff3a888b33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb19754cf8aaf5fb95c103bf906e6dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#affb19754cf8aaf5fb95c103bf906e6dc">ADDR10</a></td></tr>
<tr class="memdesc:affb19754cf8aaf5fb95c103bf906e6dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset: 0x40  <a href="struct_a_d_c___type_def.html#affb19754cf8aaf5fb95c103bf906e6dc">更多...</a><br /></td></tr>
<tr class="separator:affb19754cf8aaf5fb95c103bf906e6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb1caa7179e5953c58bf3e06c1722f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a9cb1caa7179e5953c58bf3e06c1722f1">ADDR11</a></td></tr>
<tr class="memdesc:a9cb1caa7179e5953c58bf3e06c1722f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset: 0x44  <a href="struct_a_d_c___type_def.html#a9cb1caa7179e5953c58bf3e06c1722f1">更多...</a><br /></td></tr>
<tr class="separator:a9cb1caa7179e5953c58bf3e06c1722f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1645bb3b3147f8053f88f2f79101bf2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ac1645bb3b3147f8053f88f2f79101bf2">ADDR12</a></td></tr>
<tr class="memdesc:ac1645bb3b3147f8053f88f2f79101bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset: 0x48  <a href="struct_a_d_c___type_def.html#ac1645bb3b3147f8053f88f2f79101bf2">更多...</a><br /></td></tr>
<tr class="separator:ac1645bb3b3147f8053f88f2f79101bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2b602cda6f2793a4ccfe7d31e93499"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a3c2b602cda6f2793a4ccfe7d31e93499">ADDR13</a></td></tr>
<tr class="memdesc:a3c2b602cda6f2793a4ccfe7d31e93499"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset: 0x4C  <a href="struct_a_d_c___type_def.html#a3c2b602cda6f2793a4ccfe7d31e93499">更多...</a><br /></td></tr>
<tr class="separator:a3c2b602cda6f2793a4ccfe7d31e93499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f5db1c3515c07aa9a360b534bf8db1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1a409d436ba175d955ba5b75408b7715"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a970cbe0c173a47cd7685bd43246906cb">CH14DR</a></td></tr>
<tr class="memdesc:a1a409d436ba175d955ba5b75408b7715"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel14 data register, offset: 0x50  <a href="struct_a_d_c___type_def.html#a970cbe0c173a47cd7685bd43246906cb">更多...</a><br /></td></tr>
<tr class="separator:a1a409d436ba175d955ba5b75408b7715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90748aa2e9169b00a4a48ccd3ed92db7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#ad8f91d3a9996266b07779aecab1e0888">ADDR14</a></td></tr>
<tr class="separator:a90748aa2e9169b00a4a48ccd3ed92db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f5db1c3515c07aa9a360b534bf8db1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a46f5db1c3515c07aa9a360b534bf8db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c25d3dc2079fe56dcffb0b1f844fa4d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5b0bccc5578a14182719cb57f3ed4b48"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a20084936278693245e206ebc49e4a52b">CH15DR</a></td></tr>
<tr class="memdesc:a5b0bccc5578a14182719cb57f3ed4b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel15 data register, offset: 0x54  <a href="struct_a_d_c___type_def.html#a20084936278693245e206ebc49e4a52b">更多...</a><br /></td></tr>
<tr class="separator:a5b0bccc5578a14182719cb57f3ed4b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b57ebdbd1411d50ff4577d85d602725"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c___type_def.html#a002a6822ba7eebee82d22c84fd70b859">ADDR15</a></td></tr>
<tr class="separator:a8b57ebdbd1411d50ff4577d85d602725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c25d3dc2079fe56dcffb0b1f844fa4d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2c25d3dc2079fe56dcffb0b1f844fa4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b96e4fed1288a314543022b90d5f26a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a8b96e4fed1288a314543022b90d5f26a">SREXT</a></td></tr>
<tr class="memdesc:a8b96e4fed1288a314543022b90d5f26a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Extended Status Register, offset: 0x58  <a href="struct_a_d_c___type_def.html#a8b96e4fed1288a314543022b90d5f26a">更多...</a><br /></td></tr>
<tr class="separator:a8b96e4fed1288a314543022b90d5f26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a023c1211c1f100e1f7bcb1b6e1f7bf8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a023c1211c1f100e1f7bcb1b6e1f7bf8b">CHANY0</a></td></tr>
<tr class="memdesc:a023c1211c1f100e1f7bcb1b6e1f7bf8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC any Chan Select Register 0, offset: 0x5C  <a href="struct_a_d_c___type_def.html#a023c1211c1f100e1f7bcb1b6e1f7bf8b">更多...</a><br /></td></tr>
<tr class="separator:a023c1211c1f100e1f7bcb1b6e1f7bf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee735cbfe178483cda3127654fdb8d33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#aee735cbfe178483cda3127654fdb8d33">CHANY1</a></td></tr>
<tr class="memdesc:aee735cbfe178483cda3127654fdb8d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC any Chan Select Register 1, offset: 0x60  <a href="struct_a_d_c___type_def.html#aee735cbfe178483cda3127654fdb8d33">更多...</a><br /></td></tr>
<tr class="separator:aee735cbfe178483cda3127654fdb8d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f5e96847b3c138fc037d1380119f16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a67f5e96847b3c138fc037d1380119f16">ANYCFG</a></td></tr>
<tr class="memdesc:a67f5e96847b3c138fc037d1380119f16"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC any Chan config Register, offset: 0x64  <a href="struct_a_d_c___type_def.html#a67f5e96847b3c138fc037d1380119f16">更多...</a><br /></td></tr>
<tr class="separator:a67f5e96847b3c138fc037d1380119f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae10d2d488f8d446a7d11219546ea3cd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ae10d2d488f8d446a7d11219546ea3cd6">ANYCR</a></td></tr>
<tr class="memdesc:ae10d2d488f8d446a7d11219546ea3cd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC any Chan control Register, offset: 0x68  <a href="struct_a_d_c___type_def.html#ae10d2d488f8d446a7d11219546ea3cd6">更多...</a><br /></td></tr>
<tr class="separator:ae10d2d488f8d446a7d11219546ea3cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d3eba31bdf10b9576543d6fb422886"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a40d3eba31bdf10b9576543d6fb422886">RESERVED0</a></td></tr>
<tr class="memdesc:a40d3eba31bdf10b9576543d6fb422886"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset 0x6C  <a href="struct_a_d_c___type_def.html#a40d3eba31bdf10b9576543d6fb422886">更多...</a><br /></td></tr>
<tr class="separator:a40d3eba31bdf10b9576543d6fb422886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fa05cb4d0f5477e085be377372a3c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ab8fa05cb4d0f5477e085be377372a3c8">SMPR1</a></td></tr>
<tr class="memdesc:ab8fa05cb4d0f5477e085be377372a3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling configuration register 1 offset 0x70  <a href="struct_a_d_c___type_def.html#ab8fa05cb4d0f5477e085be377372a3c8">更多...</a><br /></td></tr>
<tr class="separator:ab8fa05cb4d0f5477e085be377372a3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de7b3dbb75163a12f2d18afbdbebc6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a0de7b3dbb75163a12f2d18afbdbebc6a">SMPR2</a></td></tr>
<tr class="memdesc:a0de7b3dbb75163a12f2d18afbdbebc6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling configuration register 2 offset 0x74  <a href="struct_a_d_c___type_def.html#a0de7b3dbb75163a12f2d18afbdbebc6a">更多...</a><br /></td></tr>
<tr class="separator:a0de7b3dbb75163a12f2d18afbdbebc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc5fe1914618a9d7a9783d89ea0be412"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#adc5fe1914618a9d7a9783d89ea0be412">RESERVED1</a></td></tr>
<tr class="memdesc:adc5fe1914618a9d7a9783d89ea0be412"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset 0x78  <a href="struct_a_d_c___type_def.html#adc5fe1914618a9d7a9783d89ea0be412">更多...</a><br /></td></tr>
<tr class="separator:adc5fe1914618a9d7a9783d89ea0be412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ff91abce69fae493b9bf0eb1a3e11d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a31ff91abce69fae493b9bf0eb1a3e11d">JOFR0</a></td></tr>
<tr class="memdesc:a31ff91abce69fae493b9bf0eb1a3e11d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injection channel data compensation register 0 offset 0x7C  <a href="struct_a_d_c___type_def.html#a31ff91abce69fae493b9bf0eb1a3e11d">更多...</a><br /></td></tr>
<tr class="separator:a31ff91abce69fae493b9bf0eb1a3e11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae529ab0718888dc876548d0b8def5686"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ae529ab0718888dc876548d0b8def5686">JOFR1</a></td></tr>
<tr class="memdesc:ae529ab0718888dc876548d0b8def5686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injection channel data compensation register 1 offset 0x80  <a href="struct_a_d_c___type_def.html#ae529ab0718888dc876548d0b8def5686">更多...</a><br /></td></tr>
<tr class="separator:ae529ab0718888dc876548d0b8def5686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734cbd5198f75b5152f6b903dcbc7aa8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a734cbd5198f75b5152f6b903dcbc7aa8">JOFR2</a></td></tr>
<tr class="memdesc:a734cbd5198f75b5152f6b903dcbc7aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injection channel data compensation register 2 offset 0x84  <a href="struct_a_d_c___type_def.html#a734cbd5198f75b5152f6b903dcbc7aa8">更多...</a><br /></td></tr>
<tr class="separator:a734cbd5198f75b5152f6b903dcbc7aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030b1a036cc2f259e7eff356f5627028"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a030b1a036cc2f259e7eff356f5627028">JOFR3</a></td></tr>
<tr class="memdesc:a030b1a036cc2f259e7eff356f5627028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injection channel data compensation register 3 offset 0x88  <a href="struct_a_d_c___type_def.html#a030b1a036cc2f259e7eff356f5627028">更多...</a><br /></td></tr>
<tr class="separator:a030b1a036cc2f259e7eff356f5627028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93005eb3212d37b40466f4ebd50e800f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a93005eb3212d37b40466f4ebd50e800f">JSQR</a></td></tr>
<tr class="memdesc:a93005eb3212d37b40466f4ebd50e800f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injection sequence register offset 0x8C  <a href="struct_a_d_c___type_def.html#a93005eb3212d37b40466f4ebd50e800f">更多...</a><br /></td></tr>
<tr class="separator:a93005eb3212d37b40466f4ebd50e800f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49f894f4632ce7b3d698fbe243ae432"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ac49f894f4632ce7b3d698fbe243ae432">JDATA</a></td></tr>
<tr class="memdesc:ac49f894f4632ce7b3d698fbe243ae432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject data register offset 0x90  <a href="struct_a_d_c___type_def.html#ac49f894f4632ce7b3d698fbe243ae432">更多...</a><br /></td></tr>
<tr class="separator:ac49f894f4632ce7b3d698fbe243ae432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a511a84aaa9af36fdb3946b2c7be0c905"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a511a84aaa9af36fdb3946b2c7be0c905">RESERVED2</a></td></tr>
<tr class="memdesc:a511a84aaa9af36fdb3946b2c7be0c905"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset 0x94  <a href="struct_a_d_c___type_def.html#a511a84aaa9af36fdb3946b2c7be0c905">更多...</a><br /></td></tr>
<tr class="separator:a511a84aaa9af36fdb3946b2c7be0c905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9ef6f17142c281770406da3192739c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a9c9ef6f17142c281770406da3192739c">RESERVED3</a></td></tr>
<tr class="memdesc:a9c9ef6f17142c281770406da3192739c"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset 0x98  <a href="struct_a_d_c___type_def.html#a9c9ef6f17142c281770406da3192739c">更多...</a><br /></td></tr>
<tr class="separator:a9c9ef6f17142c281770406da3192739c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dabcc832a6a51efeef65a6339598637"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a8dabcc832a6a51efeef65a6339598637">RESERVED4</a></td></tr>
<tr class="memdesc:a8dabcc832a6a51efeef65a6339598637"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset 0x9C  <a href="struct_a_d_c___type_def.html#a8dabcc832a6a51efeef65a6339598637">更多...</a><br /></td></tr>
<tr class="separator:a8dabcc832a6a51efeef65a6339598637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55acd228e99ce64f9c58520423966204"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a55acd228e99ce64f9c58520423966204">RESERVED5</a></td></tr>
<tr class="memdesc:a55acd228e99ce64f9c58520423966204"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset 0xA0  <a href="struct_a_d_c___type_def.html#a55acd228e99ce64f9c58520423966204">更多...</a><br /></td></tr>
<tr class="separator:a55acd228e99ce64f9c58520423966204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767f6b8027e4735914f558c9b9b4eb20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a767f6b8027e4735914f558c9b9b4eb20">RESERVED6</a></td></tr>
<tr class="memdesc:a767f6b8027e4735914f558c9b9b4eb20"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset 0xA4  <a href="struct_a_d_c___type_def.html#a767f6b8027e4735914f558c9b9b4eb20">更多...</a><br /></td></tr>
<tr class="separator:a767f6b8027e4735914f558c9b9b4eb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f9ee97250192d9fd3aed23bc9bbfd3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a0f9ee97250192d9fd3aed23bc9bbfd3b">RESERVED7</a></td></tr>
<tr class="memdesc:a0f9ee97250192d9fd3aed23bc9bbfd3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset 0xA8  <a href="struct_a_d_c___type_def.html#a0f9ee97250192d9fd3aed23bc9bbfd3b">更多...</a><br /></td></tr>
<tr class="separator:a0f9ee97250192d9fd3aed23bc9bbfd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106c032eab364ae62c459e9904ae4343"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a106c032eab364ae62c459e9904ae4343">RESERVED8</a></td></tr>
<tr class="memdesc:a106c032eab364ae62c459e9904ae4343"><td class="mdescLeft">&#160;</td><td class="mdescRight">offset 0xAC  <a href="struct_a_d_c___type_def.html#a106c032eab364ae62c459e9904ae4343">更多...</a><br /></td></tr>
<tr class="separator:a106c032eab364ae62c459e9904ae4343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a7c39554060649bb28616574fda533"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a86a7c39554060649bb28616574fda533">JDR0</a></td></tr>
<tr class="memdesc:a86a7c39554060649bb28616574fda533"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injection channel data register 0 offset 0xB0  <a href="struct_a_d_c___type_def.html#a86a7c39554060649bb28616574fda533">更多...</a><br /></td></tr>
<tr class="separator:a86a7c39554060649bb28616574fda533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b73efec3e030bceab021c49238a0dd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a9b73efec3e030bceab021c49238a0dd5">JDR1</a></td></tr>
<tr class="memdesc:a9b73efec3e030bceab021c49238a0dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injection channel data register 1 offset 0xB4  <a href="struct_a_d_c___type_def.html#a9b73efec3e030bceab021c49238a0dd5">更多...</a><br /></td></tr>
<tr class="separator:a9b73efec3e030bceab021c49238a0dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128ae186f55e425632ac5f0ba0d2272c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a128ae186f55e425632ac5f0ba0d2272c">JDR2</a></td></tr>
<tr class="memdesc:a128ae186f55e425632ac5f0ba0d2272c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injection channel data register 2 offset 0xB8  <a href="struct_a_d_c___type_def.html#a128ae186f55e425632ac5f0ba0d2272c">更多...</a><br /></td></tr>
<tr class="separator:a128ae186f55e425632ac5f0ba0d2272c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe04f954358ce86c349991199193403f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#abe04f954358ce86c349991199193403f">JDR3</a></td></tr>
<tr class="memdesc:abe04f954358ce86c349991199193403f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Injection channel data register 3 offset 0xBC  <a href="struct_a_d_c___type_def.html#abe04f954358ce86c349991199193403f">更多...</a><br /></td></tr>
<tr class="separator:abe04f954358ce86c349991199193403f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<div class="textblock">
<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00059">59</a> 行定义.</p>
</div><h2 class="groupheader">类成员变量说明</h2>
<a id="ad5f1998dbc6af7dc17d1eb8b61d1f94a" name="ad5f1998dbc6af7dc17d1eb8b61d1f94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f1998dbc6af7dc17d1eb8b61d1f94a">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b2d68d6de805a658b009bf6a4830c63" name="a5b2d68d6de805a658b009bf6a4830c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2d68d6de805a658b009bf6a4830c63">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@103</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a795a6621b874dcc7e47ec7aadaba821f" name="a795a6621b874dcc7e47ec7aadaba821f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a795a6621b874dcc7e47ec7aadaba821f">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@105</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abeecbc83f8c0d4b73539328ed8ca79d8" name="abeecbc83f8c0d4b73539328ed8ca79d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeecbc83f8c0d4b73539328ed8ca79d8">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@107</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a692b2451aa67ee28197b5f2469e25a40" name="a692b2451aa67ee28197b5f2469e25a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692b2451aa67ee28197b5f2469e25a40">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@109</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01453b683a5b9e63cf2eed988cabd699" name="a01453b683a5b9e63cf2eed988cabd699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01453b683a5b9e63cf2eed988cabd699">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@111</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c87ac4e24480575940c28594a6a43a1" name="a1c87ac4e24480575940c28594a6a43a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c87ac4e24480575940c28594a6a43a1">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@113</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa46f642f17a97d1af9bfff3a888b33d" name="afa46f642f17a97d1af9bfff3a888b33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa46f642f17a97d1af9bfff3a888b33d">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@115</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46f5db1c3515c07aa9a360b534bf8db1" name="a46f5db1c3515c07aa9a360b534bf8db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f5db1c3515c07aa9a360b534bf8db1">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@117</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c25d3dc2079fe56dcffb0b1f844fa4d" name="a2c25d3dc2079fe56dcffb0b1f844fa4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c25d3dc2079fe56dcffb0b1f844fa4d">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@119</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68ab2d8a2f42b9a5b56ac5b57ce02644" name="a68ab2d8a2f42b9a5b56ac5b57ce02644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ab2d8a2f42b9a5b56ac5b57ce02644">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@85</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08e16b8841d1401e09916dc6b0916c2d" name="a08e16b8841d1401e09916dc6b0916c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e16b8841d1401e09916dc6b0916c2d">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@87</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2fb601b839e83caa9fade4d3f97e941" name="ac2fb601b839e83caa9fade4d3f97e941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2fb601b839e83caa9fade4d3f97e941">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@89</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4218655d9af1d02967fcd44de5fac6e1" name="a4218655d9af1d02967fcd44de5fac6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4218655d9af1d02967fcd44de5fac6e1">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@91</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48a60261175cecab5e56fb13b38c9859" name="a48a60261175cecab5e56fb13b38c9859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a60261175cecab5e56fb13b38c9859">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@93</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6139dd68f0ffd727f9b286b66441a35f" name="a6139dd68f0ffd727f9b286b66441a35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6139dd68f0ffd727f9b286b66441a35f">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@95</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c0419e3216023b53449136e679c238d" name="a5c0419e3216023b53449136e679c238d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c0419e3216023b53449136e679c238d">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@97</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1329c18f6e8c41b489558154a7d5e89d" name="a1329c18f6e8c41b489558154a7d5e89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1329c18f6e8c41b489558154a7d5e89d">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  ADC_TypeDef::@99</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3d783774e9e9455d06bcde5a77c2682" name="ae3d783774e9e9455d06bcde5a77c2682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3d783774e9e9455d06bcde5a77c2682">&#9670;&#160;</a></span>ADCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00066">66</a> 行定义.</p>

</div>
</div>
<a id="a4361a4d4686218f9f848be14ede2af51" name="a4361a4d4686218f9f848be14ede2af51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4361a4d4686218f9f848be14ede2af51">&#9670;&#160;</a></span>ADCHS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADCHS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00074">74</a> 行定义.</p>

</div>
</div>
<a id="a1feac4f32ce3a05c067d0d6e065bd30b" name="a1feac4f32ce3a05c067d0d6e065bd30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1feac4f32ce3a05c067d0d6e065bd30b">&#9670;&#160;</a></span>ADCMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADCMPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00078">78</a> 行定义.</p>

</div>
</div>
<a id="a03ecc8512d44bd842325144915dd927d" name="a03ecc8512d44bd842325144915dd927d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ecc8512d44bd842325144915dd927d">&#9670;&#160;</a></span>ADCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00070">70</a> 行定义.</p>

</div>
</div>
<a id="a0b2ad0e3344abb197556eca9cfbde85b" name="a0b2ad0e3344abb197556eca9cfbde85b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b2ad0e3344abb197556eca9cfbde85b">&#9670;&#160;</a></span>ADDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00062">62</a> 行定义.</p>

</div>
</div>
<a id="a289575c8cf8171d0b62dd88600bd1be1" name="a289575c8cf8171d0b62dd88600bd1be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289575c8cf8171d0b62dd88600bd1be1">&#9670;&#160;</a></span>ADDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00086">86</a> 行定义.</p>

</div>
</div>
<a id="a4e7ee770e614d2a4721ff70d47096941" name="a4e7ee770e614d2a4721ff70d47096941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7ee770e614d2a4721ff70d47096941">&#9670;&#160;</a></span>ADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00090">90</a> 行定义.</p>

</div>
</div>
<a id="affb19754cf8aaf5fb95c103bf906e6dc" name="affb19754cf8aaf5fb95c103bf906e6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb19754cf8aaf5fb95c103bf906e6dc">&#9670;&#160;</a></span>ADDR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset: 0x40 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00124">124</a> 行定义.</p>

</div>
</div>
<a id="a9cb1caa7179e5953c58bf3e06c1722f1" name="a9cb1caa7179e5953c58bf3e06c1722f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb1caa7179e5953c58bf3e06c1722f1">&#9670;&#160;</a></span>ADDR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset: 0x44 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00125">125</a> 行定义.</p>

</div>
</div>
<a id="ac1645bb3b3147f8053f88f2f79101bf2" name="ac1645bb3b3147f8053f88f2f79101bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1645bb3b3147f8053f88f2f79101bf2">&#9670;&#160;</a></span>ADDR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset: 0x48 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00126">126</a> 行定义.</p>

</div>
</div>
<a id="a3c2b602cda6f2793a4ccfe7d31e93499" name="a3c2b602cda6f2793a4ccfe7d31e93499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2b602cda6f2793a4ccfe7d31e93499">&#9670;&#160;</a></span>ADDR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset: 0x4C </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00127">127</a> 行定义.</p>

</div>
</div>
<a id="ad8f91d3a9996266b07779aecab1e0888" name="ad8f91d3a9996266b07779aecab1e0888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f91d3a9996266b07779aecab1e0888">&#9670;&#160;</a></span>ADDR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00130">130</a> 行定义.</p>

</div>
</div>
<a id="a002a6822ba7eebee82d22c84fd70b859" name="a002a6822ba7eebee82d22c84fd70b859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002a6822ba7eebee82d22c84fd70b859">&#9670;&#160;</a></span>ADDR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00134">134</a> 行定义.</p>

</div>
</div>
<a id="a59fe5569dc7405227a875c16202b2ff7" name="a59fe5569dc7405227a875c16202b2ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59fe5569dc7405227a875c16202b2ff7">&#9670;&#160;</a></span>ADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00094">94</a> 行定义.</p>

</div>
</div>
<a id="ae47f1aebba2f9f9b41eafecb90888f44" name="ae47f1aebba2f9f9b41eafecb90888f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47f1aebba2f9f9b41eafecb90888f44">&#9670;&#160;</a></span>ADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00098">98</a> 行定义.</p>

</div>
</div>
<a id="ad5ae26329e39024200623940c5db182d" name="ad5ae26329e39024200623940c5db182d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ae26329e39024200623940c5db182d">&#9670;&#160;</a></span>ADDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00102">102</a> 行定义.</p>

</div>
</div>
<a id="a9077446b8a8403cb49cd48a1717d506d" name="a9077446b8a8403cb49cd48a1717d506d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9077446b8a8403cb49cd48a1717d506d">&#9670;&#160;</a></span>ADDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00106">106</a> 行定义.</p>

</div>
</div>
<a id="a46857e82c31d84bc8480839a15990e12" name="a46857e82c31d84bc8480839a15990e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46857e82c31d84bc8480839a15990e12">&#9670;&#160;</a></span>ADDR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00110">110</a> 行定义.</p>

</div>
</div>
<a id="aa74e02d4be43fdc655ad62f02608c5d7" name="aa74e02d4be43fdc655ad62f02608c5d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74e02d4be43fdc655ad62f02608c5d7">&#9670;&#160;</a></span>ADDR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00114">114</a> 行定义.</p>

</div>
</div>
<a id="a910897249aca3d37203c57cac8f3b366" name="a910897249aca3d37203c57cac8f3b366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a910897249aca3d37203c57cac8f3b366">&#9670;&#160;</a></span>ADDR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00118">118</a> 行定义.</p>

</div>
</div>
<a id="acaf8ca6fec096487de9556ba784125b6" name="acaf8ca6fec096487de9556ba784125b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf8ca6fec096487de9556ba784125b6">&#9670;&#160;</a></span>ADDR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADDR9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00122">122</a> 行定义.</p>

</div>
</div>
<a id="a92ee355e92cde1d617e54e2257e4a013" name="a92ee355e92cde1d617e54e2257e4a013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ee355e92cde1d617e54e2257e4a013">&#9670;&#160;</a></span>ADSTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ADSTA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00082">82</a> 行定义.</p>

</div>
</div>
<a id="a67f5e96847b3c138fc037d1380119f16" name="a67f5e96847b3c138fc037d1380119f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67f5e96847b3c138fc037d1380119f16">&#9670;&#160;</a></span>ANYCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ANYCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC any Chan config Register, offset: 0x64 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00139">139</a> 行定义.</p>

</div>
</div>
<a id="ae10d2d488f8d446a7d11219546ea3cd6" name="ae10d2d488f8d446a7d11219546ea3cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae10d2d488f8d446a7d11219546ea3cd6">&#9670;&#160;</a></span>ANYCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::ANYCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC any Chan control Register, offset: 0x68 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00140">140</a> 行定义.</p>

</div>
</div>
<a id="aca8de4a65cd76694e8a5016b22914ec8" name="aca8de4a65cd76694e8a5016b22914ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8de4a65cd76694e8a5016b22914ec8">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC configuration register, offset: 0x04 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00065">65</a> 行定义.</p>

</div>
</div>
<a id="aaa0681b5913b962437860740c5f0014d" name="aaa0681b5913b962437860740c5f0014d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa0681b5913b962437860740c5f0014d">&#9670;&#160;</a></span>CH0DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH0DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel0 data register, offset: 0x18 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00085">85</a> 行定义.</p>

</div>
</div>
<a id="a970cbe0c173a47cd7685bd43246906cb" name="a970cbe0c173a47cd7685bd43246906cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970cbe0c173a47cd7685bd43246906cb">&#9670;&#160;</a></span>CH14DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH14DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel14 data register, offset: 0x50 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00129">129</a> 行定义.</p>

</div>
</div>
<a id="a20084936278693245e206ebc49e4a52b" name="a20084936278693245e206ebc49e4a52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20084936278693245e206ebc49e4a52b">&#9670;&#160;</a></span>CH15DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH15DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel15 data register, offset: 0x54 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00133">133</a> 行定义.</p>

</div>
</div>
<a id="a69437b1da64d171d3df8be5e3697952c" name="a69437b1da64d171d3df8be5e3697952c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69437b1da64d171d3df8be5e3697952c">&#9670;&#160;</a></span>CH1DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH1DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel1 data register, offset: 0x1C </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00089">89</a> 行定义.</p>

</div>
</div>
<a id="a31642d98ead9fcb84d3ebda1e847c121" name="a31642d98ead9fcb84d3ebda1e847c121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31642d98ead9fcb84d3ebda1e847c121">&#9670;&#160;</a></span>CH2DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH2DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel2 data register, offset: 0x20 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00093">93</a> 行定义.</p>

</div>
</div>
<a id="a2c4599d8ea05008d7aee25a3164dd342" name="a2c4599d8ea05008d7aee25a3164dd342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4599d8ea05008d7aee25a3164dd342">&#9670;&#160;</a></span>CH3DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH3DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel3 data register, offset: 0x24 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00097">97</a> 行定义.</p>

</div>
</div>
<a id="a04e3c08916ef86d7768969f369bd6e1a" name="a04e3c08916ef86d7768969f369bd6e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e3c08916ef86d7768969f369bd6e1a">&#9670;&#160;</a></span>CH4DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH4DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel4 data register, offset: 0x28 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00101">101</a> 行定义.</p>

</div>
</div>
<a id="afc0b5d72384bf2e28c42193e9311c0e4" name="afc0b5d72384bf2e28c42193e9311c0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0b5d72384bf2e28c42193e9311c0e4">&#9670;&#160;</a></span>CH5DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH5DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel5 data register, offset: 0x2C </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00105">105</a> 行定义.</p>

</div>
</div>
<a id="a1b7a5a6568fd1b76b004f74de9dd71ab" name="a1b7a5a6568fd1b76b004f74de9dd71ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7a5a6568fd1b76b004f74de9dd71ab">&#9670;&#160;</a></span>CH6DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH6DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel6 data register, offset: 0x30 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00109">109</a> 行定义.</p>

</div>
</div>
<a id="abb1115a2ae43b3f03b3ecf6361ee2d07" name="abb1115a2ae43b3f03b3ecf6361ee2d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1115a2ae43b3f03b3ecf6361ee2d07">&#9670;&#160;</a></span>CH7DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH7DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel7 data register, offset: 0x34 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00113">113</a> 行定义.</p>

</div>
</div>
<a id="ab22314f56d15e2c4b12b4d34930853ed" name="ab22314f56d15e2c4b12b4d34930853ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22314f56d15e2c4b12b4d34930853ed">&#9670;&#160;</a></span>CH8DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH8DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel8 data register, offset: 0x38 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00117">117</a> 行定义.</p>

</div>
</div>
<a id="a28baf5d9efb3defc13656af8e30e8fdd" name="a28baf5d9efb3defc13656af8e30e8fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28baf5d9efb3defc13656af8e30e8fdd">&#9670;&#160;</a></span>CH9DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CH9DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel9 data register, offset: 0x3C </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00121">121</a> 行定义.</p>

</div>
</div>
<a id="a023c1211c1f100e1f7bcb1b6e1f7bf8b" name="a023c1211c1f100e1f7bcb1b6e1f7bf8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a023c1211c1f100e1f7bcb1b6e1f7bf8b">&#9670;&#160;</a></span>CHANY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CHANY0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC any Chan Select Register 0, offset: 0x5C </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00137">137</a> 行定义.</p>

</div>
</div>
<a id="aee735cbfe178483cda3127654fdb8d33" name="aee735cbfe178483cda3127654fdb8d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee735cbfe178483cda3127654fdb8d33">&#9670;&#160;</a></span>CHANY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CHANY1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC any Chan Select Register 1, offset: 0x60 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00138">138</a> 行定义.</p>

</div>
</div>
<a id="a682b4daf38a353125d8f250d1b0cad99" name="a682b4daf38a353125d8f250d1b0cad99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682b4daf38a353125d8f250d1b0cad99">&#9670;&#160;</a></span>CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC channel selection register, offset: 0x0C </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00073">73</a> 行定义.</p>

</div>
</div>
<a id="a2d3266b3e4a0265483d73b7227c911ca" name="a2d3266b3e4a0265483d73b7227c911ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3266b3e4a0265483d73b7227c911ca">&#9670;&#160;</a></span>CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CMPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC window compare register, offset: 0x10 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00077">77</a> 行定义.</p>

</div>
</div>
<a id="aa6c26df9e66b7ce086a6efe68f2e8838" name="aa6c26df9e66b7ce086a6efe68f2e8838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6c26df9e66b7ce086a6efe68f2e8838">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC control register, offset: 0x08 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00069">69</a> 行定义.</p>

</div>
</div>
<a id="a410ac37380f287c3e6b6efbaae4fb9b9" name="a410ac37380f287c3e6b6efbaae4fb9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a410ac37380f287c3e6b6efbaae4fb9b9">&#9670;&#160;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC data register, offset: 0x00 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00061">61</a> 行定义.</p>

</div>
</div>
<a id="ac49f894f4632ce7b3d698fbe243ae432" name="ac49f894f4632ce7b3d698fbe243ae432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49f894f4632ce7b3d698fbe243ae432">&#9670;&#160;</a></span>JDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::JDATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inject data register offset 0x90 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00150">150</a> 行定义.</p>

</div>
</div>
<a id="a86a7c39554060649bb28616574fda533" name="a86a7c39554060649bb28616574fda533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86a7c39554060649bb28616574fda533">&#9670;&#160;</a></span>JDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::JDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Injection channel data register 0 offset 0xB0 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00158">158</a> 行定义.</p>

</div>
</div>
<a id="a9b73efec3e030bceab021c49238a0dd5" name="a9b73efec3e030bceab021c49238a0dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b73efec3e030bceab021c49238a0dd5">&#9670;&#160;</a></span>JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::JDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Injection channel data register 1 offset 0xB4 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00159">159</a> 行定义.</p>

</div>
</div>
<a id="a128ae186f55e425632ac5f0ba0d2272c" name="a128ae186f55e425632ac5f0ba0d2272c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128ae186f55e425632ac5f0ba0d2272c">&#9670;&#160;</a></span>JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::JDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Injection channel data register 2 offset 0xB8 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00160">160</a> 行定义.</p>

</div>
</div>
<a id="abe04f954358ce86c349991199193403f" name="abe04f954358ce86c349991199193403f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe04f954358ce86c349991199193403f">&#9670;&#160;</a></span>JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::JDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Injection channel data register 3 offset 0xBC </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00161">161</a> 行定义.</p>

</div>
</div>
<a id="a31ff91abce69fae493b9bf0eb1a3e11d" name="a31ff91abce69fae493b9bf0eb1a3e11d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ff91abce69fae493b9bf0eb1a3e11d">&#9670;&#160;</a></span>JOFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::JOFR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Injection channel data compensation register 0 offset 0x7C </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00145">145</a> 行定义.</p>

</div>
</div>
<a id="ae529ab0718888dc876548d0b8def5686" name="ae529ab0718888dc876548d0b8def5686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae529ab0718888dc876548d0b8def5686">&#9670;&#160;</a></span>JOFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::JOFR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Injection channel data compensation register 1 offset 0x80 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00146">146</a> 行定义.</p>

</div>
</div>
<a id="a734cbd5198f75b5152f6b903dcbc7aa8" name="a734cbd5198f75b5152f6b903dcbc7aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734cbd5198f75b5152f6b903dcbc7aa8">&#9670;&#160;</a></span>JOFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::JOFR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Injection channel data compensation register 2 offset 0x84 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00147">147</a> 行定义.</p>

</div>
</div>
<a id="a030b1a036cc2f259e7eff356f5627028" name="a030b1a036cc2f259e7eff356f5627028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030b1a036cc2f259e7eff356f5627028">&#9670;&#160;</a></span>JOFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::JOFR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Injection channel data compensation register 3 offset 0x88 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00148">148</a> 行定义.</p>

</div>
</div>
<a id="a93005eb3212d37b40466f4ebd50e800f" name="a93005eb3212d37b40466f4ebd50e800f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93005eb3212d37b40466f4ebd50e800f">&#9670;&#160;</a></span>JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::JSQR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Injection sequence register offset 0x8C </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00149">149</a> 行定义.</p>

</div>
</div>
<a id="a40d3eba31bdf10b9576543d6fb422886" name="a40d3eba31bdf10b9576543d6fb422886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d3eba31bdf10b9576543d6fb422886">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset 0x6C </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00141">141</a> 行定义.</p>

</div>
</div>
<a id="adc5fe1914618a9d7a9783d89ea0be412" name="adc5fe1914618a9d7a9783d89ea0be412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc5fe1914618a9d7a9783d89ea0be412">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset 0x78 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00144">144</a> 行定义.</p>

</div>
</div>
<a id="a511a84aaa9af36fdb3946b2c7be0c905" name="a511a84aaa9af36fdb3946b2c7be0c905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a511a84aaa9af36fdb3946b2c7be0c905">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset 0x94 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00151">151</a> 行定义.</p>

</div>
</div>
<a id="a9c9ef6f17142c281770406da3192739c" name="a9c9ef6f17142c281770406da3192739c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9ef6f17142c281770406da3192739c">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset 0x98 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00152">152</a> 行定义.</p>

</div>
</div>
<a id="a8dabcc832a6a51efeef65a6339598637" name="a8dabcc832a6a51efeef65a6339598637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dabcc832a6a51efeef65a6339598637">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset 0x9C </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00153">153</a> 行定义.</p>

</div>
</div>
<a id="a55acd228e99ce64f9c58520423966204" name="a55acd228e99ce64f9c58520423966204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55acd228e99ce64f9c58520423966204">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset 0xA0 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00154">154</a> 行定义.</p>

</div>
</div>
<a id="a767f6b8027e4735914f558c9b9b4eb20" name="a767f6b8027e4735914f558c9b9b4eb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767f6b8027e4735914f558c9b9b4eb20">&#9670;&#160;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset 0xA4 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00155">155</a> 行定义.</p>

</div>
</div>
<a id="a0f9ee97250192d9fd3aed23bc9bbfd3b" name="a0f9ee97250192d9fd3aed23bc9bbfd3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f9ee97250192d9fd3aed23bc9bbfd3b">&#9670;&#160;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset 0xA8 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00156">156</a> 行定义.</p>

</div>
</div>
<a id="a106c032eab364ae62c459e9904ae4343" name="a106c032eab364ae62c459e9904ae4343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a106c032eab364ae62c459e9904ae4343">&#9670;&#160;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offset 0xAC </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00157">157</a> 行定义.</p>

</div>
</div>
<a id="ab8fa05cb4d0f5477e085be377372a3c8" name="ab8fa05cb4d0f5477e085be377372a3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fa05cb4d0f5477e085be377372a3c8">&#9670;&#160;</a></span>SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::SMPR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling configuration register 1 offset 0x70 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00142">142</a> 行定义.</p>

</div>
</div>
<a id="a0de7b3dbb75163a12f2d18afbdbebc6a" name="a0de7b3dbb75163a12f2d18afbdbebc6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0de7b3dbb75163a12f2d18afbdbebc6a">&#9670;&#160;</a></span>SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::SMPR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling configuration register 2 offset 0x74 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00143">143</a> 行定义.</p>

</div>
</div>
<a id="aca74e7546d29de0a109abfac156f13b3" name="aca74e7546d29de0a109abfac156f13b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca74e7546d29de0a109abfac156f13b3">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC status register, offset: 0x14 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00081">81</a> 行定义.</p>

</div>
</div>
<a id="a8b96e4fed1288a314543022b90d5f26a" name="a8b96e4fed1288a314543022b90d5f26a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b96e4fed1288a314543022b90d5f26a">&#9670;&#160;</a></span>SREXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> ADC_TypeDef::SREXT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Extended Status Register, offset: 0x58 </p>

<p class="definition">在文件 <a class="el" href="reg__adc_8h_source.html">reg_adc.h</a> 第 <a class="el" href="reg__adc_8h_source.html#l00136">136</a> 行定义.</p>

</div>
</div>
<hr/>该结构体的文档由以下文件生成:<ul>
<li>C:/Users/XerolySkinner/Desktop/MM_Device/MM32F327x/Include/<a class="el" href="reg__adc_8h_source.html">reg_adc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
