Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue May 16 10:34:46 2023
| Host         : DESKTOP-VUE9GRE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Video_top_control_sets_placed.rpt
| Design       : Video_top
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             122 |           50 |
| No           | Yes                   | No                     |              19 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------+---------------------------------------+------------------+----------------+
|        Clock Signal       |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------+---------------------------------------+------------------+----------------+
|  Hsync_OBUF_BUFG          |                                       |                                       |                1 |              1 |
|  Hsync_OBUF_BUFG          | VGA_timings/Vsync0                    | VGA_timings/Vsync05_out               |                1 |              1 |
|  clk_25_BUFG              |                                       |                                       |                1 |              1 |
|  clk_25_BUFG              | Video_output/bar_index_rep[2]_i_2_n_0 | Video_output/bar_index_rep[2]_i_1_n_0 |                4 |             13 |
|  VGA_timings/video_active |                                       | RST_IBUF                              |                9 |             19 |
|  Hsync_OBUF_BUFG          |                                       | RST_IBUF                              |               12 |             32 |
|  clk_IBUF_BUFG            |                                       | RST_IBUF                              |               15 |             33 |
|  clk_25_BUFG              |                                       | RST_IBUF                              |               23 |             57 |
+---------------------------+---------------------------------------+---------------------------------------+------------------+----------------+


