Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 13 14:11:33 2020
| Host         : DESKTOP-2P8D37E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      5 |            2 |
|      6 |           10 |
|      8 |            9 |
|      9 |            2 |
|     10 |            2 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |           13 |
| Yes          | No                    | No                     |             174 |           56 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  Clock Signal  |                    Enable Signal                    |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | u2/uart_fifo/uart_inst/tx_out_i_1_n_0               |                                                   |                1 |              1 |
|  clk_IBUF_BUFG |                                                     | u2/uart_fifo/uart_inst/tx_clk_divider[10]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | u2/uart_fifo/uart_inst/rx_bits_remaining[3]_i_1_n_0 |                                                   |                1 |              4 |
|  clk_IBUF_BUFG |                                                     | u2/uart_fifo/uart_inst/tx_clk_divider[7]_i_1_n_0  |                2 |              5 |
|  clk_IBUF_BUFG |                                                     | u2/uart_fifo/uart_inst/rx_clk_divider[7]_i_1_n_0  |                3 |              5 |
|  clk_IBUF_BUFG |                                                     | u2/uart_fifo/tx_fifo/SR[0]                        |                3 |              6 |
|  clk_IBUF_BUFG |                                                     | u2/uart_fifo/uart_inst/rx_countdown[5]_i_1_n_0    |                3 |              6 |
|  clk_IBUF_BUFG | u2/uart_fifo/tx_fifo/memory[0][6]_i_1_n_0           |                                                   |                3 |              6 |
|  clk_IBUF_BUFG | u2/uart_fifo/tx_fifo/memory[4][6]_i_1_n_0           |                                                   |                2 |              6 |
|  clk_IBUF_BUFG | u2/uart_fifo/tx_fifo/memory[6][6]_i_1_n_0           |                                                   |                1 |              6 |
|  clk_IBUF_BUFG | u2/uart_fifo/tx_fifo/memory[1][6]_i_1_n_0           |                                                   |                3 |              6 |
|  clk_IBUF_BUFG | u2/uart_fifo/tx_fifo/memory[7][6]_i_1_n_0           |                                                   |                1 |              6 |
|  clk_IBUF_BUFG | u2/uart_fifo/tx_fifo/memory[3][6]_i_1_n_0           |                                                   |                2 |              6 |
|  clk_IBUF_BUFG | u2/uart_fifo/tx_fifo/memory[5][6]_i_1_n_0           |                                                   |                2 |              6 |
|  clk_IBUF_BUFG | u2/uart_fifo/tx_fifo/memory[2][6]_i_1_n_0           |                                                   |                2 |              6 |
|  clk_IBUF_BUFG | u2/uart_fifo/rx_fifo/memory[0][7]_i_1_n_0           |                                                   |                3 |              8 |
|  clk_IBUF_BUFG | u2/uart_fifo/rx_fifo/memory[1][7]_i_1_n_0           |                                                   |                2 |              8 |
|  clk_IBUF_BUFG | u2/uart_fifo/rx_fifo/memory[2][7]_i_1_n_0           |                                                   |                1 |              8 |
|  clk_IBUF_BUFG | u2/uart_fifo/rx_fifo/memory[3][7]_i_1_n_0           |                                                   |                1 |              8 |
|  clk_IBUF_BUFG | u2/uart_fifo/rx_fifo/memory[4][7]_i_1_n_0           |                                                   |                2 |              8 |
|  clk_IBUF_BUFG | u2/uart_fifo/rx_fifo/memory[5][7]_i_1_n_0           |                                                   |                2 |              8 |
|  clk_IBUF_BUFG | u2/uart_fifo/rx_fifo/memory[6][7]_i_1_n_0           |                                                   |                2 |              8 |
|  clk_IBUF_BUFG | u2/uart_fifo/rx_fifo/memory[7][7]_i_1_n_0           |                                                   |                4 |              8 |
|  clk_IBUF_BUFG | u2/uart_fifo/uart_inst/rx_data[7]_i_1_n_0           |                                                   |                2 |              8 |
|  clk_IBUF_BUFG | u2/uart_fifo/rx_fifo/E[0]                           |                                                   |                3 |              9 |
|  clk_IBUF_BUFG | u2/uart_fifo/rx_fifo/FULL_reg_0[0]                  |                                                   |                3 |              9 |
|  clk_IBUF_BUFG | vga/vga_sync_unit/h_count_reg[9]_i_1_n_0            |                                                   |                5 |             10 |
|  clk_IBUF_BUFG | vga/vga_sync_unit/v_count_reg0                      |                                                   |                4 |             10 |
|  clk_IBUF_BUFG | u2/uart_fifo/uart_inst/tx_bits_remaining            |                                                   |                4 |             11 |
|  clk_IBUF_BUFG |                                                     |                                                   |               23 |             47 |
+----------------+-----------------------------------------------------+---------------------------------------------------+------------------+----------------+


