Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 22 12:34:44 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 1 -file reports/hls_4_2_util_hier.rpt
| Design       : myproject
| Device       : xcvu13pfhga2104-3
| Design State : Routed
------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
|                                               Instance                                               |                                       Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
| myproject                                                                                            |                                                                             (top) |       4654 |       4639 |       0 |   15 | 3288 |      0 |      0 |    0 |            0 |
|   (myproject)                                                                                        |                                                                             (top) |        334 |        334 |       0 |    0 | 1234 |      0 |      0 |    0 |            0 |
|   call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_247 | normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 |         27 |         27 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|   call_ret4_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_383 | normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177       | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 |        914 |        914 |       0 |    0 |  484 |      0 |      0 |    0 |            0 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_103         |   dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 |       1624 |       1624 |       0 |    0 |  914 |      0 |      0 |    0 |            0 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171       | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |       1368 |       1368 |       0 |    0 |  453 |      0 |      0 |    0 |            0 |
|   grp_dense_latency_ap_fixed_ap_fixed_4_2_5_3_0_config14_0_0_0_0_0_0_fu_213                          |                    dense_latency_ap_fixed_ap_fixed_4_2_5_3_0_config14_0_0_0_0_0_0 |        249 |        249 |       0 |    0 |  133 |      0 |      0 |    0 |            0 |
|   grp_softmax_stable_ap_fixed_ap_fixed_4_2_5_3_0_softmax_config16_s_fu_523                           |                     softmax_stable_ap_fixed_ap_fixed_4_2_5_3_0_softmax_config16_s |        131 |        116 |       0 |   15 |   70 |      0 |      0 |    0 |            0 |
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


