# Architectural Blocks

		CU: ROM(MxN)
I_VAL		index(M)	next(M)		I_NEXT_INT
				next_source	I_NEXT_SEL
				update_pc	PC_TICK
				update_ir	IR_TICK


		I: Reg(N)
I_NEXT		in(N)		out(N)		I_VAL
TRUE		write_enable
CLK		clock


		IR: Reg(16)
MEM_BUS		in(16)		out_high(8)	I_HIGH
IR_TICK		write_enable	out_low(8)	I_LOW
CLK		clock


		IRSelect: Mux(8)
I_LOW		in0(8)		out(8)		I_NEXT_EXT
I_HIGH		in1(8)
PC_LSB		select


		ISelect: Mux(N>=8)
I_NEXT_INT	in0(N)		out(N)		I_NEXT
I_NEXT_EXT	in1(8)
I_NEXT_SEL	select


		Memory: SRAM(512Kx16)
PC_ADDR		addr(19)	data(16)	MEM_BUS
MEM_BUS		data(16)
???TRUE		output_enable
???FALSE	write_enable
TRUE		chip_select


		PC: Reg(16)
???incr prev	in(16)		out_high(15)	PC_ADDR
PC_TICK		write_enable	out_low(1)	PC_LSB
CLK		clock



# ROM Tables

CU
|	| Next	| NextSource	| UpdatePC	| UpdateIR
|---	|---	|---		|---		|---
| 0	| 1	| 0		| 0		| 0
| 1	| 0	| 0		| 0		| 0



# Signal Connections

Output		Signal		Input
IR.out_high	-I_HIGH->	IRSelect.in1
IR.out_low	-I_LOW->	IRSelect.in0
ISelect.out	-I_NEXT->	I.in
IRSelect.out	-I_NEXT_EXT->	ISelect.in1
CU.next		-I_NEXT_INT->	ISelect.in0
CU.next_source	-I_NEXT_SEL->	ISelect.select
I.out		-I_VAL->	CU.index
CU.update_ir	-IR_TICK->	IR.write_enable
PC.out_high	-PC_ADDR->	Memory.addr
PC.out_low	-PC_LSB->	IRSelect.select
CU.update_pc	-PC_TICK->	PC.write_enable



# Bus Connections

Bus		Decoder		Output		Selector
MEM_BUS				Memory.data
