// Generated by CIRCT unknown git version
module altera_up_avalon_video_dma_ctrl_addr_trans(	// file.cleaned.mlir:2:3
  input         clk,	// file.cleaned.mlir:2:60
                reset,	// file.cleaned.mlir:2:74
  input  [1:0]  slave_address,	// file.cleaned.mlir:2:90
  input  [3:0]  slave_byteenable,	// file.cleaned.mlir:2:114
  input         slave_read,	// file.cleaned.mlir:2:141
                slave_write,	// file.cleaned.mlir:2:162
  input  [31:0] slave_writedata,	// file.cleaned.mlir:2:184
                master_readdata,	// file.cleaned.mlir:2:211
  input         master_waitrequest,	// file.cleaned.mlir:2:238
  output [31:0] slave_readdata,	// file.cleaned.mlir:2:268
  output        slave_waitrequest,	// file.cleaned.mlir:2:294
  output [1:0]  master_address,	// file.cleaned.mlir:2:322
  output [3:0]  master_byteenable,	// file.cleaned.mlir:2:347
  output        master_read,	// file.cleaned.mlir:2:375
                master_write,	// file.cleaned.mlir:2:397
  output [31:0] master_writedata	// file.cleaned.mlir:2:420
);

  assign slave_readdata = {32{~(slave_address[1])}} & 32'hC0000000 | master_readdata;	// file.cleaned.mlir:5:25, :6:10, :7:10, :8:10, :9:10, :10:10, :14:5
  assign slave_waitrequest = master_waitrequest;	// file.cleaned.mlir:14:5
  assign master_address = slave_address;	// file.cleaned.mlir:14:5
  assign master_byteenable = slave_byteenable;	// file.cleaned.mlir:14:5
  assign master_read = slave_read;	// file.cleaned.mlir:14:5
  assign master_write = slave_write;	// file.cleaned.mlir:14:5
  assign master_writedata = ({32{slave_address[1]}} | 32'h3FFFFFFF) & slave_writedata;	// file.cleaned.mlir:3:24, :6:10, :11:10, :12:10, :13:10, :14:5
endmodule

