<session jtag_chain="USB-Blaster [USB-1]" jtag_device="@1: EP3C16/EP4CE15 (0x020F20DD)" sof_file="hello_soc_top.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="12"/>
      <single attribute="data vertical scroll position" value="14"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="8"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="16368"/>
      <multi attribute="timebars" size="1" value="33"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2013/10/29 14:05:22  #0">
      <clock name="pll:u_pll|c0" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_in_node="KEY_in" trigger_in_tap_mode="classic" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="KEY_in" tap_mode="classic" type="input pin"/>
          <wire name="TxD" tap_mode="classic" type="output pin"/>
          <wire name="arm9_compatiable_code:u_arm9|cpu_en" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_cen" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wen" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_en" tap_mode="classic" type="combinatorial"/>
          <wire name="gpio_bus:u_gpio|gpio" tap_mode="classic" type="combinatorial"/>
          <wire name="io_ram[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="mod_sel[0]" tap_mode="classic" type="register"/>
          <wire name="mod_sel[1]" tap_mode="classic" type="register"/>
          <wire name="mod_sel[2]" tap_mode="classic" type="register"/>
          <wire name="mod_sel[3]" tap_mode="classic" type="register"/>
          <wire name="pll:u_pll|c1" tap_mode="classic" type="combinatorial"/>
          <wire name="rst_n" tap_mode="classic" type="input pin"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[10]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[11]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[12]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[13]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[4]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[5]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[6]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[7]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[8]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[9]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[10]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[11]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[12]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[13]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[4]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[5]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[6]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[7]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[8]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[9]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[4]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[5]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[6]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[7]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|txrdy" tap_mode="classic" type="combinatorial"/>
          <wire name="rxtx_bus:u_uart|tx_vld" tap_mode="classic" type="register"/>
          <wire name="sram_adaptor_en:u_ram_adaptor_en|oAdaptor_en" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_ce" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_wren" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_byteena_n[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_byteena_n[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_ce_n" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data_oe_tri" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_oe_n" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_wren_n" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|ocSync32_wait" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|state[0]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[1]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[2]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[3]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[4]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[5]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[6]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[7]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[8]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[9]" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="KEY_in" tap_mode="classic" type="input pin"/>
          <wire name="TxD" tap_mode="classic" type="output pin"/>
          <wire name="arm9_compatiable_code:u_arm9|cpu_en" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_cen" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wen" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_en" tap_mode="classic" type="combinatorial"/>
          <wire name="gpio_bus:u_gpio|gpio" tap_mode="classic" type="combinatorial"/>
          <wire name="io_ram[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="mod_sel[0]" tap_mode="classic" type="register"/>
          <wire name="mod_sel[1]" tap_mode="classic" type="register"/>
          <wire name="mod_sel[2]" tap_mode="classic" type="register"/>
          <wire name="mod_sel[3]" tap_mode="classic" type="register"/>
          <wire name="pll:u_pll|c1" tap_mode="classic" type="combinatorial"/>
          <wire name="rst_n" tap_mode="classic" type="input pin"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[10]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[11]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[12]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[13]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[4]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[5]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[6]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[7]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[8]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[9]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[10]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[11]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[12]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[13]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[4]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[5]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[6]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[7]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[8]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[9]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[4]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[5]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[6]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[7]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|txrdy" tap_mode="classic" type="combinatorial"/>
          <wire name="rxtx_bus:u_uart|tx_vld" tap_mode="classic" type="register"/>
          <wire name="sram_adaptor_en:u_ram_adaptor_en|oAdaptor_en" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_ce" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_wren" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_byteena_n[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_byteena_n[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_ce_n" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data_oe_tri" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_oe_n" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_wren_n" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|ocSync32_wait" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|state[0]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[1]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[2]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[3]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[4]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[5]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[6]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[7]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[8]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[9]" tap_mode="classic" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="KEY_in" tap_mode="classic" type="input pin"/>
          <wire name="TxD" tap_mode="classic" type="output pin"/>
          <wire name="arm9_compatiable_code:u_arm9|cpu_en" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_cen" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_flag[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_rdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|ram_wen" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="arm9_compatiable_code:u_arm9|rom_en" tap_mode="classic" type="combinatorial"/>
          <wire name="gpio_bus:u_gpio|gpio" tap_mode="classic" type="combinatorial"/>
          <wire name="io_ram[0]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[10]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[11]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[12]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[13]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[14]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[15]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[1]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[2]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[3]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[4]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[5]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[6]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[7]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[8]" tap_mode="classic" type="bidir pin"/>
          <wire name="io_ram[9]" tap_mode="classic" type="bidir pin"/>
          <wire name="mod_sel[0]" tap_mode="classic" type="register"/>
          <wire name="mod_sel[1]" tap_mode="classic" type="register"/>
          <wire name="mod_sel[2]" tap_mode="classic" type="register"/>
          <wire name="mod_sel[3]" tap_mode="classic" type="register"/>
          <wire name="pll:u_pll|c1" tap_mode="classic" type="combinatorial"/>
          <wire name="rst_n" tap_mode="classic" type="input pin"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[10]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[11]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[12]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[13]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[4]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[5]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[6]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[7]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[8]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[9]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[10]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[11]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[12]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[13]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[4]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[5]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[6]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[7]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[8]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[9]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[0]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[1]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[2]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[3]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[4]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[5]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[6]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[7]" tap_mode="classic" type="register"/>
          <wire name="rxtx_bus:u_uart|rxtx:u_uart|txrdy" tap_mode="classic" type="combinatorial"/>
          <wire name="rxtx_bus:u_uart|tx_vld" tap_mode="classic" type="register"/>
          <wire name="sram_adaptor_en:u_ram_adaptor_en|oAdaptor_en" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iAsync16_q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_byteena[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_ce" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|iSync32_wren" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_address[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_byteena_n[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_byteena_n[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_ce_n" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_data_oe_tri" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_oe_n" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|oAsync16_wren_n" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|ocSync32_wait" tap_mode="classic" type="combinatorial"/>
          <wire name="sram_sync32_async16:u_ram|state[0]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[1]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[2]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[3]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[4]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[5]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[6]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[7]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[8]" tap_mode="classic" type="register"/>
          <wire name="sram_sync32_async16:u_ram|state[9]" tap_mode="classic" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="pll:u_pll|c1"/>
          <net is_signal_inverted="no" name="rst_n"/>
          <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|cpu_en"/>
          <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_en"/>
          <bus is_signal_inverted="no" link="all" name="arm9_compatiable_code:u_arm9|rom_addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[31]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[30]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[29]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[28]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[27]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[26]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[25]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[24]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[23]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[22]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[21]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[20]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[19]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[18]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[17]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[16]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[15]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[14]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[13]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[12]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[11]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[10]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[9]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[8]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[7]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[6]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[5]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[4]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[3]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[2]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[1]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[13]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[12]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[11]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[10]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[9]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[8]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[7]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[6]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[5]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[4]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[3]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[2]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[1]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[7]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[6]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[5]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[4]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[3]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[2]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[1]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="KEY_in"/>
          <bus is_signal_inverted="no" link="all" name="mod_sel" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mod_sel[3]"/>
            <net is_signal_inverted="no" name="mod_sel[2]"/>
            <net is_signal_inverted="no" name="mod_sel[1]"/>
            <net is_signal_inverted="no" name="mod_sel[0]"/>
          </bus>
          <net is_signal_inverted="no" name="gpio_bus:u_gpio|gpio"/>
          <net is_signal_inverted="no" name="TxD"/>
          <bus is_signal_inverted="no" link="all" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[13]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[12]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[11]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[10]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[9]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[8]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[7]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[6]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[5]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[4]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[3]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[2]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[1]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[3]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[2]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[1]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[0]"/>
          </bus>
          <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|txrdy"/>
          <net is_signal_inverted="no" name="rxtx_bus:u_uart|tx_vld"/>
          <bus is_signal_inverted="no" link="all" name="arm9_compatiable_code:u_arm9|ram_flag" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_flag[3]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_flag[2]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_flag[1]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_flag[0]"/>
          </bus>
          <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_cen"/>
          <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wen"/>
          <bus is_signal_inverted="no" link="all" name="arm9_compatiable_code:u_arm9|ram_addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[31]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[30]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[29]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[28]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[27]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[26]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[25]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[24]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[23]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[22]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[21]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[20]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[19]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[18]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[17]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[16]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[15]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[14]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[13]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[12]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[11]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[10]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[9]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[8]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[7]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[6]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[5]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[4]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[3]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[2]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[1]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="arm9_compatiable_code:u_arm9|ram_rdata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[31]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[30]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[29]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[28]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[27]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[26]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[25]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[24]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[23]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[22]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[21]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[20]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[19]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[18]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[17]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[16]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[15]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[14]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[13]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[12]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[11]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[10]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[9]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[8]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[7]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[6]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[5]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[4]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[3]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[2]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[1]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="arm9_compatiable_code:u_arm9|ram_wdata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[31]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[30]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[29]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[28]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[27]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[26]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[25]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[24]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[23]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[22]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[21]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[20]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[19]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[18]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[17]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[16]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[15]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[14]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[13]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[12]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[11]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[10]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[9]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[8]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[7]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[6]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[5]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[4]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[3]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[2]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[1]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|iSync32_byteena" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_byteena[3]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_byteena[2]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_byteena[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_byteena[0]"/>
          </bus>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_wren"/>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_ce"/>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|ocSync32_wait"/>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_oe_n"/>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_ce_n"/>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_wren_n"/>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|oAsync16_address" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[18]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[17]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[16]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[15]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[14]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[13]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[12]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[11]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[10]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[9]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[8]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[7]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[6]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[5]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[4]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[3]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[2]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|oAsync16_data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[15]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[14]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[13]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[12]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[11]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[10]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[9]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[8]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[7]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[6]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[5]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[4]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[3]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[2]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|iAsync16_q" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[15]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[14]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[13]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[12]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[11]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[10]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[9]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[8]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[7]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[6]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[5]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[4]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[3]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[2]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|oAsync16_byteena_n" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_byteena_n[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_byteena_n[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="io_ram" order="msb_to_lsb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="io_ram[15]"/>
            <net is_signal_inverted="no" name="io_ram[14]"/>
            <net is_signal_inverted="no" name="io_ram[13]"/>
            <net is_signal_inverted="no" name="io_ram[12]"/>
            <net is_signal_inverted="no" name="io_ram[11]"/>
            <net is_signal_inverted="no" name="io_ram[10]"/>
            <net is_signal_inverted="no" name="io_ram[9]"/>
            <net is_signal_inverted="no" name="io_ram[8]"/>
            <net is_signal_inverted="no" name="io_ram[7]"/>
            <net is_signal_inverted="no" name="io_ram[6]"/>
            <net is_signal_inverted="no" name="io_ram[5]"/>
            <net is_signal_inverted="no" name="io_ram[4]"/>
            <net is_signal_inverted="no" name="io_ram[3]"/>
            <net is_signal_inverted="no" name="io_ram[2]"/>
            <net is_signal_inverted="no" name="io_ram[1]"/>
            <net is_signal_inverted="no" name="io_ram[0]"/>
          </bus>
          <net is_signal_inverted="no" name="sram_adaptor_en:u_ram_adaptor_en|oAdaptor_en"/>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data_oe_tri"/>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|state" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[9]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[8]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[7]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[6]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[5]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[4]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[3]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[2]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[0]"/>
          </bus>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="pll:u_pll|c1"/>
          <net is_signal_inverted="no" name="rst_n"/>
          <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|cpu_en"/>
          <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_en"/>
          <bus is_signal_inverted="no" link="all" name="arm9_compatiable_code:u_arm9|rom_addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[31]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[30]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[29]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[28]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[27]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[26]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[25]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[24]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[23]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[22]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[21]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[20]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[19]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[18]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[17]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[16]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[15]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[14]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[13]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[12]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[11]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[10]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[9]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[8]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[7]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[6]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[5]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[4]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[3]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[2]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[1]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|rom_addr[0]"/>
          </bus>
          <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|txrdy"/>
          <net is_signal_inverted="no" name="rxtx_bus:u_uart|tx_vld"/>
          <bus is_signal_inverted="no" link="all" name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[3]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[2]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[1]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[13]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[12]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[11]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[10]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[9]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[8]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[7]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[6]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[5]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[4]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[3]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[2]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[1]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|rx_cnt[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[7]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[6]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[5]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[4]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[3]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[2]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[1]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_rdy_data[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="arm9_compatiable_code:u_arm9|ram_addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[31]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[30]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[29]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[28]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[27]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[26]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[25]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[24]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[23]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[22]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[21]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[20]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[19]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[18]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[17]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[16]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[15]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[14]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[13]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[12]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[11]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[10]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[9]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[8]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[7]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[6]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[5]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[4]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[3]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[2]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[1]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_addr[0]"/>
          </bus>
          <net is_signal_inverted="no" name="KEY_in"/>
          <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_cen"/>
          <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wen"/>
          <bus is_signal_inverted="no" link="all" name="arm9_compatiable_code:u_arm9|ram_rdata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[31]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[30]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[29]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[28]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[27]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[26]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[25]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[24]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[23]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[22]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[21]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[20]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[19]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[18]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[17]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[16]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[15]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[14]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[13]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[12]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[11]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[10]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[9]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[8]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[7]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[6]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[5]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[4]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[3]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[2]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[1]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_rdata[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="arm9_compatiable_code:u_arm9|ram_wdata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[31]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[30]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[29]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[28]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[27]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[26]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[25]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[24]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[23]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[22]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[21]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[20]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[19]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[18]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[17]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[16]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[15]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[14]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[13]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[12]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[11]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[10]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[9]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[8]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[7]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[6]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[5]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[4]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[3]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[2]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[1]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_wdata[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mod_sel" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mod_sel[3]"/>
            <net is_signal_inverted="no" name="mod_sel[2]"/>
            <net is_signal_inverted="no" name="mod_sel[1]"/>
            <net is_signal_inverted="no" name="mod_sel[0]"/>
          </bus>
          <net is_signal_inverted="no" name="gpio_bus:u_gpio|gpio"/>
          <net is_signal_inverted="no" name="TxD"/>
          <bus is_signal_inverted="no" link="all" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[13]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[12]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[11]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[10]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[9]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[8]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[7]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[6]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[5]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[4]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[3]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[2]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[1]"/>
            <net is_signal_inverted="no" name="rxtx_bus:u_uart|rxtx:u_uart|tx_cnt[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="arm9_compatiable_code:u_arm9|ram_flag" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_flag[3]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_flag[2]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_flag[1]"/>
            <net is_signal_inverted="no" name="arm9_compatiable_code:u_arm9|ram_flag[0]"/>
          </bus>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_ce_n"/>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_oe_n"/>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_wren_n"/>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|oAsync16_address" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[18]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[17]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[16]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[15]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[14]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[13]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[12]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[11]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[10]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[9]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[8]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[7]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[6]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[5]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[4]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[3]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[2]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_address[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|oAsync16_data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[15]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[14]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[13]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[12]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[11]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[10]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[9]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[8]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[7]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[6]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[5]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[4]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[3]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[2]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|iAsync16_q" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[15]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[14]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[13]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[12]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[11]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[10]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[9]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[8]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[7]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[6]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[5]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[4]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[3]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[2]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iAsync16_q[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|oAsync16_byteena_n" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_byteena_n[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_byteena_n[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="io_ram" order="msb_to_lsb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="io_ram[15]"/>
            <net is_signal_inverted="no" name="io_ram[14]"/>
            <net is_signal_inverted="no" name="io_ram[13]"/>
            <net is_signal_inverted="no" name="io_ram[12]"/>
            <net is_signal_inverted="no" name="io_ram[11]"/>
            <net is_signal_inverted="no" name="io_ram[10]"/>
            <net is_signal_inverted="no" name="io_ram[9]"/>
            <net is_signal_inverted="no" name="io_ram[8]"/>
            <net is_signal_inverted="no" name="io_ram[7]"/>
            <net is_signal_inverted="no" name="io_ram[6]"/>
            <net is_signal_inverted="no" name="io_ram[5]"/>
            <net is_signal_inverted="no" name="io_ram[4]"/>
            <net is_signal_inverted="no" name="io_ram[3]"/>
            <net is_signal_inverted="no" name="io_ram[2]"/>
            <net is_signal_inverted="no" name="io_ram[1]"/>
            <net is_signal_inverted="no" name="io_ram[0]"/>
          </bus>
          <net is_signal_inverted="no" name="sram_adaptor_en:u_ram_adaptor_en|oAdaptor_en"/>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|ocSync32_wait"/>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|oAsync16_data_oe_tri"/>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|iSync32_byteena" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_byteena[3]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_byteena[2]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_byteena[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_byteena[0]"/>
          </bus>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_ce"/>
          <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|iSync32_wren"/>
          <bus is_signal_inverted="no" link="all" name="sram_sync32_async16:u_ram|state" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[9]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[8]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[7]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[6]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[5]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[4]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[3]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[2]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[1]"/>
            <net is_signal_inverted="no" name="sram_sync32_async16:u_ram|state[0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2013/10/31 16:28:11  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="low" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'rst_n' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="yes" name="condition2" type="basic">'arm9_compatiable_code:u_arm9|rom_addr[0]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[10]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[11]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[12]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[13]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[14]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[15]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[16]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[17]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[18]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[19]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[1]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[20]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[21]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[22]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[23]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[24]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[25]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[26]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[27]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[28]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[29]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[2]' == high &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[30]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[31]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[3]' == high &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[4]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[5]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[6]' == low &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[7]' == high &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[8]' == high &amp;&amp; 'arm9_compatiable_code:u_arm9|rom_addr[9]' == low
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="no" name="condition3" type="basic">'gpio_bus:u_gpio|gpio' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="165"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,388,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1351,1017"/>
    <multi attribute="jtag widget size" size="2" value="370,139"/>
  </global_info>
</session>
