Protel Design System Design Rule Check
PCB File : C:\Users\Ian Diaz\Desktop\ITBA\TC\TP--FINAL\Altium\PCB1.PcbDoc
Date     : 15/11/2019
Time     : 19:02:00

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.6mm) (Max=0.6mm) (Preferred=0.6mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (17.78mm,10.541mm) on Top Overlay And Pad CD3_E1-2(17.78mm,10.541mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (17.78mm,15.621mm) on Top Overlay And Pad CD3_E1-1(17.78mm,15.621mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (17.907mm,34.544mm) on Top Overlay And Pad CD3_E2-1(17.907mm,34.544mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (17.961mm,72.926mm) on Top Overlay And Pad CD3_E4-1(17.961mm,72.926mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (18.034mm,48.387mm) on Top Overlay And Pad CD3_E3-2(18.034mm,48.387mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (18.034mm,53.467mm) on Top Overlay And Pad CD3_E3-1(18.034mm,53.467mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (18.161mm,87.122mm) on Top Overlay And Pad CD3_E5-2(18.161mm,87.122mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (18.161mm,92.202mm) on Top Overlay And Pad CD3_E5-1(18.161mm,92.202mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (21.082mm,8.255mm) on Top Overlay And Pad CD2_E1-2(21.082mm,8.255mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (21.336mm,46.101mm) on Top Overlay And Pad CD2_E3-2(21.336mm,46.101mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (21.463mm,84.836mm) on Top Overlay And Pad CD2_E5-2(21.463mm,84.836mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (24.711mm,15.974mm) on Top Overlay And Pad C2_E1-1(24.711mm,15.974mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (24.711mm,21.054mm) on Top Overlay And Pad C2_E1-2(24.711mm,21.054mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (24.838mm,34.897mm) on Top Overlay And Pad C2_E2-1(24.838mm,34.897mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (24.892mm,73.279mm) on Top Overlay And Pad C2_E4-1(24.892mm,73.279mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (24.965mm,53.82mm) on Top Overlay And Pad C2_E3-1(24.965mm,53.82mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (24.965mm,58.9mm) on Top Overlay And Pad C2_E3-2(24.965mm,58.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (25.092mm,92.555mm) on Top Overlay And Pad C2_E5-1(25.092mm,92.555mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (25.092mm,97.635mm) on Top Overlay And Pad C2_E5-2(25.092mm,97.635mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (26.162mm,8.255mm) on Top Overlay And Pad CD2_E1-1(26.162mm,8.255mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (26.289mm,27.178mm) on Top Overlay And Pad CD2_E2-1(26.289mm,27.178mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (26.343mm,65.56mm) on Top Overlay And Pad CD2_E4-1(26.343mm,65.56mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (26.416mm,46.101mm) on Top Overlay And Pad CD2_E3-1(26.416mm,46.101mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (26.543mm,84.836mm) on Top Overlay And Pad CD2_E5-1(26.543mm,84.836mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (3.937mm,19.851mm) on Top Overlay And Pad C1_E1-1(3.937mm,19.851mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (39.624mm,16.002mm) on Top Overlay And Pad CD4_E1-1(39.624mm,16.002mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (39.751mm,29.845mm) on Top Overlay And Pad CD4_E2-2(39.751mm,29.845mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (39.751mm,34.925mm) on Top Overlay And Pad CD4_E2-1(39.751mm,34.925mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (39.805mm,68.227mm) on Top Overlay And Pad CD4_E4-2(39.805mm,68.227mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (39.805mm,73.307mm) on Top Overlay And Pad CD4_E4-1(39.805mm,73.307mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (39.878mm,53.848mm) on Top Overlay And Pad CD4_E3-1(39.878mm,53.848mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (4.064mm,38.774mm) on Top Overlay And Pad C1_E2-1(4.064mm,38.774mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (4.118mm,77.157mm) on Top Overlay And Pad C1_E4-1(4.118mm,77.157mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (4.191mm,57.697mm) on Top Overlay And Pad C1_E3-1(4.191mm,57.697mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (4.318mm,96.432mm) on Top Overlay And Pad C1_E5-1(4.318mm,96.432mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (4.64mm,6.83mm) on Top Overlay And Pad CD1_E1-1(4.64mm,6.83mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (4.767mm,25.753mm) on Top Overlay And Pad CD1_E2-1(4.767mm,25.753mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (4.767mm,30.833mm) on Top Overlay And Pad CD1_E2-2(4.767mm,30.833mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (4.821mm,64.135mm) on Top Overlay And Pad CD1_E4-1(4.821mm,64.135mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (4.821mm,69.215mm) on Top Overlay And Pad CD1_E4-2(4.821mm,69.215mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (4.894mm,44.676mm) on Top Overlay And Pad CD1_E3-1(4.894mm,44.676mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (40.005mm,92.583mm) on Top Overlay And Pad CD4_E5-1(40.005mm,92.583mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (43.815mm,29.972mm) on Top Overlay And Pad CD1-2(43.815mm,29.972mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (44.958mm,62.865mm) on Top Overlay And Pad CD2-1(44.958mm,62.865mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (5.021mm,83.411mm) on Top Overlay And Pad CD1_E5-1(5.021mm,83.411mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Arc (50.673mm,75.057mm) on Top Overlay And Pad Rp-3(49.403mm,76.581mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (9.144mm,38.774mm) on Top Overlay And Pad C1_E2-2(9.144mm,38.774mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (9.198mm,77.157mm) on Top Overlay And Pad C1_E4-2(9.198mm,77.157mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1_E4-2(9.198mm,77.157mm) on Multi-Layer And Text "U1_E4" (6.709mm,76.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C1_E4-2(9.198mm,77.157mm) on Multi-Layer And Track (4.118mm,75.887mm)(9.198mm,75.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C1_E4-2(9.198mm,77.157mm) on Multi-Layer And Track (4.118mm,78.427mm)(9.198mm,78.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1_E5-2(9.398mm,96.432mm) on Multi-Layer And Text "U1_E5" (6.909mm,95.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C1_E5-2(9.398mm,96.432mm) on Multi-Layer And Track (4.318mm,95.162mm)(9.398mm,95.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C1_E5-2(9.398mm,96.432mm) on Multi-Layer And Track (4.318mm,97.702mm)(9.398mm,97.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C2_E1-1(24.711mm,15.974mm) on Multi-Layer And Text "R2_E1" (32.182mm,15.469mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad C2_E1-1(24.711mm,15.974mm) on Multi-Layer And Text "R5_E1" (26.921mm,16.583mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C2_E1-1(24.711mm,15.974mm) on Multi-Layer And Track (23.368mm,14.472mm)(23.368mm,16.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C2_E1-1(24.711mm,15.974mm) on Multi-Layer And Track (23.441mm,15.974mm)(23.441mm,21.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C2_E1-1(24.711mm,15.974mm) on Multi-Layer And Track (25.651mm,11.148mm)(25.651mm,15.466mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C2_E1-1(24.711mm,15.974mm) on Multi-Layer And Track (25.651mm,15.466mm)(27.581mm,15.466mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C2_E1-1(24.711mm,15.974mm) on Multi-Layer And Track (25.981mm,15.974mm)(25.981mm,21.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2_E1-2(24.711mm,21.054mm) on Multi-Layer And Text "R3_E1" (23.619mm,19.761mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C2_E1-2(24.711mm,21.054mm) on Multi-Layer And Track (23.441mm,15.974mm)(23.441mm,21.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C2_E1-2(24.711mm,21.054mm) on Multi-Layer And Track (25.981mm,15.974mm)(25.981mm,21.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C2_E2-1(24.838mm,34.897mm) on Multi-Layer And Text "R2_E2" (32.817mm,34.392mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2_E2-1(24.838mm,34.897mm) on Multi-Layer And Text "R5_E2" (27.556mm,35.506mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C2_E2-1(24.838mm,34.897mm) on Multi-Layer And Track (23.495mm,33.395mm)(23.495mm,35.326mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C2_E2-1(24.838mm,34.897mm) on Multi-Layer And Track (23.568mm,34.897mm)(23.568mm,39.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C2_E2-1(24.838mm,34.897mm) on Multi-Layer And Track (25.778mm,30.071mm)(25.778mm,34.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C2_E2-1(24.838mm,34.897mm) on Multi-Layer And Track (25.778mm,34.389mm)(27.708mm,34.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C2_E2-1(24.838mm,34.897mm) on Multi-Layer And Track (26.108mm,34.897mm)(26.108mm,39.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2_E2-2(24.838mm,39.977mm) on Multi-Layer And Text "R3_E2" (23.746mm,38.684mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C2_E2-2(24.838mm,39.977mm) on Multi-Layer And Track (22.733mm,41.275mm)(27.813mm,41.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C2_E2-2(24.838mm,39.977mm) on Multi-Layer And Track (23.568mm,34.897mm)(23.568mm,39.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C2_E2-2(24.838mm,39.977mm) on Multi-Layer And Track (26.108mm,34.897mm)(26.108mm,39.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C2_E3-1(24.965mm,53.82mm) on Multi-Layer And Text "R2_E3" (32.944mm,53.315mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2_E3-1(24.965mm,53.82mm) on Multi-Layer And Text "R5_E3" (27.683mm,54.429mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C2_E3-1(24.965mm,53.82mm) on Multi-Layer And Track (23.622mm,52.318mm)(23.622mm,54.249mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C2_E3-1(24.965mm,53.82mm) on Multi-Layer And Track (23.695mm,53.82mm)(23.695mm,58.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C2_E3-1(24.965mm,53.82mm) on Multi-Layer And Track (25.905mm,48.994mm)(25.905mm,53.312mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C2_E3-1(24.965mm,53.82mm) on Multi-Layer And Track (25.905mm,53.312mm)(27.835mm,53.312mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C2_E3-1(24.965mm,53.82mm) on Multi-Layer And Track (26.235mm,53.82mm)(26.235mm,58.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2_E3-2(24.965mm,58.9mm) on Multi-Layer And Text "R3_E3" (23.873mm,57.607mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C2_E3-2(24.965mm,58.9mm) on Multi-Layer And Track (23.695mm,53.82mm)(23.695mm,58.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C2_E3-2(24.965mm,58.9mm) on Multi-Layer And Track (26.235mm,53.82mm)(26.235mm,58.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C2_E4-1(24.892mm,73.279mm) on Multi-Layer And Text "R2_E4" (32.871mm,72.774mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2_E4-1(24.892mm,73.279mm) on Multi-Layer And Text "R5_E4" (27.61mm,73.889mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C2_E4-1(24.892mm,73.279mm) on Multi-Layer And Track (23.549mm,71.777mm)(23.549mm,73.708mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C2_E4-1(24.892mm,73.279mm) on Multi-Layer And Track (23.622mm,73.279mm)(23.622mm,78.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C2_E4-1(24.892mm,73.279mm) on Multi-Layer And Track (25.832mm,68.453mm)(25.832mm,72.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C2_E4-1(24.892mm,73.279mm) on Multi-Layer And Track (25.832mm,72.771mm)(27.762mm,72.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C2_E4-1(24.892mm,73.279mm) on Multi-Layer And Track (26.162mm,73.279mm)(26.162mm,78.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2_E4-2(24.892mm,78.359mm) on Multi-Layer And Text "R3_E4" (23.8mm,77.067mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C2_E4-2(24.892mm,78.359mm) on Multi-Layer And Track (23.622mm,73.279mm)(23.622mm,78.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C2_E4-2(24.892mm,78.359mm) on Multi-Layer And Track (26.162mm,73.279mm)(26.162mm,78.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C2_E5-1(25.092mm,92.555mm) on Multi-Layer And Text "R2_E5" (33.071mm,92.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2_E5-1(25.092mm,92.555mm) on Multi-Layer And Text "R5_E5" (27.81mm,93.164mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C2_E5-1(25.092mm,92.555mm) on Multi-Layer And Track (23.749mm,91.053mm)(23.749mm,92.984mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C2_E5-1(25.092mm,92.555mm) on Multi-Layer And Track (23.822mm,92.555mm)(23.822mm,97.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C2_E5-1(25.092mm,92.555mm) on Multi-Layer And Track (26.032mm,87.729mm)(26.032mm,92.047mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C2_E5-1(25.092mm,92.555mm) on Multi-Layer And Track (26.032mm,92.047mm)(27.962mm,92.047mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C2_E5-1(25.092mm,92.555mm) on Multi-Layer And Track (26.362mm,92.555mm)(26.362mm,97.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2_E5-2(25.092mm,97.635mm) on Multi-Layer And Text "R3_E5" (24mm,96.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C2_E5-2(25.092mm,97.635mm) on Multi-Layer And Track (23.822mm,92.555mm)(23.822mm,97.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C2_E5-2(25.092mm,97.635mm) on Multi-Layer And Track (26.362mm,92.555mm)(26.362mm,97.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad CD1_E5-2(5.021mm,88.491mm) on Multi-Layer And Track (3.751mm,83.411mm)(3.751mm,88.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CD1_E5-2(5.021mm,88.491mm) on Multi-Layer And Track (6.291mm,83.411mm)(6.291mm,88.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CD2_E1-1(26.162mm,8.255mm) on Multi-Layer And Track (21.082mm,6.985mm)(26.162mm,6.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CD2_E1-1(26.162mm,8.255mm) on Multi-Layer And Track (21.082mm,9.525mm)(26.162mm,9.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad CD2_E1-2(21.082mm,8.255mm) on Multi-Layer And Track (21.082mm,6.985mm)(26.162mm,6.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CD2_E1-2(21.082mm,8.255mm) on Multi-Layer And Track (21.082mm,9.525mm)(26.162mm,9.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CD2_E2-1(26.289mm,27.178mm) on Multi-Layer And Text "J2" (23.145mm,25.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CD2_E2-1(26.289mm,27.178mm) on Multi-Layer And Track (21.209mm,25.908mm)(26.289mm,25.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CD2_E2-1(26.289mm,27.178mm) on Multi-Layer And Track (21.209mm,28.448mm)(26.289mm,28.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad CD2_E2-2(21.209mm,27.178mm) on Multi-Layer And Track (21.209mm,25.908mm)(26.289mm,25.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CD2_E2-2(21.209mm,27.178mm) on Multi-Layer And Track (21.209mm,28.448mm)(26.289mm,28.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad CD2_E3-1(26.416mm,46.101mm) on Multi-Layer And Text "J3" (22.885mm,44.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad CD2_E3-1(26.416mm,46.101mm) on Multi-Layer And Text "R3_E2" (23.746mm,38.684mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CD2_E3-1(26.416mm,46.101mm) on Multi-Layer And Track (21.336mm,44.831mm)(26.416mm,44.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CD2_E3-1(26.416mm,46.101mm) on Multi-Layer And Track (21.336mm,47.371mm)(26.416mm,47.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad CD2_E3-2(21.336mm,46.101mm) on Multi-Layer And Track (21.336mm,44.831mm)(26.416mm,44.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CD2_E3-2(21.336mm,46.101mm) on Multi-Layer And Track (21.336mm,47.371mm)(26.416mm,47.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad CD2_E4-1(26.343mm,65.56mm) on Multi-Layer And Text "J4" (22.885mm,64.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CD2_E4-1(26.343mm,65.56mm) on Multi-Layer And Track (21.263mm,64.29mm)(26.343mm,64.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CD2_E4-1(26.343mm,65.56mm) on Multi-Layer And Track (21.263mm,66.83mm)(26.343mm,66.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad CD2_E4-2(21.263mm,65.56mm) on Multi-Layer And Track (21.263mm,64.29mm)(26.343mm,64.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CD2_E4-2(21.263mm,65.56mm) on Multi-Layer And Track (21.263mm,66.83mm)(26.343mm,66.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad CD2_E5-1(26.543mm,84.836mm) on Multi-Layer And Text "J5" (23.012mm,83.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CD2_E5-1(26.543mm,84.836mm) on Multi-Layer And Track (21.463mm,83.566mm)(26.543mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CD2_E5-1(26.543mm,84.836mm) on Multi-Layer And Track (21.463mm,86.106mm)(26.543mm,86.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad CD2_E5-2(21.463mm,84.836mm) on Multi-Layer And Track (21.463mm,83.566mm)(26.543mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CD2_E5-2(21.463mm,84.836mm) on Multi-Layer And Track (21.463mm,86.106mm)(26.543mm,86.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad CD2-1(44.958mm,62.865mm) on Multi-Layer And Text "J9" (44.361mm,60.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad CD2-1(44.958mm,62.865mm) on Multi-Layer And Track (43.688mm,62.865mm)(43.688mm,67.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD2-1(44.958mm,62.865mm) on Multi-Layer And Track (46.228mm,62.865mm)(46.228mm,67.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad CD2-2(44.958mm,67.945mm) on Multi-Layer And Track (43.688mm,62.865mm)(43.688mm,67.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CD2-2(44.958mm,67.945mm) on Multi-Layer And Track (46.228mm,62.865mm)(46.228mm,67.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CD3_E5-2(18.161mm,87.122mm) on Multi-Layer And Text "R6_E5" (18.313mm,92.831mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CD3_E5-2(18.161mm,87.122mm) on Multi-Layer And Text "R7_E5" (10.871mm,86.258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CD3_E5-2(18.161mm,87.122mm) on Multi-Layer And Text "R8_E5" (18.514mm,90.319mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad CD3_E5-2(18.161mm,87.122mm) on Multi-Layer And Track (16.891mm,87.122mm)(16.891mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD3_E5-2(18.161mm,87.122mm) on Multi-Layer And Track (19.431mm,87.122mm)(19.431mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad CD4_E1-1(39.624mm,16.002mm) on Multi-Layer And Track (38.354mm,10.922mm)(38.354mm,16.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CD4_E1-1(39.624mm,16.002mm) on Multi-Layer And Track (40.894mm,10.922mm)(40.894mm,16.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad CD4_E1-2(39.624mm,10.922mm) on Multi-Layer And Track (38.354mm,10.922mm)(38.354mm,16.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD4_E1-2(39.624mm,10.922mm) on Multi-Layer And Track (40.894mm,10.922mm)(40.894mm,16.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad CD4_E2-1(39.751mm,34.925mm) on Multi-Layer And Track (38.481mm,29.845mm)(38.481mm,34.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CD4_E2-1(39.751mm,34.925mm) on Multi-Layer And Track (41.021mm,29.845mm)(41.021mm,34.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad CD4_E2-2(39.751mm,29.845mm) on Multi-Layer And Track (38.481mm,29.845mm)(38.481mm,34.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD4_E2-2(39.751mm,29.845mm) on Multi-Layer And Track (41.021mm,29.845mm)(41.021mm,34.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad CD4_E3-1(39.878mm,53.848mm) on Multi-Layer And Track (38.608mm,48.768mm)(38.608mm,53.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CD4_E3-1(39.878mm,53.848mm) on Multi-Layer And Track (41.148mm,48.768mm)(41.148mm,53.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad CD4_E3-2(39.878mm,48.768mm) on Multi-Layer And Track (38.608mm,48.768mm)(38.608mm,53.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD4_E3-2(39.878mm,48.768mm) on Multi-Layer And Track (41.148mm,48.768mm)(41.148mm,53.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad CD4_E4-1(39.805mm,73.307mm) on Multi-Layer And Track (38.535mm,68.227mm)(38.535mm,73.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CD4_E4-1(39.805mm,73.307mm) on Multi-Layer And Track (41.075mm,68.227mm)(41.075mm,73.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad CD4_E4-2(39.805mm,68.227mm) on Multi-Layer And Track (38.535mm,68.227mm)(38.535mm,73.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD4_E4-2(39.805mm,68.227mm) on Multi-Layer And Track (41.075mm,68.227mm)(41.075mm,73.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad CD4_E5-1(40.005mm,92.583mm) on Multi-Layer And Track (38.735mm,87.503mm)(38.735mm,92.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CD4_E5-1(40.005mm,92.583mm) on Multi-Layer And Track (41.275mm,87.503mm)(41.275mm,92.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad CD4_E5-2(40.005mm,87.503mm) on Multi-Layer And Track (38.735mm,87.503mm)(38.735mm,92.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD4_E5-2(40.005mm,87.503mm) on Multi-Layer And Track (41.275mm,87.503mm)(41.275mm,92.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-1(24.257mm,23.794mm) on Multi-Layer And Text "R3_E1" (23.619mm,19.761mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J2-1(24.257mm,23.794mm) on Multi-Layer And Track (22.987mm,22.524mm)(22.987mm,25.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J2-1(24.257mm,23.794mm) on Multi-Layer And Track (22.987mm,22.524mm)(28.067mm,22.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J2-1(24.257mm,23.794mm) on Multi-Layer And Track (22.987mm,25.064mm)(28.067mm,25.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J2-1(24.257mm,23.794mm) on Multi-Layer And Track (25.527mm,22.524mm)(25.527mm,25.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J2-2(26.797mm,23.794mm) on Multi-Layer And Track (22.987mm,22.524mm)(28.067mm,22.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J2-2(26.797mm,23.794mm) on Multi-Layer And Track (22.987mm,25.064mm)(28.067mm,25.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad J2-2(26.797mm,23.794mm) on Multi-Layer And Track (25.527mm,22.524mm)(25.527mm,25.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad J2-2(26.797mm,23.794mm) on Multi-Layer And Track (28.067mm,22.524mm)(28.067mm,25.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-1(24.003mm,62.103mm) on Multi-Layer And Text "R3_E3" (23.873mm,57.607mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J4-1(24.003mm,62.103mm) on Multi-Layer And Track (22.733mm,60.833mm)(22.733mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J4-1(24.003mm,62.103mm) on Multi-Layer And Track (22.733mm,60.833mm)(27.813mm,60.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J4-1(24.003mm,62.103mm) on Multi-Layer And Track (22.733mm,63.373mm)(27.813mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J4-1(24.003mm,62.103mm) on Multi-Layer And Track (25.273mm,60.833mm)(25.273mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad J4-2(26.543mm,62.103mm) on Multi-Layer And Text "R3_E3" (23.873mm,57.607mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J4-2(26.543mm,62.103mm) on Multi-Layer And Track (22.733mm,60.833mm)(27.813mm,60.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J4-2(26.543mm,62.103mm) on Multi-Layer And Track (22.733mm,63.373mm)(27.813mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad J4-2(26.543mm,62.103mm) on Multi-Layer And Track (25.273mm,60.833mm)(25.273mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad J4-2(26.543mm,62.103mm) on Multi-Layer And Track (27.813mm,60.833mm)(27.813mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5-1(24.13mm,81.407mm) on Multi-Layer And Text "C2_E4" (23.774mm,80.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5-2(26.67mm,81.407mm) on Multi-Layer And Text "C2_E4" (23.774mm,80.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J6-1(37.846mm,97.917mm) on Multi-Layer And Track (34.036mm,96.647mm)(39.116mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J6-1(37.846mm,97.917mm) on Multi-Layer And Track (34.036mm,99.187mm)(39.116mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J6-1(37.846mm,97.917mm) on Multi-Layer And Track (36.576mm,96.647mm)(36.576mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J6-1(37.846mm,97.917mm) on Multi-Layer And Track (39.116mm,96.647mm)(39.116mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad J6-2(35.306mm,97.917mm) on Multi-Layer And Text "U2_E5" (28.867mm,95.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad J6-2(35.306mm,97.917mm) on Multi-Layer And Track (34.036mm,96.647mm)(34.036mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J6-2(35.306mm,97.917mm) on Multi-Layer And Track (34.036mm,96.647mm)(39.116mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J6-2(35.306mm,97.917mm) on Multi-Layer And Track (34.036mm,99.187mm)(39.116mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad J6-2(35.306mm,97.917mm) on Multi-Layer And Track (36.576mm,96.647mm)(36.576mm,99.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J7-1(49.53mm,66.167mm) on Multi-Layer And Track (48.26mm,49.657mm)(48.26mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J7-1(49.53mm,66.167mm) on Multi-Layer And Track (48.26mm,64.897mm)(50.8mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J7-1(49.53mm,66.167mm) on Multi-Layer And Track (48.26mm,67.437mm)(50.8mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J7-1(49.53mm,66.167mm) on Multi-Layer And Track (50.8mm,49.657mm)(50.8mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad J7-2(49.53mm,63.627mm) on Multi-Layer And Track (48.26mm,49.657mm)(48.26mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J7-2(49.53mm,63.627mm) on Multi-Layer And Track (48.26mm,64.897mm)(50.8mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad J7-2(49.53mm,63.627mm) on Multi-Layer And Track (50.8mm,49.657mm)(50.8mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad J7-5(49.53mm,56.007mm) on Multi-Layer And Track (48.26mm,49.657mm)(48.26mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad J7-5(49.53mm,56.007mm) on Multi-Layer And Track (50.8mm,49.657mm)(50.8mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad J7-6(49.53mm,53.467mm) on Multi-Layer And Track (48.26mm,49.657mm)(48.26mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad J7-6(49.53mm,53.467mm) on Multi-Layer And Track (50.8mm,49.657mm)(50.8mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad J8-3(49.657mm,33.147mm) on Multi-Layer And Track (48.387mm,26.797mm)(48.387mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad J8-3(49.657mm,33.147mm) on Multi-Layer And Track (50.927mm,26.797mm)(50.927mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad J8-4(49.657mm,35.687mm) on Multi-Layer And Track (48.387mm,26.797mm)(48.387mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J8-4(49.657mm,35.687mm) on Multi-Layer And Track (48.387mm,36.957mm)(50.927mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad J8-4(49.657mm,35.687mm) on Multi-Layer And Track (50.927mm,26.797mm)(50.927mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad J9-1(45.466mm,50.927mm) on Multi-Layer And Text "U3" (41.766mm,49.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J9-1(45.466mm,50.927mm) on Multi-Layer And Track (44.196mm,49.657mm)(44.196mm,59.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J9-1(45.466mm,50.927mm) on Multi-Layer And Track (44.196mm,49.657mm)(46.736mm,49.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J9-1(45.466mm,50.927mm) on Multi-Layer And Track (44.196mm,52.197mm)(46.736mm,52.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J9-1(45.466mm,50.927mm) on Multi-Layer And Track (46.736mm,49.657mm)(46.736mm,59.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad J9-2(45.466mm,53.467mm) on Multi-Layer And Track (44.196mm,49.657mm)(44.196mm,59.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J9-2(45.466mm,53.467mm) on Multi-Layer And Track (44.196mm,52.197mm)(46.736mm,52.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad J9-2(45.466mm,53.467mm) on Multi-Layer And Track (46.736mm,49.657mm)(46.736mm,59.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E2-1(4.572mm,33.401mm) on Bottom Layer And Track (3.607mm,32.385mm)(3.607mm,36.703mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E2-1(4.572mm,33.401mm) on Bottom Layer And Track (3.607mm,32.385mm)(5.537mm,32.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E2-1(4.572mm,33.401mm) on Bottom Layer And Track (5.537mm,32.385mm)(5.537mm,36.703mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E2-2(4.572mm,35.687mm) on Bottom Layer And Track (3.607mm,32.385mm)(3.607mm,36.703mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E2-2(4.572mm,35.687mm) on Bottom Layer And Track (3.607mm,36.703mm)(5.537mm,36.703mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E2-2(4.572mm,35.687mm) on Bottom Layer And Track (5.537mm,32.385mm)(5.537mm,36.703mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E4-1(4.626mm,71.783mm) on Bottom Layer And Track (3.661mm,70.767mm)(3.661mm,75.085mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E4-1(4.626mm,71.783mm) on Bottom Layer And Track (3.661mm,70.767mm)(5.591mm,70.767mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E4-1(4.626mm,71.783mm) on Bottom Layer And Track (5.591mm,70.767mm)(5.591mm,75.085mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E4-2(4.626mm,74.069mm) on Bottom Layer And Track (3.661mm,70.767mm)(3.661mm,75.085mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E4-2(4.626mm,74.069mm) on Bottom Layer And Track (3.661mm,75.085mm)(5.591mm,75.085mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1_E4-2(4.626mm,74.069mm) on Bottom Layer And Track (5.591mm,70.767mm)(5.591mm,75.085mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-1(44.45mm,91.694mm) on Bottom Layer And Track (43.434mm,90.729mm)(43.434mm,92.659mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-1(44.45mm,91.694mm) on Bottom Layer And Track (43.434mm,90.729mm)(47.752mm,90.729mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-1(44.45mm,91.694mm) on Bottom Layer And Track (43.434mm,92.659mm)(47.752mm,92.659mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-2(46.736mm,91.694mm) on Bottom Layer And Track (43.434mm,90.729mm)(47.752mm,90.729mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-2(46.736mm,91.694mm) on Bottom Layer And Track (43.434mm,92.659mm)(47.752mm,92.659mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-2(46.736mm,91.694mm) on Bottom Layer And Track (47.752mm,90.729mm)(47.752mm,92.659mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E1-1(31.877mm,11.049mm) on Bottom Layer And Track (30.912mm,10.033mm)(30.912mm,14.351mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E1-1(31.877mm,11.049mm) on Bottom Layer And Track (30.912mm,10.033mm)(32.842mm,10.033mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E1-1(31.877mm,11.049mm) on Bottom Layer And Track (32.842mm,10.033mm)(32.842mm,14.351mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E1-2(31.877mm,13.335mm) on Bottom Layer And Track (30.912mm,10.033mm)(30.912mm,14.351mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E1-2(31.877mm,13.335mm) on Bottom Layer And Track (30.912mm,14.351mm)(32.842mm,14.351mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E1-2(31.877mm,13.335mm) on Bottom Layer And Track (32.842mm,10.033mm)(32.842mm,14.351mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E3-1(32.131mm,48.895mm) on Bottom Layer And Track (31.166mm,47.879mm)(31.166mm,52.197mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E3-1(32.131mm,48.895mm) on Bottom Layer And Track (31.166mm,47.879mm)(33.096mm,47.879mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E3-1(32.131mm,48.895mm) on Bottom Layer And Track (33.096mm,47.879mm)(33.096mm,52.197mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E3-2(32.131mm,51.181mm) on Bottom Layer And Track (31.166mm,47.879mm)(31.166mm,52.197mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E3-2(32.131mm,51.181mm) on Bottom Layer And Track (31.166mm,52.197mm)(33.096mm,52.197mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E3-2(32.131mm,51.181mm) on Bottom Layer And Track (33.096mm,47.879mm)(33.096mm,52.197mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E5-1(32.258mm,87.63mm) on Bottom Layer And Track (31.293mm,86.614mm)(31.293mm,90.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E5-1(32.258mm,87.63mm) on Bottom Layer And Track (31.293mm,86.614mm)(33.223mm,86.614mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E5-1(32.258mm,87.63mm) on Bottom Layer And Track (33.223mm,86.614mm)(33.223mm,90.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E5-2(32.258mm,89.916mm) on Bottom Layer And Track (31.293mm,86.614mm)(31.293mm,90.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E5-2(32.258mm,89.916mm) on Bottom Layer And Track (31.293mm,90.932mm)(33.223mm,90.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2_E5-2(32.258mm,89.916mm) on Bottom Layer And Track (33.223mm,86.614mm)(33.223mm,90.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E2-1(19.326mm,39.497mm) on Bottom Layer And Track (18.31mm,38.532mm)(18.31mm,40.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E2-1(19.326mm,39.497mm) on Bottom Layer And Track (18.31mm,38.532mm)(22.628mm,38.532mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E2-1(19.326mm,39.497mm) on Bottom Layer And Track (18.31mm,40.462mm)(22.628mm,40.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E2-2(21.612mm,39.497mm) on Bottom Layer And Track (18.31mm,38.532mm)(22.628mm,38.532mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E2-2(21.612mm,39.497mm) on Bottom Layer And Track (18.31mm,40.462mm)(22.628mm,40.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E2-2(21.612mm,39.497mm) on Bottom Layer And Track (22.628mm,38.532mm)(22.628mm,40.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E4-1(19.38mm,77.879mm) on Bottom Layer And Track (18.364mm,76.914mm)(18.364mm,78.845mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E4-1(19.38mm,77.879mm) on Bottom Layer And Track (18.364mm,76.914mm)(22.682mm,76.914mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E4-1(19.38mm,77.879mm) on Bottom Layer And Track (18.364mm,78.845mm)(22.682mm,78.845mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E4-2(21.666mm,77.879mm) on Bottom Layer And Track (18.364mm,76.914mm)(22.682mm,76.914mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E4-2(21.666mm,77.879mm) on Bottom Layer And Track (18.364mm,78.845mm)(22.682mm,78.845mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3_E4-2(21.666mm,77.879mm) on Bottom Layer And Track (22.682mm,76.914mm)(22.682mm,78.845mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E1-1(16.764mm,18.288mm) on Bottom Layer And Track (15.799mm,17.272mm)(15.799mm,21.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E1-1(16.764mm,18.288mm) on Bottom Layer And Track (15.799mm,17.272mm)(17.729mm,17.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E1-1(16.764mm,18.288mm) on Bottom Layer And Track (17.729mm,17.272mm)(17.729mm,21.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E1-2(16.764mm,20.574mm) on Bottom Layer And Track (15.799mm,17.272mm)(15.799mm,21.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E1-2(16.764mm,20.574mm) on Bottom Layer And Track (15.799mm,21.59mm)(17.729mm,21.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E1-2(16.764mm,20.574mm) on Bottom Layer And Track (17.729mm,17.272mm)(17.729mm,21.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E3-1(17.018mm,56.134mm) on Bottom Layer And Track (16.053mm,55.118mm)(16.053mm,59.436mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E3-1(17.018mm,56.134mm) on Bottom Layer And Track (16.053mm,55.118mm)(17.983mm,55.118mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E3-1(17.018mm,56.134mm) on Bottom Layer And Track (17.983mm,55.118mm)(17.983mm,59.436mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E3-2(17.018mm,58.42mm) on Bottom Layer And Track (16.053mm,55.118mm)(16.053mm,59.436mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E3-2(17.018mm,58.42mm) on Bottom Layer And Track (16.053mm,59.436mm)(17.983mm,59.436mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E3-2(17.018mm,58.42mm) on Bottom Layer And Track (17.983mm,55.118mm)(17.983mm,59.436mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E5-1(17.145mm,94.869mm) on Bottom Layer And Track (16.18mm,93.853mm)(16.18mm,98.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E5-1(17.145mm,94.869mm) on Bottom Layer And Track (16.18mm,93.853mm)(18.11mm,93.853mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E5-1(17.145mm,94.869mm) on Bottom Layer And Track (18.11mm,93.853mm)(18.11mm,98.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E5-2(17.145mm,97.155mm) on Bottom Layer And Track (16.18mm,93.853mm)(16.18mm,98.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E5-2(17.145mm,97.155mm) on Bottom Layer And Track (16.18mm,98.171mm)(18.11mm,98.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4_E5-2(17.145mm,97.155mm) on Bottom Layer And Track (18.11mm,93.853mm)(18.11mm,98.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E2-1(26.743mm,31.087mm) on Bottom Layer And Track (25.778mm,30.071mm)(25.778mm,34.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E2-1(26.743mm,31.087mm) on Bottom Layer And Track (25.778mm,30.071mm)(27.708mm,30.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E2-1(26.743mm,31.087mm) on Bottom Layer And Track (27.708mm,30.071mm)(27.708mm,34.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E2-2(26.743mm,33.373mm) on Bottom Layer And Track (25.778mm,30.071mm)(25.778mm,34.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E2-2(26.743mm,33.373mm) on Bottom Layer And Track (25.778mm,34.389mm)(27.708mm,34.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E2-2(26.743mm,33.373mm) on Bottom Layer And Track (27.708mm,30.071mm)(27.708mm,34.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E4-1(26.797mm,69.469mm) on Bottom Layer And Track (25.832mm,68.453mm)(25.832mm,72.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E4-1(26.797mm,69.469mm) on Bottom Layer And Track (25.832mm,68.453mm)(27.762mm,68.453mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E4-1(26.797mm,69.469mm) on Bottom Layer And Track (27.762mm,68.453mm)(27.762mm,72.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E4-2(26.797mm,71.755mm) on Bottom Layer And Track (25.832mm,68.453mm)(25.832mm,72.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E4-2(26.797mm,71.755mm) on Bottom Layer And Track (25.832mm,72.771mm)(27.762mm,72.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5_E4-2(26.797mm,71.755mm) on Bottom Layer And Track (27.762mm,68.453mm)(27.762mm,72.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E1-1(22.352mm,15.437mm) on Bottom Layer And Track (19.05mm,14.472mm)(23.368mm,14.472mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E1-1(22.352mm,15.437mm) on Bottom Layer And Track (19.05mm,16.403mm)(23.368mm,16.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E1-1(22.352mm,15.437mm) on Bottom Layer And Track (23.368mm,14.472mm)(23.368mm,16.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E1-2(20.066mm,15.437mm) on Bottom Layer And Track (19.05mm,14.472mm)(19.05mm,16.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E1-2(20.066mm,15.437mm) on Bottom Layer And Track (19.05mm,14.472mm)(23.368mm,14.472mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E1-2(20.066mm,15.437mm) on Bottom Layer And Track (19.05mm,16.403mm)(23.368mm,16.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E3-1(22.606mm,53.283mm) on Bottom Layer And Track (19.304mm,52.318mm)(23.622mm,52.318mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E3-1(22.606mm,53.283mm) on Bottom Layer And Track (19.304mm,54.249mm)(23.622mm,54.249mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E3-1(22.606mm,53.283mm) on Bottom Layer And Track (23.622mm,52.318mm)(23.622mm,54.249mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E3-2(20.32mm,53.283mm) on Bottom Layer And Track (19.304mm,52.318mm)(19.304mm,54.249mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E3-2(20.32mm,53.283mm) on Bottom Layer And Track (19.304mm,52.318mm)(23.622mm,52.318mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E3-2(20.32mm,53.283mm) on Bottom Layer And Track (19.304mm,54.249mm)(23.622mm,54.249mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E5-1(22.733mm,92.018mm) on Bottom Layer And Track (19.431mm,91.053mm)(23.749mm,91.053mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E5-1(22.733mm,92.018mm) on Bottom Layer And Track (19.431mm,92.984mm)(23.749mm,92.984mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E5-1(22.733mm,92.018mm) on Bottom Layer And Track (23.749mm,91.053mm)(23.749mm,92.984mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E5-2(20.447mm,92.018mm) on Bottom Layer And Track (19.431mm,91.053mm)(19.431mm,92.984mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E5-2(20.447mm,92.018mm) on Bottom Layer And Track (19.431mm,91.053mm)(23.749mm,91.053mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6_E5-2(20.447mm,92.018mm) on Bottom Layer And Track (19.431mm,92.984mm)(23.749mm,92.984mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E2-1(11.43mm,33.02mm) on Bottom Layer And Track (10.465mm,29.718mm)(10.465mm,34.036mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E2-1(11.43mm,33.02mm) on Bottom Layer And Track (10.465mm,34.036mm)(12.395mm,34.036mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E2-1(11.43mm,33.02mm) on Bottom Layer And Track (12.395mm,29.718mm)(12.395mm,34.036mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E2-2(11.43mm,30.734mm) on Bottom Layer And Track (10.465mm,29.718mm)(10.465mm,34.036mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E2-2(11.43mm,30.734mm) on Bottom Layer And Track (10.465mm,29.718mm)(12.395mm,29.718mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E2-2(11.43mm,30.734mm) on Bottom Layer And Track (12.395mm,29.718mm)(12.395mm,34.036mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E4-1(11.484mm,71.402mm) on Bottom Layer And Track (10.519mm,68.1mm)(10.519mm,72.418mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E4-1(11.484mm,71.402mm) on Bottom Layer And Track (10.519mm,72.418mm)(12.449mm,72.418mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E4-1(11.484mm,71.402mm) on Bottom Layer And Track (12.449mm,68.1mm)(12.449mm,72.418mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E4-2(11.484mm,69.116mm) on Bottom Layer And Track (10.519mm,68.1mm)(10.519mm,72.418mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E4-2(11.484mm,69.116mm) on Bottom Layer And Track (10.519mm,68.1mm)(12.449mm,68.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7_E4-2(11.484mm,69.116mm) on Bottom Layer And Track (12.449mm,68.1mm)(12.449mm,72.418mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E1-1(22.552mm,12.926mm) on Bottom Layer And Track (19.25mm,11.96mm)(23.568mm,11.96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E1-1(22.552mm,12.926mm) on Bottom Layer And Track (19.25mm,13.891mm)(23.568mm,13.891mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E1-1(22.552mm,12.926mm) on Bottom Layer And Track (23.568mm,11.96mm)(23.568mm,13.891mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E1-2(20.266mm,12.926mm) on Bottom Layer And Track (19.25mm,11.96mm)(19.25mm,13.891mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E1-2(20.266mm,12.926mm) on Bottom Layer And Track (19.25mm,11.96mm)(23.568mm,11.96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E1-2(20.266mm,12.926mm) on Bottom Layer And Track (19.25mm,13.891mm)(23.568mm,13.891mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E3-1(22.806mm,50.772mm) on Bottom Layer And Track (19.504mm,49.806mm)(23.822mm,49.806mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E3-1(22.806mm,50.772mm) on Bottom Layer And Track (19.504mm,51.737mm)(23.822mm,51.737mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E3-1(22.806mm,50.772mm) on Bottom Layer And Track (23.822mm,49.806mm)(23.822mm,51.737mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E3-2(20.52mm,50.772mm) on Bottom Layer And Track (19.504mm,49.806mm)(19.504mm,51.737mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E3-2(20.52mm,50.772mm) on Bottom Layer And Track (19.504mm,49.806mm)(23.822mm,49.806mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E3-2(20.52mm,50.772mm) on Bottom Layer And Track (19.504mm,51.737mm)(23.822mm,51.737mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E5-1(22.933mm,89.507mm) on Bottom Layer And Track (19.631mm,88.541mm)(23.949mm,88.541mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E5-1(22.933mm,89.507mm) on Bottom Layer And Track (19.631mm,90.472mm)(23.949mm,90.472mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E5-1(22.933mm,89.507mm) on Bottom Layer And Track (23.949mm,88.541mm)(23.949mm,90.472mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E5-2(20.647mm,89.507mm) on Bottom Layer And Track (19.631mm,88.541mm)(19.631mm,90.472mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E5-2(20.647mm,89.507mm) on Bottom Layer And Track (19.631mm,88.541mm)(23.949mm,88.541mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8_E5-2(20.647mm,89.507mm) on Bottom Layer And Track (19.631mm,90.472mm)(23.949mm,90.472mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Rp-1(44.323mm,76.581mm) on Multi-Layer And Text "CD4_E4" (38.687mm,75.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Rp-2(46.863mm,76.581mm) on Multi-Layer And Text "CD4_E4" (38.687mm,75.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1_E1-3(7.366mm,11.557mm) on Multi-Layer And Track (8.636mm,7.747mm)(8.636mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1_E1-4(7.366mm,9.017mm) on Multi-Layer And Track (8.636mm,7.747mm)(8.636mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U1_E1-5(14.986mm,9.017mm) on Multi-Layer And Track (13.716mm,7.747mm)(13.716mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U1_E1-6(14.986mm,11.557mm) on Multi-Layer And Track (13.716mm,7.747mm)(13.716mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad U1_E1-8(14.986mm,16.637mm) on Multi-Layer And Track (15.799mm,17.272mm)(17.729mm,17.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1_E2-3(7.493mm,30.48mm) on Multi-Layer And Track (8.763mm,26.67mm)(8.763mm,36.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1_E2-4(7.493mm,27.94mm) on Multi-Layer And Track (8.763mm,26.67mm)(8.763mm,36.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U1_E2-5(15.113mm,27.94mm) on Multi-Layer And Track (13.843mm,26.67mm)(13.843mm,36.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U1_E2-6(15.113mm,30.48mm) on Multi-Layer And Track (13.843mm,26.67mm)(13.843mm,36.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad U1_E2-8(15.113mm,35.56mm) on Multi-Layer And Track (15.926mm,36.195mm)(17.856mm,36.195mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1_E3-3(7.62mm,49.403mm) on Multi-Layer And Track (8.89mm,45.593mm)(8.89mm,55.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1_E3-4(7.62mm,46.863mm) on Multi-Layer And Track (8.89mm,45.593mm)(8.89mm,55.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U1_E3-5(15.24mm,46.863mm) on Multi-Layer And Track (13.97mm,45.593mm)(13.97mm,55.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U1_E3-6(15.24mm,49.403mm) on Multi-Layer And Track (13.97mm,45.593mm)(13.97mm,55.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad U1_E3-8(15.24mm,54.483mm) on Multi-Layer And Track (16.053mm,55.118mm)(17.983mm,55.118mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1_E4-3(7.547mm,68.862mm) on Multi-Layer And Track (8.817mm,65.052mm)(8.817mm,75.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1_E4-4(7.547mm,66.322mm) on Multi-Layer And Track (8.817mm,65.052mm)(8.817mm,75.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U1_E4-5(15.167mm,66.322mm) on Multi-Layer And Track (13.897mm,65.052mm)(13.897mm,75.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U1_E4-6(15.167mm,68.862mm) on Multi-Layer And Track (13.897mm,65.052mm)(13.897mm,75.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad U1_E4-8(15.167mm,73.942mm) on Multi-Layer And Track (15.98mm,74.577mm)(17.91mm,74.577mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1_E5-2(7.747mm,90.678mm) on Multi-Layer And Track (9.017mm,84.328mm)(9.017mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1_E5-3(7.747mm,88.138mm) on Multi-Layer And Track (9.017mm,84.328mm)(9.017mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1_E5-4(7.747mm,85.598mm) on Multi-Layer And Track (9.017mm,84.328mm)(9.017mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U1_E5-5(15.367mm,85.598mm) on Multi-Layer And Track (14.097mm,84.328mm)(14.097mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U1_E5-6(15.367mm,88.138mm) on Multi-Layer And Track (14.097mm,84.328mm)(14.097mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U1_E5-8(15.367mm,93.218mm) on Multi-Layer And Track (14.097mm,84.328mm)(14.097mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad U1_E5-8(15.367mm,93.218mm) on Multi-Layer And Track (16.18mm,93.853mm)(18.11mm,93.853mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2_E1-3(29.083mm,10.922mm) on Multi-Layer And Track (30.353mm,7.112mm)(30.353mm,17.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2_E1-4(29.083mm,8.382mm) on Multi-Layer And Track (30.353mm,7.112mm)(30.353mm,17.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U2_E1-5(36.703mm,8.382mm) on Multi-Layer And Track (35.433mm,7.112mm)(35.433mm,17.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U2_E1-6(36.703mm,10.922mm) on Multi-Layer And Track (35.433mm,7.112mm)(35.433mm,17.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2_E2-3(29.21mm,29.845mm) on Multi-Layer And Track (30.48mm,26.035mm)(30.48mm,36.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2_E2-4(29.21mm,27.305mm) on Multi-Layer And Track (30.48mm,26.035mm)(30.48mm,36.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U2_E2-5(36.83mm,27.305mm) on Multi-Layer And Track (35.56mm,26.035mm)(35.56mm,36.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U2_E2-6(36.83mm,29.845mm) on Multi-Layer And Track (35.56mm,26.035mm)(35.56mm,36.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2_E3-3(29.337mm,48.768mm) on Multi-Layer And Track (30.607mm,44.958mm)(30.607mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2_E3-4(29.337mm,46.228mm) on Multi-Layer And Track (30.607mm,44.958mm)(30.607mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U2_E3-5(36.957mm,46.228mm) on Multi-Layer And Track (35.687mm,44.958mm)(35.687mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U2_E3-6(36.957mm,48.768mm) on Multi-Layer And Track (35.687mm,44.958mm)(35.687mm,55.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2_E4-3(29.264mm,68.227mm) on Multi-Layer And Text "CD2_E4" (20.145mm,67.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2_E4-3(29.264mm,68.227mm) on Multi-Layer And Track (30.534mm,64.417mm)(30.534mm,74.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2_E4-4(29.264mm,65.687mm) on Multi-Layer And Track (30.534mm,64.417mm)(30.534mm,74.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U2_E4-5(36.884mm,65.687mm) on Multi-Layer And Track (35.614mm,64.417mm)(35.614mm,74.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U2_E4-6(36.884mm,68.227mm) on Multi-Layer And Track (35.614mm,64.417mm)(35.614mm,74.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2_E5-2(29.464mm,90.043mm) on Multi-Layer And Track (30.734mm,83.693mm)(30.734mm,93.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2_E5-3(29.464mm,87.503mm) on Multi-Layer And Text "CD2_E5" (20.345mm,87.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2_E5-3(29.464mm,87.503mm) on Multi-Layer And Track (30.734mm,83.693mm)(30.734mm,93.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2_E5-4(29.464mm,84.963mm) on Multi-Layer And Track (30.734mm,83.693mm)(30.734mm,93.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U2_E5-5(37.084mm,84.963mm) on Multi-Layer And Track (35.814mm,83.693mm)(35.814mm,93.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U2_E5-6(37.084mm,87.503mm) on Multi-Layer And Track (35.814mm,83.693mm)(35.814mm,93.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U2_E5-8(37.084mm,92.583mm) on Multi-Layer And Track (35.814mm,83.693mm)(35.814mm,93.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U3-3(42.604mm,41.656mm) on Multi-Layer And Track (43.874mm,37.846mm)(43.874mm,48.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U3-4(42.604mm,39.116mm) on Multi-Layer And Track (43.874mm,37.846mm)(43.874mm,48.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U3-5(50.224mm,39.116mm) on Multi-Layer And Track (48.954mm,37.846mm)(48.954mm,48.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad U3-6(50.224mm,41.656mm) on Multi-Layer And Track (48.954mm,37.846mm)(48.954mm,48.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
Rule Violations :399

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (44.958mm,62.865mm) on Top Overlay And Text "J9" (44.361mm,60.668mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (9.017mm,19.851mm) on Top Overlay And Text "U1_E1" (6.528mm,19.236mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (9.144mm,38.774mm) on Top Overlay And Text "U1_E2" (6.655mm,38.159mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (9.198mm,77.157mm) on Top Overlay And Text "U1_E4" (6.709mm,76.541mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (9.271mm,57.697mm) on Top Overlay And Text "U1_E3" (6.782mm,57.082mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (9.398mm,96.432mm) on Top Overlay And Text "U1_E5" (6.909mm,95.817mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_E1" (23.594mm,23.427mm) on Top Overlay And Track (22.987mm,25.064mm)(28.067mm,25.064mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_E1" (23.594mm,23.427mm) on Top Overlay And Track (25.527mm,22.524mm)(25.527mm,25.064mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_E1" (23.594mm,23.427mm) on Top Overlay And Track (28.067mm,22.524mm)(28.067mm,25.064mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_E2" (23.721mm,42.35mm) on Top Overlay And Track (22.733mm,43.815mm)(27.813mm,43.815mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_E2" (23.721mm,42.35mm) on Top Overlay And Track (25.273mm,41.275mm)(25.273mm,43.815mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_E2" (23.721mm,42.35mm) on Top Overlay And Track (27.813mm,41.275mm)(27.813mm,43.815mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_E3" (23.848mm,61.273mm) on Top Overlay And Track (22.733mm,60.833mm)(27.813mm,60.833mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_E3" (23.848mm,61.273mm) on Top Overlay And Track (25.273mm,60.833mm)(25.273mm,63.373mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_E3" (23.848mm,61.273mm) on Top Overlay And Track (27.813mm,60.833mm)(27.813mm,63.373mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "C2_E4" (23.774mm,80.733mm) on Top Overlay And Track (22.86mm,80.137mm)(27.94mm,80.137mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "C2_E4" (23.774mm,80.733mm) on Top Overlay And Track (22.86mm,82.677mm)(27.94mm,82.677mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_E4" (23.774mm,80.733mm) on Top Overlay And Track (25.4mm,80.137mm)(25.4mm,82.677mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_E4" (23.774mm,80.733mm) on Top Overlay And Track (27.94mm,80.137mm)(27.94mm,82.677mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD1" (42.697mm,37.186mm) on Top Overlay And Text "CD4_E2" (38.633mm,37.31mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD1" (42.697mm,37.186mm) on Top Overlay And Track (43.874mm,37.846mm)(43.874mm,48.006mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD1" (42.697mm,37.186mm) on Top Overlay And Track (43.874mm,37.846mm)(48.954mm,37.846mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD1_E1" (3.535mm,14.285mm) on Top Overlay And Track (8.636mm,7.747mm)(8.636mm,17.907mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD1_E2" (3.662mm,33.208mm) on Top Overlay And Track (8.763mm,26.67mm)(8.763mm,36.83mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD1_E3" (3.789mm,52.131mm) on Top Overlay And Track (8.89mm,45.593mm)(8.89mm,55.753mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD1_E4" (3.716mm,71.59mm) on Top Overlay And Track (8.817mm,65.052mm)(8.817mm,75.212mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD1_E5" (3.916mm,90.866mm) on Top Overlay And Track (9.017mm,84.328mm)(9.017mm,94.488mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD3_E1" (16.662mm,18.009mm) on Top Overlay And Track (23.441mm,15.974mm)(23.441mm,21.054mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD3_E2" (16.789mm,36.932mm) on Top Overlay And Track (23.568mm,34.897mm)(23.568mm,39.977mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD3_E3" (16.916mm,55.855mm) on Top Overlay And Track (23.695mm,53.82mm)(23.695mm,58.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD3_E4" (16.843mm,75.314mm) on Top Overlay And Track (23.622mm,73.279mm)(23.622mm,78.359mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD3_E5" (17.043mm,94.59mm) on Top Overlay And Track (23.822mm,92.555mm)(23.822mm,97.635mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD4_E2" (38.633mm,37.31mm) on Top Overlay And Track (43.874mm,37.846mm)(48.954mm,37.846mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD4_E3" (38.76mm,56.233mm) on Top Overlay And Track (44.196mm,49.657mm)(44.196mm,59.817mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD4_E3" (38.76mm,56.233mm) on Top Overlay And Track (46.736mm,49.657mm)(46.736mm,59.817mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD4_E4" (38.687mm,75.692mm) on Top Overlay And Track (42.1mm,73.981mm)(42.1mm,79.181mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD4_E5" (38.887mm,94.968mm) on Top Overlay And Track (34.036mm,96.647mm)(39.116mm,96.647mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD4_E5" (38.887mm,94.968mm) on Top Overlay And Track (39.116mm,96.647mm)(39.116mm,99.187mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J1" (22.758mm,6.706mm) on Top Overlay And Track (21.082mm,6.985mm)(26.162mm,6.985mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J2" (23.145mm,25.928mm) on Top Overlay And Track (21.209mm,25.908mm)(26.289mm,25.908mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J3" (22.885mm,44.676mm) on Top Overlay And Track (21.336mm,44.831mm)(26.416mm,44.831mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J4" (22.885mm,64.231mm) on Top Overlay And Track (21.263mm,64.29mm)(26.343mm,64.29mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J5" (23.012mm,83.541mm) on Top Overlay And Track (21.463mm,83.566mm)(26.543mm,83.566mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J8" (48.552mm,37.808mm) on Top Overlay And Track (43.874mm,37.846mm)(48.954mm,37.846mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J8" (48.552mm,37.808mm) on Top Overlay And Track (48.954mm,37.846mm)(48.954mm,48.006mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E1" (32.182mm,15.469mm) on Bottom Overlay And Text "R5_E1" (26.921mm,16.583mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E1" (32.182mm,15.469mm) on Bottom Overlay And Track (25.651mm,11.148mm)(25.651mm,15.466mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E1" (32.182mm,15.469mm) on Bottom Overlay And Track (25.651mm,15.466mm)(27.581mm,15.466mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E1" (32.182mm,15.469mm) on Bottom Overlay And Track (27.581mm,11.148mm)(27.581mm,15.466mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E2" (32.817mm,34.392mm) on Bottom Overlay And Text "R5_E2" (27.556mm,35.506mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E2" (32.817mm,34.392mm) on Bottom Overlay And Track (25.778mm,30.071mm)(25.778mm,34.389mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E2" (32.817mm,34.392mm) on Bottom Overlay And Track (25.778mm,34.389mm)(27.708mm,34.389mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E2" (32.817mm,34.392mm) on Bottom Overlay And Track (27.708mm,30.071mm)(27.708mm,34.389mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E3" (32.944mm,53.315mm) on Bottom Overlay And Text "R5_E3" (27.683mm,54.429mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E3" (32.944mm,53.315mm) on Bottom Overlay And Track (25.905mm,48.994mm)(25.905mm,53.312mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E3" (32.944mm,53.315mm) on Bottom Overlay And Track (25.905mm,53.312mm)(27.835mm,53.312mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E3" (32.944mm,53.315mm) on Bottom Overlay And Track (27.835mm,48.994mm)(27.835mm,53.312mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E4" (32.871mm,72.774mm) on Bottom Overlay And Text "R5_E4" (27.61mm,73.889mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E4" (32.871mm,72.774mm) on Bottom Overlay And Track (25.832mm,68.453mm)(25.832mm,72.771mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E4" (32.871mm,72.774mm) on Bottom Overlay And Track (25.832mm,72.771mm)(27.762mm,72.771mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E4" (32.871mm,72.774mm) on Bottom Overlay And Track (27.762mm,68.453mm)(27.762mm,72.771mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E5" (33.071mm,92.05mm) on Bottom Overlay And Text "R5_E5" (27.81mm,93.164mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E5" (33.071mm,92.05mm) on Bottom Overlay And Track (26.032mm,87.729mm)(26.032mm,92.047mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E5" (33.071mm,92.05mm) on Bottom Overlay And Track (26.032mm,92.047mm)(27.962mm,92.047mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2_E5" (33.071mm,92.05mm) on Bottom Overlay And Track (27.962mm,87.729mm)(27.962mm,92.047mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_E1" (26.921mm,16.583mm) on Bottom Overlay And Track (19.05mm,16.403mm)(23.368mm,16.403mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_E1" (26.921mm,16.583mm) on Bottom Overlay And Track (23.368mm,14.472mm)(23.368mm,16.403mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_E2" (27.556mm,35.506mm) on Bottom Overlay And Track (19.177mm,35.326mm)(23.495mm,35.326mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_E2" (27.556mm,35.506mm) on Bottom Overlay And Track (23.495mm,33.395mm)(23.495mm,35.326mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_E3" (27.683mm,54.429mm) on Bottom Overlay And Track (19.304mm,54.249mm)(23.622mm,54.249mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_E3" (27.683mm,54.429mm) on Bottom Overlay And Track (23.622mm,52.318mm)(23.622mm,54.249mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_E4" (27.61mm,73.889mm) on Bottom Overlay And Track (19.231mm,73.708mm)(23.549mm,73.708mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_E4" (27.61mm,73.889mm) on Bottom Overlay And Track (23.549mm,71.777mm)(23.549mm,73.708mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_E5" (27.81mm,93.164mm) on Bottom Overlay And Track (19.431mm,92.984mm)(23.749mm,92.984mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_E5" (27.81mm,93.164mm) on Bottom Overlay And Track (23.749mm,91.053mm)(23.749mm,92.984mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_E1" (17.932mm,15.742mm) on Bottom Overlay And Text "R7_E1" (10.49mm,9.677mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_E1" (17.932mm,15.742mm) on Bottom Overlay And Text "R8_E1" (18.133mm,13.231mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_E2" (18.059mm,35.173mm) on Bottom Overlay And Text "R7_E2" (10.617mm,28.6mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_E2" (18.059mm,35.173mm) on Bottom Overlay And Text "R8_E2" (18.26mm,32.661mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_E3" (18.186mm,54.096mm) on Bottom Overlay And Text "R7_E3" (10.744mm,47.523mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_E3" (18.186mm,54.096mm) on Bottom Overlay And Text "R8_E3" (18.387mm,51.584mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_E4" (18.113mm,73.555mm) on Bottom Overlay And Text "R7_E4" (10.671mm,66.983mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_E4" (18.113mm,73.555mm) on Bottom Overlay And Text "R8_E4" (18.313mm,71.044mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_E5" (18.313mm,92.831mm) on Bottom Overlay And Text "R7_E5" (10.871mm,86.258mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_E5" (18.313mm,92.831mm) on Bottom Overlay And Text "R8_E5" (18.514mm,90.319mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7_E1" (10.49mm,9.677mm) on Bottom Overlay And Text "R8_E1" (18.133mm,13.231mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7_E2" (10.617mm,28.6mm) on Bottom Overlay And Text "R8_E2" (18.26mm,32.661mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7_E3" (10.744mm,47.523mm) on Bottom Overlay And Text "R8_E3" (18.387mm,51.584mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7_E4" (10.671mm,66.983mm) on Bottom Overlay And Text "R8_E4" (18.313mm,71.044mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7_E5" (10.871mm,86.258mm) on Bottom Overlay And Text "R8_E5" (18.514mm,90.319mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (47.6mm,90.602mm) on Bottom Overlay And Track (43.434mm,90.729mm)(47.752mm,90.729mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (47.6mm,90.602mm) on Bottom Overlay And Track (47.752mm,90.729mm)(47.752mm,92.659mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "U1_E1" (6.528mm,19.236mm) on Top Overlay And Track (3.937mm,21.121mm)(9.017mm,21.121mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "U1_E2" (6.655mm,38.159mm) on Top Overlay And Track (4.064mm,40.044mm)(9.144mm,40.044mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "U1_E3" (6.782mm,57.082mm) on Top Overlay And Track (4.191mm,58.967mm)(9.271mm,58.967mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "U1_E4" (6.709mm,76.541mm) on Top Overlay And Track (4.118mm,78.427mm)(9.198mm,78.427mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "U1_E5" (6.909mm,95.817mm) on Top Overlay And Track (4.318mm,97.702mm)(9.398mm,97.702mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U2_E5" (28.867mm,95.186mm) on Top Overlay And Track (34.036mm,96.647mm)(34.036mm,99.187mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U2_E5" (28.867mm,95.186mm) on Top Overlay And Track (34.036mm,96.647mm)(39.116mm,96.647mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U3" (41.766mm,49.081mm) on Top Overlay And Track (44.196mm,49.657mm)(44.196mm,59.817mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U3" (41.766mm,49.081mm) on Top Overlay And Track (44.196mm,49.657mm)(46.736mm,49.657mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :101

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room E2 (Bounding Region = (27.559mm, 48.736mm, 67.31mm, 66.834mm) (InComponentClass('E2'))
Rule Violations :0

Processing Rule : Room E3 (Bounding Region = (27.686mm, 67.754mm, 67.437mm, 85.725mm) (InComponentClass('E3'))
Rule Violations :0

Processing Rule : Room E5 (Bounding Region = (27.813mm, 106.045mm, 67.564mm, 124.46mm) (InComponentClass('E5'))
Rule Violations :0

Processing Rule : Room E4 (Bounding Region = (27.813mm, 87.408mm, 67.564mm, 105.886mm) (InComponentClass('E4'))
Rule Violations :0

Processing Rule : Room E1 (Bounding Region = (27.559mm, 29.464mm, 67.31mm, 48.006mm) (InComponentClass('E1'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02