INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.srcs/sources_1/new/my_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_add
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab03/hsd-lab03.srcs/sim_1/new/tb_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_add
