#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jul 20 04:03:51 2025
# Process ID: 137346
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2968.831 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.176 ; gain = 114.992 ; free physical = 610507 ; free virtual = 701926
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 137358
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2825.602 ; gain = 393.582 ; free physical = 612522 ; free virtual = 703942
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in500/reduction-in500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3021.523 ; gain = 589.504 ; free physical = 605012 ; free virtual = 696434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3021.523 ; gain = 589.504 ; free physical = 607491 ; free virtual = 698913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.527 ; gain = 597.508 ; free physical = 607758 ; free virtual = 699181
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3123.480 ; gain = 691.461 ; free physical = 604545 ; free virtual = 695969
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               16 Bit    Registers := 695   
	               12 Bit    Registers := 135   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 756   
	   2 Input   15 Bit        Muxes := 746   
	   2 Input   12 Bit        Muxes := 953   
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i66_i_i_i_i_1_reg_30301_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i34_i_i_i_i_1_reg_30331_reg[2]' (FDE) to 'agg_tmp3_i33_i_i34_i_i_i_i_1_reg_30331_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_1_reg_29541_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i_1_reg_29501_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i_1_reg_29511_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i_1_reg_29511_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_1_reg_29491_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_1_reg_29491_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_1_reg_29521_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i66_i_i_i_i_1_reg_30301_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i34_i_i_i_i_1_reg_30331_reg[3]' (FDE) to 'agg_tmp3_i33_i_i34_i_i_i_i_1_reg_30331_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_1_reg_29541_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i_1_reg_29501_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i_1_reg_29511_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_1_reg_29491_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_1_reg_29491_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_1_reg_29521_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i_1_reg_29521_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i66_i_i_i_i_1_reg_30301_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i34_i_i_i_i_1_reg_30331_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_1_reg_29541_reg[4]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i_1_reg_29541_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i_1_reg_29501_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i_1_reg_29511_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_1_reg_29491_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_1_reg_29491_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_1_reg_29521_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i66_i_i_i_i_1_reg_30301_reg[5]' (FDE) to 'agg_tmp_i_i_i66_i_i_i_i_1_reg_30301_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i34_i_i_i_i_1_reg_30331_reg[5]' (FDE) to 'agg_tmp3_i33_i_i34_i_i_i_i_1_reg_30331_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_1_reg_29541_reg[5]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i_1_reg_29541_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i_1_reg_29501_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i_1_reg_29501_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i_1_reg_29511_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i_i_1_reg_29511_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_1_reg_29491_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_1_reg_29521_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i_i_1_reg_29521_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i66_i_i_i_i_1_reg_30301_reg[6]' (FDE) to 'agg_tmp_i_i_i66_i_i_i_i_1_reg_30301_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i34_i_i_i_i_1_reg_30331_reg[6]' (FDE) to 'agg_tmp3_i33_i_i34_i_i_i_i_1_reg_30331_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_1_reg_29541_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i_1_reg_29501_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i_1_reg_29511_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_1_reg_29491_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_1_reg_29521_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i66_i_i_i_i_1_reg_30301_reg[7]' (FDE) to 'agg_tmp_i_i_i66_i_i_i_i_1_reg_30301_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i34_i_i_i_i_1_reg_30331_reg[7]' (FDE) to 'agg_tmp3_i33_i_i34_i_i_i_i_1_reg_30331_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_1_reg_29541_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i_1_reg_29501_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i_1_reg_29511_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_1_reg_29481_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i_i_i501_i_i_1_reg_29491_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_1_reg_29491_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_1_reg_29521_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i34_i_i_i_i_reg_30326_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i66_i_i_i_i_reg_30296_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_reg_29536_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_reg_29516_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i_reg_29506_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i_reg_29496_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_reg_29486_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_reg_29476_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i_reg_29466_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i_reg_29446_reg[15]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i_i_reg_29326_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i_i_reg_29326_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i_i_reg_29296_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_reg_29296_reg[15]' (FDE) to 'agg_tmp_i_i_i_i293_i_i_i_reg_29286_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i_reg_29286_reg[15]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i_i_reg_29256_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i_i_reg_29336_reg[15]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i_i_reg_29256_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i160_i_i_i_reg_30416_reg[15]' (FDE) to 'agg_tmp_i_i312_i_i_reg_30396_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i312_i_i_reg_30396_reg[15]' (FDE) to 'agg_tmp3_i_i_i628_i_reg_30376_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_reg_29256_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i_reg_29246_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_reg_29246_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_reg_29236_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_reg_29236_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i_reg_29226_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i628_i_reg_30376_reg[15]' (FDE) to 'agg_tmp3_i313_i313_i_i_reg_30366_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_reg_29226_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i_i_i_i_reg_29216_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i_i_reg_29216_reg[15]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i_i_reg_29196_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i_i_reg_30366_reg[15]' (FDE) to 'agg_tmp_i_i625_i_i_reg_30346_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_10802_reg[15]' (FDE) to 'reg_10790_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_reg_29196_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_reg_29186_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i_i_reg_30346_reg[15]' (FDE) to 'agg_tmp3_i313_i_i_i_reg_30336_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_reg_29186_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_reg_29176_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i_i_reg_30336_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_reg_29176_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_reg_29166_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_10790_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i_reg_29166_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i_i_i_i_reg_29156_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i_reg_29156_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_reg_29146_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i_reg_29146_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_6092_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_6096_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_6100_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_6104_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_6108_reg[15] )
INFO: [Synth 8-3886] merging instance 'reg_10862_reg[15]' (FDE) to 'reg_10850_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_10850_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i68_i_reg_30026_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[10]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i68_i_1_reg_30031_reg[11]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[2]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[8]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[10]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i_1_reg_29721_reg[11]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i_reg_29716_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i31_i_i_reg_29716_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i_i_reg_29426_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i_i_reg_29656_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i32_i_1_reg_30041_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i142_i_1_reg_29991_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i142_i_1_reg_29991_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i260_i_1_reg_29921_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i_i186_i_i_1_reg_30121_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i220_i_i_reg_30096_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i_i312_i_reg_30386_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i_i_i_reg_29346_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_10826_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i_i_reg_29386_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i106_i_i_i_reg_30236_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i_i_reg_29456_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i_i188_i_i_reg_30126_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 4041.250 ; gain = 1609.230 ; free physical = 593496 ; free virtual = 684954
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 4041.250 ; gain = 1609.230 ; free physical = 599640 ; free virtual = 691127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_10_1_15_4_U0/agg_tmp3_i33_i_i_i261_i_i_i_1_reg_29321_reg[7] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:19 . Memory (MB): peak = 4049.254 ; gain = 1617.234 ; free physical = 591848 ; free virtual = 683341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 4049.254 ; gain = 1617.234 ; free physical = 566781 ; free virtual = 658302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 4049.254 ; gain = 1617.234 ; free physical = 566154 ; free virtual = 657675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:31 . Memory (MB): peak = 4049.254 ; gain = 1617.234 ; free physical = 565829 ; free virtual = 657350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:31 . Memory (MB): peak = 4049.254 ; gain = 1617.234 ; free physical = 565417 ; free virtual = 656939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:49 . Memory (MB): peak = 4049.254 ; gain = 1617.234 ; free physical = 593564 ; free virtual = 685086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:49 . Memory (MB): peak = 4049.254 ; gain = 1617.234 ; free physical = 593561 ; free virtual = 685083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   746|
|3     |LUT1   |    69|
|4     |LUT2   |  2460|
|5     |LUT3   |  2923|
|6     |LUT4   |  8710|
|7     |LUT5   |  8040|
|8     |LUT6   | 10140|
|9     |MUXF7  |    68|
|10    |FDRE   | 11641|
|11    |FDSE   |    46|
|12    |IBUF   |  8004|
|13    |OBUF   |   258|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                          | 53106|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |   225|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |    70|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_54                                       |    61|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |    70|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_53                                       |    61|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |    71|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_52                                       |    61|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |    71|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_51                                       |    61|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |    71|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_50                                       |    61|
|13    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_4                                                 |    70|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_49                                       |    61|
|15    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_5                                                 |    69|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_48                                       |    61|
|17    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_6                                                 |    69|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_47                                       |    61|
|19    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_7                                                 |    86|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_46                                       |    61|
|21    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_8                                                 |    74|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_45                                       |    61|
|23    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |    69|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_44                                       |    61|
|25    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_10                                                |    72|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_43                                       |    61|
|27    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_11                                                |    70|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_42                                       |    61|
|29    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_12                                                |    71|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_41                                       |    61|
|31    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_13                                                |    70|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |    61|
|33    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_10_1_15_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_10_1_15_4 | 43529|
|34    |    call_ret184_operator_s_fu_7442                                   |hls_dummy_operator_s                                                      |     2|
|35    |    call_ret185_operator_s_fu_7452                                   |hls_dummy_operator_s_14                                                   |     2|
|36    |    call_ret186_operator_s_fu_7462                                   |hls_dummy_operator_s_15                                                   |     2|
|37    |    call_ret232_operator_s_fu_7778                                   |hls_dummy_operator_s_16                                                   |     2|
|38    |    call_ret233_operator_s_fu_7788                                   |hls_dummy_operator_s_17                                                   |     2|
|39    |    call_ret234_operator_s_fu_7798                                   |hls_dummy_operator_s_18                                                   |     2|
|40    |    call_ret240_operator_s_fu_7834                                   |hls_dummy_operator_s_19                                                   |     2|
|41    |    call_ret241_operator_s_fu_7844                                   |hls_dummy_operator_s_20                                                   |     2|
|42    |    call_ret242_operator_s_fu_7854                                   |hls_dummy_operator_s_21                                                   |     2|
|43    |    call_ret294_operator_s_fu_8198                                   |hls_dummy_operator_s_22                                                   |     2|
|44    |    call_ret295_operator_s_fu_8208                                   |hls_dummy_operator_s_23                                                   |     2|
|45    |    call_ret296_operator_s_fu_8218                                   |hls_dummy_operator_s_24                                                   |     2|
|46    |    call_ret305_operator_s_fu_8282                                   |hls_dummy_operator_s_25                                                   |     2|
|47    |    call_ret306_operator_s_fu_8292                                   |hls_dummy_operator_s_26                                                   |     2|
|48    |    call_ret307_operator_s_fu_8302                                   |hls_dummy_operator_s_27                                                   |     2|
|49    |    call_ret401_operator_s_fu_8954                                   |hls_dummy_operator_s_28                                                   |     2|
|50    |    call_ret402_operator_s_fu_8964                                   |hls_dummy_operator_s_29                                                   |     2|
|51    |    call_ret403_operator_s_fu_8974                                   |hls_dummy_operator_s_30                                                   |     2|
|52    |    call_ret436_operator_s_fu_9206                                   |hls_dummy_operator_s_31                                                   |     2|
|53    |    call_ret437_operator_s_fu_9216                                   |hls_dummy_operator_s_32                                                   |     2|
|54    |    call_ret438_operator_s_fu_9226                                   |hls_dummy_operator_s_33                                                   |     2|
|55    |    call_ret456_operator_s_fu_9346                                   |hls_dummy_operator_s_34                                                   |     2|
|56    |    call_ret457_operator_s_fu_9356                                   |hls_dummy_operator_s_35                                                   |     2|
|57    |    call_ret458_operator_s_fu_9366                                   |hls_dummy_operator_s_36                                                   |     2|
|58    |    call_ret480_operator_s_fu_9514                                   |hls_dummy_operator_s_37                                                   |     2|
|59    |    call_ret481_operator_s_fu_9524                                   |hls_dummy_operator_s_38                                                   |     2|
|60    |    call_ret482_operator_s_fu_9534                                   |hls_dummy_operator_s_39                                                   |     2|
|61    |    grp_operator_s_fu_7050                                           |hls_dummy_operator_s_40                                                   |     2|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:49 . Memory (MB): peak = 4049.254 ; gain = 1617.234 ; free physical = 593558 ; free virtual = 685079
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:51 . Memory (MB): peak = 4049.254 ; gain = 1617.234 ; free physical = 612592 ; free virtual = 704114
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:51 . Memory (MB): peak = 4049.254 ; gain = 1617.234 ; free physical = 612618 ; free virtual = 704132
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4063.176 ; gain = 0.000 ; free physical = 612478 ; free virtual = 703991
INFO: [Netlist 29-17] Analyzing 8819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_10_1_15_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4286.160 ; gain = 0.000 ; free physical = 588207 ; free virtual = 679720
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 8004 instances

Synth Design complete | Checksum: c6cdd6ff
INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:02:05 . Memory (MB): peak = 4286.160 ; gain = 1877.984 ; free physical = 586833 ; free virtual = 678346
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16316.157; main = 3564.360; forked = 13155.673
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21357.691; main = 4286.164; forked = 17312.355
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4350.191 ; gain = 64.031 ; free physical = 582218 ; free virtual = 673731

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17e71e228

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4419.582 ; gain = 69.391 ; free physical = 582461 ; free virtual = 673975

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 17 inverters resulting in an inversion of 40 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c5220582

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4606.520 ; gain = 0.000 ; free physical = 610957 ; free virtual = 702471
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 22 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c5220582

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4606.520 ; gain = 0.000 ; free physical = 612291 ; free virtual = 703805
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d391b038

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4606.520 ; gain = 0.000 ; free physical = 612443 ; free virtual = 703956
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 746b5ed9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4606.520 ; gain = 0.000 ; free physical = 610991 ; free virtual = 702504
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: f4ca2810

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4606.520 ; gain = 0.000 ; free physical = 610304 ; free virtual = 701817
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              22  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: de8b765d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4606.520 ; gain = 0.000 ; free physical = 610303 ; free virtual = 701816

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: de8b765d

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4606.520 ; gain = 0.000 ; free physical = 610292 ; free virtual = 701805

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: de8b765d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4606.520 ; gain = 0.000 ; free physical = 610279 ; free virtual = 701792

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4606.520 ; gain = 0.000 ; free physical = 610257 ; free virtual = 701771
Ending Netlist Obfuscation Task | Checksum: de8b765d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4606.520 ; gain = 0.000 ; free physical = 610332 ; free virtual = 701845
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4606.520 ; gain = 320.359 ; free physical = 610358 ; free virtual = 701871
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sun Jul 20 04:06:26 2025...
