Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 16 17:26:07 2022
| Host         : LaptopScoala running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fsm_sc_control_sets_placed.rpt
| Design       : fsm_sc
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            4 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              56 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |            8 |
| Yes          | Yes                   | No                     |             256 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+-----------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+--------------------+-----------------------+------------------+----------------+
|  u/clk1kHz     |                    |                       |                1 |              4 |
|  clk_IBUF_BUFG | sute[3]_i_1_n_0    | rst_IBUF              |                1 |              8 |
|  clk_IBUF_BUFG | zeci[3]_i_1_n_0    | rst_IBUF              |                1 |              8 |
|  clk_IBUF_BUFG | unitati[3]_i_1_n_0 | rst_IBUF              |                1 |              8 |
|  clk_IBUF_BUFG | mii[3]_i_1_n_0     | rst_IBUF              |                1 |              8 |
|  clk_IBUF_BUFG | score[15]_i_1_n_0  | rst_IBUF              |                4 |             32 |
|  clk_IBUF_BUFG |                    | rst_IBUF              |               10 |             56 |
|  clk_IBUF_BUFG | db2/count0         | db2/count[31]_i_1_n_0 |                8 |             64 |
|  clk_IBUF_BUFG | db0/count0         | db0/count[31]_i_1_n_0 |                9 |             64 |
|  clk_IBUF_BUFG | db1/count0         | db1/count[31]_i_1_n_0 |                9 |             64 |
|  clk_IBUF_BUFG | db3/count0         | db3/count[31]_i_1_n_0 |                9 |             64 |
+----------------+--------------------+-----------------------+------------------+----------------+


