// Seed: 466529989
module module_0;
  uwire id_1;
  assign id_1 = -1 ? 1 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output reg id_8;
  input wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_2, posedge -1'b0) begin : LABEL_0
    id_8 = -1'b0 != id_6;
  end
endmodule
