[{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>PLA<\/span><span style=\"font-size: 16px; font-family: 宋体;\">是指<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif; text-decoration: underline;'>         <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:宋体;font-size:16px;\">可编程逻辑阵列<\/span>","analysis":""},{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>FPGA<\/span><span style=\"font-size: 16px; font-family: 宋体;\">是指<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif; text-decoration: underline;'>         <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:宋体;font-size:16px;\">现场可编程门阵列<\/span>","analysis":""},{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>PAL<\/span><span style=\"font-size: 16px; font-family: 宋体;\">具有固定连接的<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif; text-decoration: underline;'>         <\/span><span style=\"font-size: 16px; font-family: 宋体;\">阵列和可编程的<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif; text-decoration: underline;'>          <\/span><span style=\"font-size: 16px; font-family: 宋体;\">阵列。<\/span>","answer":"<spanstyle=\"font-family:宋体;font-size:16px;\">或，与<\/span>","analysis":""},{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>GAL<\/span><span style=\"font-size: 16px; font-family: 宋体;\">的与阵列<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif; text-decoration: underline;'>        <\/span><span style=\"font-size: 16px; font-family: 宋体;\">，或阵列<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif; text-decoration: underline;'>        <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:宋体;font-size:16px;\">可编程，固定<\/span>","analysis":""},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">若某<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>CPLD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">中的逻辑块有<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>36<\/span><span style=\"font-size: 16px; font-family: 宋体;\">个输入（不含全局时钟、全局使能控制等），<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>16<\/span><span style=\"font-size: 16px; font-family: 宋体;\">个宏单元。理论上，该逻辑块可以实现<\/span><span style='text-decoration: underline; font-size: 16px; font-family: \"Times New Roman\", serif;'>       <\/span><span style=\"font-size: 16px; font-family: 宋体;\">个逻辑函数，每个逻辑函数最多可有<\/span><span style='text-decoration: underline; font-size: 16px; font-family: \"Times New Roman\", serif;'>       <\/span><span style=\"font-size: 16px; font-family: 宋体;\">个变量。<\/span>","answer":"<spanstyle='font-family:\"TimesNewRoman\",serif;font-size:16px;'>16,36<\/span>","analysis":"<b>解析：<\/b>  B、每个宏单元可以产生一个逻辑函数，故可实现16个逻辑函数；每个逻辑函数可以有36个变量。"},{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>PLA<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和触发器组成的时序电路如下图所示，以下<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif; text-decoration: underline;'>          <\/span><span style=\"font-size: 16px; font-family: 宋体;\">不是<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>JK<\/span><span style=\"font-size: 16px; font-family: 宋体;\">触发器的激励方程。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/C9598F85130DEF92AC89C6867F489F13.gif\"style=\"white-space:normal;\"\/>","analysis":""},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">芯片<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>74LVC161<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>PROM<\/span><span style=\"font-size: 16px; font-family: 宋体;\">组成图示电路，该电路是一个能产生<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif; text-decoration: underline;'>        <\/span><span style=\"font-size: 16px; font-family: 宋体;\">位的<\/span><strong><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>π <\/span><\/strong><span style=\"font-size: 16px; font-family: 宋体;\">函数发生器。<\/span>","answer":"<spanstyle='font-family:\"TimesNewRoman\",serif;font-size:16px;'>16<\/span>","analysis":"<b>解析：<\/b>  D、74161的计数状态有16个，故PROM的与阵列有16种不同的输入，再根据四个逻辑函数的表达式，可知该电路循环输出π 的前16位的8421BCD码。"},{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>FPGA<\/span><span style=\"font-size: 16px; font-family: 宋体;\">是一种可编程的大规模集成电路。<\/span>","answer":"correct","analysis":""},{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>CPLD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>FPGA<\/span><span style=\"font-size: 16px; font-family: 宋体;\">实现逻辑函数的原理是相同的。<\/span>","answer":"wrong","analysis":"<b>解析：<\/b>CPLD采用可编程的与-或阵列实现逻辑函数，FPGA采用查找表（LUT）实现逻辑函数。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">现在的可编程逻辑器件都是基于<img src=\"https:\/\/edu-image.nosdn.127.net\/A62D3BD6529027B8A6C6B5C20E4DF324.gif\"\/><\/span><span style=\"font-size: 16px; font-family: 宋体;\">技术制造的。<\/span>","answer":"wrong","analysis":"<b>解析：<\/b>早期的有EPROM技术，后来才出现E2PROM、快闪存储器等技术。"},{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>GAL<\/span><span style=\"font-size: 16px; font-family: 宋体;\">器件是用电可擦除工艺制造的，具有<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">的低功耗特性。<\/span>","answer":"correct","analysis":""},{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>GAL<\/span><span style=\"font-size: 16px; font-family: 宋体;\">器件具有输出逻辑宏单元，使用户能够按需要对输出进行组态。<\/span>","answer":"correct","analysis":""},{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>CPLD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">器件主要由可编程的逻辑块、输入<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>\/<\/span><span style=\"font-size: 16px; font-family: 宋体;\">输出块和可编程的内部互连线资源三部分组成。<\/span>","answer":"correct","analysis":""},{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>PROM<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>PAL<\/span><span style=\"font-size: 16px; font-family: 宋体;\">一样，都是与阵列可编程，或阵列固定。<\/span>","answer":"wrong","analysis":"<b>解析：<\/b>PROM是与阵列固定，或阵列可编程。"},{"caption":"<span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>CPLD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">与<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>FPGA<\/span><span style=\"font-size: 16px; font-family: 宋体;\">所采用的编程技术不同，<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>CPLD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">是基于<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>SRAM<\/span><span style=\"font-size: 16px; font-family: 宋体;\">的编程技术，而<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>FPGA<\/span><span style=\"font-size: 16px; font-family: 宋体;\">则是基于<img src=\"https:\/\/edu-image.nosdn.127.net\/FEC427553FA63246D2AA31675E7EFD0B.gif\"\/><\/span><span style=\"font-size: 16px; font-family: 宋体;\">或快闪存储器的编程技术。<\/span>","answer":"wrong","analysis":"<b>解析：<\/b>CPLD是基于E2PROM或快闪存储器的编程技术，FPGA是基于SRAM的编程技术。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">在<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>PLD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">器件的结构图中，在阵列的横线与竖线的交叉点上画<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>“<\/span><span style=\"font-size: 16px;\">x<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>”<\/span><span style=\"font-size: 16px; font-family: 宋体;\">，表示横线与竖线是<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif; text-decoration: underline;'>          <\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>。<\/span>","answer":"<spanstyle='font-size:16px;font-family:\"TimesNewRoman\",serif;'><\/span><spanstyle=\"font-size:16px;font-family:宋体;\">编程连通的<\/span>","analysis":""},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">若某<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>CPLD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">中的逻辑块有<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>36<\/span><span style=\"font-size: 16px; font-family: 宋体;\">个输入（不含全局时钟、全局使能控制等），<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>16<\/span><span style=\"font-size: 16px; font-family: 宋体;\">个宏单元。理论上，该逻辑块可以实现<\/span><span style='text-decoration: underline; font-size: 16px; font-family: \"Times New Roman\", serif;'>       <\/span><span style=\"font-size: 16px; font-family: 宋体;\">个逻辑函数，每个逻辑函数最多可有<\/span><span style='text-decoration: underline; font-size: 16px; font-family: \"Times New Roman\", serif;'>       <\/span><span style=\"font-size: 16px; font-family: 宋体;\">个变量。<\/span>","answer":"<spanstyle='font-family:\"TimesNewRoman\",serif;font-size:16px;'>16,36<\/span>","analysis":"<b>解析：<\/b>  D、每个宏单元可以产生一个逻辑函数，故可实现16个逻辑函数；每个逻辑函数可以有36个变量。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">芯片<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>74LVC161<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>PROM<\/span><span style=\"font-size: 16px; font-family: 宋体;\">组成图示电路，该电路是一个能产生<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif; text-decoration: underline;'>        <\/span><span style=\"font-size: 16px; font-family: 宋体;\">位的<\/span><strong><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>π <\/span><\/strong><span style=\"font-size: 16px; font-family: 宋体;\">函数发生器。<\/span>","answer":"<spanstyle='font-family:\"TimesNewRoman\",serif;font-size:16px;'>16<\/span>","analysis":"<b>解析：<\/b>  B、74161的计数状态有16个，故PROM的与阵列有16种不同的输入，再根据四个逻辑函数的表达式，可知该电路循环输出π 的前16位的8421BCD码。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">若某<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>CPLD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">中的逻辑块有<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>36<\/span><span style=\"font-size: 16px; font-family: 宋体;\">个输入（不含全局时钟、全局使能控制等），<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>16<\/span><span style=\"font-size: 16px; font-family: 宋体;\">个宏单元。理论上，该逻辑块可以实现<\/span><span style='text-decoration: underline; font-size: 16px; font-family: \"Times New Roman\", serif;'>       <\/span><span style=\"font-size: 16px; font-family: 宋体;\">个逻辑函数，每个逻辑函数最多可有<\/span><span style='text-decoration: underline; font-size: 16px; font-family: \"Times New Roman\", serif;'>       <\/span><span style=\"font-size: 16px; font-family: 宋体;\">个变量。<\/span>","answer":"<spanstyle='font-family:\"TimesNewRoman\",serif;font-size:16px;'>16,36<\/span>","analysis":"<b>解析：<\/b>  A、每个宏单元可以产生一个逻辑函数，故可实现16个逻辑函数；每个逻辑函数可以有36个变量。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">芯片<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>74LVC161<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>PROM<\/span><span style=\"font-size: 16px; font-family: 宋体;\">组成图示电路，该电路是一个能产生<\/span><span style='font-size: 16px; font-family: \"Times New Roman\", serif; text-decoration: underline;'>        <\/span><span style=\"font-size: 16px; font-family: 宋体;\">位的<\/span><strong><span style='font-size: 16px; font-family: \"Times New Roman\", serif;'>π <\/span><\/strong><span style=\"font-size: 16px; font-family: 宋体;\">函数发生器。<\/span>","answer":"<spanstyle='font-family:\"TimesNewRoman\",serif;font-size:16px;'>16<\/span>","analysis":"<b>解析：<\/b>  A、74161的计数状态有16个，故PROM的与阵列有16种不同的输入，再根据四个逻辑函数的表达式，可知该电路循环输出π 的前16位的8421BCD码。"}]