Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 15 01:14:21 2022
| Host         : DESKTOP-DRQ6LGH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.657        0.000                      0                  203        0.215        0.000                      0                  203        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.657        0.000                      0                  203        0.215        0.000                      0                  203        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.059ns (27.312%)  route 2.818ns (72.688%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.612     5.196    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.885     6.537    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[2]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.661 f  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.808     7.469    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.152     7.621 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.627     8.248    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.327     8.575 r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.498     9.073    betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X58Y85         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.503    14.907    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X58Y85         FDRE (Setup_fdre_C_CE)      -0.413    14.731    betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.059ns (27.328%)  route 2.816ns (72.672%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.612     5.196    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.885     6.537    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[2]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.661 f  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.808     7.469    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.152     7.621 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.627     8.248    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.327     8.575 r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.496     9.071    betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X58Y84         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.502    14.906    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X58Y84         FDRE (Setup_fdre_C_CE)      -0.413    14.730    betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.059ns (27.328%)  route 2.816ns (72.672%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.612     5.196    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.885     6.537    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[2]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.661 f  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.808     7.469    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.152     7.621 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.627     8.248    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.327     8.575 r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.496     9.071    betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X58Y84         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.502    14.906    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X58Y84         FDRE (Setup_fdre_C_CE)      -0.413    14.730    betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.059ns (27.328%)  route 2.816ns (72.672%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.612     5.196    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.885     6.537    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[2]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.661 f  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.808     7.469    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.152     7.621 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.627     8.248    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.327     8.575 r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.496     9.071    betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X58Y84         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.502    14.906    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X58Y84         FDRE (Setup_fdre_C_CE)      -0.413    14.730    betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.059ns (27.328%)  route 2.816ns (72.672%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.612     5.196    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.885     6.537    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[2]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.661 f  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.808     7.469    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.152     7.621 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.627     8.248    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.327     8.575 r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.496     9.071    betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X58Y84         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.502    14.906    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X58Y84         FDRE (Setup_fdre_C_CE)      -0.413    14.730    betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.064ns (26.821%)  route 2.903ns (73.179%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.612     5.196    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.885     6.537    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[2]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.661 f  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.808     7.469    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.152     7.621 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.627     8.248    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.332     8.580 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.583     9.163    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X56Y83         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.436    14.840    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X56Y83         FDRE (Setup_fdre_C_CE)      -0.169    14.894    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.064ns (26.821%)  route 2.903ns (73.179%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.612     5.196    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.885     6.537    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[2]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.661 f  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.808     7.469    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.152     7.621 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.627     8.248    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.332     8.580 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.583     9.163    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X56Y83         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.436    14.840    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X56Y83         FDRE (Setup_fdre_C_CE)      -0.169    14.894    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.064ns (26.821%)  route 2.903ns (73.179%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.612     5.196    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.885     6.537    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[2]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.661 f  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.808     7.469    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.152     7.621 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.627     8.248    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.332     8.580 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.583     9.163    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X56Y83         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.436    14.840    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[2]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X56Y83         FDRE (Setup_fdre_C_CE)      -0.169    14.894    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.064ns (26.821%)  route 2.903ns (73.179%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.612     5.196    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.885     6.537    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[2]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.661 f  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.808     7.469    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.152     7.621 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.627     8.248    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.332     8.580 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.583     9.163    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X56Y83         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.436    14.840    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[4]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X56Y83         FDRE (Setup_fdre_C_CE)      -0.169    14.894    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.064ns (27.544%)  route 2.799ns (72.456%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.612     5.196    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.885     6.537    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[2]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.661 f  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.808     7.469    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I3_O)        0.152     7.621 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.627     8.248    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.332     8.580 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=8, routed)           0.479     9.059    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X58Y83         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.501    14.905    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y83         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.937    betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.479%)  route 0.146ns (43.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.509    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=17, routed)          0.146     1.795    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]_0[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.048     1.843 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.843    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]_i_2__0_n_0
    SLICE_X48Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.834     2.024    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.107     1.629    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.085%)  route 0.146ns (43.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.509    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=17, routed)          0.146     1.795    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.840 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.840    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[2]_i_1__0_n_0
    SLICE_X48Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.834     2.024    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.091     1.613    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.916%)  route 0.147ns (44.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.509    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=17, routed)          0.147     1.796    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]_0[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.841 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.841    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[3]_i_1__0_n_0
    SLICE_X48Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.834     2.024    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.092     1.614    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.509    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[2]/Q
                         net (fo=64, routed)          0.104     1.761    betaCPU/matrix_decoder5/matrix_writer/Q[2]
    SLICE_X50Y51         LUT5 (Prop_lut5_I3_O)        0.098     1.859 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[0]_rep__1_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[0]_rep__1_i_1__0_n_0
    SLICE_X50Y51         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.835     2.025    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/C
                         clock pessimism             -0.517     1.509    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.121     1.630    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.454%)  route 0.103ns (29.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.509    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.657 f  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[3]/Q
                         net (fo=50, routed)          0.103     1.760    betaCPU/matrix_decoder5/matrix_writer/Q[3]
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.098     1.858 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[0]_rep__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.858    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[0]_rep__0_i_1__0_n_0
    SLICE_X50Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.835     2.025    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0/C
                         clock pessimism             -0.517     1.509    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.120     1.629    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.509    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.829    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[0]
    SLICE_X51Y52         LUT3 (Prop_lut3_I1_O)        0.042     1.871 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[1]_i_1__0_n_0
    SLICE_X51Y52         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.835     2.025    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[1]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.107     1.616    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.509    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.179     1.829    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[5]
    SLICE_X51Y51         LUT4 (Prop_lut4_I1_O)        0.042     1.871 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[6]_i_1__0_n_0
    SLICE_X51Y51         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.835     2.025    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.107     1.616    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.509    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.181     1.831    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[0]
    SLICE_X51Y52         LUT5 (Prop_lut5_I2_O)        0.043     1.874 r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.874    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q[3]_i_1__0_n_0
    SLICE_X51Y52         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.835     2.025    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.107     1.616    betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.977%)  route 0.171ns (45.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.509    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[4]/Q
                         net (fo=30, routed)          0.171     1.844    betaCPU/matrix_decoder5/matrix_writer/Q[4]
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.889 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q[0]_rep_i_1__0_n_0
    SLICE_X50Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.835     2.025    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                         clock pessimism             -0.517     1.509    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.121     1.630    betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.584     1.528    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.185     1.854    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[5]
    SLICE_X58Y80         LUT4 (Prop_lut4_I1_O)        0.042     1.896 r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q[6]_i_1_n_0
    SLICE_X58Y80         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.851     2.041    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.107     1.635    betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y79   betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y79   betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y79   betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y79   betaCPU/matrix_decoder1/matrix_writer/M_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.350ns  (logic 6.121ns (37.437%)  route 10.229ns (62.563%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.560     5.144    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0/Q
                         net (fo=91, routed)          3.266     8.928    betaCPU/matrix_decoder5/white_letters/bot_display1_OBUF_inst_i_142_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_S_O)       0.276     9.204 r  betaCPU/matrix_decoder5/white_letters/bot_display1_OBUF_inst_i_485/O
                         net (fo=1, routed)           0.000     9.204    betaCPU/matrix_decoder5/white_letters/bot_display1_OBUF_inst_i_485_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I1_O)      0.094     9.298 r  betaCPU/matrix_decoder5/white_letters/bot_display1_OBUF_inst_i_229/O
                         net (fo=1, routed)           0.933    10.231    betaCPU/matrix_decoder5/white_letters/bot_display1_OBUF_inst_i_229_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.316    10.547 r  betaCPU/matrix_decoder5/white_letters/bot_display1_OBUF_inst_i_82/O
                         net (fo=1, routed)           0.000    10.547    betaCPU/matrix_decoder5/white_letters/bot_display1_OBUF_inst_i_82_n_0
    SLICE_X44Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.759 r  betaCPU/matrix_decoder5/white_letters/bot_display1_OBUF_inst_i_31/O
                         net (fo=1, routed)           1.200    11.959    betaCPU/matrix_decoder5/matrix_writer/bot_display1_OBUF_inst_i_6_2
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.325    12.284 r  betaCPU/matrix_decoder5/matrix_writer/bot_display1_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.832    13.116    betaCPU/matrix_decoder5/matrix_writer/bot_display1_OBUF_inst_i_12_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.328    13.444 r  betaCPU/matrix_decoder5/matrix_writer/bot_display1_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000    13.444    betaCPU/matrix_decoder5/matrix_writer/bot_display1_OBUF_inst_i_6_n_0
    SLICE_X47Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    13.656 r  betaCPU/matrix_decoder5/matrix_writer/bot_display1_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.251    14.907    betaCPU/matrix_decoder5/matrix_writer/bot_display1_OBUF_inst_i_3_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I1_O)        0.299    15.206 r  betaCPU/matrix_decoder5/matrix_writer/bot_display1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.747    17.953    bot_display1_OBUF
    E5                   OBUF (Prop_obuf_I_O)         3.541    21.494 r  bot_display1_OBUF_inst/O
                         net (fo=0)                   0.000    21.494    bot_display1
    E5                                                                r  bot_display1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_display1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.567ns  (logic 5.861ns (40.236%)  route 8.706ns (59.764%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.201    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y83         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.419     5.620 r  betaCPU/matrix_decoder1/matrix_writer/M_pixel_ctr_q_reg[1]/Q
                         net (fo=147, routed)         3.683     9.303    betaCPU/matrix_decoder1/white_letters/Q[1]
    SLICE_X61Y95         MUXF8 (Prop_muxf8_S_O)       0.448     9.751 r  betaCPU/matrix_decoder1/white_letters/top_display1_OBUF_inst_i_331/O
                         net (fo=1, routed)           1.171    10.922    betaCPU/matrix_decoder1/white_letters/top_display1_OBUF_inst_i_331_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.316    11.238 r  betaCPU/matrix_decoder1/white_letters/top_display1_OBUF_inst_i_121/O
                         net (fo=1, routed)           0.000    11.238    betaCPU/matrix_decoder1/white_letters/top_display1_OBUF_inst_i_121_n_0
    SLICE_X62Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    11.450 r  betaCPU/matrix_decoder1/white_letters/top_display1_OBUF_inst_i_45/O
                         net (fo=1, routed)           0.000    11.450    betaCPU/matrix_decoder1/white_letters/top_display1_OBUF_inst_i_45_n_0
    SLICE_X62Y88         MUXF8 (Prop_muxf8_I1_O)      0.094    11.544 r  betaCPU/matrix_decoder1/white_letters/top_display1_OBUF_inst_i_17/O
                         net (fo=1, routed)           1.191    12.735    betaCPU/matrix_decoder1/white_letters/top_display1_OBUF_inst_i_17_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.316    13.051 r  betaCPU/matrix_decoder1/white_letters/top_display1_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000    13.051    betaCPU/matrix_decoder1/matrix_writer/top_display1_OBUF_inst_i_1_0
    SLICE_X58Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    13.268 r  betaCPU/matrix_decoder1/matrix_writer/top_display1_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.723    13.991    betaCPU/matrix_decoder1/matrix_writer/top_display1_OBUF_inst_i_3_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.299    14.290 r  betaCPU/matrix_decoder1/matrix_writer/top_display1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.938    16.228    top_display1_OBUF
    F5                   OBUF (Prop_obuf_I_O)         3.540    19.768 r  top_display1_OBUF_inst/O
                         net (fo=0)                   0.000    19.768    top_display1
    F5                                                                r  top_display1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_display1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.468ns (67.640%)  route 0.702ns (32.360%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.532    betaCPU/matrix_decoder1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.240     1.899    betaCPU/matrix_decoder1/matrix_writer/M_bit_ctr_q[4]
    SLICE_X58Y82         LUT6 (Prop_lut6_I2_O)        0.099     1.998 r  betaCPU/matrix_decoder1/matrix_writer/top_display1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.463     2.461    top_display1_OBUF
    F5                   OBUF (Prop_obuf_I_O)         1.241     3.702 r  top_display1_OBUF_inst/O
                         net (fo=0)                   0.000     3.702    top_display1
    F5                                                                r  top_display1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.469ns (58.029%)  route 1.062ns (41.971%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.509    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.212     1.849    betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q[4]
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.099     1.948 r  betaCPU/matrix_decoder5/matrix_writer/bot_display1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.850     2.798    bot_display1_OBUF
    E5                   OBUF (Prop_obuf_I_O)         1.242     4.040 r  bot_display1_OBUF_inst/O
                         net (fo=0)                   0.000     4.040    bot_display1
    E5                                                                r  bot_display1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.050ns  (logic 1.634ns (23.174%)  route 5.417ns (76.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.645     6.155    reset_cond/rst_n_IBUF
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.279 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.771     7.050    reset_cond/M_reset_cond_in
    SLICE_X52Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.434     4.838    reset_cond/clk
    SLICE_X52Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 1.634ns (23.965%)  route 5.184ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.645     6.155    reset_cond/rst_n_IBUF
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.279 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     6.818    reset_cond/M_reset_cond_in
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.437     4.841    reset_cond/clk
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 1.634ns (23.965%)  route 5.184ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.645     6.155    reset_cond/rst_n_IBUF
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.279 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     6.818    reset_cond/M_reset_cond_in
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.437     4.841    reset_cond/clk
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 1.634ns (23.965%)  route 5.184ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.645     6.155    reset_cond/rst_n_IBUF
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.279 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     6.818    reset_cond/M_reset_cond_in
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.437     4.841    reset_cond/clk
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.582ns  (logic 0.322ns (12.485%)  route 2.260ns (87.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.076     2.354    reset_cond/rst_n_IBUF
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.399 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.582    reset_cond/M_reset_cond_in
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.829     2.019    reset_cond/clk
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.582ns  (logic 0.322ns (12.485%)  route 2.260ns (87.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.076     2.354    reset_cond/rst_n_IBUF
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.399 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.582    reset_cond/M_reset_cond_in
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.829     2.019    reset_cond/clk
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.582ns  (logic 0.322ns (12.485%)  route 2.260ns (87.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.076     2.354    reset_cond/rst_n_IBUF
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.399 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.582    reset_cond/M_reset_cond_in
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.829     2.019    reset_cond/clk
    SLICE_X52Y64         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.687ns  (logic 0.322ns (11.999%)  route 2.365ns (88.001%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.076     2.354    reset_cond/rst_n_IBUF
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.399 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.288     2.687    reset_cond/M_reset_cond_in
    SLICE_X52Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.826     2.016    reset_cond/clk
    SLICE_X52Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





